
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
        <link rel="canonical" href="https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-5/e-series/premium/pcie_rp/ug-pcie_rp-agx5e-premium/">
      
      
        <link rel="prev" href="../../xen/ug-xen-agx5e-premium/">
      
      
        <link rel="next" href="../../niosv/niosv_c/niosv_c_helloworld_ocm_mem_test/ug-helloworld-ocm-mem-test-agx5e-premium/">
      
      <link rel="icon" href="../../../../../../assets/favicon.ico">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>PCIe Root Port - Altera FPGA Developer Site</title>
      
    
    
      <link rel="stylesheet" href="../../../../../../assets/stylesheets/main.85bb2934.min.css">
      
        
        <link rel="stylesheet" href="../../../../../../assets/stylesheets/palette.a6bdf11c.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
   <link href="../../../../../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
        html.glightbox-open { overflow: initial; height: 100%; }
        .gslide-title { margin-top: 0px; user-select: text; }
        .gslide-desc { color: #666; user-select: text; }
        .gslide-image img { background: white; }
        
            .gscrollbar-fixer { padding-right: 15px; }
            .gdesc-inner { font-size: 0.75rem; }
            body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
            body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
            body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}
            </style> <script src="../../../../../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="custom" data-md-color-accent="indigo">
  
    
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#introduction" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <div data-md-color-scheme="default" data-md-component="outdated" hidden>
        
      </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../../.." title="Altera FPGA Developer Site" class="md-header__button md-logo" aria-label="Altera FPGA Developer Site" data-md-component="logo">
      
  <img src="../../../../../../assets/logo.png" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Altera FPGA Developer Site
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              PCIe Root Port
            
          </span>
        </div>
      </div>
    </div>
    
      
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/altera-fpga" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    altera-fpga
  </div>
</a>
      </div>
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  <li class="md-tabs__item">
    <a href="../../../../../.." class="md-tabs__link">
      Welcome
    </a>
  </li>

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../driver-list_linux/" class="md-tabs__link">
        Linux Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../driver-list_zephyr/" class="md-tabs__link">
        Zephyr Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    

  
  
  
    

  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../virtualization/hypervisors/xen/xen-overview/" class="md-tabs__link">
        Virtualization
      </a>
    </li>
  

  

  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../driver-list_baremetal/" class="md-tabs__link">
        Baremetal Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../sw-tools-list/host-attach-tools/" class="md-tabs__link">
        Host Attach Utilities
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../ed-demo-list/ed-list/" class="md-tabs__link md-tabs__link--active">
        Example Designs
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../../.." title="Altera FPGA Developer Site" class="md-nav__button md-logo" aria-label="Altera FPGA Developer Site" data-md-component="logo">
      
  <img src="../../../../../../assets/logo.png" alt="logo">

    </a>
    Altera FPGA Developer Site
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/altera-fpga" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    altera-fpga
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../../../.." class="md-nav__link">
        Welcome
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
        
          
            
          
        
          
        
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../driver-list_linux/">Linux Drivers</a>
          
            <label for="__nav_2">
              <span class="md-nav__icon md-icon"></span>
            </label>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Linux Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2_2" id="__nav_2_2_label" tabindex="0">
          HPS Host Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2_2">
          <span class="md-nav__icon md-icon"></span>
          HPS Host Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/hwmon/hwmon/" class="md-nav__link">
        Altera Hardware Monitor
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/clock_manager/clock_manager/" class="md-nav__link">
        Clock Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/dma/dma/" class="md-nav__link">
        DMA Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/edac/edac/" class="md-nav__link">
        Error Detection & Correction (EDAC)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/ptp_tod/ptp_emb_tod/" class="md-nav__link">
        Ethernet 1588 PTP Time of Day Clock
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/emac/emac/" class="md-nav__link">
        Ethernet Media Access Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/hssi/hssi/" class="md-nav__link">
        Ethernet Subsystem FPGA IP MAC Specific Ctrl
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/hssi_xtile/hssi_xtile/" class="md-nav__link">
        Ethernet Subsystem FPGA IP Tile Specific Ctrl
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/apb_timers/apb_timers/" class="md-nav__link">
        General Purpose Timers
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/gpio/gpio/" class="md-nav__link">
        General Purpose I/O (GPIO)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/i2c/i2c/" class="md-nav__link">
        I2C
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/i3c/i3c/" class="md-nav__link">
        I3C
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/interrupt_controller_GICv3/irq_gic_v3/" class="md-nav__link">
        Interrupt Controller (GICv3)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/msgdma/msgdma/" class="md-nav__link">
        MSGDMA
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/nand/nand/" class="md-nav__link">
        NAND Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/qsfp/qsfp/" class="md-nav__link">
        QSFP Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/qspi/qspi/" class="md-nav__link">
        QSPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/reset_manager/reset_manager/" class="md-nav__link">
        Reset Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/sd-emmc/sd-emmc/" class="md-nav__link">
        SD/eMMC Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/spi/spi/" class="md-nav__link">
        SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/system_manager/system_manager/" class="md-nav__link">
        System Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/smmu/smmu/" class="md-nav__link">
        System Memory Management Unit
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/uart/uart/" class="md-nav__link">
        UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/usb2_0_otg/usb_2_0_otg/" class="md-nav__link">
        USB 2.0 OTG
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/watchdog_timers/watchdog_timers/" class="md-nav__link">
        Watchdog Timers
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/zarlink_clock_synchronizer/zarlink_clock_synchronizer/" class="md-nav__link">
        Zarlink Clock Synchronizer
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_3" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2_3" id="__nav_2_3_label" tabindex="0">
          PCIe Host Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2_3">
          <span class="md-nav__icon md-icon"></span>
          PCIe Host Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/uart_16550/uart_16550/" class="md-nav__link">
        Altera 16550 Compatible UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl_afu/dfl_afu/" class="md-nav__link">
        Accelerator Functional Unit
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/intel_m10_bmc_core/intel_m10_bmc_core/" class="md-nav__link">
        Board Management Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl/dfl/" class="md-nav__link">
        Device Feature List
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/s10hssi/s10hssi/" class="md-nav__link">
        Ethernet
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/ptp_dfl_tod/ptp_dfl_tod/" class="md-nav__link">
        Ethernet 1588 PTP Time of Day Clock
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl_fme/dfl_fme/" class="md-nav__link">
        FPGA Management Engine
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl_pci/dfl_pci/" class="md-nav__link">
        PCIe Subsystem
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl_emif/dfl_emif/" class="md-nav__link">
        Memory Interface
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/intel_m10_bmc_core/intel_m10_bmc_core/" class="md-nav__link">
        MAX 10 Board Management Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/spi_altera_dfl/spi_altera_dfl/" class="md-nav__link">
        SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/uio_dfl/uio_dfl/" class="md-nav__link">
        User space I/O (UIO)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
        
          
            
          
        
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../driver-list_zephyr/">Zephyr Drivers</a>
          
            <label for="__nav_3">
              <span class="md-nav__icon md-icon"></span>
            </label>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Zephyr Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_2" id="__nav_3_2_label" tabindex="0">
          HPS Zephyr Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_2">
          <span class="md-nav__icon md-icon"></span>
          HPS Zephyr Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/clock_manager/clock_manager/" class="md-nav__link">
        Clock Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/psci/psci/" class="md-nav__link">
        Cold & Warm Reset -Power State Coordination Interface (PSCI)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/dma/dma/" class="md-nav__link">
        DMA
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/timer/timer/" class="md-nav__link">
        General Purpose Timer
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/gpio/gpio/" class="md-nav__link">
        GPIO
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/qspi/qspi/" class="md-nav__link">
        Quad SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/reset_manager/reset_manager/" class="md-nav__link">
        Reset Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/seu/seu/" class="md-nav__link">
        Single Event Upset (SEU)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/smp/smp/" class="md-nav__link">
        SMP
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/uart/uart/" class="md-nav__link">
        UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/watchdog/watchdog/" class="md-nav__link">
        Watchdog Timer
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1" id="__nav_4_1_label" tabindex="0">
          Hypervisors
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1">
          <span class="md-nav__icon md-icon"></span>
          Hypervisors
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1_1" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1_1" id="__nav_4_1_1_label" tabindex="0">
          Xen
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_4_1_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1_1">
          <span class="md-nav__icon md-icon"></span>
          Xen
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../virtualization/hypervisors/xen/xen-overview/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1_1_2" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1_1_2" id="__nav_4_1_1_2_label" tabindex="0">
          Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_4_1_1_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1_1_2">
          <span class="md-nav__icon md-icon"></span>
          Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../virtualization/hypervisors/xen/ug-xen-agx5e-premium/" class="md-nav__link">
        Agilex™ 5 E-Series Premium Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../virtualization/hypervisors/xen/ug-xen-agx5e-modular/" class="md-nav__link">
        Agilex™ 5 E-Series Modular Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../virtualization/hypervisors/xen/ug-xen-agx7f-soc/" class="md-nav__link">
        Agilex™ 7 F-Series SoC Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
        
          
            
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../driver-list_baremetal/">Baremetal Drivers</a>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Baremetal Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          Host Attach Utilities
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          Host Attach Utilities
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../sw-tools-list/host-attach-tools/" class="md-nav__link">
        Host Attach Utilities Summary
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgaconf/fpgaconf/" class="md-nav__link">
        fpgaconf
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgad/fpgad/" class="md-nav__link">
        fpgad
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgainfo/fpgainfo/" class="md-nav__link">
        fpgainfo
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgaport/fpgaport/" class="md-nav__link">
        fpgaport
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgasupdate/fpgasupdate/" class="md-nav__link">
        fpgasupdate
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/hssi/hssi/" class="md-nav__link">
        hssi
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/host_exerciser/host_exerciser/" class="md-nav__link">
        host_exerciser
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet loopback
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/hssi_ethernet/hssistats/" class="md-nav__link">
        HSSI ethernet statistics
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet mac
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/mem_tg/mem_tg/" class="md-nav__link">
        mem_tg
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/mmlink/mmlink/" class="md-nav__link">
        mmlink
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/ofs_uio/ofs_uio/" class="md-nav__link">
        ofs.uio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/opae_io/opae_io/" class="md-nav__link">
        opae.io
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/opaeuio/opaeuio/" class="md-nav__link">
        opaeuio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/opaevfio/opaevfio/" class="md-nav__link">
        opaevfio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/pac_hssi_config/pac_hssi_config/" class="md-nav__link">
        pac_hssi_config
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/packager/packager/" class="md-nav__link">
        packager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/pci_device/pci_device/" class="md-nav__link">
        pci_device
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/rsu/rsu/" class="md-nav__link">
        rsu
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/userclk/userclk/" class="md-nav__link">
        userclk
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/vabtool/vabtool/" class="md-nav__link">
        vabtool
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
          Example Designs
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7">
          <span class="md-nav__icon md-icon"></span>
          Example Designs
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-demo-list/ed-list/" class="md-nav__link">
        Summary
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_2" id="__nav_7_2_label" tabindex="0">
          Agilex™ 3
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_2">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 3
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_2_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_2_1" id="__nav_7_2_1_label" tabindex="0">
          C-Series SoC and FPGA Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_2_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_2_1">
          <span class="md-nav__icon md-icon"></span>
          C-Series SoC and FPGA Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/drive-on-chip/doc-plc/" class="md-nav__link">
        Drive-On-Chip with PLC Design Example for Agilex™ Devices
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3" checked>
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3" id="__nav_7_3_label" tabindex="0">
          Agilex™ 5
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_3_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7_3">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 5
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1" id="__nav_7_3_1_label" tabindex="0">
          E-Series Premium Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_1_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7_3_1">
          <span class="md-nav__icon md-icon"></span>
          E-Series Premium Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../gsrd/ug-gsrd-agx5e-premium/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../egsrd/ug-ehps-agx5e-premium/" class="md-nav__link">
        Enhanced HPS User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../gsrd_zephyr/ug-zgsrd-agx5e-premium/" class="md-nav__link">
        HPS Zephyr GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../boot-examples/ug-linux-boot-agx5e-premium/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_5" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_5" id="__nav_7_3_1_5_label" tabindex="0">
          TSN Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_3_1_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_5">
          <span class="md-nav__icon md-icon"></span>
          TSN Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../tsn/rgmii-hps/ug-tsncfg1-agx5e-premium/" class="md-nav__link">
        HPS TSN RGMII System Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../tsn/rgmii-hvio/ug-tsncfg2-agx5e-premium/" class="md-nav__link">
        HPS TSN RGMII HVIO System Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../tsn/sgmii_xcvr/ug-tsn-sgmii-xcvr-agilex5/" class="md-nav__link">
        HPS TSN SGMII XCVR System Example Design User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../remote-debug/ug-remote-debug-agx5e-premium/" class="md-nav__link">
        SoC FPGA Remote Debug Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../rsu/ug-rsu-agx5e-soc/" class="md-nav__link">
        HPS Remote System Update Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../xen/ug-xen-agx5e-premium/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          PCIe Root Port
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        PCIe Root Port
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#introduction" class="md-nav__link">
    Introduction
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#release-content" class="md-nav__link">
    Release Content
  </a>
  
    <nav class="md-nav" aria-label="Release Content">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#pcie-gen4-root-port-design-example" class="md-nav__link">
    PCIe Gen4 Root Port Design Example
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#pcie-gen3-root-port-design-example" class="md-nav__link">
    PCIe Gen3 Root Port Design Example
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#system-example-design-overview" class="md-nav__link">
    System Example Design Overview
  </a>
  
    <nav class="md-nav" aria-label="System Example Design Overview">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#helpful-reference-documentation" class="md-nav__link">
    Helpful Reference Documentation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hardware-description" class="md-nav__link">
    Hardware Description
  </a>
  
    <nav class="md-nav" aria-label="Hardware Description">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#memory-map" class="md-nav__link">
    Memory Map
  </a>
  
    <nav class="md-nav" aria-label="Memory Map">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#hps-h2f-memory-map" class="md-nav__link">
    HPS H2F Memory Map
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hps-lwh2f-memory-map" class="md-nav__link">
    HPS LWH2F Memory Map
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#pcie-bam-interface" class="md-nav__link">
    PCIe BAM interface
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#memory-range-support-expansion" class="md-nav__link">
    Memory Range Support Expansion
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#setup-configuration" class="md-nav__link">
    Setup Configuration
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#building-agilextm-5-pcie-root-port-design" class="md-nav__link">
    Building Agilex™ 5 PCIe Root Port Design
  </a>
  
    <nav class="md-nav" aria-label="Building Agilex™ 5 PCIe Root Port Design">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#adding-pcie-root-port-in-dts" class="md-nav__link">
    Adding PCIe root port in dts
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#running-the-system-example-design" class="md-nav__link">
    Running the System Example Design
  </a>
  
    <nav class="md-nav" aria-label="Running the System Example Design">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#fio-transactions" class="md-nav__link">
    fio transactions
  </a>
  
    <nav class="md-nav" aria-label="fio transactions">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#note" class="md-nav__link">
    Note
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_10" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_10" id="__nav_7_3_1_10_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_3_1_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_10">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_10_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_10_1" id="__nav_7_3_1_10_1_label" tabindex="0">
          Nios V/c
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_10_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_10_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/c
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../niosv/niosv_c/niosv_c_helloworld_ocm_mem_test/ug-helloworld-ocm-mem-test-agx5e-premium/" class="md-nav__link">
        Helloworld and OCM memory test design on Nios® V/c Processor
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_10_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_10_2" id="__nav_7_3_1_10_2_label" tabindex="0">
          Nios V/m
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_10_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_10_2">
          <span class="md-nav__icon md-icon"></span>
          Nios V/m
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../niosv/niosv_m/niosv_m_baseline_ghrd/ug-baseline-ghrd-agx5e-premium/" class="md-nav__link">
        Nios® V/m Processor Baseline GHRD Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_10_3" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_10_3" id="__nav_7_3_1_10_3_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_10_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_10_3">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../niosv/niosv_g/tinyml_liteRT/ug-tinyml-liteRT-agx5e-premium/" class="md-nav__link">
        Nios® V/g TinyML LiteRT for Microcontroller Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_11" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_11" id="__nav_7_3_1_11_label" tabindex="0">
          Demos
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_3_1_11_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_11">
          <span class="md-nav__icon md-icon"></span>
          Demos
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../baremetal-embedded/agilex-5/e-series/premium/ug-baremetal-agx5e-premium/" class="md-nav__link">
        Baremetal Hello World Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="https://github.com/altera-fpga/agilex5-demo-hps2fpga-interfaces/blob/main/documentation/01_index.md" class="md-nav__link">
        Third Party Boards - HPS-FPGA Interfaces Demos User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/armds-debug-uboot/ug-armds-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Arm Development Studio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-u-boot/ug-riscfree-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-linux/ug-riscfree-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/armds-debug-linux/ug-armds-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Arm Development Studio
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../baremetal-embedded/agilex-5/e-series/premium/ug-baremetal-agx5e-premium/" class="md-nav__link">
        Baremetal Hello World Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="https://github.com/altera-fpga/agilex5-demo-hps2fpga-interfaces/blob/main/documentation/01_index.md" class="md-nav__link">
        Third Party Boards - HPS-FPGA Interfaces Demos User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/armds-debug-uboot/ug-armds-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Arm Development Studio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-u-boot/ug-riscfree-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-linux/ug-riscfree-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/armds-debug-linux/ug-armds-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Arm Development Studio
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_2" id="__nav_7_3_2_label" tabindex="0">
          E-Series Modular Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_2">
          <span class="md-nav__icon md-icon"></span>
          E-Series Modular Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-ai-suite/agilex5/modular_jtag/modular_jtag/" class="md-nav__link">
        Hostless JTAG Example Design
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/gsrd/ug-gsrd-agx5e-modular/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/boot-examples/ug-linux-boot-agx5e-modular/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/xen/ug-xen-agx5e-modular/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/drive-on-chip/doc-funct-safety/" class="md-nav__link">
        Drive-On-Chip with Functional Safety Design Example for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/drive-on-chip/doc-plc/" class="md-nav__link">
        Drive-On-Chip with PLC Design Example for Agilex™ Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/drive-on-chip/doc-crc/" class="md-nav__link">
        ROS Consolidated Robot Controller Example Design for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/camera/camera_4k/camera_4k/" class="md-nav__link">
        4Kp60 Multi-Sensor HDR Camera Solution System Example Design for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../modular/ethernet/agx5e-ethernet-10g/ug-agx5e-ethernet-10g/" class="md-nav__link">
        Agilex™ 5 FPGA E-Series Modular Development Kit 1x10G Ethernet System Example Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_3" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_3" id="__nav_7_3_3_label" tabindex="0">
          Intel Simics Virtual Platform Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_3">
          <span class="md-nav__icon md-icon"></span>
          Intel Simics Virtual Platform Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/" class="md-nav__link">
        Simics Linux GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/virtual-platforms/zephyr-gsrd/ug-zephyr-gsrd-agilex5-virtual-platforms/" class="md-nav__link">
        Simics Zephyr GSRD
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4" id="__nav_7_4_label" tabindex="0">
          Agilex™ 7
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 7
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1" id="__nav_7_4_1_label" tabindex="0">
          F-Series SoC Development Kit (P-Tiles & E-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_1">
          <span class="md-nav__icon md-icon"></span>
          F-Series SoC Development Kit (P-Tiles & E-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/gsrd/ug-gsrd-agx7f-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/rsu/ug-rsu-agx7f-soc/" class="md-nav__link">
        HPS Remote System Update Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/rsu/ug-rsu-multiqspi-agx7f-soc/" class="md-nav__link">
        HPS Multi-QSPI Remote System Update Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/remote-debug/ug-remote-debug-agx7f-soc/" class="md-nav__link">
        SoC FPGA Remote Debug Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/emmc/ug-emmc-agx7f-soc/" class="md-nav__link">
        HPS eMMC Boot Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/fabric-config/ug-linux-fabric-config-agx7f-soc/" class="md-nav__link">
        SoC Fabric Configuration from Linux Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/boot-examples/ug-linux-boot-agx7-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/xen/ug-xen-agx7f-soc/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/setup-use-bridges/ug-setup-use-bridges-agx7f-soc/" class="md-nav__link">
        Setting up and Using Bridges HPS Linux Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1_10" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1_10" id="__nav_7_4_1_10_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_4_1_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_1_10">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1_10_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1_10_1" id="__nav_7_4_1_10_1_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_4_1_10_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_1_10_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/soc/niosv/niosv_g/fpu_test/ug-fpu-agx7f-fpga/" class="md-nav__link">
        Nios® V/g Processor Floating Point Unit (FPU) Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2" id="__nav_7_4_2_label" tabindex="0">
          F-Series FPGA Development Kit (2x F-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2">
          <span class="md-nav__icon md-icon"></span>
          F-Series FPGA Development Kit (2x F-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/fpga/gsrd/ug-gsrd-agx7f-fpga/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2_2" id="__nav_7_4_2_2_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_4_2_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2_2">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2_2_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2_2_1" id="__nav_7_4_2_2_1_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_4_2_2_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2_2_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/f-series/fpga/niosv/niosv_g/tinyml_liteRT/ug-tinyml-litert-agx7f-fpga/" class="md-nav__link">
        Nios® V/g TinyML LiteRT for Microcontroller Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_3" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_3" id="__nav_7_4_3_label" tabindex="0">
          I-Series FPGA Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_3">
          <span class="md-nav__icon md-icon"></span>
          I-Series FPGA Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/i-series/soc/gsrd/ug-gsrd-agx7i-soc/" class="md-nav__link">
        GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-ai-suite/agilex7/iseries_ofs_pcie/iseries_ofs_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design with OFS (I-Series, 2x R-Tile and 1x F-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/i-series/soc/gsrd/ug-gsrd-agx7i-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_4" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_4" id="__nav_7_4_4_label" tabindex="0">
          M-Series HBM2e Development Kit (3x F-Tile & 1x R-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_4">
          <span class="md-nav__icon md-icon"></span>
          M-Series HBM2e Development Kit (3x F-Tile & 1x R-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/m-series/hbm2e/ug-gsrd-agx7m-hbm2e/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-7/m-series/pcie_rp/ug-pcie_rp-agx7m-hbm2e/" class="md-nav__link">
        PCIe Root Port User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_5" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_5" id="__nav_7_4_5_label" tabindex="0">
          DE10-Agilex Terasic
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_5">
          <span class="md-nav__icon md-icon"></span>
          DE10-Agilex Terasic
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-ai-suite/agilex7/de10_pcie/de10_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design (DE10)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_6" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_6" id="__nav_7_4_6_label" tabindex="0">
          FPGA SmartNIC N6001-PL Platform
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_6">
          <span class="md-nav__icon md-icon"></span>
          FPGA SmartNIC N6001-PL Platform
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-ai-suite/agilex7/n6001_ofs_pcie/n6001_ofs_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design with OFS (N6001)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5" id="__nav_7_5_label" tabindex="0">
          Stratix® 10
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5">
          <span class="md-nav__icon md-icon"></span>
          Stratix® 10
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5_1" id="__nav_7_5_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_5_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/gsrd/ug-gsrd-s10sx-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/rsu/ug-rsu-s10sx-soc/" class="md-nav__link">
        HPS Remote System Update Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/remote-debug/ug-remote-debug-s10sx-soc/" class="md-nav__link">
        SoC FPGA Remote Debug Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/emmc/ug-emmc-s10sx-soc/" class="md-nav__link">
        HPS eMMC Boot Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/fabric-config/ug-linux-fabric-config-s10sx-soc/" class="md-nav__link">
        SoC Fabric Configuration from Linux Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/boot-examples/ug-linux-boot-s10-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_6" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_6" id="__nav_7_6_label" tabindex="0">
          Arria® 10
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_6">
          <span class="md-nav__icon md-icon"></span>
          Arria® 10
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_6_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_6_1" id="__nav_7_6_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_6_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_6_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../arria-10/sx/soc/gsrd/ug-gsrd-a10sx-soc/" class="md-nav__link">
        GSRD User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_7" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_7" id="__nav_7_7_label" tabindex="0">
          Cyclone® V
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_7">
          <span class="md-nav__icon md-icon"></span>
          Cyclone® V
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_7_1" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_7_1" id="__nav_7_7_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_7_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_7_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../cyclone-v/sx/soc/gsrd/ug-gsrd-cve-soc/" class="md-nav__link">
        GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../cyclone-v/sx/soc/boot-examples/ug-linux-boot-cve-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#introduction" class="md-nav__link">
    Introduction
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#release-content" class="md-nav__link">
    Release Content
  </a>
  
    <nav class="md-nav" aria-label="Release Content">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#pcie-gen4-root-port-design-example" class="md-nav__link">
    PCIe Gen4 Root Port Design Example
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#pcie-gen3-root-port-design-example" class="md-nav__link">
    PCIe Gen3 Root Port Design Example
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#system-example-design-overview" class="md-nav__link">
    System Example Design Overview
  </a>
  
    <nav class="md-nav" aria-label="System Example Design Overview">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#helpful-reference-documentation" class="md-nav__link">
    Helpful Reference Documentation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hardware-description" class="md-nav__link">
    Hardware Description
  </a>
  
    <nav class="md-nav" aria-label="Hardware Description">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#memory-map" class="md-nav__link">
    Memory Map
  </a>
  
    <nav class="md-nav" aria-label="Memory Map">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#hps-h2f-memory-map" class="md-nav__link">
    HPS H2F Memory Map
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#hps-lwh2f-memory-map" class="md-nav__link">
    HPS LWH2F Memory Map
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#pcie-bam-interface" class="md-nav__link">
    PCIe BAM interface
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#memory-range-support-expansion" class="md-nav__link">
    Memory Range Support Expansion
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#setup-configuration" class="md-nav__link">
    Setup Configuration
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#building-agilextm-5-pcie-root-port-design" class="md-nav__link">
    Building Agilex™ 5 PCIe Root Port Design
  </a>
  
    <nav class="md-nav" aria-label="Building Agilex™ 5 PCIe Root Port Design">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#adding-pcie-root-port-in-dts" class="md-nav__link">
    Adding PCIe root port in dts
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#running-the-system-example-design" class="md-nav__link">
    Running the System Example Design
  </a>
  
    <nav class="md-nav" aria-label="Running the System Example Design">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#fio-transactions" class="md-nav__link">
    fio transactions
  </a>
  
    <nav class="md-nav" aria-label="fio transactions">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#note" class="md-nav__link">
    Note
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


  <h1>PCIe Root Port</h1>

<h2 id="introduction">Introduction<a class="headerlink" href="#introduction" title="Permanent link">&para;</a></h2>
<p>This page contain PCIe Gen 4 and Gen 3 root port design example. Both designs demonstrate PCIe root port running on Agilex&trade; 5 E-Series Premium  Development Kit connected to end point.</p>
<p><strong>Note:</strong> Gen4 root port design is running on internal board with <strong>-4S speed grade</strong> silicon.</p>
<h2 id="release-content">Release Content<a class="headerlink" href="#release-content" title="Permanent link">&para;</a></h2>
<p>Release note and pre-build binaries can be found in the <a href="https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/tag/25.1-1">GitHub repository</a></p>
<h3 id="pcie-gen4-root-port-design-example">PCIe Gen4 Root Port Design Example<a class="headerlink" href="#pcie-gen4-root-port-design-example" title="Permanent link">&para;</a></h3>
<table>
<thead>
<tr>
<th>File</th>
<th>Link</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quartus Project</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/a5ed065es-premium-devkit-pcie-rp-gen4x4.zip</td>
</tr>
<tr>
<td>SD Image</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/sdimage.tar.gz</td>
</tr>
<tr>
<td>hps.rbf</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/agilex5_dk_a5e065bb32aes1_rped_ghrd.hps.rbf</td>
</tr>
<tr>
<td>core.rbf</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/agilex5_dk_a5e065bb32aes1_rped_ghrd.core.rbf</td>
</tr>
<tr>
<td>sof</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/agilex5_dk_a5e065bb32aes1_rped_ghrd.sof</td>
</tr>
</tbody>
</table>
<h3 id="pcie-gen3-root-port-design-example">PCIe Gen3 Root Port Design Example<a class="headerlink" href="#pcie-gen3-root-port-design-example" title="Permanent link">&para;</a></h3>
<table>
<thead>
<tr>
<th>File</th>
<th>Link</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quartus Project</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/a5ed065es-premium-devkit-pcie-rp-gen3x4.zip</td>
</tr>
<tr>
<td>SD Image</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/sdimage_gen3x4.tar.gz</td>
</tr>
<tr>
<td>hps.rbf</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/agilex5_dk_a5e065bb32aes1_rped_ghrd_gen3x4.hps.rbf</td>
</tr>
<tr>
<td>core.rbf</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/agilex5_dk_a5e065bb32aes1_rped_ghrd_gen3x4.core.rbf</td>
</tr>
<tr>
<td>sof</td>
<td>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/agilex5_dk_a5e065bb32aes1_rped_ghrd_gen3x4.sof</td>
</tr>
</tbody>
</table>
<h2 id="system-example-design-overview">System Example Design Overview<a class="headerlink" href="#system-example-design-overview" title="Permanent link">&para;</a></h2>
<p>This design is based on the Agilex5 SoC Development Golden Hardware Reference Design (GHRD) which is part of the Golden System Reference Design (GSRD). This design demonstrate the Root port capability, configures the PCIe Subsystem to work in Root port mode and use MCDMA Bridge logic that converts the incoming TLPs from PCIe Subsystem into Memory mapped interface.</p>
<p><a class="glightbox" href="../images/Agilex5_RP.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/Agilex5_RP.png" /></a></p>
<ul>
<li>F2H AXI4 (burst enabled)/ACELite interface for data transfers from PCIe EP.</li>
<li>H2F AXI4 (burst enabled) interface is used for PCIe EP downstream application.</li>
<li>H2F Light weight AXI-4 interface connect to configuration slave of the MCDMA IP.</li>
</ul>
<h3 id="helpful-reference-documentation">Helpful Reference Documentation<a class="headerlink" href="#helpful-reference-documentation" title="Permanent link">&para;</a></h3>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/813754.html">GTS AXI Streaming FPGA IP for PCI Express User Guide</a></li>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/847470.html">GTS AXI MultiChannel DMA  FPGA IP for PCI Express User Guide</a></li>
</ul>
<h2 id="hardware-description">Hardware Description<a class="headerlink" href="#hardware-description" title="Permanent link">&para;</a></h2>
<h3 id="memory-map">Memory Map<a class="headerlink" href="#memory-map" title="Permanent link">&para;</a></h3>
<h4 id="hps-h2f-memory-map">HPS H2F Memory Map<a class="headerlink" href="#hps-h2f-memory-map" title="Permanent link">&para;</a></h4>
<table>
<thead>
<tr>
<th>Address Offset</th>
<th>Size (Bytes)</th>
<th>Peripheral</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x4000_0000</td>
<td>256K</td>
<td>On Chip Memory</td>
<td>Block memory implemented in the FPGA fabric</td>
</tr>
<tr>
<td>0x5000_0000</td>
<td>256M</td>
<td>BAS</td>
<td>Avalon MM Slave of AVMM Bridge’s BAS port</td>
</tr>
<tr>
<td>0x6000_0000</td>
<td>1M</td>
<td>PCIe SS AXI-Lite interface</td>
<td>AXI-Lite of PCIe SS</td>
</tr>
</tbody>
</table>
<h4 id="hps-lwh2f-memory-map">HPS LWH2F Memory Map<a class="headerlink" href="#hps-lwh2f-memory-map" title="Permanent link">&para;</a></h4>
<table>
<thead>
<tr>
<th>Address Offset</th>
<th>Size (Bytes)</th>
<th>Peripheral</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x2000_0000</td>
<td>8</td>
<td>System ID</td>
<td>Hardware configuration system ID</td>
</tr>
<tr>
<td>0x20001100</td>
<td>256</td>
<td>ILC</td>
<td>Interrupt Latency Counter</td>
</tr>
<tr>
<td>0x20010000</td>
<td>16k</td>
<td>PCIe CS</td>
<td>Avalon MM Slave of PCIe Configuration Slave port (14b address space)</td>
</tr>
<tr>
<td>0x20018000</td>
<td>128</td>
<td>MSI-to-GIC Vector</td>
<td></td>
</tr>
<tr>
<td>0x20018080</td>
<td>16</td>
<td>MSI-to-GIC CSR</td>
<td>Avalon MM Slave of MSI-to-GIC CSR port</td>
</tr>
<tr>
<td>0x200180A0</td>
<td>32</td>
<td>Performance Counter</td>
<td>Hardware timer for benchmarking purposes</td>
</tr>
<tr>
<td>0x200180C0</td>
<td>1K</td>
<td>AVMM CS Cpl TimeOut &amp; System level Reg. map </td>
<td>Error registers along with Timeout values </td>
</tr>
</tbody>
</table>
<h4 id="pcie-bam-interface">PCIe BAM interface<a class="headerlink" href="#pcie-bam-interface" title="Permanent link">&para;</a></h4>
<table>
<thead>
<tr>
<th>Address Offset</th>
<th>Size (Bytes)</th>
<th>Peripheral</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x4000_0000</td>
<td>256k</td>
<td>On Chip Memory</td>
<td>Block memory implemented in the FPGA fabric</td>
</tr>
<tr>
<td>0x2001_8000</td>
<td>128</td>
<td>MSI-to-GIC Vector</td>
<td>MSI/MSI-X Transactions from PCIe Endpoint. These should be aligned addresses to avoid any re-alignment on BAM AVMM interface.</td>
</tr>
<tr>
<td>0x8000_0000 to 0xFFFF_FFFF</td>
<td>2G</td>
<td>HPS F2H</td>
<td> HPS FPGA to HPS interface (SDRAM access)</td>
</tr>
<tr>
<td>0x08_8000_0000 to 0x09_FFFF_FFFF</td>
<td>6G</td>
<td>HPS F2H</td>
<td> HPS FPGA to HPS interface (SDRAM access) -Expanded memory range. Actual allocation is 8G (from 0x08_0000_0000 to 0x09_FFFF_FFFF) to match the 2 power of &lt;Num of bits).</td>
</tr>
</tbody>
</table>
<h3 id="memory-range-support-expansion">Memory Range Support Expansion<a class="headerlink" href="#memory-range-support-expansion" title="Permanent link">&para;</a></h3>
<p>HPS support additional memory for F2H interface. For this example design, memory range support start from initial 2GB at the address offset of 0x8000_0000 and additional 6G memory at address offset of 0x08_8000_0000 to 0x09_FFFF_FFFF.
BAM to HPS F2H have multiple path with different Address Expander range as shown in the block diagram.</p>
<table>
<thead>
<tr>
<th>Memory Range</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base 2GB</td>
<td>0x8000_0000 to 0xFFFF_FFFF</td>
</tr>
<tr>
<td>Additional 30GB</td>
<td>0x08_8000_0000 to 0x0F_FFFF_FFFF</td>
</tr>
</tbody>
</table>
<h2 id="setup-configuration">Setup Configuration<a class="headerlink" href="#setup-configuration" title="Permanent link">&para;</a></h2>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html">Agilex™ 5 E-Series Premium Development Kit</a> (DK-A5E065BB32AES1) for running the example<ul>
<li>Current Agilex™ 5 development kit is a <strong>-6S speed grade</strong>, can support up to <strong>Gen3x4</strong>. Agilex™ 5 <strong>-4S speed grade</strong> is required to demonstrate <strong>PCIe Gen4x4</strong>.</li>
<li><strong>Note:</strong> PCIe Gen4 design is running on internal board with <strong>-4S speed grade</strong> silicon (A5ED065BB32AE4SR0).</li>
</ul>
</li>
<li><a href="https://www.hitechglobal.com/FMCModules/FMC+_X16PCIExpress.htm">PCIe FMC+ Hitech Daughter Card</a> </li>
</ul>
<ul>
<li>Tested End Point:<ul>
<li>PCI Express NVMe Gen4 SSD (Samsung 980 PRO PCIe 4.0 NVMe)</li>
<li>PCI Express Network Interface Card (Intel I350/I210)</li>
</ul>
</li>
</ul>
<ul>
<li>Tools and software:<ul>
<li>System with supported Linux distribution with Ubuntu 22.04 (LTS)</li>
<li>Intel ® Quartus ®Prime Design Suite software 25.1 version</li>
<li>Serial terminal application such as Putty</li>
</ul>
</li>
</ul>
<h2 id="building-agilextm-5-pcie-root-port-design">Building Agilex™ 5 PCIe Root Port Design<a class="headerlink" href="#building-agilextm-5-pcie-root-port-design" title="Permanent link">&para;</a></h2>
<p>Here are the steps to build either HW and SW files:</p>
<ul>
<li><a href="https://github.com/altera-fpga/agilex5-ed-pcie-rp/tree/rel/25.1/src/hw">HW_Readme</a></li>
<li><a href="https://github.com/altera-fpga/agilex5-ed-pcie-rp/tree/rel/25.1/src/sw">SW_Readme</a></li>
</ul>
<p>Both links show how to build the files needed for the project, according with the <a href="https://github.com/altera-opensource/gsrd-socfpga">Altera SoC FPGA Golden Software Reference Design (GSRD)</a></p>
<p>Setting up the environment: </p>
<p>For PCIe Gen4 design,
<div class="highlight"><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a>wget<span class="w"> </span>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/a5ed065es-premium-devkit-pcie-rp-gen4x4.zip
<a id="__codelineno-0-2" name="__codelineno-0-2" href="#__codelineno-0-2"></a>unzip<span class="w"> </span>a5ed065es-premium-devkit-pcie-rp-gen4x4.zip
<a id="__codelineno-0-3" name="__codelineno-0-3" href="#__codelineno-0-3"></a><span class="nb">cd</span><span class="w"> </span>a5ed065es-premium-devkit-pcie-rp-gen4x4/agilex5-ed-pcie-rp/src
<a id="__codelineno-0-4" name="__codelineno-0-4" href="#__codelineno-0-4"></a><span class="nb">export</span><span class="w"> </span><span class="nv">TOP_FOLDER</span><span class="o">=</span><span class="sb">`</span><span class="nb">pwd</span><span class="sb">`</span>
</code></pre></div></p>
<p>For PCIe Gen3 design,
<div class="highlight"><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a>wget<span class="w"> </span>https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/a5ed065es-premium-devkit-pcie-rp-gen3x4.zip<span class="w"> </span>
<a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a>unzip<span class="w"> </span>a5ed065es-premium-devkit-pcie-rp-gen3x4.zip
<a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a><span class="nb">cd</span><span class="w"> </span>a5ed065es-premium-devkit-pcie-rp-gen3x4/agilex5-ed-pcie-rp/src
<a id="__codelineno-1-4" name="__codelineno-1-4" href="#__codelineno-1-4"></a><span class="nb">export</span><span class="w"> </span><span class="nv">TOP_FOLDER</span><span class="o">=</span><span class="sb">`</span><span class="nb">pwd</span><span class="sb">`</span>
</code></pre></div></p>
<p>Download the compiler toolchain, add it to the PATH variable, to be used by the GHRD makefile to build the HPS Debug FSBL:
<div class="highlight"><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-2-2" name="__codelineno-2-2" href="#__codelineno-2-2"></a>wget<span class="w"> </span>https://developer.arm.com/-/media/Files/downloads/gnu/11.2-2022.02/binrel/<span class="se">\</span>
<a id="__codelineno-2-3" name="__codelineno-2-3" href="#__codelineno-2-3"></a>gcc-arm-11.2-2022.02-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-2-4" name="__codelineno-2-4" href="#__codelineno-2-4"></a>tar<span class="w"> </span>xf<span class="w"> </span>gcc-arm-11.2-2022.02-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-2-5" name="__codelineno-2-5" href="#__codelineno-2-5"></a>rm<span class="w"> </span>-f<span class="w"> </span>gcc-arm-11.2-2022.02-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-2-6" name="__codelineno-2-6" href="#__codelineno-2-6"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="sb">`</span><span class="nb">pwd</span><span class="sb">`</span>/gcc-arm-11.2-2022.02-x86_64-aarch64-none-linux-gnu/bin:<span class="nv">$PATH</span>
<a id="__codelineno-2-7" name="__codelineno-2-7" href="#__codelineno-2-7"></a><span class="nb">export</span><span class="w"> </span><span class="nv">ARCH</span><span class="o">=</span>arm64
<a id="__codelineno-2-8" name="__codelineno-2-8" href="#__codelineno-2-8"></a><span class="nb">export</span><span class="w"> </span><span class="nv">CROSS_COMPILE</span><span class="o">=</span>aarch64-none-linux-gnu-
</code></pre></div>
Enable Quartus tools to be called from command line:
<div class="highlight"><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR</span><span class="o">=</span>~/altera_pro/25.1/quartus/
<a id="__codelineno-3-2" name="__codelineno-3-2" href="#__codelineno-3-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/bin:<span class="nv">$QUARTUS_ROOTDIR</span>/linux64:<span class="nv">$QUARTUS_ROOTDIR</span>/../qsys/bin:<span class="nv">$PATH</span>
</code></pre></div>
Building the Hardware files:
<div class="highlight"><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a><span class="nb">cd</span><span class="w"> </span>hw/a5e065bb32aes1_pdk/syn/sm_4x4
<a id="__codelineno-4-2" name="__codelineno-4-2" href="#__codelineno-4-2"></a>quartus_sh<span class="w"> </span>--flow<span class="w"> </span>compile<span class="w"> </span>top
</code></pre></div>
Building the Software files:
<div class="highlight"><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-5-2" name="__codelineno-5-2" href="#__codelineno-5-2"></a><span class="nb">cd</span><span class="w"> </span>sw
<a id="__codelineno-5-3" name="__codelineno-5-3" href="#__codelineno-5-3"></a>.<span class="w"> </span>agilex5_dk_a5e065bb32aes1-rped-build.sh
<a id="__codelineno-5-4" name="__codelineno-5-4" href="#__codelineno-5-4"></a>build_setup
</code></pre></div>
Perform Yocto bitbake to generate binaries:
<div class="highlight"><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a>bitbake_image
</code></pre></div>
Package binaries into build folder:
<div class="highlight"><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a>package
</code></pre></div>
Generate the Programming file
<div class="highlight"><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-8-2" name="__codelineno-8-2" href="#__codelineno-8-2"></a><span class="nb">cd</span><span class="w"> </span>hw/a5e065bb32aes1_pdk/syn/sm_4x4
<a id="__codelineno-8-3" name="__codelineno-8-3" href="#__codelineno-8-3"></a>quartus_pfg<span class="w"> </span>-c<span class="w"> </span>-o<span class="w"> </span><span class="nv">hps</span><span class="o">=</span>on<span class="w"> </span>-o<span class="w"> </span><span class="nv">hps_path</span><span class="o">=</span>u-boot-spl-dtb.hex<span class="w"> </span>output_files/agilex5_dk_a5e065bb32aes1_rped_ghrd.sof<span class="w"> </span>output_files/agilex5_dk_a5e065bb32aes1_rped_ghrd.rbf
</code></pre></div></p>
<h3 id="adding-pcie-root-port-in-dts">Adding PCIe root port in dts<a class="headerlink" href="#adding-pcie-root-port-in-dts" title="Permanent link">&para;</a></h3>
<p>Manually add the PCIe Root Port bindings to your custom DTS by applying a patch to your custom DTSI.
<a href="https://github.com/altera-fpga/agilex5-ed-pcie-rp/blob/rel/25.1/src/sw/meta-altera-pcie-rp/recipes-kernel/linux/linux-socfpga-lts/0002-arm64-dts-agilex5-add-dtsi-for-PCIe-Root-Port.patch">arm64-dts-agilex5-add-dtsi-for-PCIe-Root-Port</a></p>
<h2 id="running-the-system-example-design">Running the System Example Design<a class="headerlink" href="#running-the-system-example-design" title="Permanent link">&para;</a></h2>
<p>1. Download SD card image from the prebuilt binaries https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/sdimage_gen3x4.tar.gz and extract the archive, obtaining the file <code>gsrd-console-image-agilex5.wic</code>.</p>
<p>2. Write the srd-console-image-agilex5.wic. SD card image to the micro SD card using the included USB writer in the host computer:</p>
<ul>
<li>On Linux, use the <code>dd</code> utility as shown next:
<div class="highlight"><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a><span class="c1"># Determine the device asociated with the SD card on the host computer. </span>
<a id="__codelineno-9-2" name="__codelineno-9-2" href="#__codelineno-9-2"></a>cat<span class="w"> </span>/proc/partitions
<a id="__codelineno-9-3" name="__codelineno-9-3" href="#__codelineno-9-3"></a><span class="c1"># This will return for example /dev/sdx</span>
<a id="__codelineno-9-4" name="__codelineno-9-4" href="#__codelineno-9-4"></a><span class="c1"># Use dd to write the image in the corresponding device</span>
<a id="__codelineno-9-5" name="__codelineno-9-5" href="#__codelineno-9-5"></a>sudo<span class="w"> </span>dd<span class="w"> </span><span class="k">if</span><span class="o">=</span>gsrd-console-image-agilex5_devkit.wic<span class="w"> </span><span class="nv">of</span><span class="o">=</span>/dev/sdx<span class="w"> </span><span class="nv">bs</span><span class="o">=</span>1M
<a id="__codelineno-9-6" name="__codelineno-9-6" href="#__codelineno-9-6"></a><span class="c1"># Flush the changes to the SD card</span>
<a id="__codelineno-9-7" name="__codelineno-9-7" href="#__codelineno-9-7"></a>sync
</code></pre></div></li>
<li>On Windows, use the Win32DiskImager program, available at <a href="https://sourceforge.net/projects/win32diskimager">https://sourceforge.net/projects/win32diskimager</a>. For this, first rename the srd-console-image-agilex5.wic to an .img file (sdcard.img for example) and write the image as shown in the next figure:</li>
</ul>
<p><a class="glightbox" href="../images/win32diskimager.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/win32diskimager.png" /></a> </p>
<p>Program the development kit with <a href="https://github.com/altera-fpga/agilex5-ed-pcie-rp/releases/download/25.1-1/agilex5_dk_a5e065bb32aes1_rped_ghrd_gen3x4.hps.rbf">hps.rbf</a> file.
<div class="highlight"><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a>quartus_pgm<span class="w"> </span>-c<span class="w"> </span><span class="m">1</span><span class="w"> </span>-m<span class="w"> </span>jtag<span class="w"> </span>-o<span class="w"> </span>p<span class="p">;</span>agilex5_dk_a5e065bb32aes1_rped_ghrd.hps.rbf@1
</code></pre></div></p>
<p>Open the Putty serial terminal, it will show the board boot-up process.</p>
<p>Execute the <code>lspci</code> command to display information about all PCI devices on the system
<div class="highlight"><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a><span class="w">        </span>root@agilex5dka5e065bb32aes1:~#<span class="w"> </span>lspci
<a id="__codelineno-11-2" name="__codelineno-11-2" href="#__codelineno-11-2"></a><span class="w">        </span><span class="m">00</span>:00.0<span class="w"> </span>PCI<span class="w"> </span>bridge:<span class="w"> </span>Altera<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span><span class="m">0000</span><span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-11-3" name="__codelineno-11-3" href="#__codelineno-11-3"></a><span class="w">        </span><span class="m">01</span>:00.0<span class="w"> </span>Non-Volatile<span class="w"> </span>memory<span class="w"> </span>controller:<span class="w"> </span>Samsung<span class="w"> </span>Electronics<span class="w"> </span>Co<span class="w"> </span>Ltd<span class="w"> </span>NVMe<span class="w"> </span>SSD<span class="w"> </span>Controller<span class="w"> </span>PM9A1/PM9A3/980PRO
</code></pre></div></p>
<p>There you will see both PCIe devices Rootport(00:00.0) &amp; End Point(01:00.0)</p>
<p>Run the following command to retrieve detailed information about the Agilex 5 E-Series PCIe Root Port:
<div class="highlight"><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a><span class="w">        </span>lspci<span class="w"> </span>-vv
</code></pre></div></p>
<p>Info "Console Output:"
<div class="highlight"><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a><span class="w">    </span><span class="m">00</span>:00.0<span class="w"> </span>PCI<span class="w"> </span>bridge:<span class="w"> </span>Altera<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span><span class="m">0000</span><span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span><span class="w"> </span><span class="o">(</span>prog-if<span class="w"> </span><span class="m">00</span><span class="w"> </span><span class="o">[</span>Normal<span class="w"> </span>decode<span class="o">])</span>
<a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a><span class="w">        </span>Control:<span class="w"> </span>I/O-<span class="w"> </span>Mem+<span class="w"> </span>BusMaster+<span class="w"> </span>SpecCycle-<span class="w"> </span>MemWINV-<span class="w"> </span>VGASnoop-<span class="w"> </span>ParErr-<span class="w"> </span>Stepping-<span class="w"> </span>SERR-<span class="w"> </span>FastB2B-<span class="w"> </span>DisINTx-
<a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a><span class="w">        </span>Status:<span class="w"> </span>Cap+<span class="w"> </span>66MHz-<span class="w"> </span>UDF-<span class="w"> </span>FastB2B-<span class="w"> </span>ParErr-<span class="w"> </span><span class="nv">DEVSEL</span><span class="o">=</span>fast<span class="w"> </span>&gt;TAbort-<span class="w"> </span>&lt;TAbort-<span class="w"> </span>&lt;MAbort-<span class="w"> </span>&gt;SERR-<span class="w"> </span>&lt;PERR-<span class="w"> </span>INTx-
<a id="__codelineno-13-4" name="__codelineno-13-4" href="#__codelineno-13-4"></a><span class="w">        </span>Latency:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-13-5" name="__codelineno-13-5" href="#__codelineno-13-5"></a><span class="w">        </span>Interrupt:<span class="w"> </span>pin<span class="w"> </span>A<span class="w"> </span>routed<span class="w"> </span>to<span class="w"> </span>IRQ<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-13-6" name="__codelineno-13-6" href="#__codelineno-13-6"></a><span class="w">        </span>Bus:<span class="w"> </span><span class="nv">primary</span><span class="o">=</span><span class="m">00</span>,<span class="w"> </span><span class="nv">secondary</span><span class="o">=</span><span class="m">01</span>,<span class="w"> </span><span class="nv">subordinate</span><span class="o">=</span><span class="m">01</span>,<span class="w"> </span>sec-latency<span class="o">=</span><span class="m">0</span>
<a id="__codelineno-13-7" name="__codelineno-13-7" href="#__codelineno-13-7"></a><span class="w">        </span>I/O<span class="w"> </span>behind<span class="w"> </span>bridge:<span class="w"> </span><span class="o">[</span>disabled<span class="o">]</span><span class="w"> </span><span class="o">[</span><span class="m">16</span>-bit<span class="o">]</span>
<a id="__codelineno-13-8" name="__codelineno-13-8" href="#__codelineno-13-8"></a><span class="w">        </span>Memory<span class="w"> </span>behind<span class="w"> </span>bridge:<span class="w"> </span><span class="m">50100000</span>-501fffff<span class="w"> </span><span class="o">[</span><span class="nv">size</span><span class="o">=</span>1M<span class="o">]</span><span class="w"> </span><span class="o">[</span><span class="m">32</span>-bit<span class="o">]</span>
<a id="__codelineno-13-9" name="__codelineno-13-9" href="#__codelineno-13-9"></a><span class="w">        </span>Prefetchable<span class="w"> </span>memory<span class="w"> </span>behind<span class="w"> </span>bridge:<span class="w"> </span><span class="o">[</span>disabled<span class="o">]</span><span class="w"> </span><span class="o">[</span><span class="m">64</span>-bit<span class="o">]</span>
<a id="__codelineno-13-10" name="__codelineno-13-10" href="#__codelineno-13-10"></a><span class="w">        </span>Secondary<span class="w"> </span>status:<span class="w"> </span>66MHz-<span class="w"> </span>FastB2B-<span class="w"> </span>ParErr-<span class="w"> </span><span class="nv">DEVSEL</span><span class="o">=</span>fast<span class="w"> </span>&gt;TAbort-<span class="w"> </span>&lt;TAbort-<span class="w"> </span>&lt;MAbort-<span class="w"> </span>&lt;SERR-<span class="w"> </span>&lt;PERR-
<a id="__codelineno-13-11" name="__codelineno-13-11" href="#__codelineno-13-11"></a><span class="w">        </span>BridgeCtl:<span class="w"> </span>Parity-<span class="w"> </span>SERR+<span class="w"> </span>NoISA-<span class="w"> </span>VGA-<span class="w"> </span>VGA16-<span class="w"> </span>MAbort-<span class="w"> </span>&gt;Reset-<span class="w"> </span>FastB2B-
<a id="__codelineno-13-12" name="__codelineno-13-12" href="#__codelineno-13-12"></a><span class="w">                </span>PriDiscTmr-<span class="w"> </span>SecDiscTmr-<span class="w"> </span>DiscTmrStat-<span class="w"> </span>DiscTmrSERREn-
<a id="__codelineno-13-13" name="__codelineno-13-13" href="#__codelineno-13-13"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">40</span><span class="o">]</span><span class="w"> </span>Power<span class="w"> </span>Management<span class="w"> </span>version<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-13-14" name="__codelineno-13-14" href="#__codelineno-13-14"></a><span class="w">                </span>Flags:<span class="w"> </span>PMEClk-<span class="w"> </span>DSI-<span class="w"> </span>D1-<span class="w"> </span>D2-<span class="w"> </span><span class="nv">AuxCurrent</span><span class="o">=</span>0mA<span class="w"> </span>PME<span class="o">(</span>D0+,D1-,D2-,D3hot+,D3cold-<span class="o">)</span>
<a id="__codelineno-13-15" name="__codelineno-13-15" href="#__codelineno-13-15"></a><span class="w">                </span>Status:<span class="w"> </span>D0<span class="w"> </span>NoSoftRst+<span class="w"> </span>PME-Enable-<span class="w"> </span><span class="nv">DSel</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">DScale</span><span class="o">=</span><span class="m">0</span><span class="w"> </span>PME-
<a id="__codelineno-13-16" name="__codelineno-13-16" href="#__codelineno-13-16"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">70</span><span class="o">]</span><span class="w"> </span>Express<span class="w"> </span><span class="o">(</span>v2<span class="o">)</span><span class="w"> </span>Root<span class="w"> </span>Port<span class="w"> </span><span class="o">(</span>Slot-<span class="o">)</span>,<span class="w"> </span>IntMsgNum<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-13-17" name="__codelineno-13-17" href="#__codelineno-13-17"></a><span class="w">                </span>DevCap:<span class="w"> </span>MaxPayload<span class="w"> </span><span class="m">256</span><span class="w"> </span>bytes,<span class="w"> </span>PhantFunc<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-13-18" name="__codelineno-13-18" href="#__codelineno-13-18"></a><span class="w">                        </span>ExtTag+<span class="w"> </span>RBE+<span class="w"> </span>TEE-IO-
<a id="__codelineno-13-19" name="__codelineno-13-19" href="#__codelineno-13-19"></a><span class="w">                </span>DevCtl:<span class="w"> </span>CorrErr+<span class="w"> </span>NonFatalErr+<span class="w"> </span>FatalErr+<span class="w"> </span>UnsupReq+
<a id="__codelineno-13-20" name="__codelineno-13-20" href="#__codelineno-13-20"></a><span class="w">                        </span>RlxdOrd+<span class="w"> </span>ExtTag+<span class="w"> </span>PhantFunc-<span class="w"> </span>AuxPwr-<span class="w"> </span>NoSnoop+
<a id="__codelineno-13-21" name="__codelineno-13-21" href="#__codelineno-13-21"></a><span class="w">                        </span>MaxPayload<span class="w"> </span><span class="m">256</span><span class="w"> </span>bytes,<span class="w"> </span>MaxReadReq<span class="w"> </span><span class="m">512</span><span class="w"> </span>bytes
<a id="__codelineno-13-22" name="__codelineno-13-22" href="#__codelineno-13-22"></a><span class="w">                </span>DevSta:<span class="w"> </span>CorrErr-<span class="w"> </span>NonFatalErr-<span class="w"> </span>FatalErr-<span class="w"> </span>UnsupReq-<span class="w"> </span>AuxPwr+<span class="w"> </span>TransPend-
<a id="__codelineno-13-23" name="__codelineno-13-23" href="#__codelineno-13-23"></a><span class="w">                </span>LnkCap:<span class="w"> </span>Port<span class="w"> </span><span class="c1">#1, Speed 16GT/s, Width x4, ASPM L0s L1, Exit Latency L0s unlimited, L1 unlimited</span>
<a id="__codelineno-13-24" name="__codelineno-13-24" href="#__codelineno-13-24"></a><span class="w">                        </span>ClockPM-<span class="w"> </span>Surprise-<span class="w"> </span>LLActRep+<span class="w"> </span>BwNot+<span class="w"> </span>ASPMOptComp+
<a id="__codelineno-13-25" name="__codelineno-13-25" href="#__codelineno-13-25"></a><span class="w">                </span>LnkCtl:<span class="w"> </span>ASPM<span class="w"> </span>Disabled<span class="p">;</span><span class="w"> </span>RCB<span class="w"> </span><span class="m">64</span><span class="w"> </span>bytes,<span class="w"> </span>LnkDisable-<span class="w"> </span>CommClk+
<a id="__codelineno-13-26" name="__codelineno-13-26" href="#__codelineno-13-26"></a><span class="w">                        </span>ExtSynch-<span class="w"> </span>ClockPM-<span class="w"> </span>AutWidDis-<span class="w"> </span>BWInt+<span class="w"> </span>AutBWInt+
<a id="__codelineno-13-27" name="__codelineno-13-27" href="#__codelineno-13-27"></a><span class="w">                </span>LnkSta:<span class="w"> </span>Speed<span class="w"> </span>16GT/s,<span class="w"> </span>Width<span class="w"> </span>x4
<a id="__codelineno-13-28" name="__codelineno-13-28" href="#__codelineno-13-28"></a><span class="w">                        </span>TrErr-<span class="w"> </span>Train-<span class="w"> </span>SlotClk+<span class="w"> </span>DLActive+<span class="w"> </span>BWMgmt-<span class="w"> </span>ABWMgmt+
<a id="__codelineno-13-29" name="__codelineno-13-29" href="#__codelineno-13-29"></a><span class="w">                </span>RootCap:<span class="w"> </span>CRSVisible-
<a id="__codelineno-13-30" name="__codelineno-13-30" href="#__codelineno-13-30"></a><span class="w">                </span>RootCtl:<span class="w"> </span>ErrCorrectable-<span class="w"> </span>ErrNon-Fatal-<span class="w"> </span>ErrFatal-<span class="w"> </span>PMEIntEna-<span class="w"> </span>CRSVisible-
<a id="__codelineno-13-31" name="__codelineno-13-31" href="#__codelineno-13-31"></a><span class="w">                </span>RootSta:<span class="w"> </span>PME<span class="w"> </span>ReqID<span class="w"> </span><span class="m">0000</span>,<span class="w"> </span>PMEStatus-<span class="w"> </span>PMEPending-
<a id="__codelineno-13-32" name="__codelineno-13-32" href="#__codelineno-13-32"></a><span class="w">                </span>DevCap2:<span class="w"> </span>Completion<span class="w"> </span>Timeout:<span class="w"> </span>Range<span class="w"> </span>ABCD,<span class="w"> </span>TimeoutDis+<span class="w"> </span>NROPrPrP+<span class="w"> </span>LTR+
<a id="__codelineno-13-33" name="__codelineno-13-33" href="#__codelineno-13-33"></a><span class="w">                         </span>10BitTagComp+<span class="w"> </span>10BitTagReq-<span class="w"> </span>OBFF<span class="w"> </span>Not<span class="w"> </span>Supported,<span class="w"> </span>ExtFmt+<span class="w"> </span>EETLPPrefix+,<span class="w"> </span>MaxEETLPPrefixes<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-13-34" name="__codelineno-13-34" href="#__codelineno-13-34"></a><span class="w">                         </span>EmergencyPowerReduction<span class="w"> </span>Not<span class="w"> </span>Supported,<span class="w"> </span>EmergencyPowerReductionInit-
<a id="__codelineno-13-35" name="__codelineno-13-35" href="#__codelineno-13-35"></a><span class="w">                         </span>FRS-<span class="w"> </span>LN<span class="w"> </span>System<span class="w"> </span>CLS<span class="w"> </span>Not<span class="w"> </span>Supported,<span class="w"> </span>TPHComp+<span class="w"> </span>ExtTPHComp-<span class="w"> </span>ARIFwd+
<a id="__codelineno-13-36" name="__codelineno-13-36" href="#__codelineno-13-36"></a><span class="w">                         </span>AtomicOpsCap:<span class="w"> </span>Routing+<span class="w"> </span>32bit+<span class="w"> </span>64bit+<span class="w"> </span>128bitCAS+
<a id="__codelineno-13-37" name="__codelineno-13-37" href="#__codelineno-13-37"></a><span class="w">                </span>DevCtl2:<span class="w"> </span>Completion<span class="w"> </span>Timeout:<span class="w"> </span>50us<span class="w"> </span>to<span class="w"> </span>50ms,<span class="w"> </span>TimeoutDis-<span class="w"> </span>ARIFwd+
<a id="__codelineno-13-38" name="__codelineno-13-38" href="#__codelineno-13-38"></a><span class="w">                         </span>AtomicOpsCtl:<span class="w"> </span>ReqEn-<span class="w"> </span>EgressBlck-
<a id="__codelineno-13-39" name="__codelineno-13-39" href="#__codelineno-13-39"></a><span class="w">                         </span>IDOReq-<span class="w"> </span>IDOCompl-<span class="w"> </span>LTR+<span class="w"> </span>EmergencyPowerReductionReq-
<a id="__codelineno-13-40" name="__codelineno-13-40" href="#__codelineno-13-40"></a><span class="w">                         </span>10BitTagReq-<span class="w"> </span>OBFF<span class="w"> </span>Disabled,<span class="w"> </span>EETLPPrefixBlk-
<a id="__codelineno-13-41" name="__codelineno-13-41" href="#__codelineno-13-41"></a><span class="w">                </span>LnkCap2:<span class="w"> </span>Supported<span class="w"> </span>Link<span class="w"> </span>Speeds:<span class="w"> </span><span class="m">2</span>.5-16GT/s,<span class="w"> </span>Crosslink-<span class="w"> </span>Retimer+<span class="w"> </span>2Retimers+<span class="w"> </span>DRS-
<a id="__codelineno-13-42" name="__codelineno-13-42" href="#__codelineno-13-42"></a><span class="w">                </span>LnkCtl2:<span class="w"> </span>Target<span class="w"> </span>Link<span class="w"> </span>Speed:<span class="w"> </span>16GT/s,<span class="w"> </span>EnterCompliance-<span class="w"> </span>SpeedDis-
<a id="__codelineno-13-43" name="__codelineno-13-43" href="#__codelineno-13-43"></a><span class="w">                         </span>Transmit<span class="w"> </span>Margin:<span class="w"> </span>Normal<span class="w"> </span>Operating<span class="w"> </span>Range,<span class="w"> </span>EnterModifiedCompliance-<span class="w"> </span>ComplianceSOS-
<a id="__codelineno-13-44" name="__codelineno-13-44" href="#__codelineno-13-44"></a><span class="w">                         </span>Compliance<span class="w"> </span>Preset/De-emphasis:<span class="w"> </span>-6dB<span class="w"> </span>de-emphasis,<span class="w"> </span>0dB<span class="w"> </span>preshoot
<a id="__codelineno-13-45" name="__codelineno-13-45" href="#__codelineno-13-45"></a><span class="w">                </span>LnkSta2:<span class="w"> </span>Current<span class="w"> </span>De-emphasis<span class="w"> </span>Level:<span class="w"> </span>-6dB,<span class="w"> </span>EqualizationComplete+<span class="w"> </span>EqualizationPhase1+
<a id="__codelineno-13-46" name="__codelineno-13-46" href="#__codelineno-13-46"></a><span class="w">                         </span>EqualizationPhase2+<span class="w"> </span>EqualizationPhase3+<span class="w"> </span>LinkEqualizationRequest-
<a id="__codelineno-13-47" name="__codelineno-13-47" href="#__codelineno-13-47"></a><span class="w">                         </span>Retimer-<span class="w"> </span>2Retimers-<span class="w"> </span>CrosslinkRes:<span class="w"> </span>Downstream<span class="w"> </span>Port
<a id="__codelineno-13-48" name="__codelineno-13-48" href="#__codelineno-13-48"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">100</span><span class="w"> </span>v2<span class="o">]</span><span class="w"> </span>Advanced<span class="w"> </span>Error<span class="w"> </span>Reporting
<a id="__codelineno-13-49" name="__codelineno-13-49" href="#__codelineno-13-49"></a><span class="w">                </span>UESta:<span class="w">  </span>DLP-<span class="w"> </span>SDES-<span class="w"> </span>TLP-<span class="w"> </span>FCP-<span class="w"> </span>CmpltTO-<span class="w"> </span>CmpltAbrt-<span class="w"> </span>UnxCmplt-<span class="w"> </span>RxOF-<span class="w"> </span>MalfTLP-
<a id="__codelineno-13-50" name="__codelineno-13-50" href="#__codelineno-13-50"></a><span class="w">                        </span>ECRC-<span class="w"> </span>UnsupReq-<span class="w"> </span>ACSViol-<span class="w"> </span>UncorrIntErr-<span class="w"> </span>BlockedTLP-<span class="w"> </span>AtomicOpBlocked-<span class="w"> </span>TLPBlockedErr-
<a id="__codelineno-13-51" name="__codelineno-13-51" href="#__codelineno-13-51"></a><span class="w">                        </span>PoisonTLPBlocked-<span class="w"> </span>DMWrReqBlocked-<span class="w"> </span>IDECheck-<span class="w"> </span>MisIDETLP-<span class="w"> </span>PCRC_CHECK-<span class="w"> </span>TLPXlatBlocked-
<a id="__codelineno-13-52" name="__codelineno-13-52" href="#__codelineno-13-52"></a><span class="w">                </span>UEMsk:<span class="w">  </span>DLP-<span class="w"> </span>SDES-<span class="w"> </span>TLP-<span class="w"> </span>FCP-<span class="w"> </span>CmpltTO-<span class="w"> </span>CmpltAbrt-<span class="w"> </span>UnxCmplt-<span class="w"> </span>RxOF-<span class="w"> </span>MalfTLP-
<a id="__codelineno-13-53" name="__codelineno-13-53" href="#__codelineno-13-53"></a><span class="w">                        </span>ECRC-<span class="w"> </span>UnsupReq-<span class="w"> </span>ACSViol-<span class="w"> </span>UncorrIntErr+<span class="w"> </span>BlockedTLP-<span class="w"> </span>AtomicOpBlocked-<span class="w"> </span>TLPBlockedErr-
<a id="__codelineno-13-54" name="__codelineno-13-54" href="#__codelineno-13-54"></a><span class="w">                        </span>PoisonTLPBlocked-<span class="w"> </span>DMWrReqBlocked-<span class="w"> </span>IDECheck-<span class="w"> </span>MisIDETLP-<span class="w"> </span>PCRC_CHECK-<span class="w"> </span>TLPXlatBlocked-
<a id="__codelineno-13-55" name="__codelineno-13-55" href="#__codelineno-13-55"></a><span class="w">                </span>UESvrt:<span class="w"> </span>DLP+<span class="w"> </span>SDES+<span class="w"> </span>TLP-<span class="w"> </span>FCP+<span class="w"> </span>CmpltTO-<span class="w"> </span>CmpltAbrt-<span class="w"> </span>UnxCmplt-<span class="w"> </span>RxOF+<span class="w"> </span>MalfTLP+
<a id="__codelineno-13-56" name="__codelineno-13-56" href="#__codelineno-13-56"></a><span class="w">                        </span>ECRC-<span class="w"> </span>UnsupReq-<span class="w"> </span>ACSViol-<span class="w"> </span>UncorrIntErr+<span class="w"> </span>BlockedTLP-<span class="w"> </span>AtomicOpBlocked-<span class="w"> </span>TLPBlockedErr-
<a id="__codelineno-13-57" name="__codelineno-13-57" href="#__codelineno-13-57"></a><span class="w">                        </span>PoisonTLPBlocked-<span class="w"> </span>DMWrReqBlocked-<span class="w"> </span>IDECheck-<span class="w"> </span>MisIDETLP-<span class="w"> </span>PCRC_CHECK-<span class="w"> </span>TLPXlatBlocked-
<a id="__codelineno-13-58" name="__codelineno-13-58" href="#__codelineno-13-58"></a><span class="w">                </span>CESta:<span class="w">  </span>RxErr-<span class="w"> </span>BadTLP-<span class="w"> </span>BadDLLP-<span class="w"> </span>Rollover-<span class="w"> </span>Timeout-<span class="w"> </span>AdvNonFatalErr-<span class="w"> </span>CorrIntErr-<span class="w"> </span>HeaderOF-
<a id="__codelineno-13-59" name="__codelineno-13-59" href="#__codelineno-13-59"></a><span class="w">                </span>CEMsk:<span class="w">  </span>RxErr-<span class="w"> </span>BadTLP-<span class="w"> </span>BadDLLP-<span class="w"> </span>Rollover-<span class="w"> </span>Timeout-<span class="w"> </span>AdvNonFatalErr+<span class="w"> </span>CorrIntErr+<span class="w"> </span>HeaderOF+
<a id="__codelineno-13-60" name="__codelineno-13-60" href="#__codelineno-13-60"></a><span class="w">                </span>AERCap:<span class="w"> </span>First<span class="w"> </span>Error<span class="w"> </span>Pointer:<span class="w"> </span><span class="m">00</span>,<span class="w"> </span>ECRCGenCap+<span class="w"> </span>ECRCGenEn-<span class="w"> </span>ECRCChkCap+<span class="w"> </span>ECRCChkEn-
<a id="__codelineno-13-61" name="__codelineno-13-61" href="#__codelineno-13-61"></a><span class="w">                        </span>MultHdrRecCap-<span class="w"> </span>MultHdrRecEn-<span class="w"> </span>TLPPfxPres-<span class="w"> </span>HdrLogCap-
<a id="__codelineno-13-62" name="__codelineno-13-62" href="#__codelineno-13-62"></a><span class="w">                </span>HeaderLog:<span class="w"> </span><span class="m">00000000</span><span class="w"> </span><span class="m">00000000</span><span class="w"> </span><span class="m">00000000</span><span class="w"> </span><span class="m">00000000</span>
<a id="__codelineno-13-63" name="__codelineno-13-63" href="#__codelineno-13-63"></a><span class="w">                </span>RootCmd:<span class="w"> </span>CERptEn-<span class="w"> </span>NFERptEn-<span class="w"> </span>FERptEn-
<a id="__codelineno-13-64" name="__codelineno-13-64" href="#__codelineno-13-64"></a><span class="w">                </span>RootSta:<span class="w"> </span>CERcvd-<span class="w"> </span>MultCERcvd-<span class="w"> </span>UERcvd-<span class="w"> </span>MultUERcvd-
<a id="__codelineno-13-65" name="__codelineno-13-65" href="#__codelineno-13-65"></a><span class="w">                         </span>FirstFatal-<span class="w"> </span>NonFatalMsg-<span class="w"> </span>FatalMsg-<span class="w"> </span>IntMsgNum<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-13-66" name="__codelineno-13-66" href="#__codelineno-13-66"></a><span class="w">                </span>ErrorSrc:<span class="w"> </span>ERR_COR:<span class="w"> </span><span class="m">0000</span><span class="w"> </span>ERR_FATAL/NONFATAL:<span class="w"> </span><span class="m">0000</span>
<a id="__codelineno-13-67" name="__codelineno-13-67" href="#__codelineno-13-67"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">148</span><span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Virtual<span class="w"> </span>Channel
<a id="__codelineno-13-68" name="__codelineno-13-68" href="#__codelineno-13-68"></a><span class="w">                </span>Caps:<span class="w">   </span><span class="nv">LPEVC</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">RefClk</span><span class="o">=</span>100ns<span class="w"> </span><span class="nv">PATEntryBits</span><span class="o">=</span><span class="m">1</span>
<a id="__codelineno-13-69" name="__codelineno-13-69" href="#__codelineno-13-69"></a><span class="w">                </span>Arb:<span class="w">    </span>Fixed-<span class="w"> </span>WRR32-<span class="w"> </span>WRR64-<span class="w"> </span>WRR128-
<a id="__codelineno-13-70" name="__codelineno-13-70" href="#__codelineno-13-70"></a><span class="w">                </span>Ctrl:<span class="w">   </span><span class="nv">ArbSelect</span><span class="o">=</span>Fixed
<a id="__codelineno-13-71" name="__codelineno-13-71" href="#__codelineno-13-71"></a><span class="w">                </span>Status:<span class="w"> </span>InProgress-
<a id="__codelineno-13-72" name="__codelineno-13-72" href="#__codelineno-13-72"></a><span class="w">                </span>VC0:<span class="w">    </span>Caps:<span class="w">   </span><span class="nv">PATOffset</span><span class="o">=</span><span class="m">00</span><span class="w"> </span><span class="nv">MaxTimeSlots</span><span class="o">=</span><span class="m">1</span><span class="w"> </span>RejSnoopTrans-
<a id="__codelineno-13-73" name="__codelineno-13-73" href="#__codelineno-13-73"></a><span class="w">                        </span>Arb:<span class="w">    </span>Fixed-<span class="w"> </span>WRR32-<span class="w"> </span>WRR64-<span class="w"> </span>WRR128-<span class="w"> </span>TWRR128-<span class="w"> </span>WRR256-
<a id="__codelineno-13-74" name="__codelineno-13-74" href="#__codelineno-13-74"></a><span class="w">                        </span>Ctrl:<span class="w">   </span>Enable+<span class="w"> </span><span class="nv">ID</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">ArbSelect</span><span class="o">=</span>Fixed<span class="w"> </span>TC/VC<span class="o">=</span>ff
<a id="__codelineno-13-75" name="__codelineno-13-75" href="#__codelineno-13-75"></a><span class="w">                        </span>Status:<span class="w"> </span>NegoPending-<span class="w"> </span>InProgress-
<a id="__codelineno-13-76" name="__codelineno-13-76" href="#__codelineno-13-76"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">184</span><span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Secondary<span class="w"> </span>PCI<span class="w"> </span>Express
<a id="__codelineno-13-77" name="__codelineno-13-77" href="#__codelineno-13-77"></a><span class="w">                </span>LnkCtl3:<span class="w"> </span>LnkEquIntrruptEn-<span class="w"> </span>PerformEqu-
<a id="__codelineno-13-78" name="__codelineno-13-78" href="#__codelineno-13-78"></a><span class="w">                </span>LaneErrStat:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-13-79" name="__codelineno-13-79" href="#__codelineno-13-79"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span>1a4<span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Physical<span class="w"> </span>Layer<span class="w"> </span><span class="m">16</span>.0<span class="w"> </span>GT/s<span class="w"> </span>&lt;?&gt;
<a id="__codelineno-13-80" name="__codelineno-13-80" href="#__codelineno-13-80"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span>1c8<span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Lane<span class="w"> </span>Margining<span class="w"> </span>at<span class="w"> </span>the<span class="w"> </span>Receiver
<a id="__codelineno-13-81" name="__codelineno-13-81" href="#__codelineno-13-81"></a><span class="w">                </span>PortCap:<span class="w"> </span>Uses<span class="w"> </span>Driver-
<a id="__codelineno-13-82" name="__codelineno-13-82" href="#__codelineno-13-82"></a><span class="w">                </span>PortSta:<span class="w"> </span>MargReady+<span class="w"> </span>MargSoftReady+
<a id="__codelineno-13-83" name="__codelineno-13-83" href="#__codelineno-13-83"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">420</span><span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Data<span class="w"> </span>Link<span class="w"> </span>Feature<span class="w"> </span>&lt;?&gt;
<a id="__codelineno-13-84" name="__codelineno-13-84" href="#__codelineno-13-84"></a><span class="w">        </span>Kernel<span class="w"> </span>modules:<span class="w"> </span>altera_cvp
</code></pre></div></p>
<p>Run the following command to retrieve detailed information about the NVMe PCIe Gen4 EP:</p>
<div class="highlight"><pre><span></span><code>lspci -vv -s 01:00.0
</code></pre></div>
<p>Info "Console Output:"
<div class="highlight"><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a><span class="w">   </span><span class="m">01</span>:00.0<span class="w"> </span>Non-Volatile<span class="w"> </span>memory<span class="w"> </span>controller:<span class="w"> </span>Samsung<span class="w"> </span>Electronics<span class="w"> </span>Co<span class="w"> </span>Ltd<span class="w"> </span>NVMe<span class="w"> </span>SSD<span class="w"> </span>Controller<span class="w"> </span>PM9A1/PM9A3/980PRO<span class="w"> </span><span class="o">(</span>prog-if<span class="w"> </span><span class="m">02</span><span class="w"> </span><span class="o">[</span>NVM<span class="w"> </span>Express<span class="o">])</span>
<a id="__codelineno-14-2" name="__codelineno-14-2" href="#__codelineno-14-2"></a><span class="w">        </span>Subsystem:<span class="w"> </span>Samsung<span class="w"> </span>Electronics<span class="w"> </span>Co<span class="w"> </span>Ltd<span class="w"> </span>SSD<span class="w"> </span><span class="m">980</span><span class="w"> </span>PRO
<a id="__codelineno-14-3" name="__codelineno-14-3" href="#__codelineno-14-3"></a><span class="w">        </span>Control:<span class="w"> </span>I/O-<span class="w"> </span>Mem+<span class="w"> </span>BusMaster+<span class="w"> </span>SpecCycle-<span class="w"> </span>MemWINV-<span class="w"> </span>VGASnoop-<span class="w"> </span>ParErr-<span class="w"> </span>Stepping-<span class="w"> </span>SERR-<span class="w"> </span>FastB2B-<span class="w"> </span>DisINTx+
<a id="__codelineno-14-4" name="__codelineno-14-4" href="#__codelineno-14-4"></a><span class="w">        </span>Status:<span class="w"> </span>Cap+<span class="w"> </span>66MHz-<span class="w"> </span>UDF-<span class="w"> </span>FastB2B-<span class="w"> </span>ParErr-<span class="w"> </span><span class="nv">DEVSEL</span><span class="o">=</span>fast<span class="w"> </span>&gt;TAbort-<span class="w"> </span>&lt;TAbort-<span class="w"> </span>&lt;MAbort-<span class="w"> </span>&gt;SERR-<span class="w"> </span>&lt;PERR-<span class="w"> </span>INTx-
<a id="__codelineno-14-5" name="__codelineno-14-5" href="#__codelineno-14-5"></a><span class="w">        </span>Latency:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-14-6" name="__codelineno-14-6" href="#__codelineno-14-6"></a><span class="w">        </span>Interrupt:<span class="w"> </span>pin<span class="w"> </span>A<span class="w"> </span>routed<span class="w"> </span>to<span class="w"> </span>IRQ<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-14-7" name="__codelineno-14-7" href="#__codelineno-14-7"></a><span class="w">        </span>Region<span class="w"> </span><span class="m">0</span>:<span class="w"> </span>Memory<span class="w"> </span>at<span class="w"> </span><span class="m">50100000</span><span class="w"> </span><span class="o">(</span><span class="m">64</span>-bit,<span class="w"> </span>non-prefetchable<span class="o">)</span><span class="w"> </span><span class="o">[</span><span class="nv">size</span><span class="o">=</span>16K<span class="o">]</span>
<a id="__codelineno-14-8" name="__codelineno-14-8" href="#__codelineno-14-8"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">40</span><span class="o">]</span><span class="w"> </span>Power<span class="w"> </span>Management<span class="w"> </span>version<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-14-9" name="__codelineno-14-9" href="#__codelineno-14-9"></a><span class="w">                </span>Flags:<span class="w"> </span>PMEClk-<span class="w"> </span>DSI-<span class="w"> </span>D1-<span class="w"> </span>D2-<span class="w"> </span><span class="nv">AuxCurrent</span><span class="o">=</span>0mA<span class="w"> </span>PME<span class="o">(</span>D0-,D1-,D2-,D3hot-,D3cold-<span class="o">)</span>
<a id="__codelineno-14-10" name="__codelineno-14-10" href="#__codelineno-14-10"></a><span class="w">                </span>Status:<span class="w"> </span>D0<span class="w"> </span>NoSoftRst+<span class="w"> </span>PME-Enable-<span class="w"> </span><span class="nv">DSel</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">DScale</span><span class="o">=</span><span class="m">0</span><span class="w"> </span>PME-
<a id="__codelineno-14-11" name="__codelineno-14-11" href="#__codelineno-14-11"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">50</span><span class="o">]</span><span class="w"> </span>MSI:<span class="w"> </span>Enable-<span class="w"> </span><span class="nv">Count</span><span class="o">=</span><span class="m">1</span>/32<span class="w"> </span>Maskable-<span class="w"> </span>64bit+
<a id="__codelineno-14-12" name="__codelineno-14-12" href="#__codelineno-14-12"></a><span class="w">                </span>Address:<span class="w"> </span><span class="m">0000000000000000</span><span class="w">  </span>Data:<span class="w"> </span><span class="m">0000</span>
<a id="__codelineno-14-13" name="__codelineno-14-13" href="#__codelineno-14-13"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">70</span><span class="o">]</span><span class="w"> </span>Express<span class="w"> </span><span class="o">(</span>v2<span class="o">)</span><span class="w"> </span>Endpoint,<span class="w"> </span>IntMsgNum<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-14-14" name="__codelineno-14-14" href="#__codelineno-14-14"></a><span class="w">                </span>DevCap:<span class="w"> </span>MaxPayload<span class="w"> </span><span class="m">256</span><span class="w"> </span>bytes,<span class="w"> </span>PhantFunc<span class="w"> </span><span class="m">0</span>,<span class="w"> </span>Latency<span class="w"> </span>L0s<span class="w"> </span>unlimited,<span class="w"> </span>L1<span class="w"> </span>unlimited
<a id="__codelineno-14-15" name="__codelineno-14-15" href="#__codelineno-14-15"></a><span class="w">                        </span>ExtTag+<span class="w"> </span>AttnBtn-<span class="w"> </span>AttnInd-<span class="w"> </span>PwrInd-<span class="w"> </span>RBE+<span class="w"> </span>FLReset+<span class="w"> </span>SlotPowerLimit<span class="w"> </span>0W<span class="w"> </span>TEE-IO-
<a id="__codelineno-14-16" name="__codelineno-14-16" href="#__codelineno-14-16"></a><span class="w">                </span>DevCtl:<span class="w"> </span>CorrErr+<span class="w"> </span>NonFatalErr+<span class="w"> </span>FatalErr+<span class="w"> </span>UnsupReq+
<a id="__codelineno-14-17" name="__codelineno-14-17" href="#__codelineno-14-17"></a><span class="w">                        </span>RlxdOrd+<span class="w"> </span>ExtTag+<span class="w"> </span>PhantFunc-<span class="w"> </span>AuxPwr-<span class="w"> </span>NoSnoop+<span class="w"> </span>FLReset-
<a id="__codelineno-14-18" name="__codelineno-14-18" href="#__codelineno-14-18"></a><span class="w">                        </span>MaxPayload<span class="w"> </span><span class="m">256</span><span class="w"> </span>bytes,<span class="w"> </span>MaxReadReq<span class="w"> </span><span class="m">512</span><span class="w"> </span>bytes
<a id="__codelineno-14-19" name="__codelineno-14-19" href="#__codelineno-14-19"></a><span class="w">                </span>DevSta:<span class="w"> </span>CorrErr-<span class="w"> </span>NonFatalErr-<span class="w"> </span>FatalErr-<span class="w"> </span>UnsupReq-<span class="w"> </span>AuxPwr-<span class="w"> </span>TransPend-
<a id="__codelineno-14-20" name="__codelineno-14-20" href="#__codelineno-14-20"></a><span class="w">                </span>LnkCap:<span class="w"> </span>Port<span class="w"> </span><span class="c1">#0, Speed 16GT/s, Width x4, ASPM L1, Exit Latency L1 &lt;64us</span>
<a id="__codelineno-14-21" name="__codelineno-14-21" href="#__codelineno-14-21"></a><span class="w">                        </span>ClockPM+<span class="w"> </span>Surprise-<span class="w"> </span>LLActRep-<span class="w"> </span>BwNot-<span class="w"> </span>ASPMOptComp+
<a id="__codelineno-14-22" name="__codelineno-14-22" href="#__codelineno-14-22"></a><span class="w">                </span>LnkCtl:<span class="w"> </span>ASPM<span class="w"> </span>Disabled<span class="p">;</span><span class="w"> </span>RCB<span class="w"> </span><span class="m">64</span><span class="w"> </span>bytes,<span class="w"> </span>LnkDisable-<span class="w"> </span>CommClk+
<a id="__codelineno-14-23" name="__codelineno-14-23" href="#__codelineno-14-23"></a><span class="w">                        </span>ExtSynch-<span class="w"> </span>ClockPM-<span class="w"> </span>AutWidDis-<span class="w"> </span>BWInt-<span class="w"> </span>AutBWInt-
<a id="__codelineno-14-24" name="__codelineno-14-24" href="#__codelineno-14-24"></a><span class="w">                </span>LnkSta:<span class="w"> </span>Speed<span class="w"> </span>16GT/s,<span class="w"> </span>Width<span class="w"> </span>x4
<a id="__codelineno-14-25" name="__codelineno-14-25" href="#__codelineno-14-25"></a><span class="w">                        </span>TrErr-<span class="w"> </span>Train-<span class="w"> </span>SlotClk+<span class="w"> </span>DLActive-<span class="w"> </span>BWMgmt-<span class="w"> </span>ABWMgmt-
<a id="__codelineno-14-26" name="__codelineno-14-26" href="#__codelineno-14-26"></a><span class="w">                </span>DevCap2:<span class="w"> </span>Completion<span class="w"> </span>Timeout:<span class="w"> </span>Range<span class="w"> </span>ABCD,<span class="w"> </span>TimeoutDis+<span class="w"> </span>NROPrPrP-<span class="w"> </span>LTR+
<a id="__codelineno-14-27" name="__codelineno-14-27" href="#__codelineno-14-27"></a><span class="w">                         </span>10BitTagComp+<span class="w"> </span>10BitTagReq-<span class="w"> </span>OBFF<span class="w"> </span>Not<span class="w"> </span>Supported,<span class="w"> </span>ExtFmt-<span class="w"> </span>EETLPPrefix-
<a id="__codelineno-14-28" name="__codelineno-14-28" href="#__codelineno-14-28"></a><span class="w">                         </span>EmergencyPowerReduction<span class="w"> </span>Not<span class="w"> </span>Supported,<span class="w"> </span>EmergencyPowerReductionInit-
<a id="__codelineno-14-29" name="__codelineno-14-29" href="#__codelineno-14-29"></a><span class="w">                         </span>FRS-<span class="w"> </span>TPHComp-<span class="w"> </span>ExtTPHComp-
<a id="__codelineno-14-30" name="__codelineno-14-30" href="#__codelineno-14-30"></a><span class="w">                         </span>AtomicOpsCap:<span class="w"> </span>32bit-<span class="w"> </span>64bit-<span class="w"> </span>128bitCAS-
<a id="__codelineno-14-31" name="__codelineno-14-31" href="#__codelineno-14-31"></a><span class="w">                </span>DevCtl2:<span class="w"> </span>Completion<span class="w"> </span>Timeout:<span class="w"> </span>50us<span class="w"> </span>to<span class="w"> </span>50ms,<span class="w"> </span>TimeoutDis-
<a id="__codelineno-14-32" name="__codelineno-14-32" href="#__codelineno-14-32"></a><span class="w">                         </span>AtomicOpsCtl:<span class="w"> </span>ReqEn-
<a id="__codelineno-14-33" name="__codelineno-14-33" href="#__codelineno-14-33"></a><span class="w">                         </span>IDOReq-<span class="w"> </span>IDOCompl-<span class="w"> </span>LTR+<span class="w"> </span>EmergencyPowerReductionReq-
<a id="__codelineno-14-34" name="__codelineno-14-34" href="#__codelineno-14-34"></a><span class="w">                         </span>10BitTagReq-<span class="w"> </span>OBFF<span class="w"> </span>Disabled,<span class="w"> </span>EETLPPrefixBlk-
<a id="__codelineno-14-35" name="__codelineno-14-35" href="#__codelineno-14-35"></a><span class="w">                </span>LnkCap2:<span class="w"> </span>Supported<span class="w"> </span>Link<span class="w"> </span>Speeds:<span class="w"> </span><span class="m">2</span>.5-16GT/s,<span class="w"> </span>Crosslink-<span class="w"> </span>Retimer+<span class="w"> </span>2Retimers+<span class="w"> </span>DRS-
<a id="__codelineno-14-36" name="__codelineno-14-36" href="#__codelineno-14-36"></a><span class="w">                </span>LnkCtl2:<span class="w"> </span>Target<span class="w"> </span>Link<span class="w"> </span>Speed:<span class="w"> </span>16GT/s,<span class="w"> </span>EnterCompliance-<span class="w"> </span>SpeedDis-
<a id="__codelineno-14-37" name="__codelineno-14-37" href="#__codelineno-14-37"></a><span class="w">                         </span>Transmit<span class="w"> </span>Margin:<span class="w"> </span>Normal<span class="w"> </span>Operating<span class="w"> </span>Range,<span class="w"> </span>EnterModifiedCompliance-<span class="w"> </span>ComplianceSOS-
<a id="__codelineno-14-38" name="__codelineno-14-38" href="#__codelineno-14-38"></a><span class="w">                         </span>Compliance<span class="w"> </span>Preset/De-emphasis:<span class="w"> </span>-6dB<span class="w"> </span>de-emphasis,<span class="w"> </span>0dB<span class="w"> </span>preshoot
<a id="__codelineno-14-39" name="__codelineno-14-39" href="#__codelineno-14-39"></a><span class="w">                </span>LnkSta2:<span class="w"> </span>Current<span class="w"> </span>De-emphasis<span class="w"> </span>Level:<span class="w"> </span>-3.5dB,<span class="w"> </span>EqualizationComplete+<span class="w"> </span>EqualizationPhase1+
<a id="__codelineno-14-40" name="__codelineno-14-40" href="#__codelineno-14-40"></a><span class="w">                         </span>EqualizationPhase2+<span class="w"> </span>EqualizationPhase3+<span class="w"> </span>LinkEqualizationRequest-
<a id="__codelineno-14-41" name="__codelineno-14-41" href="#__codelineno-14-41"></a><span class="w">                         </span>Retimer-<span class="w"> </span>2Retimers-<span class="w"> </span>CrosslinkRes:<span class="w"> </span>Upstream<span class="w"> </span>Port
<a id="__codelineno-14-42" name="__codelineno-14-42" href="#__codelineno-14-42"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span>b0<span class="o">]</span><span class="w"> </span>MSI-X:<span class="w"> </span>Enable+<span class="w"> </span><span class="nv">Count</span><span class="o">=</span><span class="m">130</span><span class="w"> </span>Masked-
<a id="__codelineno-14-43" name="__codelineno-14-43" href="#__codelineno-14-43"></a><span class="w">                </span>Vector<span class="w"> </span>table:<span class="w"> </span><span class="nv">BAR</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">offset</span><span class="o">=</span><span class="m">00003000</span>
<a id="__codelineno-14-44" name="__codelineno-14-44" href="#__codelineno-14-44"></a><span class="w">                </span>PBA:<span class="w"> </span><span class="nv">BAR</span><span class="o">=</span><span class="m">0</span><span class="w"> </span><span class="nv">offset</span><span class="o">=</span><span class="m">00002000</span>
<a id="__codelineno-14-45" name="__codelineno-14-45" href="#__codelineno-14-45"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">100</span><span class="w"> </span>v2<span class="o">]</span><span class="w"> </span>Advanced<span class="w"> </span>Error<span class="w"> </span>Reporting
<a id="__codelineno-14-46" name="__codelineno-14-46" href="#__codelineno-14-46"></a><span class="w">                </span>UESta:<span class="w">  </span>DLP-<span class="w"> </span>SDES-<span class="w"> </span>TLP-<span class="w"> </span>FCP-<span class="w"> </span>CmpltTO-<span class="w"> </span>CmpltAbrt-<span class="w"> </span>UnxCmplt-<span class="w"> </span>RxOF-<span class="w"> </span>MalfTLP-
<a id="__codelineno-14-47" name="__codelineno-14-47" href="#__codelineno-14-47"></a><span class="w">                        </span>ECRC-<span class="w"> </span>UnsupReq-<span class="w"> </span>ACSViol-<span class="w"> </span>UncorrIntErr-<span class="w"> </span>BlockedTLP-<span class="w"> </span>AtomicOpBlocked-<span class="w"> </span>TLPBlockedErr-
<a id="__codelineno-14-48" name="__codelineno-14-48" href="#__codelineno-14-48"></a><span class="w">                        </span>PoisonTLPBlocked-<span class="w"> </span>DMWrReqBlocked-<span class="w"> </span>IDECheck-<span class="w"> </span>MisIDETLP-<span class="w"> </span>PCRC_CHECK-<span class="w"> </span>TLPXlatBlocked-
<a id="__codelineno-14-49" name="__codelineno-14-49" href="#__codelineno-14-49"></a><span class="w">                </span>UEMsk:<span class="w">  </span>DLP-<span class="w"> </span>SDES-<span class="w"> </span>TLP-<span class="w"> </span>FCP-<span class="w"> </span>CmpltTO-<span class="w"> </span>CmpltAbrt-<span class="w"> </span>UnxCmplt-<span class="w"> </span>RxOF-<span class="w"> </span>MalfTLP-
<a id="__codelineno-14-50" name="__codelineno-14-50" href="#__codelineno-14-50"></a><span class="w">                        </span>ECRC-<span class="w"> </span>UnsupReq-<span class="w"> </span>ACSViol-<span class="w"> </span>UncorrIntErr+<span class="w"> </span>BlockedTLP-<span class="w"> </span>AtomicOpBlocked-<span class="w"> </span>TLPBlockedErr-
<a id="__codelineno-14-51" name="__codelineno-14-51" href="#__codelineno-14-51"></a><span class="w">                        </span>PoisonTLPBlocked-<span class="w"> </span>DMWrReqBlocked-<span class="w"> </span>IDECheck-<span class="w"> </span>MisIDETLP-<span class="w"> </span>PCRC_CHECK-<span class="w"> </span>TLPXlatBlocked-
<a id="__codelineno-14-52" name="__codelineno-14-52" href="#__codelineno-14-52"></a><span class="w">                </span>UESvrt:<span class="w"> </span>DLP+<span class="w"> </span>SDES+<span class="w"> </span>TLP-<span class="w"> </span>FCP+<span class="w"> </span>CmpltTO-<span class="w"> </span>CmpltAbrt-<span class="w"> </span>UnxCmplt-<span class="w"> </span>RxOF+<span class="w"> </span>MalfTLP+
<a id="__codelineno-14-53" name="__codelineno-14-53" href="#__codelineno-14-53"></a><span class="w">                        </span>ECRC-<span class="w"> </span>UnsupReq-<span class="w"> </span>ACSViol-<span class="w"> </span>UncorrIntErr+<span class="w"> </span>BlockedTLP-<span class="w"> </span>AtomicOpBlocked-<span class="w"> </span>TLPBlockedErr-
<a id="__codelineno-14-54" name="__codelineno-14-54" href="#__codelineno-14-54"></a><span class="w">                        </span>PoisonTLPBlocked-<span class="w"> </span>DMWrReqBlocked-<span class="w"> </span>IDECheck-<span class="w"> </span>MisIDETLP-<span class="w"> </span>PCRC_CHECK-<span class="w"> </span>TLPXlatBlocked-
<a id="__codelineno-14-55" name="__codelineno-14-55" href="#__codelineno-14-55"></a><span class="w">                </span>CESta:<span class="w">  </span>RxErr-<span class="w"> </span>BadTLP-<span class="w"> </span>BadDLLP-<span class="w"> </span>Rollover-<span class="w"> </span>Timeout-<span class="w"> </span>AdvNonFatalErr-<span class="w"> </span>CorrIntErr-<span class="w"> </span>HeaderOF-
<a id="__codelineno-14-56" name="__codelineno-14-56" href="#__codelineno-14-56"></a><span class="w">                </span>CEMsk:<span class="w">  </span>RxErr-<span class="w"> </span>BadTLP-<span class="w"> </span>BadDLLP-<span class="w"> </span>Rollover-<span class="w"> </span>Timeout-<span class="w"> </span>AdvNonFatalErr+<span class="w"> </span>CorrIntErr+<span class="w"> </span>HeaderOF+
<a id="__codelineno-14-57" name="__codelineno-14-57" href="#__codelineno-14-57"></a><span class="w">                </span>AERCap:<span class="w"> </span>First<span class="w"> </span>Error<span class="w"> </span>Pointer:<span class="w"> </span><span class="m">00</span>,<span class="w"> </span>ECRCGenCap+<span class="w"> </span>ECRCGenEn-<span class="w"> </span>ECRCChkCap+<span class="w"> </span>ECRCChkEn-
<a id="__codelineno-14-58" name="__codelineno-14-58" href="#__codelineno-14-58"></a><span class="w">                        </span>MultHdrRecCap+<span class="w"> </span>MultHdrRecEn-<span class="w"> </span>TLPPfxPres-<span class="w"> </span>HdrLogCap-
<a id="__codelineno-14-59" name="__codelineno-14-59" href="#__codelineno-14-59"></a><span class="w">                </span>HeaderLog:<span class="w"> </span><span class="m">00000000</span><span class="w"> </span><span class="m">00000000</span><span class="w"> </span><span class="m">00000000</span><span class="w"> </span><span class="m">00000000</span>
<a id="__codelineno-14-60" name="__codelineno-14-60" href="#__codelineno-14-60"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">168</span><span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Alternative<span class="w"> </span>Routing-ID<span class="w"> </span>Interpretation<span class="w"> </span><span class="o">(</span>ARI<span class="o">)</span>
<a id="__codelineno-14-61" name="__codelineno-14-61" href="#__codelineno-14-61"></a><span class="w">                </span>ARICap:<span class="w"> </span>MFVC-<span class="w"> </span>ACS-,<span class="w"> </span>Next<span class="w"> </span>Function:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-14-62" name="__codelineno-14-62" href="#__codelineno-14-62"></a><span class="w">                </span>ARICtl:<span class="w"> </span>MFVC-<span class="w"> </span>ACS-,<span class="w"> </span>Function<span class="w"> </span>Group:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-14-63" name="__codelineno-14-63" href="#__codelineno-14-63"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">178</span><span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Secondary<span class="w"> </span>PCI<span class="w"> </span>Express
<a id="__codelineno-14-64" name="__codelineno-14-64" href="#__codelineno-14-64"></a><span class="w">                </span>LnkCtl3:<span class="w"> </span>LnkEquIntrruptEn-<span class="w"> </span>PerformEqu-
<a id="__codelineno-14-65" name="__codelineno-14-65" href="#__codelineno-14-65"></a><span class="w">                </span>LaneErrStat:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-14-66" name="__codelineno-14-66" href="#__codelineno-14-66"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">198</span><span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Physical<span class="w"> </span>Layer<span class="w"> </span><span class="m">16</span>.0<span class="w"> </span>GT/s<span class="w"> </span>&lt;?&gt;
<a id="__codelineno-14-67" name="__codelineno-14-67" href="#__codelineno-14-67"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span>1bc<span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Lane<span class="w"> </span>Margining<span class="w"> </span>at<span class="w"> </span>the<span class="w"> </span>Receiver
<a id="__codelineno-14-68" name="__codelineno-14-68" href="#__codelineno-14-68"></a><span class="w">                </span>PortCap:<span class="w"> </span>Uses<span class="w"> </span>Driver-
<a id="__codelineno-14-69" name="__codelineno-14-69" href="#__codelineno-14-69"></a><span class="w">                </span>PortSta:<span class="w"> </span>MargReady+<span class="w"> </span>MargSoftReady+
<a id="__codelineno-14-70" name="__codelineno-14-70" href="#__codelineno-14-70"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span><span class="m">214</span><span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Latency<span class="w"> </span>Tolerance<span class="w"> </span>Reporting
<a id="__codelineno-14-71" name="__codelineno-14-71" href="#__codelineno-14-71"></a><span class="w">                </span>Max<span class="w"> </span>snoop<span class="w"> </span>latency:<span class="w"> </span>0ns
<a id="__codelineno-14-72" name="__codelineno-14-72" href="#__codelineno-14-72"></a><span class="w">                </span>Max<span class="w"> </span>no<span class="w"> </span>snoop<span class="w"> </span>latency:<span class="w"> </span>0ns
<a id="__codelineno-14-73" name="__codelineno-14-73" href="#__codelineno-14-73"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span>21c<span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>L1<span class="w"> </span>PM<span class="w"> </span>Substates
<a id="__codelineno-14-74" name="__codelineno-14-74" href="#__codelineno-14-74"></a><span class="w">                </span>L1SubCap:<span class="w"> </span>PCI-PM_L1.2+<span class="w"> </span>PCI-PM_L1.1+<span class="w"> </span>ASPM_L1.2+<span class="w"> </span>ASPM_L1.1+<span class="w"> </span>L1_PM_Substates+
<a id="__codelineno-14-75" name="__codelineno-14-75" href="#__codelineno-14-75"></a><span class="w">                          </span><span class="nv">PortCommonModeRestoreTime</span><span class="o">=</span>10us<span class="w"> </span><span class="nv">PortTPowerOnTime</span><span class="o">=</span>10us
<a id="__codelineno-14-76" name="__codelineno-14-76" href="#__codelineno-14-76"></a><span class="w">                </span>L1SubCtl1:<span class="w"> </span>PCI-PM_L1.2-<span class="w"> </span>PCI-PM_L1.1-<span class="w"> </span>ASPM_L1.2-<span class="w"> </span>ASPM_L1.1-
<a id="__codelineno-14-77" name="__codelineno-14-77" href="#__codelineno-14-77"></a><span class="w">                           </span><span class="nv">T_CommonMode</span><span class="o">=</span>0us<span class="w"> </span>LTR1.2_Threshold<span class="o">=</span>0ns
<a id="__codelineno-14-78" name="__codelineno-14-78" href="#__codelineno-14-78"></a><span class="w">                </span>L1SubCtl2:<span class="w"> </span><span class="nv">T_PwrOn</span><span class="o">=</span>10us
<a id="__codelineno-14-79" name="__codelineno-14-79" href="#__codelineno-14-79"></a><span class="w">        </span>Capabilities:<span class="w"> </span><span class="o">[</span>3a0<span class="w"> </span>v1<span class="o">]</span><span class="w"> </span>Data<span class="w"> </span>Link<span class="w"> </span>Feature<span class="w"> </span>&lt;?&gt;
<a id="__codelineno-14-80" name="__codelineno-14-80" href="#__codelineno-14-80"></a><span class="w">        </span>Kernel<span class="w"> </span>driver<span class="w"> </span><span class="k">in</span><span class="w"> </span>use:<span class="w"> </span>nvme
</code></pre></div></p>
<h3 id="fio-transactions">fio transactions<a class="headerlink" href="#fio-transactions" title="Permanent link">&para;</a></h3>
<p>Recommended command to perform write transactions on an NVMe SSD:
<div class="highlight"><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a><span class="w">        </span>fio<span class="w"> </span>--filename<span class="o">=</span>/dev/nvme0n1<span class="w"> </span>--rw<span class="o">=</span>write<span class="w"> </span>--gtod_reduce<span class="o">=</span><span class="m">1</span><span class="w"> </span>--blocksize<span class="o">=</span>64k<span class="w"> </span>--size<span class="o">=</span>2G<span class="w"> </span>--iodepth<span class="o">=</span><span class="m">2</span><span class="w"> </span>--group_reporting<span class="w"> </span>--name<span class="o">=</span>myjob<span class="w"> </span>--ioengine<span class="o">=</span>libaio<span class="w"> </span>--numjobs<span class="o">=</span>num_of_job
</code></pre></div></p>
<p>Recommended command to perform read transactions on an NVMe SSD:
<div class="highlight"><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a><span class="w">        </span>fio<span class="w"> </span>--filename<span class="o">=</span>/dev/nvme0n1<span class="w"> </span>--rw<span class="o">=</span><span class="nb">read</span><span class="w"> </span>--gtod_reduce<span class="o">=</span><span class="m">1</span><span class="w"> </span>--blocksize<span class="o">=</span>64k<span class="w"> </span>--size<span class="o">=</span>2G<span class="w"> </span>--iodepth<span class="o">=</span><span class="m">2</span><span class="w"> </span>--group_reporting<span class="w"> </span>--name<span class="o">=</span>myjob<span class="w"> </span>--ioengine<span class="o">=</span>libaio<span class="w"> </span>--numjobs<span class="o">=</span>num_of_job
</code></pre></div></p>
<h4 id="note">Note<a class="headerlink" href="#note" title="Permanent link">&para;</a></h4>
<div class="highlight"><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a><span class="w">    </span>You<span class="w"> </span>could<span class="w"> </span>change<span class="w"> </span>the<span class="w"> </span><span class="nv">parameters</span><span class="w"> </span><span class="o">==</span>--size<span class="o">=</span>**xG**<span class="o">==</span><span class="w"> </span>with<span class="w"> </span>2G<span class="w"> </span>or<span class="w"> </span>8G,<span class="w"> </span><span class="o">==</span>--rw<span class="o">=</span>**x**<span class="o">==</span><span class="w"> </span>with<span class="w"> </span>write<span class="w"> </span>or<span class="w"> </span>read,<span class="w"> </span><span class="o">==</span>--numjobs<span class="o">=</span>**x**<span class="o">==</span><span class="w"> </span>with<span class="w"> </span>values<span class="w"> </span><span class="m">4</span>,<span class="w"> </span><span class="m">8</span>,<span class="w"> </span><span class="m">16</span><span class="w"> </span>or<span class="w"> </span><span class="m">20</span>,<span class="w"> </span>i.e.:
<a id="__codelineno-17-2" name="__codelineno-17-2" href="#__codelineno-17-2"></a>
<a id="__codelineno-17-3" name="__codelineno-17-3" href="#__codelineno-17-3"></a><span class="w">    </span>*<span class="w"> </span>fio<span class="w"> </span>--filename<span class="o">=</span>/dev/nvme0n1<span class="w"> </span>--rw<span class="o">=</span><span class="w"> </span><span class="o">==</span>**write**<span class="o">==</span><span class="w"> </span>--gtod_reduce<span class="o">=</span><span class="m">1</span><span class="w"> </span>--blocksize<span class="o">=</span>64k<span class="w"> </span>--size<span class="o">=</span><span class="w"> </span><span class="o">==</span>**2G**<span class="o">==</span><span class="w"> </span>--iodepth<span class="o">=</span><span class="m">2</span><span class="w"> </span>--group_reporting<span class="w"> </span>--name<span class="o">=</span>myjob<span class="w"> </span>--ioengine<span class="o">=</span>libaio<span class="w"> </span>--numjobs<span class="o">=</span><span class="w"> </span><span class="o">==</span>**4**<span class="o">==</span>
<a id="__codelineno-17-4" name="__codelineno-17-4" href="#__codelineno-17-4"></a>
<a id="__codelineno-17-5" name="__codelineno-17-5" href="#__codelineno-17-5"></a><span class="w">    </span>*<span class="w"> </span>fio<span class="w"> </span>--filename<span class="o">=</span>/dev/nvme0n1<span class="w"> </span>--rw<span class="o">=</span><span class="w"> </span><span class="o">==</span>**read**<span class="o">==</span><span class="w"> </span>--gtod_reduce<span class="o">=</span><span class="m">1</span><span class="w"> </span>--blocksize<span class="o">=</span>64k<span class="w"> </span>--size<span class="o">=</span><span class="w"> </span><span class="o">==</span>**2G**<span class="o">==</span><span class="w"> </span>--iodepth<span class="o">=</span><span class="m">2</span><span class="w"> </span>--group_reporting<span class="w"> </span>--name<span class="o">=</span>myjob<span class="w"> </span>--ioengine<span class="o">=</span>libaio<span class="w"> </span>--numjobs<span class="o">=</span><span class="w"> </span><span class="o">==</span>**8**<span class="o">==</span>
<a id="__codelineno-17-6" name="__codelineno-17-6" href="#__codelineno-17-6"></a>
<a id="__codelineno-17-7" name="__codelineno-17-7" href="#__codelineno-17-7"></a><span class="w">    </span>*<span class="w"> </span>fio<span class="w"> </span>--filename<span class="o">=</span>/dev/nvme0n1<span class="w"> </span>--rw<span class="o">=</span><span class="w"> </span><span class="o">==</span>**write**<span class="o">==</span><span class="w"> </span>--gtod_reduce<span class="o">=</span><span class="m">1</span><span class="w"> </span>--blocksize<span class="o">=</span>64k<span class="w"> </span>--size<span class="o">=</span><span class="w"> </span><span class="o">==</span>**8G**<span class="o">==</span><span class="w"> </span>--iodepth<span class="o">=</span><span class="m">2</span><span class="w"> </span>--group_reporting<span class="w"> </span>--name<span class="o">=</span>myjob<span class="w"> </span>--ioengine<span class="o">=</span>libaio<span class="w"> </span>--numjobs<span class="o">=</span><span class="w"> </span><span class="o">==</span>**16**<span class="o">==</span>
<a id="__codelineno-17-8" name="__codelineno-17-8" href="#__codelineno-17-8"></a>
<a id="__codelineno-17-9" name="__codelineno-17-9" href="#__codelineno-17-9"></a><span class="w">    </span>*<span class="w"> </span>fio<span class="w"> </span>--filename<span class="o">=</span>/dev/nvme0n1<span class="w"> </span>--rw<span class="o">=</span><span class="w"> </span><span class="o">==</span>**read**<span class="o">==</span><span class="w"> </span>--gtod_reduce<span class="o">=</span><span class="m">1</span><span class="w"> </span>--blocksize<span class="o">=</span>64k<span class="w"> </span>--size<span class="o">=</span><span class="w"> </span><span class="o">==</span>**8G**<span class="o">==</span><span class="w"> </span>--iodepth<span class="o">=</span><span class="m">2</span><span class="w"> </span>--group_reporting<span class="w"> </span>--name<span class="o">=</span>myjob<span class="w"> </span>--ioengine<span class="o">=</span>libaio<span class="w"> </span>--numjobs<span class="o">=</span><span class="w"> </span><span class="o">==</span>**20**<span class="o">==</span>
</code></pre></div>
<h2 id="notices-disclaimers">Notices &amp; Disclaimers<a class="headerlink" href="#notices-disclaimers" title="Permanent link">&para;</a></h2>
<p>Altera® Corporation technologies may require enabled hardware, software or service activation. No product or component can be absolutely secure. Performance varies by use, configuration and other factors. Your costs and results may vary. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Altera or Intel products described herein. You agree to grant Altera Corporation a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that you may publish an unmodified copy. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Altera or Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Altera disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. You are responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards. © Altera Corporation. Altera, the Altera logo, and other Altera marks are trademarks of Altera Corporation. Other names and brands may be claimed as the property of others.</p>

  <hr>
<div class="md-source-file">
  <small>
    
      Last update:
      <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-date">October 20, 2025</span>
      
        <br>
        Created:
        <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-date">June 16, 2025</span>
      
    
  </small>
</div>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            Back to top
          </button>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="Footer" >
        
          
          <a href="../../xen/ug-xen-agx5e-premium/" class="md-footer__link md-footer__link--prev" aria-label="Previous: HPS Xen Hypervisor GSRD" rel="prev">
            <div class="md-footer__button md-icon">
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Previous
              </span>
              <div class="md-ellipsis">
                HPS Xen Hypervisor GSRD
              </div>
            </div>
          </a>
        
        
          
          <a href="../../niosv/niosv_c/niosv_c_helloworld_ocm_mem_test/ug-helloworld-ocm-mem-test-agx5e-premium/" class="md-footer__link md-footer__link--next" aria-label="Next: Helloworld and OCM memory test design on Nios® V/c Processor" rel="next">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Next
              </span>
              <div class="md-ellipsis">
                Helloworld and OCM memory test design on Nios® V/c Processor
              </div>
            </div>
            <div class="md-footer__button md-icon">
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://www.altera.com" target="_blank" rel="noopener" title="www.altera.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M16.36 14c.08-.66.14-1.32.14-2 0-.68-.06-1.34-.14-2h3.38c.16.64.26 1.31.26 2s-.1 1.36-.26 2m-5.15 5.56c.6-1.11 1.06-2.31 1.38-3.56h2.95a8.03 8.03 0 0 1-4.33 3.56M14.34 14H9.66c-.1-.66-.16-1.32-.16-2 0-.68.06-1.35.16-2h4.68c.09.65.16 1.32.16 2 0 .68-.07 1.34-.16 2M12 19.96c-.83-1.2-1.5-2.53-1.91-3.96h3.82c-.41 1.43-1.08 2.76-1.91 3.96M8 8H5.08A7.923 7.923 0 0 1 9.4 4.44C8.8 5.55 8.35 6.75 8 8m-2.92 8H8c.35 1.25.8 2.45 1.4 3.56A8.008 8.008 0 0 1 5.08 16m-.82-2C4.1 13.36 4 12.69 4 12s.1-1.36.26-2h3.38c-.08.66-.14 1.32-.14 2 0 .68.06 1.34.14 2M12 4.03c.83 1.2 1.5 2.54 1.91 3.97h-3.82c.41-1.43 1.08-2.77 1.91-3.97M18.92 8h-2.95a15.65 15.65 0 0 0-1.38-3.56c1.84.63 3.37 1.9 4.33 3.56M12 2C6.47 2 2 6.5 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10A10 10 0 0 0 12 2Z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://github.com/altera-fpga" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://www.linkedin.com/company/altera-fpga/" target="_blank" rel="noopener" title="www.linkedin.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M416 32H31.9C14.3 32 0 46.5 0 64.3v383.4C0 465.5 14.3 480 31.9 480H416c17.6 0 32-14.5 32-32.3V64.3c0-17.8-14.4-32.3-32-32.3zM135.4 416H69V202.2h66.5V416zm-33.2-243c-21.3 0-38.5-17.3-38.5-38.5S80.9 96 102.2 96c21.2 0 38.5 17.3 38.5 38.5 0 21.3-17.2 38.5-38.5 38.5zm282.1 243h-66.4V312c0-24.8-.5-56.7-34.5-56.7-34.6 0-39.9 27-39.9 54.9V416h-66.4V202.2h63.7v29.2h.9c8.9-16.8 30.6-34.5 62.9-34.5 67.2 0 79.7 44.3 79.7 101.9V416z"/></svg>
    </a>
  
    
    
    
    
    <a href="https://community.intel.com/t5/FPGA/ct-p/fpga" target="_blank" rel="noopener" title="Need Help" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M11 18h2v-2h-2v2m1-16A10 10 0 0 0 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10A10 10 0 0 0 12 2m0 18c-4.41 0-8-3.59-8-8s3.59-8 8-8 8 3.59 8 8-3.59 8-8 8m0-14a4 4 0 0 0-4 4h2a2 2 0 0 1 2-2 2 2 0 0 1 2 2c0 2-3 1.75-3 5h2c0-2.25 3-2.5 3-5a4 4 0 0 0-4-4Z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../../../../..", "features": ["navigation.instant", "navigation.tracking", "navigation.top", "navigation.indexes", "navigation.footer", "navigation.path", "navigation.tabs", "navigation.tabs.sticky", "search.suggest", "search.highlight", "content.code.copy", "navigation.indexes", "toc.follow"], "search": "../../../../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": {"provider": "mike"}}</script>
    
    
  <script defer src="https://cloud.umami.is/script.js" data-website-id="95a45ca2-f7f4-47e3-ab82-76a7057c6f0f"></script>
  
      <script src="../../../../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
        <script src="https://unpkg.com/tablefilter@0.7.3/dist/tablefilter/tablefilter.js"></script>
      
        <script src="../../../../../../assets/tables.js"></script>
      
        <script src="../../../../../../assets/extra.js"></script>
      
    
  <!-- Floating Need Help Button -->
  <a href="https://community.intel.com/t5/FPGA/ct-p/fpga" class="floating-help-button" target="_blank" aria-label="Ask a question in the FPGA Forum">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
      <circle cx="12" cy="12" r="10"></circle>
      <path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path>
      <line x1="12" y1="17" x2="12.01" y2="17"></line>
    </svg>
    <span>Ask in the Forum</span>
  </a>

  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>