{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528068179078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528068179082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 16:22:58 2018 " "Processing started: Sun Jun 03 16:22:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528068179082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068179082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068179082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528068179911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528068179911 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sdram_qsys.qsys " "Elaborating Platform Designer system entity \"sdram_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068188371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:11 Progress: Loading 526_conv/sdram_qsys.qsys " "2018.06.03.16:23:11 Progress: Loading 526_conv/sdram_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068191891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:12 Progress: Reading input file " "2018.06.03.16:23:12 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068192243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:12 Progress: Adding clk_0 \[clock_source 17.0\] " "2018.06.03.16:23:12 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068192314 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 17.1 (instead of 17.0) " "Clk_0: Used clock_source 17.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068192980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:12 Progress: Parameterizing module clk_0 " "2018.06.03.16:23:12 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068192980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:12 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.0\] " "2018.06.03.16:23:12 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068192981 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "New_sdram_controller_0: Used altera_avalon_new_sdram_controller 17.1 (instead of 17.0) " "New_sdram_controller_0: Used altera_avalon_new_sdram_controller 17.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068193089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:13 Progress: Parameterizing module new_sdram_controller_0 " "2018.06.03.16:23:13 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068193089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:13 Progress: Adding pll_0 \[altera_pll 17.0\] " "2018.06.03.16:23:13 Progress: Adding pll_0 \[altera_pll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068193090 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll_0: Used altera_pll 17.1 (instead of 17.0) " "Pll_0: Used altera_pll 17.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068193604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:13 Progress: Parameterizing module pll_0 " "2018.06.03.16:23:13 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068193604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:13 Progress: Building connections " "2018.06.03.16:23:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068193622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:13 Progress: Parameterizing connections " "2018.06.03.16:23:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068193653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:13 Progress: Validating " "2018.06.03.16:23:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068193654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.06.03.16:23:15 Progress: Done reading input file " "2018.06.03.16:23:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068195466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sdram_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068195964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Sdram_qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068195964 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram_qsys.pll_0: Able to implement PLL - Actual settings differ from Requested settings " "Sdram_qsys.pll_0: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068195965 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram_qsys.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk " "Sdram_qsys.: You have exported the interface new_sdram_controller_0.s1 but not its associated clock interface.  Export the driver of new_sdram_controller_0.clk" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068195965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_qsys: Generating sdram_qsys \"sdram_qsys\" for QUARTUS_SYNTH " "Sdram_qsys: Generating sdram_qsys \"sdram_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068196503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'sdram_qsys_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'sdram_qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068197293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_qsys_new_sdram_controller_0 --dir=C:/Users/zjc19/AppData/Local/Temp/alt7685_421993880469075123.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/zjc19/AppData/Local/Temp/alt7685_421993880469075123.dir/0002_new_sdram_controller_0_gen//sdram_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_qsys_new_sdram_controller_0 --dir=C:/Users/zjc19/AppData/Local/Temp/alt7685_421993880469075123.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/zjc19/AppData/Local/Temp/alt7685_421993880469075123.dir/0002_new_sdram_controller_0_gen//sdram_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068197293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'sdram_qsys_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'sdram_qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068197643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"sdram_qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"sdram_qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068197661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"sdram_qsys\" instantiated altera_pll \"pll_0\" " "Pll_0: \"sdram_qsys\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068197742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sdram_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sdram_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068197764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_qsys: Done \"sdram_qsys\" with 4 modules, 7 files " "Sdram_qsys: Done \"sdram_qsys\" with 4 modules, 7 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068197775 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sdram_qsys.qsys " "Finished elaborating Platform Designer system entity \"sdram_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068198651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsg_defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file bsg_defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsg_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bsg_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsg_mux " "Found entity 1: bsg_mux" {  } { { "bsg_mux.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/bsg_mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bsg_dff_reset_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file bsg_dff_reset_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsg_dff_reset_en " "Found entity 1: bsg_dff_reset_en" {  } { { "bsg_dff_reset_en.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/bsg_dff_reset_en.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_convolution.sv 3 3 " "Found 3 design units, including 3 entities, in source file square_convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_convolution " "Found entity 1: square_convolution" {  } { { "square_convolution.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198786 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend " "Found entity 2: sign_extend" {  } { { "square_convolution.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198786 ""} { "Info" "ISGN_ENTITY_NAME" "3 square_convolution_testbench " "Found entity 3: square_convolution_testbench" {  } { { "square_convolution.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_sel " "Found entity 1: filter_sel" {  } { { "filter_sel.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/filter_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_route.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_route.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_route " "Found entity 1: fifo_route" {  } { { "fifo_route.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/fifo_route.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DFlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/cu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198803 ""} { "Info" "ISGN_ENTITY_NAME" "2 cu_testbench " "Found entity 2: cu_testbench" {  } { { "cu.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/cu.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution.sv 2 2 " "Found 2 design units, including 2 entities, in source file convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "convolution.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198809 ""} { "Info" "ISGN_ENTITY_NAME" "2 convolution_testbench " "Found entity 2: convolution_testbench" {  } { { "convolution.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/convolution.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_focus/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file auto_focus/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "auto_focus/VGA_READ_COUNTER.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_focus/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file auto_focus/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "auto_focus/RAW2RGB_L.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_focus/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file auto_focus/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "auto_focus/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_focus/vga_controller_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file auto_focus/vga_controller_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller_trig " "Found entity 1: VGA_Controller_trig" {  } { { "auto_focus/VGA_Controller_trig.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/VGA_Controller_trig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_focus/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file auto_focus/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "auto_focus/D8M_SET.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/auto_focus/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_rd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RD_COUNTER " "Found entity 1: VGA_RD_COUNTER" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/VGA_RD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/ram_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198903 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1528068198906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1528068198911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198928 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1528068198931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198959 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1528068198962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068198965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068198965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198989 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1528068198992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068198995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068198995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file conv_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_fifo " "Found entity 1: conv_fifo" {  } { { "conv_fifo.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/conv_fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199019 ""} { "Info" "ISGN_ENTITY_NAME" "2 conv_fifo_testbench " "Found entity 2: conv_fifo_testbench" {  } { { "conv_fifo.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/conv_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199019 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC_D8M_RTL.v(441) " "Verilog HDL Module Instantiation warning at DE1_SOC_D8M_RTL.v(441): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 441 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1528068199022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SDRAM_RD_DATA sdram_rd_data DE1_SOC_D8M_RTL.v(112) " "Verilog HDL Declaration information at DE1_SOC_D8M_RTL.v(112): object \"SDRAM_RD_DATA\" differs only in case from object \"sdram_rd_data\" in the same scope" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068199022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_d8m_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_d8m_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_RTL " "Found entity 1: DE1_SOC_D8M_RTL" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_controller " "Found entity 1: state_controller" {  } { { "state_controller.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/state_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET camera_frame_monitor.sv(2) " "Verilog HDL Declaration information at camera_frame_monitor.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "camera_frame_monitor.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/camera_frame_monitor.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068199030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_frame_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_frame_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_frame_monitor " "Found entity 1: camera_frame_monitor" {  } { { "camera_frame_monitor.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/camera_frame_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cam CAM state_based_mux.sv(3) " "Verilog HDL Declaration information at state_based_mux.sv(3): object \"cam\" differs only in case from object \"CAM\" in the same scope" {  } { { "state_based_mux.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/state_based_mux.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068199035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv CONV state_based_mux.sv(3) " "Verilog HDL Declaration information at state_based_mux.sv(3): object \"conv\" differs only in case from object \"CONV\" in the same scope" {  } { { "state_based_mux.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/state_based_mux.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068199035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga VGA state_based_mux.sv(3) " "Verilog HDL Declaration information at state_based_mux.sv(3): object \"vga\" differs only in case from object \"VGA\" in the same scope" {  } { { "state_based_mux.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/state_based_mux.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068199035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "copy COPY state_based_mux.sv(3) " "Verilog HDL Declaration information at state_based_mux.sv(3): object \"copy\" differs only in case from object \"COPY\" in the same scope" {  } { { "state_based_mux.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/state_based_mux.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068199035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_based_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_based_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_based_mux " "Found entity 1: state_based_mux" {  } { { "state_based_mux.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/state_based_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_tester.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv_tester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_tester " "Found entity 1: conv_tester" {  } { { "conv_tester.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/conv_tester.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb2rgb_j.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb2rgb_j.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB2RGB_J " "Found entity 1: RGB2RGB_J" {  } { { "RGB2RGB_J.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/RGB2RGB_J.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "better_conv_tester.sv 1 1 " "Found 1 design units, including 1 entities, in source file better_conv_tester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 better_conv_tester " "Found entity 1: better_conv_tester" {  } { { "better_conv_tester.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/better_conv_tester.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_grayscale.sv 1 1 " "Found 1 design units, including 1 entities, in source file raw_grayscale.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raw_grayscale " "Found entity 1: raw_grayscale" {  } { { "raw_grayscale.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/raw_grayscale.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_raw_frame_to_gray.sv 2 2 " "Found 2 design units, including 2 entities, in source file convert_raw_frame_to_gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_raw_frame_to_gray " "Found entity 1: convert_raw_frame_to_gray" {  } { { "convert_raw_frame_to_gray.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/convert_raw_frame_to_gray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199062 ""} { "Info" "ISGN_ENTITY_NAME" "2 convert_raw_frame_to_gray_testbench " "Found entity 2: convert_raw_frame_to_gray_testbench" {  } { { "convert_raw_frame_to_gray.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/convert_raw_frame_to_gray.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file line_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_cache " "Found entity 1: line_cache" {  } { { "line_cache.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/line_cache.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199069 ""} { "Info" "ISGN_ENTITY_NAME" "2 line_cache_testbench " "Found entity 2: line_cache_testbench" {  } { { "line_cache.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/line_cache.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fill_line_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file fill_line_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fill_line_cache " "Found entity 1: fill_line_cache" {  } { { "fill_line_cache.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/fill_line_cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sdram_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_sdram_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sdram_module " "Found entity 1: vga_sdram_module" {  } { { "vga_sdram_module.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/vga_sdram_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199091 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_sdram_module_testbench " "Found entity 2: vga_sdram_module_testbench" {  } { { "vga_sdram_module.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/vga_sdram_module.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET sdram_tester.sv(6) " "Verilog HDL Declaration information at sdram_tester.sv(6): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "sdram_tester.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/sdram_tester.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068199093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_tester.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram_tester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_tester " "Found entity 1: sdram_tester" {  } { { "sdram_tester.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/sdram_tester.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199098 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_tester_testbench " "Found entity 2: sdram_tester_testbench" {  } { { "sdram_tester.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/sdram_tester.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET sdram_pixel_tester.sv(2) " "Verilog HDL Declaration information at sdram_pixel_tester.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "sdram_pixel_tester.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/sdram_pixel_tester.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528068199101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pixel_tester.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram_pixel_tester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pixel_tester " "Found entity 1: sdram_pixel_tester" {  } { { "sdram_pixel_tester.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/sdram_pixel_tester.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199106 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_pixel_tester_testbench " "Found entity 2: sdram_pixel_tester_testbench" {  } { { "sdram_pixel_tester.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/sdram_pixel_tester.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_display " "Found entity 1: frame_display" {  } { { "frame_display.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_2_grayscale_filter.sv 2 2 " "Found 2 design units, including 2 entities, in source file raw_2_grayscale_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raw_2_grayscale_filter " "Found entity 1: raw_2_grayscale_filter" {  } { { "raw_2_grayscale_filter.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/raw_2_grayscale_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199117 ""} { "Info" "ISGN_ENTITY_NAME" "2 raw_2_grayscale_filter_testbench " "Found entity 2: raw_2_grayscale_filter_testbench" {  } { { "raw_2_grayscale_filter.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/raw_2_grayscale_filter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_convolution.sv 2 2 " "Found 2 design units, including 2 entities, in source file horizontal_convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_convolution " "Found entity 1: horizontal_convolution" {  } { { "horizontal_convolution.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/horizontal_convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199125 ""} { "Info" "ISGN_ENTITY_NAME" "2 horizontal_convolution_testbench " "Found entity 2: horizontal_convolution_testbench" {  } { { "horizontal_convolution.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/horizontal_convolution.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file max_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max_pool " "Found entity 1: max_pool" {  } { { "max_pool.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/max_pool.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_max_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_max_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_max_pool " "Found entity 1: sub_max_pool" {  } { { "sub_max_pool.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/sub_max_pool.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_qsys/sdram_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_qsys/sdram_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_qsys " "Found entity 1: sdram_qsys" {  } { { "db/ip/sdram_qsys/sdram_qsys.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/sdram_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sdram_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sdram_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_qsys_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199150 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_qsys_new_sdram_controller_0 " "Found entity 2: sdram_qsys_new_sdram_controller_0" {  } { { "db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_qsys/submodules/sdram_qsys_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_qsys/submodules/sdram_qsys_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_qsys_pll_0 " "Found entity 1: sdram_qsys_pll_0" {  } { { "db/ip/sdram_qsys/submodules/sdram_qsys_pll_0.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/db/ip/sdram_qsys/submodules/sdram_qsys_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528068199153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199153 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_pool_o square_convolution.sv(121) " "Verilog HDL Implicit Net warning at square_convolution.sv(121): created implicit net for \"max_pool_o\"" {  } { { "square_convolution.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/square_convolution.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS DE1_SOC_D8M_RTL.v(196) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(196): created implicit net for \"UART_RTS\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD DE1_SOC_D8M_RTL.v(197) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(197): created implicit net for \"UART_TXD\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_DQM DE1_SOC_D8M_RTL.v(379) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(379): created implicit net for \"DRAM_DQM\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 379 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_Cont_TRIG DE1_SOC_D8M_RTL.v(411) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(411): created implicit net for \"V_Cont_TRIG\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 411 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N_TRIG DE1_SOC_D8M_RTL.v(436) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(436): created implicit net for \"VGA_SYNC_N_TRIG\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 436 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N_TRIG DE1_SOC_D8M_RTL.v(437) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(437): created implicit net for \"VGA_BLANK_N_TRIG\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 437 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY DE1_SOC_D8M_RTL.v(462) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(462): created implicit net for \"READY\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/DE1_SOC_D8M_RTL.v" 462 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_adx fill_line_cache.sv(37) " "Verilog HDL Implicit Net warning at fill_line_cache.sv(37): created implicit net for \"read_adx\"" {  } { { "fill_line_cache.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/fill_line_cache.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "odata fill_line_cache.sv(38) " "Verilog HDL Implicit Net warning at fill_line_cache.sv(38): created implicit net for \"odata\"" {  } { { "fill_line_cache.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/fill_line_cache.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_25_p180 frame_display.sv(35) " "Verilog HDL Implicit Net warning at frame_display.sv(35): created implicit net for \"CLOCK_25_p180\"" {  } { { "frame_display.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_25_p270 frame_display.sv(36) " "Verilog HDL Implicit Net warning at frame_display.sv(36): created implicit net for \"CLOCK_25_p270\"" {  } { { "frame_display.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/frame_display.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528068199155 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "state_based_mux state_based_mux.sv(6) " "Verilog HDL Parameter Declaration warning at state_based_mux.sv(6): Parameter Declaration in module \"state_based_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "state_based_mux.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/state_based_mux.sv" 6 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1528068199173 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk max_pool.sv(23) " "Verilog HDL error at max_pool.sv(23): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "max_pool.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/max_pool.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1528068199175 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pixel_i max_pool.sv(24) " "Verilog HDL error at max_pool.sv(24): object \"pixel_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "max_pool.sv" "" { Text "C:/Users/zjc19/Desktop/EE526/526_conv/max_pool.sv" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1528068199175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zjc19/Desktop/EE526/526_conv/output_files/DE1_SOC_D8M_RTL.map.smsg " "Generated suppressed messages file C:/Users/zjc19/Desktop/EE526/526_conv/output_files/DE1_SOC_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199239 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528068199476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 03 16:23:19 2018 " "Processing ended: Sun Jun 03 16:23:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528068199476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528068199476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528068199476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068199476 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 28 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 28 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528068200169 ""}
