

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1427 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 instances converted, 16 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
@K:CKID0003       SYSCLK              port                   1427       BB_SGPIO_INST_ACT_LEDio[0]
==================================================================================================
======================================================== Gated/Generated Clocks =========================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance               Explanation              
-----------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       I2C_INS_1.un1_CNT8_i_i_a2     ORCALUT4               8          I2C_INS_1.CHECKSUM_OUT[0]     No clocks found on inputs
@K:CKID0002       I2C_INS_2.CNT8_RNILF0F        ORCALUT4               8          I2C_INS_2.CHECKSUM_OUT[0]     No clocks found on inputs
=========================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

