// Seed: 1093445920
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_17(
      .id_0(1)
  );
  wire id_18;
  always @(posedge id_5 - 1'b0 or -1 or posedge 1) @(-1) @(1 or 1, posedge !1, 1'b0) id_15 = id_4;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4
);
  bit id_6, id_7;
  assign id_6 = -1;
  bit id_8, id_9, id_10, id_11;
  assign id_0 = !-1 == -1;
  always id_8.id_8 <= id_6;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_12
  );
endmodule
