{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679693012219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679693012229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 15:23:32 2023 " "Processing started: Fri Mar 24 15:23:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679693012229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693012229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693012229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679693013143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679693013143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexorsalidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexorsalidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexorSalidas-arch " "Found design unit 1: multiplexorSalidas-arch" {  } { { "multiplexorSalidas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorSalidas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026084 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexorSalidas " "Found entity 1: multiplexorSalidas" {  } { { "multiplexorSalidas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorSalidas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexorligas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexorligas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexorLigas-arch " "Found design unit 1: multiplexorLigas-arch" {  } { { "multiplexorLigas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorLigas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026090 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexorLigas " "Found entity 1: multiplexorLigas" {  } { { "multiplexorLigas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorLigas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexorentradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexorentradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexorEntradas-arch " "Found design unit 1: multiplexorEntradas-arch" {  } { { "multiplexorEntradas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorEntradas.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026095 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexorEntradas " "Found entity 1: multiplexorEntradas" {  } { { "multiplexorEntradas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorEntradas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica4OyA-behavioral " "Found design unit 1: practica4OyA-behavioral" {  } { { "rom.vhd" "" { Text "C:/Users/FER/Desktop/practica4/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026106 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica4OyA " "Found entity 1: practica4OyA" {  } { { "rom.vhd" "" { Text "C:/Users/FER/Desktop/practica4/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-behavioral " "Found design unit 1: registro-behavioral" {  } { { "registro.vhd" "" { Text "C:/Users/FER/Desktop/practica4/registro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026111 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/Users/FER/Desktop/practica4/registro.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/FER/Desktop/practica4/Practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679693026115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica4 " "Elaborating entity \"Practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679693026226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:inst4 " "Elaborating entity \"registro\" for hierarchy \"registro:inst4\"" {  } { { "Practica4.bdf" "inst4" { Schematic "C:/Users/FER/Desktop/practica4/Practica4.bdf" { { 472 760 976 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679693026229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexorLigas multiplexorLigas:inst1 " "Elaborating entity \"multiplexorLigas\" for hierarchy \"multiplexorLigas:inst1\"" {  } { { "Practica4.bdf" "inst1" { Schematic "C:/Users/FER/Desktop/practica4/Practica4.bdf" { { 504 1624 1832 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679693026244 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[0\] multiplexorLigas.vhd(26) " "Inferred latch for \"liga\[0\]\" at multiplexorLigas.vhd(26)" {  } { { "multiplexorLigas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorLigas.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026245 "|Practica4|multiplexorLigas:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[1\] multiplexorLigas.vhd(26) " "Inferred latch for \"liga\[1\]\" at multiplexorLigas.vhd(26)" {  } { { "multiplexorLigas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorLigas.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026245 "|Practica4|multiplexorLigas:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[2\] multiplexorLigas.vhd(26) " "Inferred latch for \"liga\[2\]\" at multiplexorLigas.vhd(26)" {  } { { "multiplexorLigas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorLigas.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026245 "|Practica4|multiplexorLigas:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexorEntradas multiplexorEntradas:inst " "Elaborating entity \"multiplexorEntradas\" for hierarchy \"multiplexorEntradas:inst\"" {  } { { "Practica4.bdf" "inst" { Schematic "C:/Users/FER/Desktop/practica4/Practica4.bdf" { { 360 1400 1576 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679693026252 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "auxSelVect\[2\] multiplexorEntradas.vhd(20) " "Using initial value X (don't care) for net \"auxSelVect\[2\]\" at multiplexorEntradas.vhd(20)" {  } { { "multiplexorEntradas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorEntradas.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026253 "|Practica4|multiplexorEntradas:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada multiplexorEntradas.vhd(29) " "Inferred latch for \"entrada\" at multiplexorEntradas.vhd(29)" {  } { { "multiplexorEntradas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorEntradas.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026253 "|Practica4|multiplexorEntradas:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practica4OyA practica4OyA:inst3 " "Elaborating entity \"practica4OyA\" for hierarchy \"practica4OyA:inst3\"" {  } { { "Practica4.bdf" "inst3" { Schematic "C:/Users/FER/Desktop/practica4/Practica4.bdf" { { 472 1048 1272 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679693026259 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out rom.vhd(30) " "VHDL Process Statement warning at rom.vhd(30): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/FER/Desktop/practica4/rom.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679693026260 "|Practica4|practica4OyA:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out rom.vhd(31) " "VHDL Process Statement warning at rom.vhd(31): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/FER/Desktop/practica4/rom.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679693026261 "|Practica4|practica4OyA:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out rom.vhd(32) " "VHDL Process Statement warning at rom.vhd(32): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/FER/Desktop/practica4/rom.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679693026262 "|Practica4|practica4OyA:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out rom.vhd(33) " "VHDL Process Statement warning at rom.vhd(33): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/FER/Desktop/practica4/rom.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679693026262 "|Practica4|practica4OyA:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out rom.vhd(34) " "VHDL Process Statement warning at rom.vhd(34): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/FER/Desktop/practica4/rom.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679693026262 "|Practica4|practica4OyA:inst3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[7\] rom.vhd(18) " "Using initial value X (don't care) for net \"data_out\[7\]\" at rom.vhd(18)" {  } { { "rom.vhd" "" { Text "C:/Users/FER/Desktop/practica4/rom.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026262 "|Practica4|practica4OyA:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexorSalidas multiplexorSalidas:inst2 " "Elaborating entity \"multiplexorSalidas\" for hierarchy \"multiplexorSalidas:inst2\"" {  } { { "Practica4.bdf" "inst2" { Schematic "C:/Users/FER/Desktop/practica4/Practica4.bdf" { { 656 1624 1848 768 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679693026268 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] multiplexorSalidas.vhd(26) " "Inferred latch for \"salida\[0\]\" at multiplexorSalidas.vhd(26)" {  } { { "multiplexorSalidas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorSalidas.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026269 "|Practica4|multiplexorSalidas:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] multiplexorSalidas.vhd(26) " "Inferred latch for \"salida\[1\]\" at multiplexorSalidas.vhd(26)" {  } { { "multiplexorSalidas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorSalidas.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026269 "|Practica4|multiplexorSalidas:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] multiplexorSalidas.vhd(26) " "Inferred latch for \"salida\[2\]\" at multiplexorSalidas.vhd(26)" {  } { { "multiplexorSalidas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorSalidas.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026269 "|Practica4|multiplexorSalidas:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] multiplexorSalidas.vhd(26) " "Inferred latch for \"salida\[3\]\" at multiplexorSalidas.vhd(26)" {  } { { "multiplexorSalidas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorSalidas.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026269 "|Practica4|multiplexorSalidas:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] multiplexorSalidas.vhd(26) " "Inferred latch for \"salida\[4\]\" at multiplexorSalidas.vhd(26)" {  } { { "multiplexorSalidas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorSalidas.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693026269 "|Practica4|multiplexorSalidas:inst2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multiplexorEntradas:inst\|entrada " "LATCH primitive \"multiplexorEntradas:inst\|entrada\" is permanently enabled" {  } { { "multiplexorEntradas.vhd" "" { Text "C:/Users/FER/Desktop/practica4/multiplexorEntradas.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1679693026507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679693026856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679693027570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679693027570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679693027599 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679693027599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679693027599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679693027599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679693027612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 24 15:23:47 2023 " "Processing ended: Fri Mar 24 15:23:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679693027612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679693027612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679693027612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679693027612 ""}
