

================================================================
== Vitis HLS Report for 'node14'
================================================================
* Date:           Wed Oct  2 17:40:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.782 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8196|     8196|  27.293 us|  27.293 us|  8196|  8196|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop40_loop41_loop42  |     8194|     8194|         4|          1|          1|  8192|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      213|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      128|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      128|      321|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln375_1_fu_138_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln375_fu_156_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln376_1_fu_244_p2      |         +|   0|  0|  19|          12|           1|
    |add_ln376_fu_206_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln377_fu_238_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln381_1_fu_322_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln381_fu_293_p2        |         +|   0|  0|  14|           7|           7|
    |and_ln375_fu_188_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_111           |       and|   0|  0|   2|           1|           1|
    |icmp_ln375_fu_132_p2       |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln376_fu_162_p2       |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln377_fu_182_p2       |      icmp|   0|  0|  15|           7|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln376_fu_212_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln375_1_fu_194_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln375_fu_168_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln376_1_fu_230_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln376_2_fu_250_p3   |    select|   0|  0|  12|           1|           1|
    |select_ln376_fu_218_p3     |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln375_fu_176_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 213|         106|          79|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v148_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_v149_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v150_load              |   9|          2|    7|         14|
    |indvar_flatten12_fu_74                  |   9|          2|   14|         28|
    |indvar_flatten_fu_66                    |   9|          2|   12|         24|
    |v148_fu_70                              |   9|          2|    4|          8|
    |v149_fu_62                              |   9|          2|    5|         10|
    |v150_fu_58                              |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|   86|        172|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln381_1_reg_396                |  13|   0|   13|          0|
    |add_ln381_1_reg_396_pp0_iter2_reg  |  13|   0|   13|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten12_fu_74             |  14|   0|   14|          0|
    |indvar_flatten_fu_66               |  12|   0|   12|          0|
    |select_ln376_1_reg_386             |   5|   0|    5|          0|
    |select_ln376_reg_376               |   7|   0|    7|          0|
    |trunc_ln376_1_reg_381              |   6|   0|    6|          0|
    |trunc_ln376_reg_371                |   3|   0|    3|          0|
    |v148_fu_70                         |   4|   0|    4|          0|
    |v149_fu_62                         |   5|   0|    5|          0|
    |v150_fu_58                         |   7|   0|    7|          0|
    |v151_reg_401                       |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 128|   0|  128|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|        node14|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|        node14|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|        node14|  return value|
|v146_address0  |  out|   13|   ap_memory|          v146|         array|
|v146_ce0       |  out|    1|   ap_memory|          v146|         array|
|v146_q0        |   in|   32|   ap_memory|          v146|         array|
|v147_address0  |  out|   13|   ap_memory|          v147|         array|
|v147_ce0       |  out|    1|   ap_memory|          v147|         array|
|v147_we0       |  out|    1|   ap_memory|          v147|         array|
|v147_d0        |  out|   32|   ap_memory|          v147|         array|
+---------------+-----+-----+------------+--------------+--------------+

