DECL|CC_BUFF|member|__IOM uint32_t CC_BUFF; /*!< 0x00000010 Counter buffered compare/capture register */
DECL|CC|member|__IOM uint32_t CC; /*!< 0x0000000C Counter compare/capture register */
DECL|CMD_CAPTURE|member|__IOM uint32_t CMD_CAPTURE; /*!< 0x0000000C TCPWM capture command register */
DECL|CMD_RELOAD|member|__IOM uint32_t CMD_RELOAD; /*!< 0x00000010 TCPWM reload command register */
DECL|CMD_START|member|__IOM uint32_t CMD_START; /*!< 0x00000018 TCPWM start command register */
DECL|CMD_STOP|member|__IOM uint32_t CMD_STOP; /*!< 0x00000014 TCPWM stop command register */
DECL|CNT|member|TCPWM_CNT_V1_Type CNT[32]; /*!< 0x00000100 Timer/Counter/PWM Counter Module */
DECL|COUNTER|member|__IOM uint32_t COUNTER; /*!< 0x00000008 Counter count register */
DECL|CTRL_CLR|member|__IOM uint32_t CTRL_CLR; /*!< 0x00000004 TCPWM control clear register */
DECL|CTRL_SET|member|__IOM uint32_t CTRL_SET; /*!< 0x00000008 TCPWM control set register */
DECL|CTRL|member|__IOM uint32_t CTRL; /*!< 0x00000000 Counter control register */
DECL|CTRL|member|__IOM uint32_t CTRL; /*!< 0x00000000 TCPWM control register */
DECL|INTR_CAUSE|member|__IM uint32_t INTR_CAUSE; /*!< 0x0000001C TCPWM Counter interrupt cause register */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000003C Interrupt masked request register */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000038 Interrupt mask register */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000034 Interrupt set request register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000030 Interrupt request register */
DECL|PERIOD_BUFF|member|__IOM uint32_t PERIOD_BUFF; /*!< 0x00000018 Counter buffered period register */
DECL|PERIOD|member|__IOM uint32_t PERIOD; /*!< 0x00000014 Counter period register */
DECL|RESERVED1|member|__IM uint32_t RESERVED1;
DECL|RESERVED|member|__IM uint32_t RESERVED;
DECL|RESERVED|member|__IM uint32_t RESERVED[56];
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00000004 Counter status register */
DECL|TCPWM_CMD_CAPTURE_COUNTER_CAPTURE_Msk|macro|TCPWM_CMD_CAPTURE_COUNTER_CAPTURE_Msk
DECL|TCPWM_CMD_CAPTURE_COUNTER_CAPTURE_Pos|macro|TCPWM_CMD_CAPTURE_COUNTER_CAPTURE_Pos
DECL|TCPWM_CMD_RELOAD_COUNTER_RELOAD_Msk|macro|TCPWM_CMD_RELOAD_COUNTER_RELOAD_Msk
DECL|TCPWM_CMD_RELOAD_COUNTER_RELOAD_Pos|macro|TCPWM_CMD_RELOAD_COUNTER_RELOAD_Pos
DECL|TCPWM_CMD_START_COUNTER_START_Msk|macro|TCPWM_CMD_START_COUNTER_START_Msk
DECL|TCPWM_CMD_START_COUNTER_START_Pos|macro|TCPWM_CMD_START_COUNTER_START_Pos
DECL|TCPWM_CMD_STOP_COUNTER_STOP_Msk|macro|TCPWM_CMD_STOP_COUNTER_STOP_Msk
DECL|TCPWM_CMD_STOP_COUNTER_STOP_Pos|macro|TCPWM_CMD_STOP_COUNTER_STOP_Pos
DECL|TCPWM_CNT_CC_BUFF_CC_Msk|macro|TCPWM_CNT_CC_BUFF_CC_Msk
DECL|TCPWM_CNT_CC_BUFF_CC_Pos|macro|TCPWM_CNT_CC_BUFF_CC_Pos
DECL|TCPWM_CNT_CC_CC_Msk|macro|TCPWM_CNT_CC_CC_Msk
DECL|TCPWM_CNT_CC_CC_Pos|macro|TCPWM_CNT_CC_CC_Pos
DECL|TCPWM_CNT_COUNTER_COUNTER_Msk|macro|TCPWM_CNT_COUNTER_COUNTER_Msk
DECL|TCPWM_CNT_COUNTER_COUNTER_Pos|macro|TCPWM_CNT_COUNTER_COUNTER_Pos
DECL|TCPWM_CNT_CTRL_AUTO_RELOAD_CC_Msk|macro|TCPWM_CNT_CTRL_AUTO_RELOAD_CC_Msk
DECL|TCPWM_CNT_CTRL_AUTO_RELOAD_CC_Pos|macro|TCPWM_CNT_CTRL_AUTO_RELOAD_CC_Pos
DECL|TCPWM_CNT_CTRL_AUTO_RELOAD_PERIOD_Msk|macro|TCPWM_CNT_CTRL_AUTO_RELOAD_PERIOD_Msk
DECL|TCPWM_CNT_CTRL_AUTO_RELOAD_PERIOD_Pos|macro|TCPWM_CNT_CTRL_AUTO_RELOAD_PERIOD_Pos
DECL|TCPWM_CNT_CTRL_GENERIC_Msk|macro|TCPWM_CNT_CTRL_GENERIC_Msk
DECL|TCPWM_CNT_CTRL_GENERIC_Pos|macro|TCPWM_CNT_CTRL_GENERIC_Pos
DECL|TCPWM_CNT_CTRL_MODE_Msk|macro|TCPWM_CNT_CTRL_MODE_Msk
DECL|TCPWM_CNT_CTRL_MODE_Pos|macro|TCPWM_CNT_CTRL_MODE_Pos
DECL|TCPWM_CNT_CTRL_ONE_SHOT_Msk|macro|TCPWM_CNT_CTRL_ONE_SHOT_Msk
DECL|TCPWM_CNT_CTRL_ONE_SHOT_Pos|macro|TCPWM_CNT_CTRL_ONE_SHOT_Pos
DECL|TCPWM_CNT_CTRL_PWM_STOP_ON_KILL_Msk|macro|TCPWM_CNT_CTRL_PWM_STOP_ON_KILL_Msk
DECL|TCPWM_CNT_CTRL_PWM_STOP_ON_KILL_Pos|macro|TCPWM_CNT_CTRL_PWM_STOP_ON_KILL_Pos
DECL|TCPWM_CNT_CTRL_PWM_SYNC_KILL_Msk|macro|TCPWM_CNT_CTRL_PWM_SYNC_KILL_Msk
DECL|TCPWM_CNT_CTRL_PWM_SYNC_KILL_Pos|macro|TCPWM_CNT_CTRL_PWM_SYNC_KILL_Pos
DECL|TCPWM_CNT_CTRL_QUADRATURE_MODE_Msk|macro|TCPWM_CNT_CTRL_QUADRATURE_MODE_Msk
DECL|TCPWM_CNT_CTRL_QUADRATURE_MODE_Pos|macro|TCPWM_CNT_CTRL_QUADRATURE_MODE_Pos
DECL|TCPWM_CNT_CTRL_UP_DOWN_MODE_Msk|macro|TCPWM_CNT_CTRL_UP_DOWN_MODE_Msk
DECL|TCPWM_CNT_CTRL_UP_DOWN_MODE_Pos|macro|TCPWM_CNT_CTRL_UP_DOWN_MODE_Pos
DECL|TCPWM_CNT_INTR_CC_MATCH_Msk|macro|TCPWM_CNT_INTR_CC_MATCH_Msk
DECL|TCPWM_CNT_INTR_CC_MATCH_Pos|macro|TCPWM_CNT_INTR_CC_MATCH_Pos
DECL|TCPWM_CNT_INTR_MASKED_CC_MATCH_Msk|macro|TCPWM_CNT_INTR_MASKED_CC_MATCH_Msk
DECL|TCPWM_CNT_INTR_MASKED_CC_MATCH_Pos|macro|TCPWM_CNT_INTR_MASKED_CC_MATCH_Pos
DECL|TCPWM_CNT_INTR_MASKED_TC_Msk|macro|TCPWM_CNT_INTR_MASKED_TC_Msk
DECL|TCPWM_CNT_INTR_MASKED_TC_Pos|macro|TCPWM_CNT_INTR_MASKED_TC_Pos
DECL|TCPWM_CNT_INTR_MASK_CC_MATCH_Msk|macro|TCPWM_CNT_INTR_MASK_CC_MATCH_Msk
DECL|TCPWM_CNT_INTR_MASK_CC_MATCH_Pos|macro|TCPWM_CNT_INTR_MASK_CC_MATCH_Pos
DECL|TCPWM_CNT_INTR_MASK_TC_Msk|macro|TCPWM_CNT_INTR_MASK_TC_Msk
DECL|TCPWM_CNT_INTR_MASK_TC_Pos|macro|TCPWM_CNT_INTR_MASK_TC_Pos
DECL|TCPWM_CNT_INTR_SET_CC_MATCH_Msk|macro|TCPWM_CNT_INTR_SET_CC_MATCH_Msk
DECL|TCPWM_CNT_INTR_SET_CC_MATCH_Pos|macro|TCPWM_CNT_INTR_SET_CC_MATCH_Pos
DECL|TCPWM_CNT_INTR_SET_TC_Msk|macro|TCPWM_CNT_INTR_SET_TC_Msk
DECL|TCPWM_CNT_INTR_SET_TC_Pos|macro|TCPWM_CNT_INTR_SET_TC_Pos
DECL|TCPWM_CNT_INTR_TC_Msk|macro|TCPWM_CNT_INTR_TC_Msk
DECL|TCPWM_CNT_INTR_TC_Pos|macro|TCPWM_CNT_INTR_TC_Pos
DECL|TCPWM_CNT_PERIOD_BUFF_PERIOD_Msk|macro|TCPWM_CNT_PERIOD_BUFF_PERIOD_Msk
DECL|TCPWM_CNT_PERIOD_BUFF_PERIOD_Pos|macro|TCPWM_CNT_PERIOD_BUFF_PERIOD_Pos
DECL|TCPWM_CNT_PERIOD_PERIOD_Msk|macro|TCPWM_CNT_PERIOD_PERIOD_Msk
DECL|TCPWM_CNT_PERIOD_PERIOD_Pos|macro|TCPWM_CNT_PERIOD_PERIOD_Pos
DECL|TCPWM_CNT_SECTION_SIZE|macro|TCPWM_CNT_SECTION_SIZE
DECL|TCPWM_CNT_STATUS_DOWN_Msk|macro|TCPWM_CNT_STATUS_DOWN_Msk
DECL|TCPWM_CNT_STATUS_DOWN_Pos|macro|TCPWM_CNT_STATUS_DOWN_Pos
DECL|TCPWM_CNT_STATUS_GENERIC_Msk|macro|TCPWM_CNT_STATUS_GENERIC_Msk
DECL|TCPWM_CNT_STATUS_GENERIC_Pos|macro|TCPWM_CNT_STATUS_GENERIC_Pos
DECL|TCPWM_CNT_STATUS_RUNNING_Msk|macro|TCPWM_CNT_STATUS_RUNNING_Msk
DECL|TCPWM_CNT_STATUS_RUNNING_Pos|macro|TCPWM_CNT_STATUS_RUNNING_Pos
DECL|TCPWM_CNT_TR_CTRL0_CAPTURE_SEL_Msk|macro|TCPWM_CNT_TR_CTRL0_CAPTURE_SEL_Msk
DECL|TCPWM_CNT_TR_CTRL0_CAPTURE_SEL_Pos|macro|TCPWM_CNT_TR_CTRL0_CAPTURE_SEL_Pos
DECL|TCPWM_CNT_TR_CTRL0_COUNT_SEL_Msk|macro|TCPWM_CNT_TR_CTRL0_COUNT_SEL_Msk
DECL|TCPWM_CNT_TR_CTRL0_COUNT_SEL_Pos|macro|TCPWM_CNT_TR_CTRL0_COUNT_SEL_Pos
DECL|TCPWM_CNT_TR_CTRL0_RELOAD_SEL_Msk|macro|TCPWM_CNT_TR_CTRL0_RELOAD_SEL_Msk
DECL|TCPWM_CNT_TR_CTRL0_RELOAD_SEL_Pos|macro|TCPWM_CNT_TR_CTRL0_RELOAD_SEL_Pos
DECL|TCPWM_CNT_TR_CTRL0_START_SEL_Msk|macro|TCPWM_CNT_TR_CTRL0_START_SEL_Msk
DECL|TCPWM_CNT_TR_CTRL0_START_SEL_Pos|macro|TCPWM_CNT_TR_CTRL0_START_SEL_Pos
DECL|TCPWM_CNT_TR_CTRL0_STOP_SEL_Msk|macro|TCPWM_CNT_TR_CTRL0_STOP_SEL_Msk
DECL|TCPWM_CNT_TR_CTRL0_STOP_SEL_Pos|macro|TCPWM_CNT_TR_CTRL0_STOP_SEL_Pos
DECL|TCPWM_CNT_TR_CTRL1_CAPTURE_EDGE_Msk|macro|TCPWM_CNT_TR_CTRL1_CAPTURE_EDGE_Msk
DECL|TCPWM_CNT_TR_CTRL1_CAPTURE_EDGE_Pos|macro|TCPWM_CNT_TR_CTRL1_CAPTURE_EDGE_Pos
DECL|TCPWM_CNT_TR_CTRL1_COUNT_EDGE_Msk|macro|TCPWM_CNT_TR_CTRL1_COUNT_EDGE_Msk
DECL|TCPWM_CNT_TR_CTRL1_COUNT_EDGE_Pos|macro|TCPWM_CNT_TR_CTRL1_COUNT_EDGE_Pos
DECL|TCPWM_CNT_TR_CTRL1_RELOAD_EDGE_Msk|macro|TCPWM_CNT_TR_CTRL1_RELOAD_EDGE_Msk
DECL|TCPWM_CNT_TR_CTRL1_RELOAD_EDGE_Pos|macro|TCPWM_CNT_TR_CTRL1_RELOAD_EDGE_Pos
DECL|TCPWM_CNT_TR_CTRL1_START_EDGE_Msk|macro|TCPWM_CNT_TR_CTRL1_START_EDGE_Msk
DECL|TCPWM_CNT_TR_CTRL1_START_EDGE_Pos|macro|TCPWM_CNT_TR_CTRL1_START_EDGE_Pos
DECL|TCPWM_CNT_TR_CTRL1_STOP_EDGE_Msk|macro|TCPWM_CNT_TR_CTRL1_STOP_EDGE_Msk
DECL|TCPWM_CNT_TR_CTRL1_STOP_EDGE_Pos|macro|TCPWM_CNT_TR_CTRL1_STOP_EDGE_Pos
DECL|TCPWM_CNT_TR_CTRL2_CC_MATCH_MODE_Msk|macro|TCPWM_CNT_TR_CTRL2_CC_MATCH_MODE_Msk
DECL|TCPWM_CNT_TR_CTRL2_CC_MATCH_MODE_Pos|macro|TCPWM_CNT_TR_CTRL2_CC_MATCH_MODE_Pos
DECL|TCPWM_CNT_TR_CTRL2_OVERFLOW_MODE_Msk|macro|TCPWM_CNT_TR_CTRL2_OVERFLOW_MODE_Msk
DECL|TCPWM_CNT_TR_CTRL2_OVERFLOW_MODE_Pos|macro|TCPWM_CNT_TR_CTRL2_OVERFLOW_MODE_Pos
DECL|TCPWM_CNT_TR_CTRL2_UNDERFLOW_MODE_Msk|macro|TCPWM_CNT_TR_CTRL2_UNDERFLOW_MODE_Msk
DECL|TCPWM_CNT_TR_CTRL2_UNDERFLOW_MODE_Pos|macro|TCPWM_CNT_TR_CTRL2_UNDERFLOW_MODE_Pos
DECL|TCPWM_CNT_V1_Type|typedef|} TCPWM_CNT_V1_Type; /*!< Size = 64 (0x40) */
DECL|TCPWM_CTRL_CLR_COUNTER_ENABLED_Msk|macro|TCPWM_CTRL_CLR_COUNTER_ENABLED_Msk
DECL|TCPWM_CTRL_CLR_COUNTER_ENABLED_Pos|macro|TCPWM_CTRL_CLR_COUNTER_ENABLED_Pos
DECL|TCPWM_CTRL_COUNTER_ENABLED_Msk|macro|TCPWM_CTRL_COUNTER_ENABLED_Msk
DECL|TCPWM_CTRL_COUNTER_ENABLED_Pos|macro|TCPWM_CTRL_COUNTER_ENABLED_Pos
DECL|TCPWM_CTRL_SET_COUNTER_ENABLED_Msk|macro|TCPWM_CTRL_SET_COUNTER_ENABLED_Msk
DECL|TCPWM_CTRL_SET_COUNTER_ENABLED_Pos|macro|TCPWM_CTRL_SET_COUNTER_ENABLED_Pos
DECL|TCPWM_INTR_CAUSE_COUNTER_INT_Msk|macro|TCPWM_INTR_CAUSE_COUNTER_INT_Msk
DECL|TCPWM_INTR_CAUSE_COUNTER_INT_Pos|macro|TCPWM_INTR_CAUSE_COUNTER_INT_Pos
DECL|TCPWM_SECTION_SIZE|macro|TCPWM_SECTION_SIZE
DECL|TCPWM_V1_Type|typedef|} TCPWM_V1_Type; /*!< Size = 2304 (0x900) */
DECL|TR_CTRL0|member|__IOM uint32_t TR_CTRL0; /*!< 0x00000020 Counter trigger control register 0 */
DECL|TR_CTRL1|member|__IOM uint32_t TR_CTRL1; /*!< 0x00000024 Counter trigger control register 1 */
DECL|TR_CTRL2|member|__IOM uint32_t TR_CTRL2; /*!< 0x00000028 Counter trigger control register 2 */
DECL|_CYIP_TCPWM_H_|macro|_CYIP_TCPWM_H_
