-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ip_handler_duplicate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    udpDataFifo_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    udpDataFifo_V_empty_n : IN STD_LOGIC;
    udpDataFifo_V_read : OUT STD_LOGIC;
    m_axis_udp_TREADY : IN STD_LOGIC;
    m_axis_roce_TREADY : IN STD_LOGIC;
    m_axis_udp_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axis_udp_TVALID : OUT STD_LOGIC;
    m_axis_udp_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_udp_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_roce_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axis_roce_TVALID : OUT STD_LOGIC;
    m_axis_roce_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_roce_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of ip_handler_duplicate is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_52_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_reg_114 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal regslice_both_out0_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out1_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal tmp_reg_114_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal m_axis_udp_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal m_axis_roce_TDATA_blk_n : STD_LOGIC;
    signal udpDataFifo_V_blk_n : STD_LOGIC;
    signal tmp_data_V_fu_92_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_data_V_reg_118 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_keep_V_reg_124 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_reg_130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal m_axis_udp_TVALID_int : STD_LOGIC;
    signal m_axis_udp_TREADY_int : STD_LOGIC;
    signal regslice_both_out0_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out0_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out0_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out0_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out0_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out0_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out0_V_last_V_U_vld_out : STD_LOGIC;
    signal m_axis_roce_TVALID_int : STD_LOGIC;
    signal m_axis_roce_TREADY_int : STD_LOGIC;
    signal regslice_both_out1_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out1_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out1_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out1_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out1_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out1_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out1_V_last_V_U_vld_out : STD_LOGIC;

    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_out0_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_data_V_reg_118,
        vld_in => m_axis_udp_TVALID_int,
        ack_in => m_axis_udp_TREADY_int,
        data_out => m_axis_udp_TDATA,
        vld_out => regslice_both_out0_V_data_V_U_vld_out,
        ack_out => m_axis_udp_TREADY,
        apdone_blk => regslice_both_out0_V_data_V_U_apdone_blk);

    regslice_both_out0_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_keep_V_reg_124,
        vld_in => m_axis_udp_TVALID_int,
        ack_in => regslice_both_out0_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_udp_TKEEP,
        vld_out => regslice_both_out0_V_keep_V_U_vld_out,
        ack_out => m_axis_udp_TREADY,
        apdone_blk => regslice_both_out0_V_keep_V_U_apdone_blk);

    regslice_both_out0_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_last_V_reg_130,
        vld_in => m_axis_udp_TVALID_int,
        ack_in => regslice_both_out0_V_last_V_U_ack_in_dummy,
        data_out => m_axis_udp_TLAST,
        vld_out => regslice_both_out0_V_last_V_U_vld_out,
        ack_out => m_axis_udp_TREADY,
        apdone_blk => regslice_both_out0_V_last_V_U_apdone_blk);

    regslice_both_out1_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 512)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_data_V_reg_118,
        vld_in => m_axis_roce_TVALID_int,
        ack_in => m_axis_roce_TREADY_int,
        data_out => m_axis_roce_TDATA,
        vld_out => regslice_both_out1_V_data_V_U_vld_out,
        ack_out => m_axis_roce_TREADY,
        apdone_blk => regslice_both_out1_V_data_V_U_apdone_blk);

    regslice_both_out1_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_keep_V_reg_124,
        vld_in => m_axis_roce_TVALID_int,
        ack_in => regslice_both_out1_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_roce_TKEEP,
        vld_out => regslice_both_out1_V_keep_V_U_vld_out,
        ack_out => m_axis_roce_TREADY,
        apdone_blk => regslice_both_out1_V_keep_V_U_apdone_blk);

    regslice_both_out1_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_last_V_reg_130,
        vld_in => m_axis_roce_TVALID_int,
        ack_in => regslice_both_out1_V_last_V_U_ack_in_dummy,
        data_out => m_axis_roce_TLAST,
        vld_out => regslice_both_out1_V_last_V_U_vld_out,
        ack_out => m_axis_roce_TREADY,
        apdone_blk => regslice_both_out1_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_V_reg_118 <= tmp_data_V_fu_92_p1;
                tmp_keep_V_reg_124 <= udpDataFifo_V_dout(575 downto 512);
                tmp_last_V_reg_130 <= udpDataFifo_V_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_114 <= tmp_nbreadreq_fu_52_p3;
                tmp_reg_114_pp0_iter1_reg <= tmp_reg_114;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter2, udpDataFifo_V_empty_n, tmp_nbreadreq_fu_52_p3, regslice_both_out0_V_data_V_U_apdone_blk, regslice_both_out1_V_data_V_U_apdone_blk)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_out1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out0_V_data_V_U_apdone_blk = ap_const_logic_1))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (udpDataFifo_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, udpDataFifo_V_empty_n, tmp_nbreadreq_fu_52_p3, ap_block_state2_io, regslice_both_out0_V_data_V_U_apdone_blk, regslice_both_out1_V_data_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_out1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out0_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (udpDataFifo_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, udpDataFifo_V_empty_n, tmp_nbreadreq_fu_52_p3, ap_block_state2_io, regslice_both_out0_V_data_V_U_apdone_blk, regslice_both_out1_V_data_V_U_apdone_blk, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((regslice_both_out1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out0_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (udpDataFifo_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, udpDataFifo_V_empty_n, tmp_nbreadreq_fu_52_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (udpDataFifo_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_io_assign_proc : process(tmp_reg_114, m_axis_udp_TREADY_int, m_axis_roce_TREADY_int)
    begin
                ap_block_state2_io <= (((tmp_reg_114 = ap_const_lv1_1) and (m_axis_roce_TREADY_int = ap_const_logic_0)) or ((tmp_reg_114 = ap_const_lv1_1) and (m_axis_udp_TREADY_int = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(tmp_reg_114_pp0_iter1_reg, m_axis_udp_TREADY_int, m_axis_roce_TREADY_int)
    begin
                ap_block_state3_io <= (((tmp_reg_114_pp0_iter1_reg = ap_const_lv1_1) and (m_axis_roce_TREADY_int = ap_const_logic_0)) or ((tmp_reg_114_pp0_iter1_reg = ap_const_lv1_1) and (m_axis_udp_TREADY_int = ap_const_logic_0)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(regslice_both_out0_V_data_V_U_apdone_blk, regslice_both_out1_V_data_V_U_apdone_blk)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((regslice_both_out1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out0_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    m_axis_roce_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, tmp_reg_114, tmp_reg_114_pp0_iter1_reg, ap_block_pp0_stage0, m_axis_roce_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_114_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_114 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m_axis_roce_TDATA_blk_n <= m_axis_roce_TREADY_int;
        else 
            m_axis_roce_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_roce_TVALID <= regslice_both_out1_V_data_V_U_vld_out;

    m_axis_roce_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_114, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_114 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axis_roce_TVALID_int <= ap_const_logic_1;
        else 
            m_axis_roce_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    m_axis_udp_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, tmp_reg_114, tmp_reg_114_pp0_iter1_reg, ap_block_pp0_stage0, m_axis_udp_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_114_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_114 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m_axis_udp_TDATA_blk_n <= m_axis_udp_TREADY_int;
        else 
            m_axis_udp_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_udp_TVALID <= regslice_both_out0_V_data_V_U_vld_out;

    m_axis_udp_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_114, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_114 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axis_udp_TVALID_int <= ap_const_logic_1;
        else 
            m_axis_udp_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    tmp_data_V_fu_92_p1 <= udpDataFifo_V_dout(512 - 1 downto 0);
    tmp_nbreadreq_fu_52_p3 <= (0=>(udpDataFifo_V_empty_n), others=>'-');

    udpDataFifo_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, udpDataFifo_V_empty_n, tmp_nbreadreq_fu_52_p3, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            udpDataFifo_V_blk_n <= udpDataFifo_V_empty_n;
        else 
            udpDataFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    udpDataFifo_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_52_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            udpDataFifo_V_read <= ap_const_logic_1;
        else 
            udpDataFifo_V_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
