Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Sep 17 03:03:43 2020
| Host         : LAPTOP-269KMLDC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file nidhogg_timing_summary_routed.rpt -warn_on_violation -rpx nidhogg_timing_summary_routed.rpx
| Design       : nidhogg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/db_clk/O_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hblnk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vblnk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.014     -878.727                    432                 1386        0.034        0.000                      0                 1386        3.000        0.000                       0                   645  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk              {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk  {0.000 10.000}     20.000          50.000          
  clk_65MHz_clk  {0.000 7.692}      15.385          65.000          
  clkfbout_clk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                3.000        0.000                       0                     1  
  clk_50MHz_clk       12.501        0.000                      0                  420        0.034        0.000                      0                  420        9.500        0.000                       0                   228  
  clk_65MHz_clk       -2.489      -26.701                     12                  802        0.109        0.000                      0                  802        6.712        0.000                       0                   413  
  clkfbout_clk                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_65MHz_clk  clk_50MHz_clk       -2.517     -461.319                    283                  283        0.203        0.000                      0                  283  
clk_50MHz_clk  clk_65MHz_clk       -8.014     -390.706                    137                  137        0.065        0.000                      0                  137  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk
  To Clock:  clk_50MHz_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.501ns  (required time - arrival time)
  Source:                 my_keyboard/RP_x_sword_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/RP_x_sword_pos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 1.076ns (15.462%)  route 5.883ns (84.538%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=226, routed)         1.553    -0.959    my_keyboard/clk_50MHz
    SLICE_X39Y30         FDRE                                         r  my_keyboard/RP_x_sword_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  my_keyboard/RP_x_sword_pos_reg[0]/Q
                         net (fo=7, routed)           1.805     1.303    my_keyboard/RP_x_sword_pos[0]
    SLICE_X36Y24         LUT6 (Prop_lut6_I3_O)        0.124     1.427 f  my_keyboard/RP_x_sword_pos[11]_i_8/O
                         net (fo=1, routed)           0.670     2.097    my_keyboard/RP_x_sword_pos[11]_i_8_n_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.221 f  my_keyboard/RP_x_sword_pos[11]_i_4/O
                         net (fo=3, routed)           0.984     3.205    my_keyboard/RP_x_sword_pos[11]_i_4_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124     3.329 f  my_keyboard/RP_x_sword_pos[11]_i_7/O
                         net (fo=3, routed)           1.185     4.514    my_keyboard/RP_x_sword_pos[11]_i_7_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.638 r  my_keyboard/RP_x_sword_pos[11]_i_2/O
                         net (fo=13, routed)          0.483     5.121    my_keyboard/RP_x_sword_pos[11]_i_2_n_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.245 r  my_keyboard/RP_x_sword_pos[11]_i_1/O
                         net (fo=11, routed)          0.756     6.001    my_keyboard/RP_x_sword_pos[11]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  my_keyboard/RP_x_sword_pos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=226, routed)         1.438    18.443    my_keyboard/clk_50MHz
    SLICE_X39Y33         FDRE                                         r  my_keyboard/RP_x_sword_pos_reg[4]/C
                         clock pessimism              0.579    19.021    
                         clock uncertainty           -0.091    18.930    
    SLICE_X39Y33         FDRE (Setup_fdre_C_R)       -0.429    18.501    my_keyboard/RP_x_sword_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                 12.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_keyboard/RP_y_pos_nxt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/RP_y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.113%)  route 0.192ns (53.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=226, routed)         0.553    -0.628    my_keyboard/clk_50MHz
    SLICE_X34Y29         FDRE                                         r  my_keyboard/RP_y_pos_nxt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  my_keyboard/RP_y_pos_nxt_reg[6]/Q
                         net (fo=1, routed)           0.192    -0.273    my_keyboard/RP_y_pos_nxt_reg_n_0_[6]
    SLICE_X38Y29         FDRE                                         r  my_keyboard/RP_y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=226, routed)         0.821    -0.869    my_keyboard/clk_50MHz
    SLICE_X38Y29         FDRE                                         r  my_keyboard/RP_y_pos_reg[6]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.059    -0.306    my_keyboard/RP_y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    my_clk/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y20     my_keyboard/LP_change_legs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y20     my_keyboard/LP_change_legs_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk
  To Clock:  clk_65MHz_clk

Setup :           12  Failing Endpoints,  Worst Slack       -2.489ns,  Total Violation      -26.701ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_board_control/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        17.835ns  (logic 10.110ns (56.687%)  route 7.725ns (43.313%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 13.825 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=411, routed)         1.560    -0.952    my_background/clk_65MHz
    SLICE_X52Y31         FDRE                                         r  my_background/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  my_background/vcount_out_reg[7]/Q
                         net (fo=11, routed)          0.808     0.375    my_background/Q[7]
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.049 r  my_background/rgb_out_nxt3_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.049    my_background/rgb_out_nxt3_i_2_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.288 r  my_background/rgb_out_nxt3_i_1/O[2]
                         net (fo=64, routed)          0.740     2.027    my_board_control/A[10]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     6.241 r  my_board_control/rgb_out_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.243    my_board_control/rgb_out_nxt3__0_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.761 r  my_board_control/rgb_out_nxt3__1/P[0]
                         net (fo=2, routed)           1.029     8.791    my_board_control/p_1_in[17]
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124     8.915 r  my_board_control/rgb_out[9]_i_142/O
                         net (fo=1, routed)           0.000     8.915    my_board_control/rgb_out[9]_i_142_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.465 r  my_board_control/rgb_out_reg[9]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.465    my_board_control/rgb_out_reg[9]_i_126_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.579 r  my_board_control/rgb_out_reg[9]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.579    my_board_control/rgb_out_reg[9]_i_131_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.801 r  my_board_control/rgb_out_reg[9]_i_117/O[0]
                         net (fo=2, routed)           1.238    11.039    my_board_control/rgb_out_nxt3[24]
    SLICE_X54Y31         LUT2 (Prop_lut2_I1_O)        0.299    11.338 r  my_board_control/rgb_out[9]_i_79/O
                         net (fo=1, routed)           0.000    11.338    my_board_control/rgb_out[9]_i_79_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.851 r  my_board_control/rgb_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.851    my_board_control/rgb_out_reg[9]_i_41_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.174 r  my_board_control/rgb_out_reg[9]_i_42/O[1]
                         net (fo=2, routed)           0.967    13.141    my_board_control/rgb_out_nxt22_out[29]
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.306    13.447 r  my_board_control/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.455    13.902    my_board_control/rgb_out[11]_i_28_n_0
    SLICE_X51Y30         LUT5 (Prop_lut5_I4_O)        0.124    14.026 f  my_board_control/rgb_out[11]_i_15/O
                         net (fo=2, routed)           0.555    14.581    my_board_control/rgb_out[11]_i_15_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I1_O)        0.124    14.705 r  my_board_control/rgb_out[11]_i_7/O
                         net (fo=14, routed)          1.347    16.052    my_board_control/rgb_out[11]_i_7_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124    16.176 r  my_board_control/rgb_out[4]_i_2__1/O
                         net (fo=1, routed)           0.583    16.759    my_background/rgb_out_reg[4]_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.124    16.883 r  my_background/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    16.883    my_board_control/rgb_out_reg[11]_5[4]
    SLICE_X50Y25         FDRE                                         r  my_board_control/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=411, routed)         1.435    13.825    my_board_control/clk_65MHz
    SLICE_X50Y25         FDRE                                         r  my_board_control/rgb_out_reg[4]/C
                         clock pessimism              0.578    14.402    
                         clock uncertainty           -0.087    14.315    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)        0.079    14.394    my_board_control/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                 -2.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 my_board_control/pixel_addr_up_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_torch_up/rgb_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.124%)  route 0.229ns (61.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=411, routed)         0.556    -0.625    my_board_control/clk_65MHz
    SLICE_X55Y27         FDRE                                         r  my_board_control/pixel_addr_up_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_board_control/pixel_addr_up_reg[9]/Q
                         net (fo=4, routed)           0.229    -0.256    my_image_torch_up/sel[9]
    RAMB36_X2Y5          RAMB36E1                                     r  my_image_torch_up/rgb_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=411, routed)         0.867    -0.822    my_image_torch_up/clk_65MHz
    RAMB36_X2Y5          RAMB36E1                                     r  my_image_torch_up/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.365    my_image_torch_up/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65MHz_clk
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      my_image_sign_right/rgb_reg_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X46Y29     my_playerL/hsync_out_reg_srl4___my_playerL_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X46Y29     my_playerL/hsync_out_reg_srl4___my_playerL_hsync_out_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk
  To Clock:  clkfbout_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk
  To Clock:  clk_50MHz_clk

Setup :          283  Failing Endpoints,  Worst Slack       -2.517ns,  Total Violation     -461.319ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.517ns  (required time - arrival time)
  Source:                 my_death_control/pos_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/RP_x_sword_pos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        3.221ns  (logic 0.828ns (25.703%)  route 2.393ns (74.297%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 138.443 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 137.497 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=411, routed)         1.547   137.497    my_death_control/clk_65MHz
    SLICE_X32Y23         FDRE                                         r  my_death_control/pos_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.456   137.953 f  my_death_control/pos_reset_reg/Q
                         net (fo=11, routed)          0.662   138.615    my_death_control/pos_reset
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.124   138.739 r  my_death_control/counter[20]_i_2/O
                         net (fo=56, routed)          0.493   139.231    my_keyboard/pos_reset_reg
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124   139.355 r  my_keyboard/RP_x_sword_pos[11]_i_2/O
                         net (fo=13, routed)          0.483   139.839    my_keyboard/RP_x_sword_pos[11]_i_2_n_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I1_O)        0.124   139.963 r  my_keyboard/RP_x_sword_pos[11]_i_1/O
                         net (fo=11, routed)          0.756   140.718    my_keyboard/RP_x_sword_pos[11]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  my_keyboard/RP_x_sword_pos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=226, routed)         1.438   138.443    my_keyboard/clk_50MHz
    SLICE_X39Y33         FDRE                                         r  my_keyboard/RP_x_sword_pos_reg[4]/C
                         clock pessimism              0.398   138.841    
                         clock uncertainty           -0.211   138.630    
    SLICE_X39Y33         FDRE (Setup_fdre_C_R)       -0.429   138.201    my_keyboard/RP_x_sword_pos_reg[4]
  -------------------------------------------------------------------
                         required time                        138.201    
                         arrival time                        -140.718    
  -------------------------------------------------------------------
                         slack                                 -2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_death_control/pos_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/LP_sword_pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.080%)  route 0.527ns (73.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=411, routed)         0.551    -0.630    my_death_control/clk_65MHz
    SLICE_X32Y23         FDRE                                         r  my_death_control/pos_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  my_death_control/pos_reset_reg/Q
                         net (fo=11, routed)          0.267    -0.223    my_death_control/pos_reset
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.178 r  my_death_control/counter[20]_i_2/O
                         net (fo=56, routed)          0.261     0.083    my_keyboard/pos_reset_reg
    SLICE_X34Y21         FDRE                                         r  my_keyboard/LP_sword_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=226, routed)         0.819    -0.871    my_keyboard/clk_50MHz
    SLICE_X34Y21         FDRE                                         r  my_keyboard/LP_sword_pos_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.211    -0.105    
    SLICE_X34Y21         FDRE (Hold_fdre_C_CE)       -0.016    -0.121    my_keyboard/LP_sword_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk
  To Clock:  clk_65MHz_clk

Setup :          137  Failing Endpoints,  Worst Slack       -8.014ns,  Total Violation     -390.706ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.014ns  (required time - arrival time)
  Source:                 my_keyboard/RP_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_playerR/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_65MHz_clk rise@61.538ns - clk_50MHz_clk rise@60.000ns)
  Data Path Delay:        9.170ns  (logic 4.188ns (45.669%)  route 4.982ns (54.331%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 59.975 - 61.538 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 59.037 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    55.731 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    57.392    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    57.488 r  my_clk/inst/clkout2_buf/O
                         net (fo=226, routed)         1.549    59.037    my_keyboard/clk_50MHz
    SLICE_X41Y27         FDRE                                         r  my_keyboard/RP_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    59.493 f  my_keyboard/RP_x_pos_reg[0]/Q
                         net (fo=7, routed)           1.277    60.770    my_keyboard/RP_x_pos[0]
    SLICE_X44Y27         LUT1 (Prop_lut1_I0_O)        0.124    60.894 r  my_keyboard/xpos_playerR_out[3]_i_5/O
                         net (fo=1, routed)           0.000    60.894    my_keyboard/xpos_playerR_out[3]_i_5_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.426 r  my_keyboard/xpos_playerR_out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    61.426    my_keyboard/xpos_playerR_out_reg[3]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    61.774 r  my_keyboard/xpos_playerR_out_reg[7]_i_1/O[1]
                         net (fo=4, routed)           0.606    62.380    xpos_playerR_nxt[5]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    63.215 r  rgb_out_reg[11]_i_78__0/CO[3]
                         net (fo=1, routed)           0.000    63.215    rgb_out_reg[11]_i_78__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.549 r  rgb_out_reg[11]_i_30/O[1]
                         net (fo=2, routed)           0.571    64.120    my_playerL/RP_x_pos_reg[9][1]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.303    64.423 r  my_playerL/rgb_out[11]_i_34__0/O
                         net (fo=1, routed)           0.000    64.423    my_playerL/rgb_out[11]_i_34__0_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    64.997 r  my_playerL/rgb_out_reg[11]_i_9/CO[2]
                         net (fo=4, routed)           0.928    65.926    my_playerR/hcount_out_reg[11]_0[0]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.310    66.236 r  my_playerR/rgb_out[11]_i_44__1/O
                         net (fo=2, routed)           0.170    66.406    my_image_playerR_legs2/hcount_out_reg[11]
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    66.530 r  my_image_playerR_legs2/rgb_out[11]_i_13__1/O
                         net (fo=12, routed)          1.000    67.530    my_image_playerR_legs2/rgb_out_reg[0]_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    67.654 r  my_image_playerR_legs2/rgb_out[9]_i_2__1/O
                         net (fo=1, routed)           0.430    68.084    my_image_playerR_head/rgb_reg_1_2
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    68.208 r  my_image_playerR_head/rgb_out[9]_i_1__1/O
                         net (fo=1, routed)           0.000    68.208    my_playerR/rgb_reg_1_2[9]
    SLICE_X40Y26         FDRE                                         r  my_playerR/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     61.538    61.538 r  
    W5                                                0.000    61.538 r  clk (IN)
                         net (fo=0)                   0.000    61.538    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.926 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.088    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    56.871 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    58.452    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.543 r  my_clk/inst/clkout3_buf/O
                         net (fo=411, routed)         1.432    59.975    my_playerR/clk_65MHz
    SLICE_X40Y26         FDRE                                         r  my_playerR/rgb_out_reg[9]/C
                         clock pessimism              0.398    60.374    
                         clock uncertainty           -0.211    60.163    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)        0.031    60.194    my_playerR/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         60.194    
                         arrival time                         -68.208    
  -------------------------------------------------------------------
                         slack                                 -8.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_keyboard/LP_x_sword_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_playerL/xpos_sword_L_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.251ns (36.258%)  route 0.441ns (63.742%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=226, routed)         0.556    -0.625    my_keyboard/clk_50MHz
    SLICE_X39Y18         FDRE                                         r  my_keyboard/LP_x_sword_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_keyboard/LP_x_sword_pos_reg[9]/Q
                         net (fo=5, routed)           0.441    -0.043    my_keyboard/LP_x_sword_pos[9]
    SLICE_X40Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.002 r  my_keyboard/xpos_sword_L[11]_i_7/O
                         net (fo=1, routed)           0.000     0.002    my_keyboard/xpos_sword_L[11]_i_7_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.067 r  my_keyboard/xpos_sword_L_reg[11]_i_1/O[1]
                         net (fo=3, routed)           0.000     0.067    my_playerL/LP_x_pos_reg[9][9]
    SLICE_X40Y19         FDRE                                         r  my_playerL/xpos_sword_L_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=411, routed)         0.823    -0.867    my_playerL/clk_65MHz
    SLICE_X40Y19         FDRE                                         r  my_playerL/xpos_sword_L_reg[9]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.211    -0.101    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.102     0.001    my_playerL/xpos_sword_L_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.065    





