
bplfc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007094  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080071a8  080071a8  000081a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072a8  080072a8  000090f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080072a8  080072a8  000082a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080072b0  080072b0  000090f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072b0  080072b0  000082b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080072b4  080072b4  000082b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000f4  20000000  080072b8  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000478  200000f8  080073ac  000090f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000570  080073ac  00009570  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000090f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011022  00000000  00000000  0000911d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002539  00000000  00000000  0001a13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001168  00000000  00000000  0001c678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dca  00000000  00000000  0001d7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a12  00000000  00000000  0001e5aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014772  00000000  00000000  00036fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eeac  00000000  00000000  0004b72e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da5da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005350  00000000  00000000  000da620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000df970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000f8 	.word	0x200000f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800718c 	.word	0x0800718c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000fc 	.word	0x200000fc
 800014c:	0800718c 	.word	0x0800718c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2f>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a40:	bf24      	itt	cs
 8000a42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a4a:	d90d      	bls.n	8000a68 <__aeabi_d2f+0x30>
 8000a4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a60:	bf08      	it	eq
 8000a62:	f020 0001 	biceq.w	r0, r0, #1
 8000a66:	4770      	bx	lr
 8000a68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a6c:	d121      	bne.n	8000ab2 <__aeabi_d2f+0x7a>
 8000a6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a72:	bfbc      	itt	lt
 8000a74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	4770      	bxlt	lr
 8000a7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a82:	f1c2 0218 	rsb	r2, r2, #24
 8000a86:	f1c2 0c20 	rsb	ip, r2, #32
 8000a8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a92:	bf18      	it	ne
 8000a94:	f040 0001 	orrne.w	r0, r0, #1
 8000a98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aa0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aa4:	ea40 000c 	orr.w	r0, r0, ip
 8000aa8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ab0:	e7cc      	b.n	8000a4c <__aeabi_d2f+0x14>
 8000ab2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ab6:	d107      	bne.n	8000ac8 <__aeabi_d2f+0x90>
 8000ab8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000abc:	bf1e      	ittt	ne
 8000abe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ac2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ac6:	4770      	bxne	lr
 8000ac8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000acc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ad0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_frsub>:
 8000ad8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000adc:	e002      	b.n	8000ae4 <__addsf3>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_fsub>:
 8000ae0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ae4 <__addsf3>:
 8000ae4:	0042      	lsls	r2, r0, #1
 8000ae6:	bf1f      	itttt	ne
 8000ae8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000aec:	ea92 0f03 	teqne	r2, r3
 8000af0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000af4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000af8:	d06a      	beq.n	8000bd0 <__addsf3+0xec>
 8000afa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000afe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b02:	bfc1      	itttt	gt
 8000b04:	18d2      	addgt	r2, r2, r3
 8000b06:	4041      	eorgt	r1, r0
 8000b08:	4048      	eorgt	r0, r1
 8000b0a:	4041      	eorgt	r1, r0
 8000b0c:	bfb8      	it	lt
 8000b0e:	425b      	neglt	r3, r3
 8000b10:	2b19      	cmp	r3, #25
 8000b12:	bf88      	it	hi
 8000b14:	4770      	bxhi	lr
 8000b16:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b1a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b1e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4240      	negne	r0, r0
 8000b26:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b2e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b32:	bf18      	it	ne
 8000b34:	4249      	negne	r1, r1
 8000b36:	ea92 0f03 	teq	r2, r3
 8000b3a:	d03f      	beq.n	8000bbc <__addsf3+0xd8>
 8000b3c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b40:	fa41 fc03 	asr.w	ip, r1, r3
 8000b44:	eb10 000c 	adds.w	r0, r0, ip
 8000b48:	f1c3 0320 	rsb	r3, r3, #32
 8000b4c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b50:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b54:	d502      	bpl.n	8000b5c <__addsf3+0x78>
 8000b56:	4249      	negs	r1, r1
 8000b58:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b5c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b60:	d313      	bcc.n	8000b8a <__addsf3+0xa6>
 8000b62:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b66:	d306      	bcc.n	8000b76 <__addsf3+0x92>
 8000b68:	0840      	lsrs	r0, r0, #1
 8000b6a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b6e:	f102 0201 	add.w	r2, r2, #1
 8000b72:	2afe      	cmp	r2, #254	@ 0xfe
 8000b74:	d251      	bcs.n	8000c1a <__addsf3+0x136>
 8000b76:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b7a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b7e:	bf08      	it	eq
 8000b80:	f020 0001 	biceq.w	r0, r0, #1
 8000b84:	ea40 0003 	orr.w	r0, r0, r3
 8000b88:	4770      	bx	lr
 8000b8a:	0049      	lsls	r1, r1, #1
 8000b8c:	eb40 0000 	adc.w	r0, r0, r0
 8000b90:	3a01      	subs	r2, #1
 8000b92:	bf28      	it	cs
 8000b94:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b98:	d2ed      	bcs.n	8000b76 <__addsf3+0x92>
 8000b9a:	fab0 fc80 	clz	ip, r0
 8000b9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ba2:	ebb2 020c 	subs.w	r2, r2, ip
 8000ba6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000baa:	bfaa      	itet	ge
 8000bac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bb0:	4252      	neglt	r2, r2
 8000bb2:	4318      	orrge	r0, r3
 8000bb4:	bfbc      	itt	lt
 8000bb6:	40d0      	lsrlt	r0, r2
 8000bb8:	4318      	orrlt	r0, r3
 8000bba:	4770      	bx	lr
 8000bbc:	f092 0f00 	teq	r2, #0
 8000bc0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bc4:	bf06      	itte	eq
 8000bc6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bca:	3201      	addeq	r2, #1
 8000bcc:	3b01      	subne	r3, #1
 8000bce:	e7b5      	b.n	8000b3c <__addsf3+0x58>
 8000bd0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bd8:	bf18      	it	ne
 8000bda:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bde:	d021      	beq.n	8000c24 <__addsf3+0x140>
 8000be0:	ea92 0f03 	teq	r2, r3
 8000be4:	d004      	beq.n	8000bf0 <__addsf3+0x10c>
 8000be6:	f092 0f00 	teq	r2, #0
 8000bea:	bf08      	it	eq
 8000bec:	4608      	moveq	r0, r1
 8000bee:	4770      	bx	lr
 8000bf0:	ea90 0f01 	teq	r0, r1
 8000bf4:	bf1c      	itt	ne
 8000bf6:	2000      	movne	r0, #0
 8000bf8:	4770      	bxne	lr
 8000bfa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bfe:	d104      	bne.n	8000c0a <__addsf3+0x126>
 8000c00:	0040      	lsls	r0, r0, #1
 8000c02:	bf28      	it	cs
 8000c04:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c08:	4770      	bx	lr
 8000c0a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c0e:	bf3c      	itt	cc
 8000c10:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c14:	4770      	bxcc	lr
 8000c16:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c1a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c22:	4770      	bx	lr
 8000c24:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c28:	bf16      	itet	ne
 8000c2a:	4608      	movne	r0, r1
 8000c2c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c30:	4601      	movne	r1, r0
 8000c32:	0242      	lsls	r2, r0, #9
 8000c34:	bf06      	itte	eq
 8000c36:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c3a:	ea90 0f01 	teqeq	r0, r1
 8000c3e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c42:	4770      	bx	lr

08000c44 <__aeabi_ui2f>:
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	e004      	b.n	8000c54 <__aeabi_i2f+0x8>
 8000c4a:	bf00      	nop

08000c4c <__aeabi_i2f>:
 8000c4c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c50:	bf48      	it	mi
 8000c52:	4240      	negmi	r0, r0
 8000c54:	ea5f 0c00 	movs.w	ip, r0
 8000c58:	bf08      	it	eq
 8000c5a:	4770      	bxeq	lr
 8000c5c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c60:	4601      	mov	r1, r0
 8000c62:	f04f 0000 	mov.w	r0, #0
 8000c66:	e01c      	b.n	8000ca2 <__aeabi_l2f+0x2a>

08000c68 <__aeabi_ul2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f04f 0300 	mov.w	r3, #0
 8000c74:	e00a      	b.n	8000c8c <__aeabi_l2f+0x14>
 8000c76:	bf00      	nop

08000c78 <__aeabi_l2f>:
 8000c78:	ea50 0201 	orrs.w	r2, r0, r1
 8000c7c:	bf08      	it	eq
 8000c7e:	4770      	bxeq	lr
 8000c80:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c84:	d502      	bpl.n	8000c8c <__aeabi_l2f+0x14>
 8000c86:	4240      	negs	r0, r0
 8000c88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c8c:	ea5f 0c01 	movs.w	ip, r1
 8000c90:	bf02      	ittt	eq
 8000c92:	4684      	moveq	ip, r0
 8000c94:	4601      	moveq	r1, r0
 8000c96:	2000      	moveq	r0, #0
 8000c98:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c9c:	bf08      	it	eq
 8000c9e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ca2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000ca6:	fabc f28c 	clz	r2, ip
 8000caa:	3a08      	subs	r2, #8
 8000cac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cb0:	db10      	blt.n	8000cd4 <__aeabi_l2f+0x5c>
 8000cb2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cb6:	4463      	add	r3, ip
 8000cb8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cbc:	f1c2 0220 	rsb	r2, r2, #32
 8000cc0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cc4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc8:	eb43 0002 	adc.w	r0, r3, r2
 8000ccc:	bf08      	it	eq
 8000cce:	f020 0001 	biceq.w	r0, r0, #1
 8000cd2:	4770      	bx	lr
 8000cd4:	f102 0220 	add.w	r2, r2, #32
 8000cd8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cdc:	f1c2 0220 	rsb	r2, r2, #32
 8000ce0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ce4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ce8:	eb43 0002 	adc.w	r0, r3, r2
 8000cec:	bf08      	it	eq
 8000cee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cf2:	4770      	bx	lr

08000cf4 <__aeabi_fmul>:
 8000cf4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cf8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cfc:	bf1e      	ittt	ne
 8000cfe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d02:	ea92 0f0c 	teqne	r2, ip
 8000d06:	ea93 0f0c 	teqne	r3, ip
 8000d0a:	d06f      	beq.n	8000dec <__aeabi_fmul+0xf8>
 8000d0c:	441a      	add	r2, r3
 8000d0e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d12:	0240      	lsls	r0, r0, #9
 8000d14:	bf18      	it	ne
 8000d16:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d1a:	d01e      	beq.n	8000d5a <__aeabi_fmul+0x66>
 8000d1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d20:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d24:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d28:	fba0 3101 	umull	r3, r1, r0, r1
 8000d2c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d30:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d34:	bf3e      	ittt	cc
 8000d36:	0049      	lslcc	r1, r1, #1
 8000d38:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d3c:	005b      	lslcc	r3, r3, #1
 8000d3e:	ea40 0001 	orr.w	r0, r0, r1
 8000d42:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d46:	2afd      	cmp	r2, #253	@ 0xfd
 8000d48:	d81d      	bhi.n	8000d86 <__aeabi_fmul+0x92>
 8000d4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d52:	bf08      	it	eq
 8000d54:	f020 0001 	biceq.w	r0, r0, #1
 8000d58:	4770      	bx	lr
 8000d5a:	f090 0f00 	teq	r0, #0
 8000d5e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d62:	bf08      	it	eq
 8000d64:	0249      	lsleq	r1, r1, #9
 8000d66:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d6a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d6e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d70:	bfc2      	ittt	gt
 8000d72:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d76:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d7a:	4770      	bxgt	lr
 8000d7c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d80:	f04f 0300 	mov.w	r3, #0
 8000d84:	3a01      	subs	r2, #1
 8000d86:	dc5d      	bgt.n	8000e44 <__aeabi_fmul+0x150>
 8000d88:	f112 0f19 	cmn.w	r2, #25
 8000d8c:	bfdc      	itt	le
 8000d8e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d92:	4770      	bxle	lr
 8000d94:	f1c2 0200 	rsb	r2, r2, #0
 8000d98:	0041      	lsls	r1, r0, #1
 8000d9a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d9e:	f1c2 0220 	rsb	r2, r2, #32
 8000da2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000da6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000daa:	f140 0000 	adc.w	r0, r0, #0
 8000dae:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000db2:	bf08      	it	eq
 8000db4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000db8:	4770      	bx	lr
 8000dba:	f092 0f00 	teq	r2, #0
 8000dbe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dc2:	bf02      	ittt	eq
 8000dc4:	0040      	lsleq	r0, r0, #1
 8000dc6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dca:	3a01      	subeq	r2, #1
 8000dcc:	d0f9      	beq.n	8000dc2 <__aeabi_fmul+0xce>
 8000dce:	ea40 000c 	orr.w	r0, r0, ip
 8000dd2:	f093 0f00 	teq	r3, #0
 8000dd6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dda:	bf02      	ittt	eq
 8000ddc:	0049      	lsleq	r1, r1, #1
 8000dde:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000de2:	3b01      	subeq	r3, #1
 8000de4:	d0f9      	beq.n	8000dda <__aeabi_fmul+0xe6>
 8000de6:	ea41 010c 	orr.w	r1, r1, ip
 8000dea:	e78f      	b.n	8000d0c <__aeabi_fmul+0x18>
 8000dec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000df0:	ea92 0f0c 	teq	r2, ip
 8000df4:	bf18      	it	ne
 8000df6:	ea93 0f0c 	teqne	r3, ip
 8000dfa:	d00a      	beq.n	8000e12 <__aeabi_fmul+0x11e>
 8000dfc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e00:	bf18      	it	ne
 8000e02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e06:	d1d8      	bne.n	8000dba <__aeabi_fmul+0xc6>
 8000e08:	ea80 0001 	eor.w	r0, r0, r1
 8000e0c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e10:	4770      	bx	lr
 8000e12:	f090 0f00 	teq	r0, #0
 8000e16:	bf17      	itett	ne
 8000e18:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e1c:	4608      	moveq	r0, r1
 8000e1e:	f091 0f00 	teqne	r1, #0
 8000e22:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e26:	d014      	beq.n	8000e52 <__aeabi_fmul+0x15e>
 8000e28:	ea92 0f0c 	teq	r2, ip
 8000e2c:	d101      	bne.n	8000e32 <__aeabi_fmul+0x13e>
 8000e2e:	0242      	lsls	r2, r0, #9
 8000e30:	d10f      	bne.n	8000e52 <__aeabi_fmul+0x15e>
 8000e32:	ea93 0f0c 	teq	r3, ip
 8000e36:	d103      	bne.n	8000e40 <__aeabi_fmul+0x14c>
 8000e38:	024b      	lsls	r3, r1, #9
 8000e3a:	bf18      	it	ne
 8000e3c:	4608      	movne	r0, r1
 8000e3e:	d108      	bne.n	8000e52 <__aeabi_fmul+0x15e>
 8000e40:	ea80 0001 	eor.w	r0, r0, r1
 8000e44:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e50:	4770      	bx	lr
 8000e52:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e56:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fdiv>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d069      	beq.n	8000f48 <__aeabi_fdiv+0xec>
 8000e74:	eba2 0203 	sub.w	r2, r2, r3
 8000e78:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7c:	0249      	lsls	r1, r1, #9
 8000e7e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e82:	d037      	beq.n	8000ef4 <__aeabi_fdiv+0x98>
 8000e84:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e88:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e8c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e90:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e94:	428b      	cmp	r3, r1
 8000e96:	bf38      	it	cc
 8000e98:	005b      	lslcc	r3, r3, #1
 8000e9a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e9e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	bf24      	itt	cs
 8000ea6:	1a5b      	subcs	r3, r3, r1
 8000ea8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eac:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000eb0:	bf24      	itt	cs
 8000eb2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eb6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eba:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ebe:	bf24      	itt	cs
 8000ec0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ec4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ec8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ecc:	bf24      	itt	cs
 8000ece:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ed2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ed6:	011b      	lsls	r3, r3, #4
 8000ed8:	bf18      	it	ne
 8000eda:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ede:	d1e0      	bne.n	8000ea2 <__aeabi_fdiv+0x46>
 8000ee0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ee2:	f63f af50 	bhi.w	8000d86 <__aeabi_fmul+0x92>
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eec:	bf08      	it	eq
 8000eee:	f020 0001 	biceq.w	r0, r0, #1
 8000ef2:	4770      	bx	lr
 8000ef4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ef8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000efc:	327f      	adds	r2, #127	@ 0x7f
 8000efe:	bfc2      	ittt	gt
 8000f00:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f04:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f08:	4770      	bxgt	lr
 8000f0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f0e:	f04f 0300 	mov.w	r3, #0
 8000f12:	3a01      	subs	r2, #1
 8000f14:	e737      	b.n	8000d86 <__aeabi_fmul+0x92>
 8000f16:	f092 0f00 	teq	r2, #0
 8000f1a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f1e:	bf02      	ittt	eq
 8000f20:	0040      	lsleq	r0, r0, #1
 8000f22:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f26:	3a01      	subeq	r2, #1
 8000f28:	d0f9      	beq.n	8000f1e <__aeabi_fdiv+0xc2>
 8000f2a:	ea40 000c 	orr.w	r0, r0, ip
 8000f2e:	f093 0f00 	teq	r3, #0
 8000f32:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f36:	bf02      	ittt	eq
 8000f38:	0049      	lsleq	r1, r1, #1
 8000f3a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f3e:	3b01      	subeq	r3, #1
 8000f40:	d0f9      	beq.n	8000f36 <__aeabi_fdiv+0xda>
 8000f42:	ea41 010c 	orr.w	r1, r1, ip
 8000f46:	e795      	b.n	8000e74 <__aeabi_fdiv+0x18>
 8000f48:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f4c:	ea92 0f0c 	teq	r2, ip
 8000f50:	d108      	bne.n	8000f64 <__aeabi_fdiv+0x108>
 8000f52:	0242      	lsls	r2, r0, #9
 8000f54:	f47f af7d 	bne.w	8000e52 <__aeabi_fmul+0x15e>
 8000f58:	ea93 0f0c 	teq	r3, ip
 8000f5c:	f47f af70 	bne.w	8000e40 <__aeabi_fmul+0x14c>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e776      	b.n	8000e52 <__aeabi_fmul+0x15e>
 8000f64:	ea93 0f0c 	teq	r3, ip
 8000f68:	d104      	bne.n	8000f74 <__aeabi_fdiv+0x118>
 8000f6a:	024b      	lsls	r3, r1, #9
 8000f6c:	f43f af4c 	beq.w	8000e08 <__aeabi_fmul+0x114>
 8000f70:	4608      	mov	r0, r1
 8000f72:	e76e      	b.n	8000e52 <__aeabi_fmul+0x15e>
 8000f74:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f78:	bf18      	it	ne
 8000f7a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f7e:	d1ca      	bne.n	8000f16 <__aeabi_fdiv+0xba>
 8000f80:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f84:	f47f af5c 	bne.w	8000e40 <__aeabi_fmul+0x14c>
 8000f88:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f8c:	f47f af3c 	bne.w	8000e08 <__aeabi_fmul+0x114>
 8000f90:	e75f      	b.n	8000e52 <__aeabi_fmul+0x15e>
 8000f92:	bf00      	nop

08000f94 <__aeabi_f2iz>:
 8000f94:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f98:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f9c:	d30f      	bcc.n	8000fbe <__aeabi_f2iz+0x2a>
 8000f9e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fa2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fa6:	d90d      	bls.n	8000fc4 <__aeabi_f2iz+0x30>
 8000fa8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fb0:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000fb4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fb8:	bf18      	it	ne
 8000fba:	4240      	negne	r0, r0
 8000fbc:	4770      	bx	lr
 8000fbe:	f04f 0000 	mov.w	r0, #0
 8000fc2:	4770      	bx	lr
 8000fc4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fc8:	d101      	bne.n	8000fce <__aeabi_f2iz+0x3a>
 8000fca:	0242      	lsls	r2, r0, #9
 8000fcc:	d105      	bne.n	8000fda <__aeabi_f2iz+0x46>
 8000fce:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000fd2:	bf08      	it	eq
 8000fd4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fd8:	4770      	bx	lr
 8000fda:	f04f 0000 	mov.w	r0, #0
 8000fde:	4770      	bx	lr

08000fe0 <crsf_raw_to_us>:
uint8_t crsf_frame_len = 0;

uint16_t crsf_raw[16];
uint16_t crsf_channels_us[16];

static int crsf_raw_to_us(uint16_t v){
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	80fb      	strh	r3, [r7, #6]
    return ((v - 172) * 1000 / (1811 - 172)) + 1000;
 8000fea:	88fb      	ldrh	r3, [r7, #6]
 8000fec:	3bac      	subs	r3, #172	@ 0xac
 8000fee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ff2:	fb02 f303 	mul.w	r3, r2, r3
 8000ff6:	4a06      	ldr	r2, [pc, #24]	@ (8001010 <crsf_raw_to_us+0x30>)
 8000ff8:	fb82 1203 	smull	r1, r2, r2, r3
 8000ffc:	11d2      	asrs	r2, r2, #7
 8000ffe:	17db      	asrs	r3, r3, #31
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
}
 8001006:	4618      	mov	r0, r3
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	13fe202d 	.word	0x13fe202d

08001014 <crsf_init>:

void crsf_init(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
    crsf_index = 0;
 8001018:	4b03      	ldr	r3, [pc, #12]	@ (8001028 <crsf_init+0x14>)
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000158 	.word	0x20000158

0800102c <crsf_parse>:

void crsf_parse(uint8_t *buf)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
    if(buf[2] != 0x16) return; // RC_CHANNELS_PACKED
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	3302      	adds	r3, #2
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b16      	cmp	r3, #22
 800103c:	d13d      	bne.n	80010ba <crsf_parse+0x8e>

    uint8_t* p = &buf[3];
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3303      	adds	r3, #3
 8001042:	617b      	str	r3, [r7, #20]
    uint32_t bitbuf = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	613b      	str	r3, [r7, #16]
    uint8_t bitcount = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	73fb      	strb	r3, [r7, #15]

    for(int ch=0; ch<16; ch++) {
 800104c:	2300      	movs	r3, #0
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	e02f      	b.n	80010b2 <crsf_parse+0x86>

        while(bitcount < 11) {
            bitbuf |= ((uint32_t)(*p++)) << bitcount;
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	1c5a      	adds	r2, r3, #1
 8001056:	617a      	str	r2, [r7, #20]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	461a      	mov	r2, r3
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4313      	orrs	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
            bitcount += 8;
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	3308      	adds	r3, #8
 800106c:	73fb      	strb	r3, [r7, #15]
        while(bitcount < 11) {
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	2b0a      	cmp	r3, #10
 8001072:	d9ee      	bls.n	8001052 <crsf_parse+0x26>
        }

        crsf_raw[ch] = bitbuf & 0x7FF;
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	b29b      	uxth	r3, r3
 8001078:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800107c:	b299      	uxth	r1, r3
 800107e:	4a11      	ldr	r2, [pc, #68]	@ (80010c4 <crsf_parse+0x98>)
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        bitbuf >>= 11;
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	0adb      	lsrs	r3, r3, #11
 800108a:	613b      	str	r3, [r7, #16]
        bitcount -= 11;
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	3b0b      	subs	r3, #11
 8001090:	73fb      	strb	r3, [r7, #15]

        crsf_channels_us[ch] = crsf_raw_to_us(crsf_raw[ch]);
 8001092:	4a0c      	ldr	r2, [pc, #48]	@ (80010c4 <crsf_parse+0x98>)
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff ffa0 	bl	8000fe0 <crsf_raw_to_us>
 80010a0:	4603      	mov	r3, r0
 80010a2:	b299      	uxth	r1, r3
 80010a4:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <crsf_parse+0x9c>)
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int ch=0; ch<16; ch++) {
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	3301      	adds	r3, #1
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	2b0f      	cmp	r3, #15
 80010b6:	ddda      	ble.n	800106e <crsf_parse+0x42>
 80010b8:	e000      	b.n	80010bc <crsf_parse+0x90>
    if(buf[2] != 0x16) return; // RC_CHANNELS_PACKED
 80010ba:	bf00      	nop
    }
}
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	2000015c 	.word	0x2000015c
 80010c8:	2000017c 	.word	0x2000017c

080010cc <crsf_on_byte>:

void crsf_on_byte(uint8_t b)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	71fb      	strb	r3, [r7, #7]
    if (crsf_index == 0)
 80010d6:	4b23      	ldr	r3, [pc, #140]	@ (8001164 <crsf_on_byte+0x98>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d10d      	bne.n	80010fa <crsf_on_byte+0x2e>
    {
        if (b == CRSF_SYNC) {
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2bc8      	cmp	r3, #200	@ 0xc8
 80010e2:	d13b      	bne.n	800115c <crsf_on_byte+0x90>
            crsf_buf[crsf_index++] = b;
 80010e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001164 <crsf_on_byte+0x98>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	1c5a      	adds	r2, r3, #1
 80010ea:	b2d1      	uxtb	r1, r2
 80010ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001164 <crsf_on_byte+0x98>)
 80010ee:	7011      	strb	r1, [r2, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001168 <crsf_on_byte+0x9c>)
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	5453      	strb	r3, [r2, r1]
        {
            crsf_parse(crsf_buf);
            crsf_index = 0;
        }
    }
}
 80010f8:	e030      	b.n	800115c <crsf_on_byte+0x90>
    else if (crsf_index == 1)
 80010fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <crsf_on_byte+0x98>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d114      	bne.n	800112c <crsf_on_byte+0x60>
        crsf_frame_len = b;
 8001102:	4a1a      	ldr	r2, [pc, #104]	@ (800116c <crsf_on_byte+0xa0>)
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	7013      	strb	r3, [r2, #0]
        crsf_buf[crsf_index++] = b;
 8001108:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <crsf_on_byte+0x98>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	1c5a      	adds	r2, r3, #1
 800110e:	b2d1      	uxtb	r1, r2
 8001110:	4a14      	ldr	r2, [pc, #80]	@ (8001164 <crsf_on_byte+0x98>)
 8001112:	7011      	strb	r1, [r2, #0]
 8001114:	4619      	mov	r1, r3
 8001116:	4a14      	ldr	r2, [pc, #80]	@ (8001168 <crsf_on_byte+0x9c>)
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	5453      	strb	r3, [r2, r1]
        if (crsf_frame_len > 62)
 800111c:	4b13      	ldr	r3, [pc, #76]	@ (800116c <crsf_on_byte+0xa0>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b3e      	cmp	r3, #62	@ 0x3e
 8001122:	d91b      	bls.n	800115c <crsf_on_byte+0x90>
            crsf_index = 0;
 8001124:	4b0f      	ldr	r3, [pc, #60]	@ (8001164 <crsf_on_byte+0x98>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
}
 800112a:	e017      	b.n	800115c <crsf_on_byte+0x90>
        crsf_buf[crsf_index++] = b;
 800112c:	4b0d      	ldr	r3, [pc, #52]	@ (8001164 <crsf_on_byte+0x98>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	1c5a      	adds	r2, r3, #1
 8001132:	b2d1      	uxtb	r1, r2
 8001134:	4a0b      	ldr	r2, [pc, #44]	@ (8001164 <crsf_on_byte+0x98>)
 8001136:	7011      	strb	r1, [r2, #0]
 8001138:	4619      	mov	r1, r3
 800113a:	4a0b      	ldr	r2, [pc, #44]	@ (8001168 <crsf_on_byte+0x9c>)
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	5453      	strb	r3, [r2, r1]
        if (crsf_index == crsf_frame_len + 2)
 8001140:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <crsf_on_byte+0x98>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	461a      	mov	r2, r3
 8001146:	4b09      	ldr	r3, [pc, #36]	@ (800116c <crsf_on_byte+0xa0>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	3302      	adds	r3, #2
 800114c:	429a      	cmp	r2, r3
 800114e:	d105      	bne.n	800115c <crsf_on_byte+0x90>
            crsf_parse(crsf_buf);
 8001150:	4805      	ldr	r0, [pc, #20]	@ (8001168 <crsf_on_byte+0x9c>)
 8001152:	f7ff ff6b 	bl	800102c <crsf_parse>
            crsf_index = 0;
 8001156:	4b03      	ldr	r3, [pc, #12]	@ (8001164 <crsf_on_byte+0x98>)
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000158 	.word	0x20000158
 8001168:	20000118 	.word	0x20000118
 800116c:	20000159 	.word	0x20000159

08001170 <debug_printf>:

int crsf_raw_to_us(uint16_t v) {
	return ((v - 172) * 1000 / (1811 - 172)) + 1000;
}

void debug_printf(char *fmt, ...) {
 8001170:	b40f      	push	{r0, r1, r2, r3}
 8001172:	b580      	push	{r7, lr}
 8001174:	b0a2      	sub	sp, #136	@ 0x88
 8001176:	af00      	add	r7, sp, #0
	char buf[128];
	va_list args;
	va_start(args, fmt);
 8001178:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800117c:	607b      	str	r3, [r7, #4]
	vsnprintf(buf, sizeof(buf), fmt, args);
 800117e:	f107 0008 	add.w	r0, r7, #8
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001188:	2180      	movs	r1, #128	@ 0x80
 800118a:	f005 f803 	bl	8006194 <vsniprintf>
	va_end(args);
	HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 800118e:	f107 0308 	add.w	r3, r7, #8
 8001192:	4618      	mov	r0, r3
 8001194:	f7fe ffdc 	bl	8000150 <strlen>
 8001198:	4603      	mov	r3, r0
 800119a:	b29a      	uxth	r2, r3
 800119c:	f107 0108 	add.w	r1, r7, #8
 80011a0:	f04f 33ff 	mov.w	r3, #4294967295
 80011a4:	4804      	ldr	r0, [pc, #16]	@ (80011b8 <debug_printf+0x48>)
 80011a6:	f004 f9ad 	bl	8005504 <HAL_UART_Transmit>
}
 80011aa:	bf00      	nop
 80011ac:	3788      	adds	r7, #136	@ 0x88
 80011ae:	46bd      	mov	sp, r7
 80011b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011b4:	b004      	add	sp, #16
 80011b6:	4770      	bx	lr
 80011b8:	20000320 	.word	0x20000320

080011bc <rc_to_norm>:
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, crsf_channels_us[7]);
	/* USER CODE END set_pwm */
}

float rc_to_norm(uint16_t us)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	80fb      	strh	r3, [r7, #6]
    return (us - 1500.0f) / 500.0f;
 80011c6:	88fb      	ldrh	r3, [r7, #6]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff fd3f 	bl	8000c4c <__aeabi_i2f>
 80011ce:	4603      	mov	r3, r0
 80011d0:	4906      	ldr	r1, [pc, #24]	@ (80011ec <rc_to_norm+0x30>)
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fc84 	bl	8000ae0 <__aeabi_fsub>
 80011d8:	4603      	mov	r3, r0
 80011da:	4905      	ldr	r1, [pc, #20]	@ (80011f0 <rc_to_norm+0x34>)
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff fe3d 	bl	8000e5c <__aeabi_fdiv>
 80011e2:	4603      	mov	r3, r0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	44bb8000 	.word	0x44bb8000
 80011f0:	43fa0000 	.word	0x43fa0000

080011f4 <norm_to_pwm>:

int norm_to_pwm(float v)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
    return 1500 + (int)(v * 500.0f);
 80011fc:	4907      	ldr	r1, [pc, #28]	@ (800121c <norm_to_pwm+0x28>)
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f7ff fd78 	bl	8000cf4 <__aeabi_fmul>
 8001204:	4603      	mov	r3, r0
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fec4 	bl	8000f94 <__aeabi_f2iz>
 800120c:	4603      	mov	r3, r0
 800120e:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
}
 8001212:	4618      	mov	r0, r3
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	43fa0000 	.word	0x43fa0000

08001220 <millis>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t millis(void) {
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8001224:	f001 fadc 	bl	80027e0 <HAL_GetTick>
 8001228:	4603      	mov	r3, r0
}
 800122a:	4618      	mov	r0, r3
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a08      	ldr	r2, [pc, #32]	@ (8001260 <HAL_UART_RxCpltCallback+0x30>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d109      	bne.n	8001256 <HAL_UART_RxCpltCallback+0x26>
		crsf_on_byte(rx_byte);
 8001242:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <HAL_UART_RxCpltCallback+0x34>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff40 	bl	80010cc <crsf_on_byte>

		HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800124c:	2201      	movs	r2, #1
 800124e:	4905      	ldr	r1, [pc, #20]	@ (8001264 <HAL_UART_RxCpltCallback+0x34>)
 8001250:	4805      	ldr	r0, [pc, #20]	@ (8001268 <HAL_UART_RxCpltCallback+0x38>)
 8001252:	f004 f9e2 	bl	800561a <HAL_UART_Receive_IT>
	}
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40013800 	.word	0x40013800
 8001264:	20000114 	.word	0x20000114
 8001268:	200002d8 	.word	0x200002d8

0800126c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	@ 0x28
 8001270:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001272:	f001 fa5d 	bl	8002730 <HAL_Init>
	/* USER CODE BEGIN Init */
//  printf("Hello from Blue Pill via ST-LINK!\r\n");
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001276:	f000 f965 	bl	8001544 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800127a:	f000 fba1 	bl	80019c0 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 800127e:	f000 fb21 	bl	80018c4 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8001282:	f000 fb49 	bl	8001918 <MX_USART2_UART_Init>
	MX_TIM3_Init();
 8001286:	f000 fa03 	bl	8001690 <MX_TIM3_Init>
	MX_TIM4_Init();
 800128a:	f000 fa99 	bl	80017c0 <MX_TIM4_Init>
	MX_I2C1_Init();
 800128e:	f000 f99b 	bl	80015c8 <MX_I2C1_Init>
	MX_SPI2_Init();
 8001292:	f000 f9c7 	bl	8001624 <MX_SPI2_Init>
	MX_USART3_UART_Init();
 8001296:	f000 fb69 	bl	800196c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */


	crsf_init();
 800129a:	f7ff febb 	bl	8001014 <crsf_init>
	HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800129e:	2201      	movs	r2, #1
 80012a0:	4998      	ldr	r1, [pc, #608]	@ (8001504 <main+0x298>)
 80012a2:	4899      	ldr	r0, [pc, #612]	@ (8001508 <main+0x29c>)
 80012a4:	f004 f9b9 	bl	800561a <HAL_UART_Receive_IT>

	// START PWM channels (pastikan htim3/htim4 sudah di-init)
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80012a8:	2100      	movs	r1, #0
 80012aa:	4898      	ldr	r0, [pc, #608]	@ (800150c <main+0x2a0>)
 80012ac:	f003 fba0 	bl	80049f0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80012b0:	2104      	movs	r1, #4
 80012b2:	4896      	ldr	r0, [pc, #600]	@ (800150c <main+0x2a0>)
 80012b4:	f003 fb9c 	bl	80049f0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80012b8:	2108      	movs	r1, #8
 80012ba:	4894      	ldr	r0, [pc, #592]	@ (800150c <main+0x2a0>)
 80012bc:	f003 fb98 	bl	80049f0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80012c0:	210c      	movs	r1, #12
 80012c2:	4892      	ldr	r0, [pc, #584]	@ (800150c <main+0x2a0>)
 80012c4:	f003 fb94 	bl	80049f0 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80012c8:	2100      	movs	r1, #0
 80012ca:	4891      	ldr	r0, [pc, #580]	@ (8001510 <main+0x2a4>)
 80012cc:	f003 fb90 	bl	80049f0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80012d0:	2104      	movs	r1, #4
 80012d2:	488f      	ldr	r0, [pc, #572]	@ (8001510 <main+0x2a4>)
 80012d4:	f003 fb8c 	bl	80049f0 <HAL_TIM_PWM_Start>
//  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
//  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
	if (MPU6050_Init(&hi2c1) != 0)
 80012d8:	488e      	ldr	r0, [pc, #568]	@ (8001514 <main+0x2a8>)
 80012da:	f000 fbcf 	bl	8001a7c <MPU6050_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d003      	beq.n	80012ec <main+0x80>
	{
	    debug_printf("MPU6050 FAIL\r\n");
 80012e4:	488c      	ldr	r0, [pc, #560]	@ (8001518 <main+0x2ac>)
 80012e6:	f7ff ff43 	bl	8001170 <debug_printf>
 80012ea:	e002      	b.n	80012f2 <main+0x86>
	}
	else
	{
	    debug_printf("MPU6050 OK\r\n");
 80012ec:	488b      	ldr	r0, [pc, #556]	@ (800151c <main+0x2b0>)
 80012ee:	f7ff ff3f 	bl	8001170 <debug_printf>
//	    TIM3->CR1,
//	    TIM3->CCER,
//	    TIM3->CCMR1,
//	    TIM3->CCR1
//	);
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1500);
 80012f2:	4b86      	ldr	r3, [pc, #536]	@ (800150c <main+0x2a0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80012fa:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1500);
 80012fc:	4b83      	ldr	r3, [pc, #524]	@ (800150c <main+0x2a0>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001304:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1500);
 8001306:	4b81      	ldr	r3, [pc, #516]	@ (800150c <main+0x2a0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800130e:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 1500);
 8001310:	4b7e      	ldr	r3, [pc, #504]	@ (800150c <main+0x2a0>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001318:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 1500);
 800131a:	4b7d      	ldr	r3, [pc, #500]	@ (8001510 <main+0x2a4>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001322:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 1500);
 8001324:	4b7a      	ldr	r3, [pc, #488]	@ (8001510 <main+0x2a4>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800132c:	639a      	str	r2, [r3, #56]	@ 0x38
		//		    if(HAL_I2C_IsDeviceReady(&hi2c1, addr<<1, 1, 10) == HAL_OK) {
		//		        debug_printf("Found device at 0x%02X\r\n", addr);
		//		    }
		//		}

		uint32_t now = millis();
 800132e:	f7ff ff77 	bl	8001220 <millis>
 8001332:	6278      	str	r0, [r7, #36]	@ 0x24
		/* ===== MPU6050 @100Hz ===== */
		if (now - last_mpu_read >= 10) {
 8001334:	4b7a      	ldr	r3, [pc, #488]	@ (8001520 <main+0x2b4>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	2b09      	cmp	r3, #9
 800133e:	d906      	bls.n	800134e <main+0xe2>
			last_mpu_read = now;
 8001340:	4a77      	ldr	r2, [pc, #476]	@ (8001520 <main+0x2b4>)
 8001342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001344:	6013      	str	r3, [r2, #0]
			MPU6050_Read_All(&hi2c1, &MPU6050);
 8001346:	4977      	ldr	r1, [pc, #476]	@ (8001524 <main+0x2b8>)
 8001348:	4872      	ldr	r0, [pc, #456]	@ (8001514 <main+0x2a8>)
 800134a:	f000 fbf1 	bl	8001b30 <MPU6050_Read_All>
		}

		/* === RC normalize === */
		    float rc_roll  = rc_to_norm(crsf_channels_us[0]);
 800134e:	4b76      	ldr	r3, [pc, #472]	@ (8001528 <main+0x2bc>)
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff ff32 	bl	80011bc <rc_to_norm>
 8001358:	6238      	str	r0, [r7, #32]
		    float rc_pitch = rc_to_norm(crsf_channels_us[1]);
 800135a:	4b73      	ldr	r3, [pc, #460]	@ (8001528 <main+0x2bc>)
 800135c:	885b      	ldrh	r3, [r3, #2]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff ff2c 	bl	80011bc <rc_to_norm>
 8001364:	61f8      	str	r0, [r7, #28]
		    float rc_yaw   = rc_to_norm(crsf_channels_us[3]);
 8001366:	4b70      	ldr	r3, [pc, #448]	@ (8001528 <main+0x2bc>)
 8001368:	88db      	ldrh	r3, [r3, #6]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff26 	bl	80011bc <rc_to_norm>
 8001370:	61b8      	str	r0, [r7, #24]

		    /* === Gyro normalize === */
		    float gyro_roll  = MPU6050.Gx / 200.0f;
 8001372:	4b6c      	ldr	r3, [pc, #432]	@ (8001524 <main+0x2b8>)
 8001374:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	4b6b      	ldr	r3, [pc, #428]	@ (800152c <main+0x2c0>)
 800137e:	f7ff f9d5 	bl	800072c <__aeabi_ddiv>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	4610      	mov	r0, r2
 8001388:	4619      	mov	r1, r3
 800138a:	f7ff fb55 	bl	8000a38 <__aeabi_d2f>
 800138e:	4603      	mov	r3, r0
 8001390:	617b      	str	r3, [r7, #20]
		    float gyro_pitch = MPU6050.Gy / 200.0f;
 8001392:	4b64      	ldr	r3, [pc, #400]	@ (8001524 <main+0x2b8>)
 8001394:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001398:	f04f 0200 	mov.w	r2, #0
 800139c:	4b63      	ldr	r3, [pc, #396]	@ (800152c <main+0x2c0>)
 800139e:	f7ff f9c5 	bl	800072c <__aeabi_ddiv>
 80013a2:	4602      	mov	r2, r0
 80013a4:	460b      	mov	r3, r1
 80013a6:	4610      	mov	r0, r2
 80013a8:	4619      	mov	r1, r3
 80013aa:	f7ff fb45 	bl	8000a38 <__aeabi_d2f>
 80013ae:	4603      	mov	r3, r0
 80013b0:	613b      	str	r3, [r7, #16]
		    float gyro_yaw   = MPU6050.Gz / 200.0f;
 80013b2:	4b5c      	ldr	r3, [pc, #368]	@ (8001524 <main+0x2b8>)
 80013b4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	4b5b      	ldr	r3, [pc, #364]	@ (800152c <main+0x2c0>)
 80013be:	f7ff f9b5 	bl	800072c <__aeabi_ddiv>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4610      	mov	r0, r2
 80013c8:	4619      	mov	r1, r3
 80013ca:	f7ff fb35 	bl	8000a38 <__aeabi_d2f>
 80013ce:	4603      	mov	r3, r0
 80013d0:	60fb      	str	r3, [r7, #12]

		    /* === P controller === */
		    float roll_out  = rc_roll  - gyro_roll  * gyro_gain;
 80013d2:	4b57      	ldr	r3, [pc, #348]	@ (8001530 <main+0x2c4>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6979      	ldr	r1, [r7, #20]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fc8b 	bl	8000cf4 <__aeabi_fmul>
 80013de:	4603      	mov	r3, r0
 80013e0:	4619      	mov	r1, r3
 80013e2:	6a38      	ldr	r0, [r7, #32]
 80013e4:	f7ff fb7c 	bl	8000ae0 <__aeabi_fsub>
 80013e8:	4603      	mov	r3, r0
 80013ea:	60bb      	str	r3, [r7, #8]
		    float pitch_out = rc_pitch - gyro_pitch * gyro_gain;
 80013ec:	4b50      	ldr	r3, [pc, #320]	@ (8001530 <main+0x2c4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6939      	ldr	r1, [r7, #16]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fc7e 	bl	8000cf4 <__aeabi_fmul>
 80013f8:	4603      	mov	r3, r0
 80013fa:	4619      	mov	r1, r3
 80013fc:	69f8      	ldr	r0, [r7, #28]
 80013fe:	f7ff fb6f 	bl	8000ae0 <__aeabi_fsub>
 8001402:	4603      	mov	r3, r0
 8001404:	607b      	str	r3, [r7, #4]
		    float yaw_out   = rc_yaw   - gyro_yaw   * gyro_gain;
 8001406:	4b4a      	ldr	r3, [pc, #296]	@ (8001530 <main+0x2c4>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	68f9      	ldr	r1, [r7, #12]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff fc71 	bl	8000cf4 <__aeabi_fmul>
 8001412:	4603      	mov	r3, r0
 8001414:	4619      	mov	r1, r3
 8001416:	69b8      	ldr	r0, [r7, #24]
 8001418:	f7ff fb62 	bl	8000ae0 <__aeabi_fsub>
 800141c:	4603      	mov	r3, r0
 800141e:	603b      	str	r3, [r7, #0]

		    /* === Convert to PWM === */
		    pwm_roll  = LIMIT(norm_to_pwm(roll_out),  1000, 2000);
 8001420:	68b8      	ldr	r0, [r7, #8]
 8001422:	f7ff fee7 	bl	80011f4 <norm_to_pwm>
 8001426:	4603      	mov	r3, r0
 8001428:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800142c:	db0e      	blt.n	800144c <main+0x1e0>
 800142e:	68b8      	ldr	r0, [r7, #8]
 8001430:	f7ff fee0 	bl	80011f4 <norm_to_pwm>
 8001434:	4603      	mov	r3, r0
 8001436:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800143a:	dc04      	bgt.n	8001446 <main+0x1da>
 800143c:	68b8      	ldr	r0, [r7, #8]
 800143e:	f7ff fed9 	bl	80011f4 <norm_to_pwm>
 8001442:	4603      	mov	r3, r0
 8001444:	e004      	b.n	8001450 <main+0x1e4>
 8001446:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800144a:	e001      	b.n	8001450 <main+0x1e4>
 800144c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001450:	4a38      	ldr	r2, [pc, #224]	@ (8001534 <main+0x2c8>)
 8001452:	6013      	str	r3, [r2, #0]
		    pwm_pitch = LIMIT(norm_to_pwm(pitch_out), 1000, 2000);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff fecd 	bl	80011f4 <norm_to_pwm>
 800145a:	4603      	mov	r3, r0
 800145c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001460:	db0e      	blt.n	8001480 <main+0x214>
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff fec6 	bl	80011f4 <norm_to_pwm>
 8001468:	4603      	mov	r3, r0
 800146a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800146e:	dc04      	bgt.n	800147a <main+0x20e>
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff febf 	bl	80011f4 <norm_to_pwm>
 8001476:	4603      	mov	r3, r0
 8001478:	e004      	b.n	8001484 <main+0x218>
 800147a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800147e:	e001      	b.n	8001484 <main+0x218>
 8001480:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001484:	4a2c      	ldr	r2, [pc, #176]	@ (8001538 <main+0x2cc>)
 8001486:	6013      	str	r3, [r2, #0]
		    pwm_yaw   = LIMIT(norm_to_pwm(yaw_out),   1000, 2000);
 8001488:	6838      	ldr	r0, [r7, #0]
 800148a:	f7ff feb3 	bl	80011f4 <norm_to_pwm>
 800148e:	4603      	mov	r3, r0
 8001490:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001494:	db0e      	blt.n	80014b4 <main+0x248>
 8001496:	6838      	ldr	r0, [r7, #0]
 8001498:	f7ff feac 	bl	80011f4 <norm_to_pwm>
 800149c:	4603      	mov	r3, r0
 800149e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80014a2:	dc04      	bgt.n	80014ae <main+0x242>
 80014a4:	6838      	ldr	r0, [r7, #0]
 80014a6:	f7ff fea5 	bl	80011f4 <norm_to_pwm>
 80014aa:	4603      	mov	r3, r0
 80014ac:	e004      	b.n	80014b8 <main+0x24c>
 80014ae:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80014b2:	e001      	b.n	80014b8 <main+0x24c>
 80014b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014b8:	4a20      	ldr	r2, [pc, #128]	@ (800153c <main+0x2d0>)
 80014ba:	6013      	str	r3, [r2, #0]

		    /* === Output === */
		    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm_roll);
 80014bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001534 <main+0x2c8>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <main+0x2a0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	635a      	str	r2, [r3, #52]	@ 0x34
		    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm_pitch);
 80014c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001538 <main+0x2cc>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b10      	ldr	r3, [pc, #64]	@ (800150c <main+0x2a0>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	639a      	str	r2, [r3, #56]	@ 0x38
		    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, crsf_channels_us[2]);
 80014d0:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <main+0x2bc>)
 80014d2:	889a      	ldrh	r2, [r3, #4]
 80014d4:	4b0d      	ldr	r3, [pc, #52]	@ (800150c <main+0x2a0>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	63da      	str	r2, [r3, #60]	@ 0x3c
		    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pwm_yaw);
 80014da:	4b18      	ldr	r3, [pc, #96]	@ (800153c <main+0x2d0>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	4b0b      	ldr	r3, [pc, #44]	@ (800150c <main+0x2a0>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	641a      	str	r2, [r3, #64]	@ 0x40

//		set_pwm();

		// --- write other channels (pilot only) ---
		static uint32_t last_debug = 0;
		if (millis() - last_debug > 50) {
 80014e4:	f7ff fe9c 	bl	8001220 <millis>
 80014e8:	4602      	mov	r2, r0
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <main+0x2d4>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b32      	cmp	r3, #50	@ 0x32
 80014f2:	f67f af1c 	bls.w	800132e <main+0xc2>
			last_debug = millis();
 80014f6:	f7ff fe93 	bl	8001220 <millis>
 80014fa:	4603      	mov	r3, r0
 80014fc:	4a10      	ldr	r2, [pc, #64]	@ (8001540 <main+0x2d4>)
 80014fe:	6013      	str	r3, [r2, #0]
	while (1) {
 8001500:	e715      	b.n	800132e <main+0xc2>
 8001502:	bf00      	nop
 8001504:	20000114 	.word	0x20000114
 8001508:	200002d8 	.word	0x200002d8
 800150c:	20000248 	.word	0x20000248
 8001510:	20000290 	.word	0x20000290
 8001514:	2000019c 	.word	0x2000019c
 8001518:	080071a8 	.word	0x080071a8
 800151c:	080071b8 	.word	0x080071b8
 8001520:	20000408 	.word	0x20000408
 8001524:	200003b0 	.word	0x200003b0
 8001528:	2000017c 	.word	0x2000017c
 800152c:	40690000 	.word	0x40690000
 8001530:	20000000 	.word	0x20000000
 8001534:	2000040c 	.word	0x2000040c
 8001538:	20000410 	.word	0x20000410
 800153c:	20000414 	.word	0x20000414
 8001540:	20000418 	.word	0x20000418

08001544 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b090      	sub	sp, #64	@ 0x40
 8001548:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800154a:	f107 0318 	add.w	r3, r7, #24
 800154e:	2228      	movs	r2, #40	@ 0x28
 8001550:	2100      	movs	r1, #0
 8001552:	4618      	mov	r0, r3
 8001554:	f004 fe2c 	bl	80061b0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001558:	1d3b      	adds	r3, r7, #4
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001566:	2302      	movs	r3, #2
 8001568:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800156a:	2301      	movs	r3, #1
 800156c:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800156e:	2310      	movs	r3, #16
 8001570:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001572:	2302      	movs	r3, #2
 8001574:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001576:	2300      	movs	r3, #0
 8001578:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800157a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800157e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001580:	f107 0318 	add.w	r3, r7, #24
 8001584:	4618      	mov	r0, r3
 8001586:	f002 fcf7 	bl	8003f78 <HAL_RCC_OscConfig>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <SystemClock_Config+0x50>
		Error_Handler();
 8001590:	f000 fa6e 	bl	8001a70 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001594:	230f      	movs	r3, #15
 8001596:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001598:	2302      	movs	r3, #2
 800159a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015a4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80015aa:	1d3b      	adds	r3, r7, #4
 80015ac:	2102      	movs	r1, #2
 80015ae:	4618      	mov	r0, r3
 80015b0:	f002 ff64 	bl	800447c <HAL_RCC_ClockConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <SystemClock_Config+0x7a>
		Error_Handler();
 80015ba:	f000 fa59 	bl	8001a70 <Error_Handler>
	}
}
 80015be:	bf00      	nop
 80015c0:	3740      	adds	r7, #64	@ 0x40
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80015cc:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015ce:	4a13      	ldr	r2, [pc, #76]	@ (800161c <MX_I2C1_Init+0x54>)
 80015d0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80015d2:	4b11      	ldr	r3, [pc, #68]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015d4:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <MX_I2C1_Init+0x58>)
 80015d6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80015de:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015ea:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80015f2:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015f8:	4b07      	ldr	r3, [pc, #28]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015fe:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <MX_I2C1_Init+0x50>)
 8001600:	2200      	movs	r2, #0
 8001602:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001604:	4804      	ldr	r0, [pc, #16]	@ (8001618 <MX_I2C1_Init+0x50>)
 8001606:	f001 fc51 	bl	8002eac <HAL_I2C_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001610:	f000 fa2e 	bl	8001a70 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	2000019c 	.word	0x2000019c
 800161c:	40005400 	.word	0x40005400
 8001620:	000186a0 	.word	0x000186a0

08001624 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001628:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <MX_SPI2_Init+0x64>)
 800162a:	4a18      	ldr	r2, [pc, #96]	@ (800168c <MX_SPI2_Init+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800162e:	4b16      	ldr	r3, [pc, #88]	@ (8001688 <MX_SPI2_Init+0x64>)
 8001630:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001634:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001636:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <MX_SPI2_Init+0x64>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800163c:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <MX_SPI2_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001642:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <MX_SPI2_Init+0x64>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001648:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <MX_SPI2_Init+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800164e:	4b0e      	ldr	r3, [pc, #56]	@ (8001688 <MX_SPI2_Init+0x64>)
 8001650:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001654:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001656:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <MX_SPI2_Init+0x64>)
 8001658:	2200      	movs	r2, #0
 800165a:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800165c:	4b0a      	ldr	r3, [pc, #40]	@ (8001688 <MX_SPI2_Init+0x64>)
 800165e:	2200      	movs	r2, #0
 8001660:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001662:	4b09      	ldr	r3, [pc, #36]	@ (8001688 <MX_SPI2_Init+0x64>)
 8001664:	2200      	movs	r2, #0
 8001666:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001668:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <MX_SPI2_Init+0x64>)
 800166a:	2200      	movs	r2, #0
 800166c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 10;
 800166e:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <MX_SPI2_Init+0x64>)
 8001670:	220a      	movs	r2, #10
 8001672:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001674:	4804      	ldr	r0, [pc, #16]	@ (8001688 <MX_SPI2_Init+0x64>)
 8001676:	f003 f88f 	bl	8004798 <HAL_SPI_Init>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_SPI2_Init+0x60>
		Error_Handler();
 8001680:	f000 f9f6 	bl	8001a70 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200001f0 	.word	0x200001f0
 800168c:	40003800 	.word	0x40003800

08001690 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001690:	b580      	push	{r7, lr}
 8001692:	b08e      	sub	sp, #56	@ 0x38
 8001694:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001696:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80016a4:	f107 0320 	add.w	r3, r7, #32
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80016ae:	1d3b      	adds	r3, r7, #4
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
 80016bc:	615a      	str	r2, [r3, #20]
 80016be:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80016c0:	4b3d      	ldr	r3, [pc, #244]	@ (80017b8 <MX_TIM3_Init+0x128>)
 80016c2:	4a3e      	ldr	r2, [pc, #248]	@ (80017bc <MX_TIM3_Init+0x12c>)
 80016c4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 71;
 80016c6:	4b3c      	ldr	r3, [pc, #240]	@ (80017b8 <MX_TIM3_Init+0x128>)
 80016c8:	2247      	movs	r2, #71	@ 0x47
 80016ca:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016cc:	4b3a      	ldr	r3, [pc, #232]	@ (80017b8 <MX_TIM3_Init+0x128>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 19999;
 80016d2:	4b39      	ldr	r3, [pc, #228]	@ (80017b8 <MX_TIM3_Init+0x128>)
 80016d4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80016d8:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016da:	4b37      	ldr	r3, [pc, #220]	@ (80017b8 <MX_TIM3_Init+0x128>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e0:	4b35      	ldr	r3, [pc, #212]	@ (80017b8 <MX_TIM3_Init+0x128>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80016e6:	4834      	ldr	r0, [pc, #208]	@ (80017b8 <MX_TIM3_Init+0x128>)
 80016e8:	f003 f8da 	bl	80048a0 <HAL_TIM_Base_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM3_Init+0x66>
		Error_Handler();
 80016f2:	f000 f9bd 	bl	8001a70 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80016fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001700:	4619      	mov	r1, r3
 8001702:	482d      	ldr	r0, [pc, #180]	@ (80017b8 <MX_TIM3_Init+0x128>)
 8001704:	f003 fad8 	bl	8004cb8 <HAL_TIM_ConfigClockSource>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM3_Init+0x82>
		Error_Handler();
 800170e:	f000 f9af 	bl	8001a70 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001712:	4829      	ldr	r0, [pc, #164]	@ (80017b8 <MX_TIM3_Init+0x128>)
 8001714:	f003 f913 	bl	800493e <HAL_TIM_PWM_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_TIM3_Init+0x92>
		Error_Handler();
 800171e:	f000 f9a7 	bl	8001a70 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001726:	2300      	movs	r3, #0
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800172a:	f107 0320 	add.w	r3, r7, #32
 800172e:	4619      	mov	r1, r3
 8001730:	4821      	ldr	r0, [pc, #132]	@ (80017b8 <MX_TIM3_Init+0x128>)
 8001732:	f003 fe39 	bl	80053a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 800173c:	f000 f998 	bl	8001a70 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001740:	2360      	movs	r3, #96	@ 0x60
 8001742:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	2200      	movs	r2, #0
 8001754:	4619      	mov	r1, r3
 8001756:	4818      	ldr	r0, [pc, #96]	@ (80017b8 <MX_TIM3_Init+0x128>)
 8001758:	f003 f9ec 	bl	8004b34 <HAL_TIM_PWM_ConfigChannel>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM3_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 8001762:	f000 f985 	bl	8001a70 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	2204      	movs	r2, #4
 800176a:	4619      	mov	r1, r3
 800176c:	4812      	ldr	r0, [pc, #72]	@ (80017b8 <MX_TIM3_Init+0x128>)
 800176e:	f003 f9e1 	bl	8004b34 <HAL_TIM_PWM_ConfigChannel>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM3_Init+0xec>
			!= HAL_OK) {
		Error_Handler();
 8001778:	f000 f97a 	bl	8001a70 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	2208      	movs	r2, #8
 8001780:	4619      	mov	r1, r3
 8001782:	480d      	ldr	r0, [pc, #52]	@ (80017b8 <MX_TIM3_Init+0x128>)
 8001784:	f003 f9d6 	bl	8004b34 <HAL_TIM_PWM_ConfigChannel>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM3_Init+0x102>
			!= HAL_OK) {
		Error_Handler();
 800178e:	f000 f96f 	bl	8001a70 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4)
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	220c      	movs	r2, #12
 8001796:	4619      	mov	r1, r3
 8001798:	4807      	ldr	r0, [pc, #28]	@ (80017b8 <MX_TIM3_Init+0x128>)
 800179a:	f003 f9cb 	bl	8004b34 <HAL_TIM_PWM_ConfigChannel>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_TIM3_Init+0x118>
			!= HAL_OK) {
		Error_Handler();
 80017a4:	f000 f964 	bl	8001a70 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80017a8:	4803      	ldr	r0, [pc, #12]	@ (80017b8 <MX_TIM3_Init+0x128>)
 80017aa:	f000 fdfb 	bl	80023a4 <HAL_TIM_MspPostInit>

}
 80017ae:	bf00      	nop
 80017b0:	3738      	adds	r7, #56	@ 0x38
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000248 	.word	0x20000248
 80017bc:	40000400 	.word	0x40000400

080017c0 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08e      	sub	sp, #56	@ 0x38
 80017c4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80017c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80017d4:	f107 0320 	add.w	r3, r7, #32
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
 80017ec:	615a      	str	r2, [r3, #20]
 80017ee:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 80017f0:	4b32      	ldr	r3, [pc, #200]	@ (80018bc <MX_TIM4_Init+0xfc>)
 80017f2:	4a33      	ldr	r2, [pc, #204]	@ (80018c0 <MX_TIM4_Init+0x100>)
 80017f4:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 71;
 80017f6:	4b31      	ldr	r3, [pc, #196]	@ (80018bc <MX_TIM4_Init+0xfc>)
 80017f8:	2247      	movs	r2, #71	@ 0x47
 80017fa:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fc:	4b2f      	ldr	r3, [pc, #188]	@ (80018bc <MX_TIM4_Init+0xfc>)
 80017fe:	2200      	movs	r2, #0
 8001800:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 19999;
 8001802:	4b2e      	ldr	r3, [pc, #184]	@ (80018bc <MX_TIM4_Init+0xfc>)
 8001804:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001808:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800180a:	4b2c      	ldr	r3, [pc, #176]	@ (80018bc <MX_TIM4_Init+0xfc>)
 800180c:	2200      	movs	r2, #0
 800180e:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001810:	4b2a      	ldr	r3, [pc, #168]	@ (80018bc <MX_TIM4_Init+0xfc>)
 8001812:	2200      	movs	r2, #0
 8001814:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001816:	4829      	ldr	r0, [pc, #164]	@ (80018bc <MX_TIM4_Init+0xfc>)
 8001818:	f003 f842 	bl	80048a0 <HAL_TIM_Base_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_TIM4_Init+0x66>
		Error_Handler();
 8001822:	f000 f925 	bl	8001a70 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800182a:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 800182c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001830:	4619      	mov	r1, r3
 8001832:	4822      	ldr	r0, [pc, #136]	@ (80018bc <MX_TIM4_Init+0xfc>)
 8001834:	f003 fa40 	bl	8004cb8 <HAL_TIM_ConfigClockSource>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM4_Init+0x82>
		Error_Handler();
 800183e:	f000 f917 	bl	8001a70 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8001842:	481e      	ldr	r0, [pc, #120]	@ (80018bc <MX_TIM4_Init+0xfc>)
 8001844:	f003 f87b 	bl	800493e <HAL_TIM_PWM_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_TIM4_Init+0x92>
		Error_Handler();
 800184e:	f000 f90f 	bl	8001a70 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001852:	2300      	movs	r3, #0
 8001854:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001856:	2300      	movs	r3, #0
 8001858:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 800185a:	f107 0320 	add.w	r3, r7, #32
 800185e:	4619      	mov	r1, r3
 8001860:	4816      	ldr	r0, [pc, #88]	@ (80018bc <MX_TIM4_Init+0xfc>)
 8001862:	f003 fda1 	bl	80053a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_TIM4_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 800186c:	f000 f900 	bl	8001a70 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001870:	2360      	movs	r3, #96	@ 0x60
 8001872:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	2200      	movs	r2, #0
 8001884:	4619      	mov	r1, r3
 8001886:	480d      	ldr	r0, [pc, #52]	@ (80018bc <MX_TIM4_Init+0xfc>)
 8001888:	f003 f954 	bl	8004b34 <HAL_TIM_PWM_ConfigChannel>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_TIM4_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 8001892:	f000 f8ed 	bl	8001a70 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2)
 8001896:	1d3b      	adds	r3, r7, #4
 8001898:	2204      	movs	r2, #4
 800189a:	4619      	mov	r1, r3
 800189c:	4807      	ldr	r0, [pc, #28]	@ (80018bc <MX_TIM4_Init+0xfc>)
 800189e:	f003 f949 	bl	8004b34 <HAL_TIM_PWM_ConfigChannel>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_TIM4_Init+0xec>
			!= HAL_OK) {
		Error_Handler();
 80018a8:	f000 f8e2 	bl	8001a70 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 80018ac:	4803      	ldr	r0, [pc, #12]	@ (80018bc <MX_TIM4_Init+0xfc>)
 80018ae:	f000 fd79 	bl	80023a4 <HAL_TIM_MspPostInit>

}
 80018b2:	bf00      	nop
 80018b4:	3738      	adds	r7, #56	@ 0x38
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000290 	.word	0x20000290
 80018c0:	40000800 	.word	0x40000800

080018c4 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80018c8:	4b10      	ldr	r3, [pc, #64]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018ca:	4a11      	ldr	r2, [pc, #68]	@ (8001910 <MX_USART1_UART_Init+0x4c>)
 80018cc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 420000;
 80018ce:	4b0f      	ldr	r3, [pc, #60]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018d0:	4a10      	ldr	r2, [pc, #64]	@ (8001914 <MX_USART1_UART_Init+0x50>)
 80018d2:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018d4:	4b0d      	ldr	r3, [pc, #52]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80018da:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018dc:	2200      	movs	r2, #0
 80018de:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018e8:	220c      	movs	r2, #12
 80018ea:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ec:	4b07      	ldr	r3, [pc, #28]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80018f8:	4804      	ldr	r0, [pc, #16]	@ (800190c <MX_USART1_UART_Init+0x48>)
 80018fa:	f003 fdb3 	bl	8005464 <HAL_UART_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_USART1_UART_Init+0x44>
		Error_Handler();
 8001904:	f000 f8b4 	bl	8001a70 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	200002d8 	.word	0x200002d8
 8001910:	40013800 	.word	0x40013800
 8001914:	000668a0 	.word	0x000668a0

08001918 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800191c:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 800191e:	4a12      	ldr	r2, [pc, #72]	@ (8001968 <MX_USART2_UART_Init+0x50>)
 8001920:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001922:	4b10      	ldr	r3, [pc, #64]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 8001924:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001928:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800192a:	4b0e      	ldr	r3, [pc, #56]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001930:	4b0c      	ldr	r3, [pc, #48]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 8001932:	2200      	movs	r2, #0
 8001934:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001936:	4b0b      	ldr	r3, [pc, #44]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 8001938:	2200      	movs	r2, #0
 800193a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800193c:	4b09      	ldr	r3, [pc, #36]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 800193e:	220c      	movs	r2, #12
 8001940:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001942:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 8001944:	2200      	movs	r2, #0
 8001946:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001948:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 800194a:	2200      	movs	r2, #0
 800194c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800194e:	4805      	ldr	r0, [pc, #20]	@ (8001964 <MX_USART2_UART_Init+0x4c>)
 8001950:	f003 fd88 	bl	8005464 <HAL_UART_Init>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_USART2_UART_Init+0x46>
		Error_Handler();
 800195a:	f000 f889 	bl	8001a70 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000320 	.word	0x20000320
 8001968:	40004400 	.word	0x40004400

0800196c <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001970:	4b11      	ldr	r3, [pc, #68]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 8001972:	4a12      	ldr	r2, [pc, #72]	@ (80019bc <MX_USART3_UART_Init+0x50>)
 8001974:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001976:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 8001978:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800197c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800197e:	4b0e      	ldr	r3, [pc, #56]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 8001980:	2200      	movs	r2, #0
 8001982:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001984:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 8001986:	2200      	movs	r2, #0
 8001988:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800198a:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 800198c:	2200      	movs	r2, #0
 800198e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001990:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 8001992:	220c      	movs	r2, #12
 8001994:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001996:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 800199e:	2200      	movs	r2, #0
 80019a0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80019a2:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <MX_USART3_UART_Init+0x4c>)
 80019a4:	f003 fd5e 	bl	8005464 <HAL_UART_Init>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 80019ae:	f000 f85f 	bl	8001a70 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000368 	.word	0x20000368
 80019bc:	40004800 	.word	0x40004800

080019c0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80019c6:	f107 0310 	add.w	r3, r7, #16
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80019d4:	4b24      	ldr	r3, [pc, #144]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	4a23      	ldr	r2, [pc, #140]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 80019da:	f043 0310 	orr.w	r3, r3, #16
 80019de:	6193      	str	r3, [r2, #24]
 80019e0:	4b21      	ldr	r3, [pc, #132]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 0310 	and.w	r3, r3, #16
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80019ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 80019f2:	f043 0320 	orr.w	r3, r3, #32
 80019f6:	6193      	str	r3, [r2, #24]
 80019f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	f003 0320 	and.w	r3, r3, #32
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a04:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a17      	ldr	r2, [pc, #92]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	4a11      	ldr	r2, [pc, #68]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 8001a22:	f043 0308 	orr.w	r3, r3, #8
 8001a26:	6193      	str	r3, [r2, #24]
 8001a28:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <MX_GPIO_Init+0xa8>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	f003 0308 	and.w	r3, r3, #8
 8001a30:	603b      	str	r3, [r7, #0]
 8001a32:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a34:	2200      	movs	r2, #0
 8001a36:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a3a:	480c      	ldr	r0, [pc, #48]	@ (8001a6c <MX_GPIO_Init+0xac>)
 8001a3c:	f001 fa1e 	bl	8002e7c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a44:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a46:	2301      	movs	r3, #1
 8001a48:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a52:	f107 0310 	add.w	r3, r7, #16
 8001a56:	4619      	mov	r1, r3
 8001a58:	4804      	ldr	r0, [pc, #16]	@ (8001a6c <MX_GPIO_Init+0xac>)
 8001a5a:	f001 f88b 	bl	8002b74 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001a5e:	bf00      	nop
 8001a60:	3720      	adds	r7, #32
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40011000 	.word	0x40011000

08001a70 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a74:	b672      	cpsid	i
}
 8001a76:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <Error_Handler+0x8>

08001a7c <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b088      	sub	sp, #32
 8001a80:	af04      	add	r7, sp, #16
 8001a82:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001a84:	2364      	movs	r3, #100	@ 0x64
 8001a86:	9302      	str	r3, [sp, #8]
 8001a88:	2301      	movs	r3, #1
 8001a8a:	9301      	str	r3, [sp, #4]
 8001a8c:	f107 030f 	add.w	r3, r7, #15
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2301      	movs	r3, #1
 8001a94:	2275      	movs	r2, #117	@ 0x75
 8001a96:	21d0      	movs	r1, #208	@ 0xd0
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f001 fc45 	bl	8003328 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	2b68      	cmp	r3, #104	@ 0x68
 8001aa2:	d13d      	bne.n	8001b20 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001aa8:	2364      	movs	r3, #100	@ 0x64
 8001aaa:	9302      	str	r3, [sp, #8]
 8001aac:	2301      	movs	r3, #1
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	f107 030e 	add.w	r3, r7, #14
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	226b      	movs	r2, #107	@ 0x6b
 8001aba:	21d0      	movs	r1, #208	@ 0xd0
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f001 fb39 	bl	8003134 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001ac2:	2307      	movs	r3, #7
 8001ac4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001ac6:	2364      	movs	r3, #100	@ 0x64
 8001ac8:	9302      	str	r3, [sp, #8]
 8001aca:	2301      	movs	r3, #1
 8001acc:	9301      	str	r3, [sp, #4]
 8001ace:	f107 030e 	add.w	r3, r7, #14
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	2219      	movs	r2, #25
 8001ad8:	21d0      	movs	r1, #208	@ 0xd0
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f001 fb2a 	bl	8003134 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001ae4:	2364      	movs	r3, #100	@ 0x64
 8001ae6:	9302      	str	r3, [sp, #8]
 8001ae8:	2301      	movs	r3, #1
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	f107 030e 	add.w	r3, r7, #14
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	2301      	movs	r3, #1
 8001af4:	221c      	movs	r2, #28
 8001af6:	21d0      	movs	r1, #208	@ 0xd0
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f001 fb1b 	bl	8003134 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8001afe:	2300      	movs	r3, #0
 8001b00:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001b02:	2364      	movs	r3, #100	@ 0x64
 8001b04:	9302      	str	r3, [sp, #8]
 8001b06:	2301      	movs	r3, #1
 8001b08:	9301      	str	r3, [sp, #4]
 8001b0a:	f107 030e 	add.w	r3, r7, #14
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	2301      	movs	r3, #1
 8001b12:	221b      	movs	r2, #27
 8001b14:	21d0      	movs	r1, #208	@ 0xd0
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f001 fb0c 	bl	8003134 <HAL_I2C_Mem_Write>
        return 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	e000      	b.n	8001b22 <MPU6050_Init+0xa6>
    }
    return 1;
 8001b20:	2301      	movs	r3, #1
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	0000      	movs	r0, r0
 8001b2c:	0000      	movs	r0, r0
	...

08001b30 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001b30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b34:	b094      	sub	sp, #80	@ 0x50
 8001b36:	af04      	add	r7, sp, #16
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001b3c:	2364      	movs	r3, #100	@ 0x64
 8001b3e:	9302      	str	r3, [sp, #8]
 8001b40:	230e      	movs	r3, #14
 8001b42:	9301      	str	r3, [sp, #4]
 8001b44:	f107 0308 	add.w	r3, r7, #8
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	223b      	movs	r2, #59	@ 0x3b
 8001b4e:	21d0      	movs	r1, #208	@ 0xd0
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f001 fbe9 	bl	8003328 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001b56:	7a3b      	ldrb	r3, [r7, #8]
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	021b      	lsls	r3, r3, #8
 8001b5c:	b21a      	sxth	r2, r3
 8001b5e:	7a7b      	ldrb	r3, [r7, #9]
 8001b60:	b21b      	sxth	r3, r3
 8001b62:	4313      	orrs	r3, r2
 8001b64:	b21a      	sxth	r2, r3
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001b6a:	7abb      	ldrb	r3, [r7, #10]
 8001b6c:	b21b      	sxth	r3, r3
 8001b6e:	021b      	lsls	r3, r3, #8
 8001b70:	b21a      	sxth	r2, r3
 8001b72:	7afb      	ldrb	r3, [r7, #11]
 8001b74:	b21b      	sxth	r3, r3
 8001b76:	4313      	orrs	r3, r2
 8001b78:	b21a      	sxth	r2, r3
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001b7e:	7b3b      	ldrb	r3, [r7, #12]
 8001b80:	b21b      	sxth	r3, r3
 8001b82:	021b      	lsls	r3, r3, #8
 8001b84:	b21a      	sxth	r2, r3
 8001b86:	7b7b      	ldrb	r3, [r7, #13]
 8001b88:	b21b      	sxth	r3, r3
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	b21a      	sxth	r2, r3
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001b92:	7bbb      	ldrb	r3, [r7, #14]
 8001b94:	b21b      	sxth	r3, r3
 8001b96:	021b      	lsls	r3, r3, #8
 8001b98:	b21a      	sxth	r2, r3
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
 8001b9c:	b21b      	sxth	r3, r3
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001ba2:	7c3b      	ldrb	r3, [r7, #16]
 8001ba4:	b21b      	sxth	r3, r3
 8001ba6:	021b      	lsls	r3, r3, #8
 8001ba8:	b21a      	sxth	r2, r3
 8001baa:	7c7b      	ldrb	r3, [r7, #17]
 8001bac:	b21b      	sxth	r3, r3
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	b21a      	sxth	r2, r3
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001bb6:	7cbb      	ldrb	r3, [r7, #18]
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	b21a      	sxth	r2, r3
 8001bbe:	7cfb      	ldrb	r3, [r7, #19]
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	b21a      	sxth	r2, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001bca:	7d3b      	ldrb	r3, [r7, #20]
 8001bcc:	b21b      	sxth	r3, r3
 8001bce:	021b      	lsls	r3, r3, #8
 8001bd0:	b21a      	sxth	r2, r3
 8001bd2:	7d7b      	ldrb	r3, [r7, #21]
 8001bd4:	b21b      	sxth	r3, r3
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	b21a      	sxth	r2, r3
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fc0d 	bl	8000404 <__aeabi_i2d>
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	4b96      	ldr	r3, [pc, #600]	@ (8001e48 <MPU6050_Read_All+0x318>)
 8001bf0:	f7fe fd9c 	bl	800072c <__aeabi_ddiv>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	6839      	ldr	r1, [r7, #0]
 8001bfa:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fbfd 	bl	8000404 <__aeabi_i2d>
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	4b8e      	ldr	r3, [pc, #568]	@ (8001e48 <MPU6050_Read_All+0x318>)
 8001c10:	f7fe fd8c 	bl	800072c <__aeabi_ddiv>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	6839      	ldr	r1, [r7, #0]
 8001c1a:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7fe fbed 	bl	8000404 <__aeabi_i2d>
 8001c2a:	a381      	add	r3, pc, #516	@ (adr r3, 8001e30 <MPU6050_Read_All+0x300>)
 8001c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c30:	f7fe fd7c 	bl	800072c <__aeabi_ddiv>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	6839      	ldr	r1, [r7, #0]
 8001c3a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001c3e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff f802 	bl	8000c4c <__aeabi_i2f>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	4980      	ldr	r1, [pc, #512]	@ (8001e4c <MPU6050_Read_All+0x31c>)
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff f905 	bl	8000e5c <__aeabi_fdiv>
 8001c52:	4603      	mov	r3, r0
 8001c54:	497e      	ldr	r1, [pc, #504]	@ (8001e50 <MPU6050_Read_All+0x320>)
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7fe ff44 	bl	8000ae4 <__addsf3>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	461a      	mov	r2, r3
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	641a      	str	r2, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fbca 	bl	8000404 <__aeabi_i2d>
 8001c70:	a371      	add	r3, pc, #452	@ (adr r3, 8001e38 <MPU6050_Read_All+0x308>)
 8001c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c76:	f7fe fd59 	bl	800072c <__aeabi_ddiv>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	6839      	ldr	r1, [r7, #0]
 8001c80:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fbba 	bl	8000404 <__aeabi_i2d>
 8001c90:	a369      	add	r3, pc, #420	@ (adr r3, 8001e38 <MPU6050_Read_All+0x308>)
 8001c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c96:	f7fe fd49 	bl	800072c <__aeabi_ddiv>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	6839      	ldr	r1, [r7, #0]
 8001ca0:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe fbaa 	bl	8000404 <__aeabi_i2d>
 8001cb0:	a361      	add	r3, pc, #388	@ (adr r3, 8001e38 <MPU6050_Read_All+0x308>)
 8001cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb6:	f7fe fd39 	bl	800072c <__aeabi_ddiv>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	6839      	ldr	r1, [r7, #0]
 8001cc0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001cc4:	f000 fd8c 	bl	80027e0 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	4b62      	ldr	r3, [pc, #392]	@ (8001e54 <MPU6050_Read_All+0x324>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fb87 	bl	80003e4 <__aeabi_ui2d>
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	4b5f      	ldr	r3, [pc, #380]	@ (8001e58 <MPU6050_Read_All+0x328>)
 8001cdc:	f7fe fd26 	bl	800072c <__aeabi_ddiv>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 8001ce8:	f000 fd7a 	bl	80027e0 <HAL_GetTick>
 8001cec:	4603      	mov	r3, r0
 8001cee:	4a59      	ldr	r2, [pc, #356]	@ (8001e54 <MPU6050_Read_All+0x324>)
 8001cf0:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d00:	fb03 f202 	mul.w	r2, r3, r2
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d12:	fb01 f303 	mul.w	r3, r1, r3
 8001d16:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fb73 	bl	8000404 <__aeabi_i2d>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4610      	mov	r0, r2
 8001d24:	4619      	mov	r1, r3
 8001d26:	f004 fed3 	bl	8006ad0 <sqrt>
 8001d2a:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	f04f 0300 	mov.w	r3, #0
 8001d36:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d3a:	f7fe fe35 	bl	80009a8 <__aeabi_dcmpeq>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d119      	bne.n	8001d78 <MPU6050_Read_All+0x248>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7fe fb5a 	bl	8000404 <__aeabi_i2d>
 8001d50:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d54:	f7fe fcea 	bl	800072c <__aeabi_ddiv>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4610      	mov	r0, r2
 8001d5e:	4619      	mov	r1, r3
 8001d60:	f004 feda 	bl	8006b18 <atan>
 8001d64:	a336      	add	r3, pc, #216	@ (adr r3, 8001e40 <MPU6050_Read_All+0x310>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	f7fe fbb5 	bl	80004d8 <__aeabi_dmul>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001d76:	e005      	b.n	8001d84 <MPU6050_Read_All+0x254>
    }
    else
    {
        roll = 0.0;
 8001d78:	f04f 0200 	mov.w	r2, #0
 8001d7c:	f04f 0300 	mov.w	r3, #0
 8001d80:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d8a:	425b      	negs	r3, r3
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7fe fb39 	bl	8000404 <__aeabi_i2d>
 8001d92:	4682      	mov	sl, r0
 8001d94:	468b      	mov	fp, r1
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fb31 	bl	8000404 <__aeabi_i2d>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4650      	mov	r0, sl
 8001da8:	4659      	mov	r1, fp
 8001daa:	f004 fe8f 	bl	8006acc <atan2>
 8001dae:	a324      	add	r3, pc, #144	@ (adr r3, 8001e40 <MPU6050_Read_All+0x310>)
 8001db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db4:	f7fe fb90 	bl	80004d8 <__aeabi_dmul>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	4b25      	ldr	r3, [pc, #148]	@ (8001e5c <MPU6050_Read_All+0x32c>)
 8001dc6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001dca:	f7fe fdf7 	bl	80009bc <__aeabi_dcmplt>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00a      	beq.n	8001dea <MPU6050_Read_All+0x2ba>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	4b20      	ldr	r3, [pc, #128]	@ (8001e60 <MPU6050_Read_All+0x330>)
 8001de0:	f7fe fe0a 	bl	80009f8 <__aeabi_dcmpgt>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d114      	bne.n	8001e14 <MPU6050_Read_All+0x2e4>
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	4b1c      	ldr	r3, [pc, #112]	@ (8001e60 <MPU6050_Read_All+0x330>)
 8001df0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001df4:	f7fe fe00 	bl	80009f8 <__aeabi_dcmpgt>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d034      	beq.n	8001e68 <MPU6050_Read_All+0x338>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	4b14      	ldr	r3, [pc, #80]	@ (8001e5c <MPU6050_Read_All+0x32c>)
 8001e0a:	f7fe fdd7 	bl	80009bc <__aeabi_dcmplt>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d029      	beq.n	8001e68 <MPU6050_Read_All+0x338>
    {
        KalmanY.angle = pitch;
 8001e14:	4913      	ldr	r1, [pc, #76]	@ (8001e64 <MPU6050_Read_All+0x334>)
 8001e16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e1a:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001e1e:	6839      	ldr	r1, [r7, #0]
 8001e20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e24:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8001e28:	e031      	b.n	8001e8e <MPU6050_Read_All+0x35e>
 8001e2a:	bf00      	nop
 8001e2c:	f3af 8000 	nop.w
 8001e30:	00000000 	.word	0x00000000
 8001e34:	40cc2900 	.word	0x40cc2900
 8001e38:	00000000 	.word	0x00000000
 8001e3c:	40606000 	.word	0x40606000
 8001e40:	1a63c1f8 	.word	0x1a63c1f8
 8001e44:	404ca5dc 	.word	0x404ca5dc
 8001e48:	40d00000 	.word	0x40d00000
 8001e4c:	43aa0000 	.word	0x43aa0000
 8001e50:	42121eb8 	.word	0x42121eb8
 8001e54:	2000041c 	.word	0x2000041c
 8001e58:	408f4000 	.word	0x408f4000
 8001e5c:	c0568000 	.word	0xc0568000
 8001e60:	40568000 	.word	0x40568000
 8001e64:	20000050 	.word	0x20000050
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001e6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001e72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001e76:	e9cd 2300 	strd	r2, r3, [sp]
 8001e7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e7e:	481c      	ldr	r0, [pc, #112]	@ (8001ef0 <MPU6050_Read_All+0x3c0>)
 8001e80:	f000 f83c 	bl	8001efc <Kalman_getAngle>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	6839      	ldr	r1, [r7, #0]
 8001e8a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001e94:	4690      	mov	r8, r2
 8001e96:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ef4 <MPU6050_Read_All+0x3c4>)
 8001ea0:	4640      	mov	r0, r8
 8001ea2:	4649      	mov	r1, r9
 8001ea4:	f7fe fda8 	bl	80009f8 <__aeabi_dcmpgt>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d008      	beq.n	8001ec0 <MPU6050_Read_All+0x390>
        DataStruct->Gx = -DataStruct->Gx;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001eb4:	4614      	mov	r4, r2
 8001eb6:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001ec6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001eca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001ece:	e9cd 2300 	strd	r2, r3, [sp]
 8001ed2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001ed6:	4808      	ldr	r0, [pc, #32]	@ (8001ef8 <MPU6050_Read_All+0x3c8>)
 8001ed8:	f000 f810 	bl	8001efc <Kalman_getAngle>
 8001edc:	4602      	mov	r2, r0
 8001ede:	460b      	mov	r3, r1
 8001ee0:	6839      	ldr	r1, [r7, #0]
 8001ee2:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 8001ee6:	bf00      	nop
 8001ee8:	3740      	adds	r7, #64	@ 0x40
 8001eea:	46bd      	mov	sp, r7
 8001eec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ef0:	20000050 	.word	0x20000050
 8001ef4:	40568000 	.word	0x40568000
 8001ef8:	20000008 	.word	0x20000008

08001efc <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8001efc:	b5b0      	push	{r4, r5, r7, lr}
 8001efe:	b092      	sub	sp, #72	@ 0x48
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001f0e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001f12:	f7fe f929 	bl	8000168 <__aeabi_dsub>
 8001f16:	4602      	mov	r2, r0
 8001f18:	460b      	mov	r3, r1
 8001f1a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += dt * rate;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001f24:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001f28:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001f2c:	f7fe fad4 	bl	80004d8 <__aeabi_dmul>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4620      	mov	r0, r4
 8001f36:	4629      	mov	r1, r5
 8001f38:	f7fe f918 	bl	800016c <__adddf3>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	68f9      	ldr	r1, [r7, #12]
 8001f42:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001f52:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001f56:	f7fe fabf 	bl	80004d8 <__aeabi_dmul>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4610      	mov	r0, r2
 8001f60:	4619      	mov	r1, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001f68:	f7fe f8fe 	bl	8000168 <__aeabi_dsub>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4610      	mov	r0, r2
 8001f72:	4619      	mov	r1, r3
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001f7a:	f7fe f8f5 	bl	8000168 <__aeabi_dsub>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4610      	mov	r0, r2
 8001f84:	4619      	mov	r1, r3
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8c:	f7fe f8ee 	bl	800016c <__adddf3>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	4610      	mov	r0, r2
 8001f96:	4619      	mov	r1, r3
 8001f98:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001f9c:	f7fe fa9c 	bl	80004d8 <__aeabi_dmul>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	4629      	mov	r1, r5
 8001fa8:	f7fe f8e0 	bl	800016c <__adddf3>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	68f9      	ldr	r1, [r7, #12]
 8001fb2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001fc2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001fc6:	f7fe fa87 	bl	80004d8 <__aeabi_dmul>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4620      	mov	r0, r4
 8001fd0:	4629      	mov	r1, r5
 8001fd2:	f7fe f8c9 	bl	8000168 <__aeabi_dsub>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	68f9      	ldr	r1, [r7, #12]
 8001fdc:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001fec:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001ff0:	f7fe fa72 	bl	80004d8 <__aeabi_dmul>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	4620      	mov	r0, r4
 8001ffa:	4629      	mov	r1, r5
 8001ffc:	f7fe f8b4 	bl	8000168 <__aeabi_dsub>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	68f9      	ldr	r1, [r7, #12]
 8002006:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002016:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800201a:	f7fe fa5d 	bl	80004d8 <__aeabi_dmul>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4620      	mov	r0, r4
 8002024:	4629      	mov	r1, r5
 8002026:	f7fe f8a1 	bl	800016c <__adddf3>
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	68f9      	ldr	r1, [r7, #12]
 8002030:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002040:	f7fe f894 	bl	800016c <__adddf3>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002052:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002056:	f7fe fb69 	bl	800072c <__aeabi_ddiv>
 800205a:	4602      	mov	r2, r0
 800205c:	460b      	mov	r3, r1
 800205e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002068:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800206c:	f7fe fb5e 	bl	800072c <__aeabi_ddiv>
 8002070:	4602      	mov	r2, r0
 8002072:	460b      	mov	r3, r1
 8002074:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800207e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002082:	f7fe f871 	bl	8000168 <__aeabi_dsub>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Kalman->angle += K[0] * y;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002094:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002098:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800209c:	f7fe fa1c 	bl	80004d8 <__aeabi_dmul>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4620      	mov	r0, r4
 80020a6:	4629      	mov	r1, r5
 80020a8:	f7fe f860 	bl	800016c <__adddf3>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	68f9      	ldr	r1, [r7, #12]
 80020b2:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80020bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80020c4:	f7fe fa08 	bl	80004d8 <__aeabi_dmul>
 80020c8:	4602      	mov	r2, r0
 80020ca:	460b      	mov	r3, r1
 80020cc:	4620      	mov	r0, r4
 80020ce:	4629      	mov	r1, r5
 80020d0:	f7fe f84c 	bl	800016c <__adddf3>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	68f9      	ldr	r1, [r7, #12]
 80020da:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80020e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double P01_temp = Kalman->P[0][1];
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80020ee:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80020f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002100:	f7fe f9ea 	bl	80004d8 <__aeabi_dmul>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	4620      	mov	r0, r4
 800210a:	4629      	mov	r1, r5
 800210c:	f7fe f82c 	bl	8000168 <__aeabi_dsub>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	68f9      	ldr	r1, [r7, #12]
 8002116:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002120:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002124:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002128:	f7fe f9d6 	bl	80004d8 <__aeabi_dmul>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	4620      	mov	r0, r4
 8002132:	4629      	mov	r1, r5
 8002134:	f7fe f818 	bl	8000168 <__aeabi_dsub>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	68f9      	ldr	r1, [r7, #12]
 800213e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002148:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800214c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002150:	f7fe f9c2 	bl	80004d8 <__aeabi_dmul>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4620      	mov	r0, r4
 800215a:	4629      	mov	r1, r5
 800215c:	f7fe f804 	bl	8000168 <__aeabi_dsub>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	68f9      	ldr	r1, [r7, #12]
 8002166:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002170:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002174:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002178:	f7fe f9ae 	bl	80004d8 <__aeabi_dmul>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4620      	mov	r0, r4
 8002182:	4629      	mov	r1, r5
 8002184:	f7fd fff0 	bl	8000168 <__aeabi_dsub>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	68f9      	ldr	r1, [r7, #12]
 800218e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8002198:	4610      	mov	r0, r2
 800219a:	4619      	mov	r1, r3
 800219c:	3748      	adds	r7, #72	@ 0x48
 800219e:	46bd      	mov	sp, r7
 80021a0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080021a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021aa:	4b15      	ldr	r3, [pc, #84]	@ (8002200 <HAL_MspInit+0x5c>)
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	4a14      	ldr	r2, [pc, #80]	@ (8002200 <HAL_MspInit+0x5c>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6193      	str	r3, [r2, #24]
 80021b6:	4b12      	ldr	r3, [pc, #72]	@ (8002200 <HAL_MspInit+0x5c>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002200 <HAL_MspInit+0x5c>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002200 <HAL_MspInit+0x5c>)
 80021c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021cc:	61d3      	str	r3, [r2, #28]
 80021ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002200 <HAL_MspInit+0x5c>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021da:	4b0a      	ldr	r3, [pc, #40]	@ (8002204 <HAL_MspInit+0x60>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	4a04      	ldr	r2, [pc, #16]	@ (8002204 <HAL_MspInit+0x60>)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021f6:	bf00      	nop
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	40021000 	.word	0x40021000
 8002204:	40010000 	.word	0x40010000

08002208 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	@ 0x28
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a1d      	ldr	r2, [pc, #116]	@ (8002298 <HAL_I2C_MspInit+0x90>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d132      	bne.n	800228e <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002228:	4b1c      	ldr	r3, [pc, #112]	@ (800229c <HAL_I2C_MspInit+0x94>)
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <HAL_I2C_MspInit+0x94>)
 800222e:	f043 0308 	orr.w	r3, r3, #8
 8002232:	6193      	str	r3, [r2, #24]
 8002234:	4b19      	ldr	r3, [pc, #100]	@ (800229c <HAL_I2C_MspInit+0x94>)
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	f003 0308 	and.w	r3, r3, #8
 800223c:	613b      	str	r3, [r7, #16]
 800223e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002240:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002246:	2312      	movs	r3, #18
 8002248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224e:	f107 0314 	add.w	r3, r7, #20
 8002252:	4619      	mov	r1, r3
 8002254:	4812      	ldr	r0, [pc, #72]	@ (80022a0 <HAL_I2C_MspInit+0x98>)
 8002256:	f000 fc8d 	bl	8002b74 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800225a:	4b12      	ldr	r3, [pc, #72]	@ (80022a4 <HAL_I2C_MspInit+0x9c>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002262:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002266:	627b      	str	r3, [r7, #36]	@ 0x24
 8002268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226a:	f043 0302 	orr.w	r3, r3, #2
 800226e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002270:	4a0c      	ldr	r2, [pc, #48]	@ (80022a4 <HAL_I2C_MspInit+0x9c>)
 8002272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002274:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002276:	4b09      	ldr	r3, [pc, #36]	@ (800229c <HAL_I2C_MspInit+0x94>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	4a08      	ldr	r2, [pc, #32]	@ (800229c <HAL_I2C_MspInit+0x94>)
 800227c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002280:	61d3      	str	r3, [r2, #28]
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <HAL_I2C_MspInit+0x94>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800228e:	bf00      	nop
 8002290:	3728      	adds	r7, #40	@ 0x28
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40005400 	.word	0x40005400
 800229c:	40021000 	.word	0x40021000
 80022a0:	40010c00 	.word	0x40010c00
 80022a4:	40010000 	.word	0x40010000

080022a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b088      	sub	sp, #32
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	f107 0310 	add.w	r3, r7, #16
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002334 <HAL_SPI_MspInit+0x8c>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d131      	bne.n	800232c <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80022c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002338 <HAL_SPI_MspInit+0x90>)
 80022ca:	69db      	ldr	r3, [r3, #28]
 80022cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002338 <HAL_SPI_MspInit+0x90>)
 80022ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022d2:	61d3      	str	r3, [r2, #28]
 80022d4:	4b18      	ldr	r3, [pc, #96]	@ (8002338 <HAL_SPI_MspInit+0x90>)
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e0:	4b15      	ldr	r3, [pc, #84]	@ (8002338 <HAL_SPI_MspInit+0x90>)
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	4a14      	ldr	r2, [pc, #80]	@ (8002338 <HAL_SPI_MspInit+0x90>)
 80022e6:	f043 0308 	orr.w	r3, r3, #8
 80022ea:	6193      	str	r3, [r2, #24]
 80022ec:	4b12      	ldr	r3, [pc, #72]	@ (8002338 <HAL_SPI_MspInit+0x90>)
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80022f8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80022fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002302:	2303      	movs	r3, #3
 8002304:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002306:	f107 0310 	add.w	r3, r7, #16
 800230a:	4619      	mov	r1, r3
 800230c:	480b      	ldr	r0, [pc, #44]	@ (800233c <HAL_SPI_MspInit+0x94>)
 800230e:	f000 fc31 	bl	8002b74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002312:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002316:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231c:	2300      	movs	r3, #0
 800231e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002320:	f107 0310 	add.w	r3, r7, #16
 8002324:	4619      	mov	r1, r3
 8002326:	4805      	ldr	r0, [pc, #20]	@ (800233c <HAL_SPI_MspInit+0x94>)
 8002328:	f000 fc24 	bl	8002b74 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800232c:	bf00      	nop
 800232e:	3720      	adds	r7, #32
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40003800 	.word	0x40003800
 8002338:	40021000 	.word	0x40021000
 800233c:	40010c00 	.word	0x40010c00

08002340 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a12      	ldr	r2, [pc, #72]	@ (8002398 <HAL_TIM_Base_MspInit+0x58>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d10c      	bne.n	800236c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002352:	4b12      	ldr	r3, [pc, #72]	@ (800239c <HAL_TIM_Base_MspInit+0x5c>)
 8002354:	69db      	ldr	r3, [r3, #28]
 8002356:	4a11      	ldr	r2, [pc, #68]	@ (800239c <HAL_TIM_Base_MspInit+0x5c>)
 8002358:	f043 0302 	orr.w	r3, r3, #2
 800235c:	61d3      	str	r3, [r2, #28]
 800235e:	4b0f      	ldr	r3, [pc, #60]	@ (800239c <HAL_TIM_Base_MspInit+0x5c>)
 8002360:	69db      	ldr	r3, [r3, #28]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800236a:	e010      	b.n	800238e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a0b      	ldr	r2, [pc, #44]	@ (80023a0 <HAL_TIM_Base_MspInit+0x60>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d10b      	bne.n	800238e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002376:	4b09      	ldr	r3, [pc, #36]	@ (800239c <HAL_TIM_Base_MspInit+0x5c>)
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	4a08      	ldr	r2, [pc, #32]	@ (800239c <HAL_TIM_Base_MspInit+0x5c>)
 800237c:	f043 0304 	orr.w	r3, r3, #4
 8002380:	61d3      	str	r3, [r2, #28]
 8002382:	4b06      	ldr	r3, [pc, #24]	@ (800239c <HAL_TIM_Base_MspInit+0x5c>)
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	60bb      	str	r3, [r7, #8]
 800238c:	68bb      	ldr	r3, [r7, #8]
}
 800238e:	bf00      	nop
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr
 8002398:	40000400 	.word	0x40000400
 800239c:	40021000 	.word	0x40021000
 80023a0:	40000800 	.word	0x40000800

080023a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08a      	sub	sp, #40	@ 0x28
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ac:	f107 0314 	add.w	r3, r7, #20
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a27      	ldr	r2, [pc, #156]	@ (800245c <HAL_TIM_MspPostInit+0xb8>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d12a      	bne.n	800241a <HAL_TIM_MspPostInit+0x76>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c4:	4b26      	ldr	r3, [pc, #152]	@ (8002460 <HAL_TIM_MspPostInit+0xbc>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	4a25      	ldr	r2, [pc, #148]	@ (8002460 <HAL_TIM_MspPostInit+0xbc>)
 80023ca:	f043 0308 	orr.w	r3, r3, #8
 80023ce:	6193      	str	r3, [r2, #24]
 80023d0:	4b23      	ldr	r3, [pc, #140]	@ (8002460 <HAL_TIM_MspPostInit+0xbc>)
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	f003 0308 	and.w	r3, r3, #8
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	693b      	ldr	r3, [r7, #16]
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80023dc:	2333      	movs	r3, #51	@ 0x33
 80023de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e0:	2302      	movs	r3, #2
 80023e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e4:	2302      	movs	r3, #2
 80023e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e8:	f107 0314 	add.w	r3, r7, #20
 80023ec:	4619      	mov	r1, r3
 80023ee:	481d      	ldr	r0, [pc, #116]	@ (8002464 <HAL_TIM_MspPostInit+0xc0>)
 80023f0:	f000 fbc0 	bl	8002b74 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80023f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002468 <HAL_TIM_MspPostInit+0xc4>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
 8002402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002404:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002408:	627b      	str	r3, [r7, #36]	@ 0x24
 800240a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002410:	627b      	str	r3, [r7, #36]	@ 0x24
 8002412:	4a15      	ldr	r2, [pc, #84]	@ (8002468 <HAL_TIM_MspPostInit+0xc4>)
 8002414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002416:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002418:	e01c      	b.n	8002454 <HAL_TIM_MspPostInit+0xb0>
  else if(htim->Instance==TIM4)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a13      	ldr	r2, [pc, #76]	@ (800246c <HAL_TIM_MspPostInit+0xc8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d117      	bne.n	8002454 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002424:	4b0e      	ldr	r3, [pc, #56]	@ (8002460 <HAL_TIM_MspPostInit+0xbc>)
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	4a0d      	ldr	r2, [pc, #52]	@ (8002460 <HAL_TIM_MspPostInit+0xbc>)
 800242a:	f043 0308 	orr.w	r3, r3, #8
 800242e:	6193      	str	r3, [r2, #24]
 8002430:	4b0b      	ldr	r3, [pc, #44]	@ (8002460 <HAL_TIM_MspPostInit+0xbc>)
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	f003 0308 	and.w	r3, r3, #8
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800243c:	23c0      	movs	r3, #192	@ 0xc0
 800243e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002440:	2302      	movs	r3, #2
 8002442:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002444:	2302      	movs	r3, #2
 8002446:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002448:	f107 0314 	add.w	r3, r7, #20
 800244c:	4619      	mov	r1, r3
 800244e:	4805      	ldr	r0, [pc, #20]	@ (8002464 <HAL_TIM_MspPostInit+0xc0>)
 8002450:	f000 fb90 	bl	8002b74 <HAL_GPIO_Init>
}
 8002454:	bf00      	nop
 8002456:	3728      	adds	r7, #40	@ 0x28
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40000400 	.word	0x40000400
 8002460:	40021000 	.word	0x40021000
 8002464:	40010c00 	.word	0x40010c00
 8002468:	40010000 	.word	0x40010000
 800246c:	40000800 	.word	0x40000800

08002470 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b08c      	sub	sp, #48	@ 0x30
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002478:	f107 0320 	add.w	r3, r7, #32
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]
 8002482:	609a      	str	r2, [r3, #8]
 8002484:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a57      	ldr	r2, [pc, #348]	@ (80025e8 <HAL_UART_MspInit+0x178>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d13a      	bne.n	8002506 <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002490:	4b56      	ldr	r3, [pc, #344]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	4a55      	ldr	r2, [pc, #340]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 8002496:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800249a:	6193      	str	r3, [r2, #24]
 800249c:	4b53      	ldr	r3, [pc, #332]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024a4:	61fb      	str	r3, [r7, #28]
 80024a6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a8:	4b50      	ldr	r3, [pc, #320]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	4a4f      	ldr	r2, [pc, #316]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 80024ae:	f043 0304 	orr.w	r3, r3, #4
 80024b2:	6193      	str	r3, [r2, #24]
 80024b4:	4b4d      	ldr	r3, [pc, #308]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	f003 0304 	and.w	r3, r3, #4
 80024bc:	61bb      	str	r3, [r7, #24]
 80024be:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ca:	2303      	movs	r3, #3
 80024cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ce:	f107 0320 	add.w	r3, r7, #32
 80024d2:	4619      	mov	r1, r3
 80024d4:	4846      	ldr	r0, [pc, #280]	@ (80025f0 <HAL_UART_MspInit+0x180>)
 80024d6:	f000 fb4d 	bl	8002b74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e0:	2300      	movs	r3, #0
 80024e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e8:	f107 0320 	add.w	r3, r7, #32
 80024ec:	4619      	mov	r1, r3
 80024ee:	4840      	ldr	r0, [pc, #256]	@ (80025f0 <HAL_UART_MspInit+0x180>)
 80024f0:	f000 fb40 	bl	8002b74 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80024f4:	2200      	movs	r2, #0
 80024f6:	2100      	movs	r1, #0
 80024f8:	2025      	movs	r0, #37	@ 0x25
 80024fa:	f000 fa52 	bl	80029a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024fe:	2025      	movs	r0, #37	@ 0x25
 8002500:	f000 fa6b 	bl	80029da <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002504:	e06c      	b.n	80025e0 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART2)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a3a      	ldr	r2, [pc, #232]	@ (80025f4 <HAL_UART_MspInit+0x184>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d130      	bne.n	8002572 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002510:	4b36      	ldr	r3, [pc, #216]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	4a35      	ldr	r2, [pc, #212]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 8002516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800251a:	61d3      	str	r3, [r2, #28]
 800251c:	4b33      	ldr	r3, [pc, #204]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002528:	4b30      	ldr	r3, [pc, #192]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	4a2f      	ldr	r2, [pc, #188]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 800252e:	f043 0304 	orr.w	r3, r3, #4
 8002532:	6193      	str	r3, [r2, #24]
 8002534:	4b2d      	ldr	r3, [pc, #180]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002540:	2304      	movs	r3, #4
 8002542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002544:	2302      	movs	r3, #2
 8002546:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002548:	2303      	movs	r3, #3
 800254a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254c:	f107 0320 	add.w	r3, r7, #32
 8002550:	4619      	mov	r1, r3
 8002552:	4827      	ldr	r0, [pc, #156]	@ (80025f0 <HAL_UART_MspInit+0x180>)
 8002554:	f000 fb0e 	bl	8002b74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002558:	2308      	movs	r3, #8
 800255a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800255c:	2300      	movs	r3, #0
 800255e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002560:	2300      	movs	r3, #0
 8002562:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002564:	f107 0320 	add.w	r3, r7, #32
 8002568:	4619      	mov	r1, r3
 800256a:	4821      	ldr	r0, [pc, #132]	@ (80025f0 <HAL_UART_MspInit+0x180>)
 800256c:	f000 fb02 	bl	8002b74 <HAL_GPIO_Init>
}
 8002570:	e036      	b.n	80025e0 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a20      	ldr	r2, [pc, #128]	@ (80025f8 <HAL_UART_MspInit+0x188>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d131      	bne.n	80025e0 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 800257c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 800257e:	69db      	ldr	r3, [r3, #28]
 8002580:	4a1a      	ldr	r2, [pc, #104]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 8002582:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002586:	61d3      	str	r3, [r2, #28]
 8002588:	4b18      	ldr	r3, [pc, #96]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002594:	4b15      	ldr	r3, [pc, #84]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	4a14      	ldr	r2, [pc, #80]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 800259a:	f043 0308 	orr.w	r3, r3, #8
 800259e:	6193      	str	r3, [r2, #24]
 80025a0:	4b12      	ldr	r3, [pc, #72]	@ (80025ec <HAL_UART_MspInit+0x17c>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b2:	2302      	movs	r3, #2
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025b6:	2303      	movs	r3, #3
 80025b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ba:	f107 0320 	add.w	r3, r7, #32
 80025be:	4619      	mov	r1, r3
 80025c0:	480e      	ldr	r0, [pc, #56]	@ (80025fc <HAL_UART_MspInit+0x18c>)
 80025c2:	f000 fad7 	bl	8002b74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80025c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80025ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025cc:	2300      	movs	r3, #0
 80025ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d4:	f107 0320 	add.w	r3, r7, #32
 80025d8:	4619      	mov	r1, r3
 80025da:	4808      	ldr	r0, [pc, #32]	@ (80025fc <HAL_UART_MspInit+0x18c>)
 80025dc:	f000 faca 	bl	8002b74 <HAL_GPIO_Init>
}
 80025e0:	bf00      	nop
 80025e2:	3730      	adds	r7, #48	@ 0x30
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40013800 	.word	0x40013800
 80025ec:	40021000 	.word	0x40021000
 80025f0:	40010800 	.word	0x40010800
 80025f4:	40004400 	.word	0x40004400
 80025f8:	40004800 	.word	0x40004800
 80025fc:	40010c00 	.word	0x40010c00

08002600 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002604:	bf00      	nop
 8002606:	e7fd      	b.n	8002604 <NMI_Handler+0x4>

08002608 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800260c:	bf00      	nop
 800260e:	e7fd      	b.n	800260c <HardFault_Handler+0x4>

08002610 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002614:	bf00      	nop
 8002616:	e7fd      	b.n	8002614 <MemManage_Handler+0x4>

08002618 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800261c:	bf00      	nop
 800261e:	e7fd      	b.n	800261c <BusFault_Handler+0x4>

08002620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002624:	bf00      	nop
 8002626:	e7fd      	b.n	8002624 <UsageFault_Handler+0x4>

08002628 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr

0800264c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002650:	f000 f8b4 	bl	80027bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002654:	bf00      	nop
 8002656:	bd80      	pop	{r7, pc}

08002658 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800265c:	4802      	ldr	r0, [pc, #8]	@ (8002668 <USART1_IRQHandler+0x10>)
 800265e:	f003 f801 	bl	8005664 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	200002d8 	.word	0x200002d8

0800266c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002674:	4a14      	ldr	r2, [pc, #80]	@ (80026c8 <_sbrk+0x5c>)
 8002676:	4b15      	ldr	r3, [pc, #84]	@ (80026cc <_sbrk+0x60>)
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002680:	4b13      	ldr	r3, [pc, #76]	@ (80026d0 <_sbrk+0x64>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d102      	bne.n	800268e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002688:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <_sbrk+0x64>)
 800268a:	4a12      	ldr	r2, [pc, #72]	@ (80026d4 <_sbrk+0x68>)
 800268c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800268e:	4b10      	ldr	r3, [pc, #64]	@ (80026d0 <_sbrk+0x64>)
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4413      	add	r3, r2
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	429a      	cmp	r2, r3
 800269a:	d207      	bcs.n	80026ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800269c:	f003 fd90 	bl	80061c0 <__errno>
 80026a0:	4603      	mov	r3, r0
 80026a2:	220c      	movs	r2, #12
 80026a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026a6:	f04f 33ff 	mov.w	r3, #4294967295
 80026aa:	e009      	b.n	80026c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026ac:	4b08      	ldr	r3, [pc, #32]	@ (80026d0 <_sbrk+0x64>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026b2:	4b07      	ldr	r3, [pc, #28]	@ (80026d0 <_sbrk+0x64>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4413      	add	r3, r2
 80026ba:	4a05      	ldr	r2, [pc, #20]	@ (80026d0 <_sbrk+0x64>)
 80026bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026be:	68fb      	ldr	r3, [r7, #12]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20005000 	.word	0x20005000
 80026cc:	00000400 	.word	0x00000400
 80026d0:	20000420 	.word	0x20000420
 80026d4:	20000570 	.word	0x20000570

080026d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr

080026e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026e4:	f7ff fff8 	bl	80026d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026e8:	480b      	ldr	r0, [pc, #44]	@ (8002718 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80026ea:	490c      	ldr	r1, [pc, #48]	@ (800271c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80026ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002720 <LoopFillZerobss+0x16>)
  movs r3, #0
 80026ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026f0:	e002      	b.n	80026f8 <LoopCopyDataInit>

080026f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026f6:	3304      	adds	r3, #4

080026f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026fc:	d3f9      	bcc.n	80026f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026fe:	4a09      	ldr	r2, [pc, #36]	@ (8002724 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002700:	4c09      	ldr	r4, [pc, #36]	@ (8002728 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002702:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002704:	e001      	b.n	800270a <LoopFillZerobss>

08002706 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002706:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002708:	3204      	adds	r2, #4

0800270a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800270a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800270c:	d3fb      	bcc.n	8002706 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800270e:	f003 fd5d 	bl	80061cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002712:	f7fe fdab 	bl	800126c <main>
  bx lr
 8002716:	4770      	bx	lr
  ldr r0, =_sdata
 8002718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800271c:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 8002720:	080072b8 	.word	0x080072b8
  ldr r2, =_sbss
 8002724:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 8002728:	20000570 	.word	0x20000570

0800272c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800272c:	e7fe      	b.n	800272c <ADC1_2_IRQHandler>
	...

08002730 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002734:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <HAL_Init+0x28>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a07      	ldr	r2, [pc, #28]	@ (8002758 <HAL_Init+0x28>)
 800273a:	f043 0310 	orr.w	r3, r3, #16
 800273e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002740:	2003      	movs	r0, #3
 8002742:	f000 f923 	bl	800298c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002746:	200f      	movs	r0, #15
 8002748:	f000 f808 	bl	800275c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800274c:	f7ff fd2a 	bl	80021a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40022000 	.word	0x40022000

0800275c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002764:	4b12      	ldr	r3, [pc, #72]	@ (80027b0 <HAL_InitTick+0x54>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <HAL_InitTick+0x58>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	4619      	mov	r1, r3
 800276e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002772:	fbb3 f3f1 	udiv	r3, r3, r1
 8002776:	fbb2 f3f3 	udiv	r3, r2, r3
 800277a:	4618      	mov	r0, r3
 800277c:	f000 f93b 	bl	80029f6 <HAL_SYSTICK_Config>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e00e      	b.n	80027a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b0f      	cmp	r3, #15
 800278e:	d80a      	bhi.n	80027a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002790:	2200      	movs	r2, #0
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f000 f903 	bl	80029a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800279c:	4a06      	ldr	r2, [pc, #24]	@ (80027b8 <HAL_InitTick+0x5c>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
 80027a4:	e000      	b.n	80027a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20000098 	.word	0x20000098
 80027b4:	200000a0 	.word	0x200000a0
 80027b8:	2000009c 	.word	0x2000009c

080027bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027c0:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <HAL_IncTick+0x1c>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	4b05      	ldr	r3, [pc, #20]	@ (80027dc <HAL_IncTick+0x20>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4413      	add	r3, r2
 80027cc:	4a03      	ldr	r2, [pc, #12]	@ (80027dc <HAL_IncTick+0x20>)
 80027ce:	6013      	str	r3, [r2, #0]
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	200000a0 	.word	0x200000a0
 80027dc:	20000424 	.word	0x20000424

080027e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return uwTick;
 80027e4:	4b02      	ldr	r3, [pc, #8]	@ (80027f0 <HAL_GetTick+0x10>)
 80027e6:	681b      	ldr	r3, [r3, #0]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr
 80027f0:	20000424 	.word	0x20000424

080027f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f003 0307 	and.w	r3, r3, #7
 8002802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002804:	4b0c      	ldr	r3, [pc, #48]	@ (8002838 <__NVIC_SetPriorityGrouping+0x44>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800280a:	68ba      	ldr	r2, [r7, #8]
 800280c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002810:	4013      	ands	r3, r2
 8002812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800281c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002826:	4a04      	ldr	r2, [pc, #16]	@ (8002838 <__NVIC_SetPriorityGrouping+0x44>)
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	60d3      	str	r3, [r2, #12]
}
 800282c:	bf00      	nop
 800282e:	3714      	adds	r7, #20
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002840:	4b04      	ldr	r3, [pc, #16]	@ (8002854 <__NVIC_GetPriorityGrouping+0x18>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	f003 0307 	and.w	r3, r3, #7
}
 800284a:	4618      	mov	r0, r3
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	e000ed00 	.word	0xe000ed00

08002858 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	2b00      	cmp	r3, #0
 8002868:	db0b      	blt.n	8002882 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800286a:	79fb      	ldrb	r3, [r7, #7]
 800286c:	f003 021f 	and.w	r2, r3, #31
 8002870:	4906      	ldr	r1, [pc, #24]	@ (800288c <__NVIC_EnableIRQ+0x34>)
 8002872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002876:	095b      	lsrs	r3, r3, #5
 8002878:	2001      	movs	r0, #1
 800287a:	fa00 f202 	lsl.w	r2, r0, r2
 800287e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr
 800288c:	e000e100 	.word	0xe000e100

08002890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	6039      	str	r1, [r7, #0]
 800289a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800289c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	db0a      	blt.n	80028ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	490c      	ldr	r1, [pc, #48]	@ (80028dc <__NVIC_SetPriority+0x4c>)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	0112      	lsls	r2, r2, #4
 80028b0:	b2d2      	uxtb	r2, r2
 80028b2:	440b      	add	r3, r1
 80028b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b8:	e00a      	b.n	80028d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	4908      	ldr	r1, [pc, #32]	@ (80028e0 <__NVIC_SetPriority+0x50>)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	3b04      	subs	r3, #4
 80028c8:	0112      	lsls	r2, r2, #4
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	440b      	add	r3, r1
 80028ce:	761a      	strb	r2, [r3, #24]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	e000e100 	.word	0xe000e100
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b089      	sub	sp, #36	@ 0x24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f1c3 0307 	rsb	r3, r3, #7
 80028fe:	2b04      	cmp	r3, #4
 8002900:	bf28      	it	cs
 8002902:	2304      	movcs	r3, #4
 8002904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	3304      	adds	r3, #4
 800290a:	2b06      	cmp	r3, #6
 800290c:	d902      	bls.n	8002914 <NVIC_EncodePriority+0x30>
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3b03      	subs	r3, #3
 8002912:	e000      	b.n	8002916 <NVIC_EncodePriority+0x32>
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	f04f 32ff 	mov.w	r2, #4294967295
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43da      	mvns	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	401a      	ands	r2, r3
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800292c:	f04f 31ff 	mov.w	r1, #4294967295
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	fa01 f303 	lsl.w	r3, r1, r3
 8002936:	43d9      	mvns	r1, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	4313      	orrs	r3, r2
         );
}
 800293e:	4618      	mov	r0, r3
 8002940:	3724      	adds	r7, #36	@ 0x24
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr

08002948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3b01      	subs	r3, #1
 8002954:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002958:	d301      	bcc.n	800295e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800295a:	2301      	movs	r3, #1
 800295c:	e00f      	b.n	800297e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800295e:	4a0a      	ldr	r2, [pc, #40]	@ (8002988 <SysTick_Config+0x40>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3b01      	subs	r3, #1
 8002964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002966:	210f      	movs	r1, #15
 8002968:	f04f 30ff 	mov.w	r0, #4294967295
 800296c:	f7ff ff90 	bl	8002890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002970:	4b05      	ldr	r3, [pc, #20]	@ (8002988 <SysTick_Config+0x40>)
 8002972:	2200      	movs	r2, #0
 8002974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002976:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <SysTick_Config+0x40>)
 8002978:	2207      	movs	r2, #7
 800297a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	e000e010 	.word	0xe000e010

0800298c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f7ff ff2d 	bl	80027f4 <__NVIC_SetPriorityGrouping>
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b086      	sub	sp, #24
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	4603      	mov	r3, r0
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	607a      	str	r2, [r7, #4]
 80029ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029b4:	f7ff ff42 	bl	800283c <__NVIC_GetPriorityGrouping>
 80029b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	68b9      	ldr	r1, [r7, #8]
 80029be:	6978      	ldr	r0, [r7, #20]
 80029c0:	f7ff ff90 	bl	80028e4 <NVIC_EncodePriority>
 80029c4:	4602      	mov	r2, r0
 80029c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff ff5f 	bl	8002890 <__NVIC_SetPriority>
}
 80029d2:	bf00      	nop
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	4603      	mov	r3, r0
 80029e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff ff35 	bl	8002858 <__NVIC_EnableIRQ>
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b082      	sub	sp, #8
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff ffa2 	bl	8002948 <SysTick_Config>
 8002a04:	4603      	mov	r3, r0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b085      	sub	sp, #20
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a16:	2300      	movs	r3, #0
 8002a18:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d008      	beq.n	8002a38 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2204      	movs	r2, #4
 8002a2a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e020      	b.n	8002a7a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 020e 	bic.w	r2, r2, #14
 8002a46:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0201 	bic.w	r2, r2, #1
 8002a56:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a60:	2101      	movs	r1, #1
 8002a62:	fa01 f202 	lsl.w	r2, r1, r2
 8002a66:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3714      	adds	r7, #20
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bc80      	pop	{r7}
 8002a82:	4770      	bx	lr

08002a84 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d005      	beq.n	8002aa8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2204      	movs	r2, #4
 8002aa0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	73fb      	strb	r3, [r7, #15]
 8002aa6:	e051      	b.n	8002b4c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 020e 	bic.w	r2, r2, #14
 8002ab6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0201 	bic.w	r2, r2, #1
 8002ac6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a22      	ldr	r2, [pc, #136]	@ (8002b58 <HAL_DMA_Abort_IT+0xd4>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d029      	beq.n	8002b26 <HAL_DMA_Abort_IT+0xa2>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a21      	ldr	r2, [pc, #132]	@ (8002b5c <HAL_DMA_Abort_IT+0xd8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d022      	beq.n	8002b22 <HAL_DMA_Abort_IT+0x9e>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b60 <HAL_DMA_Abort_IT+0xdc>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d01a      	beq.n	8002b1c <HAL_DMA_Abort_IT+0x98>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a1e      	ldr	r2, [pc, #120]	@ (8002b64 <HAL_DMA_Abort_IT+0xe0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d012      	beq.n	8002b16 <HAL_DMA_Abort_IT+0x92>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b68 <HAL_DMA_Abort_IT+0xe4>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d00a      	beq.n	8002b10 <HAL_DMA_Abort_IT+0x8c>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a1b      	ldr	r2, [pc, #108]	@ (8002b6c <HAL_DMA_Abort_IT+0xe8>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d102      	bne.n	8002b0a <HAL_DMA_Abort_IT+0x86>
 8002b04:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b08:	e00e      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b0e:	e00b      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b10:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b14:	e008      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b1a:	e005      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b20:	e002      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b22:	2310      	movs	r3, #16
 8002b24:	e000      	b.n	8002b28 <HAL_DMA_Abort_IT+0xa4>
 8002b26:	2301      	movs	r3, #1
 8002b28:	4a11      	ldr	r2, [pc, #68]	@ (8002b70 <HAL_DMA_Abort_IT+0xec>)
 8002b2a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
    } 
  }
  return status;
 8002b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40020008 	.word	0x40020008
 8002b5c:	4002001c 	.word	0x4002001c
 8002b60:	40020030 	.word	0x40020030
 8002b64:	40020044 	.word	0x40020044
 8002b68:	40020058 	.word	0x40020058
 8002b6c:	4002006c 	.word	0x4002006c
 8002b70:	40020000 	.word	0x40020000

08002b74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b08b      	sub	sp, #44	@ 0x2c
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b82:	2300      	movs	r3, #0
 8002b84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b86:	e169      	b.n	8002e5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b88:	2201      	movs	r2, #1
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	69fa      	ldr	r2, [r7, #28]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	f040 8158 	bne.w	8002e56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	4a9a      	ldr	r2, [pc, #616]	@ (8002e14 <HAL_GPIO_Init+0x2a0>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d05e      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002bb0:	4a98      	ldr	r2, [pc, #608]	@ (8002e14 <HAL_GPIO_Init+0x2a0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d875      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bb6:	4a98      	ldr	r2, [pc, #608]	@ (8002e18 <HAL_GPIO_Init+0x2a4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d058      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002bbc:	4a96      	ldr	r2, [pc, #600]	@ (8002e18 <HAL_GPIO_Init+0x2a4>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d86f      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bc2:	4a96      	ldr	r2, [pc, #600]	@ (8002e1c <HAL_GPIO_Init+0x2a8>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d052      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002bc8:	4a94      	ldr	r2, [pc, #592]	@ (8002e1c <HAL_GPIO_Init+0x2a8>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d869      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bce:	4a94      	ldr	r2, [pc, #592]	@ (8002e20 <HAL_GPIO_Init+0x2ac>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d04c      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002bd4:	4a92      	ldr	r2, [pc, #584]	@ (8002e20 <HAL_GPIO_Init+0x2ac>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d863      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bda:	4a92      	ldr	r2, [pc, #584]	@ (8002e24 <HAL_GPIO_Init+0x2b0>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d046      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
 8002be0:	4a90      	ldr	r2, [pc, #576]	@ (8002e24 <HAL_GPIO_Init+0x2b0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d85d      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002be6:	2b12      	cmp	r3, #18
 8002be8:	d82a      	bhi.n	8002c40 <HAL_GPIO_Init+0xcc>
 8002bea:	2b12      	cmp	r3, #18
 8002bec:	d859      	bhi.n	8002ca2 <HAL_GPIO_Init+0x12e>
 8002bee:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf4 <HAL_GPIO_Init+0x80>)
 8002bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf4:	08002c6f 	.word	0x08002c6f
 8002bf8:	08002c49 	.word	0x08002c49
 8002bfc:	08002c5b 	.word	0x08002c5b
 8002c00:	08002c9d 	.word	0x08002c9d
 8002c04:	08002ca3 	.word	0x08002ca3
 8002c08:	08002ca3 	.word	0x08002ca3
 8002c0c:	08002ca3 	.word	0x08002ca3
 8002c10:	08002ca3 	.word	0x08002ca3
 8002c14:	08002ca3 	.word	0x08002ca3
 8002c18:	08002ca3 	.word	0x08002ca3
 8002c1c:	08002ca3 	.word	0x08002ca3
 8002c20:	08002ca3 	.word	0x08002ca3
 8002c24:	08002ca3 	.word	0x08002ca3
 8002c28:	08002ca3 	.word	0x08002ca3
 8002c2c:	08002ca3 	.word	0x08002ca3
 8002c30:	08002ca3 	.word	0x08002ca3
 8002c34:	08002ca3 	.word	0x08002ca3
 8002c38:	08002c51 	.word	0x08002c51
 8002c3c:	08002c65 	.word	0x08002c65
 8002c40:	4a79      	ldr	r2, [pc, #484]	@ (8002e28 <HAL_GPIO_Init+0x2b4>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d013      	beq.n	8002c6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c46:	e02c      	b.n	8002ca2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	623b      	str	r3, [r7, #32]
          break;
 8002c4e:	e029      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	3304      	adds	r3, #4
 8002c56:	623b      	str	r3, [r7, #32]
          break;
 8002c58:	e024      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	3308      	adds	r3, #8
 8002c60:	623b      	str	r3, [r7, #32]
          break;
 8002c62:	e01f      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	330c      	adds	r3, #12
 8002c6a:	623b      	str	r3, [r7, #32]
          break;
 8002c6c:	e01a      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d102      	bne.n	8002c7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c76:	2304      	movs	r3, #4
 8002c78:	623b      	str	r3, [r7, #32]
          break;
 8002c7a:	e013      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d105      	bne.n	8002c90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c84:	2308      	movs	r3, #8
 8002c86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69fa      	ldr	r2, [r7, #28]
 8002c8c:	611a      	str	r2, [r3, #16]
          break;
 8002c8e:	e009      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c90:	2308      	movs	r3, #8
 8002c92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	69fa      	ldr	r2, [r7, #28]
 8002c98:	615a      	str	r2, [r3, #20]
          break;
 8002c9a:	e003      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	623b      	str	r3, [r7, #32]
          break;
 8002ca0:	e000      	b.n	8002ca4 <HAL_GPIO_Init+0x130>
          break;
 8002ca2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	2bff      	cmp	r3, #255	@ 0xff
 8002ca8:	d801      	bhi.n	8002cae <HAL_GPIO_Init+0x13a>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	e001      	b.n	8002cb2 <HAL_GPIO_Init+0x13e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	2bff      	cmp	r3, #255	@ 0xff
 8002cb8:	d802      	bhi.n	8002cc0 <HAL_GPIO_Init+0x14c>
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	e002      	b.n	8002cc6 <HAL_GPIO_Init+0x152>
 8002cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc2:	3b08      	subs	r3, #8
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	210f      	movs	r1, #15
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	401a      	ands	r2, r3
 8002cd8:	6a39      	ldr	r1, [r7, #32]
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 80b1 	beq.w	8002e56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cf4:	4b4d      	ldr	r3, [pc, #308]	@ (8002e2c <HAL_GPIO_Init+0x2b8>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	4a4c      	ldr	r2, [pc, #304]	@ (8002e2c <HAL_GPIO_Init+0x2b8>)
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	6193      	str	r3, [r2, #24]
 8002d00:	4b4a      	ldr	r3, [pc, #296]	@ (8002e2c <HAL_GPIO_Init+0x2b8>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d0c:	4a48      	ldr	r2, [pc, #288]	@ (8002e30 <HAL_GPIO_Init+0x2bc>)
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d10:	089b      	lsrs	r3, r3, #2
 8002d12:	3302      	adds	r3, #2
 8002d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1c:	f003 0303 	and.w	r3, r3, #3
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	220f      	movs	r2, #15
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a40      	ldr	r2, [pc, #256]	@ (8002e34 <HAL_GPIO_Init+0x2c0>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d013      	beq.n	8002d60 <HAL_GPIO_Init+0x1ec>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002e38 <HAL_GPIO_Init+0x2c4>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d00d      	beq.n	8002d5c <HAL_GPIO_Init+0x1e8>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a3e      	ldr	r2, [pc, #248]	@ (8002e3c <HAL_GPIO_Init+0x2c8>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d007      	beq.n	8002d58 <HAL_GPIO_Init+0x1e4>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a3d      	ldr	r2, [pc, #244]	@ (8002e40 <HAL_GPIO_Init+0x2cc>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d101      	bne.n	8002d54 <HAL_GPIO_Init+0x1e0>
 8002d50:	2303      	movs	r3, #3
 8002d52:	e006      	b.n	8002d62 <HAL_GPIO_Init+0x1ee>
 8002d54:	2304      	movs	r3, #4
 8002d56:	e004      	b.n	8002d62 <HAL_GPIO_Init+0x1ee>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e002      	b.n	8002d62 <HAL_GPIO_Init+0x1ee>
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e000      	b.n	8002d62 <HAL_GPIO_Init+0x1ee>
 8002d60:	2300      	movs	r3, #0
 8002d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d64:	f002 0203 	and.w	r2, r2, #3
 8002d68:	0092      	lsls	r2, r2, #2
 8002d6a:	4093      	lsls	r3, r2
 8002d6c:	68fa      	ldr	r2, [r7, #12]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d72:	492f      	ldr	r1, [pc, #188]	@ (8002e30 <HAL_GPIO_Init+0x2bc>)
 8002d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d76:	089b      	lsrs	r3, r3, #2
 8002d78:	3302      	adds	r3, #2
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d006      	beq.n	8002d9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	492c      	ldr	r1, [pc, #176]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	608b      	str	r3, [r1, #8]
 8002d98:	e006      	b.n	8002da8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	4928      	ldr	r1, [pc, #160]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d006      	beq.n	8002dc2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002db4:	4b23      	ldr	r3, [pc, #140]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	4922      	ldr	r1, [pc, #136]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	60cb      	str	r3, [r1, #12]
 8002dc0:	e006      	b.n	8002dd0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dc2:	4b20      	ldr	r3, [pc, #128]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	491e      	ldr	r1, [pc, #120]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dcc:	4013      	ands	r3, r2
 8002dce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d006      	beq.n	8002dea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ddc:	4b19      	ldr	r3, [pc, #100]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	4918      	ldr	r1, [pc, #96]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	604b      	str	r3, [r1, #4]
 8002de8:	e006      	b.n	8002df8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002dea:	4b16      	ldr	r3, [pc, #88]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	43db      	mvns	r3, r3
 8002df2:	4914      	ldr	r1, [pc, #80]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d021      	beq.n	8002e48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e04:	4b0f      	ldr	r3, [pc, #60]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	490e      	ldr	r1, [pc, #56]	@ (8002e44 <HAL_GPIO_Init+0x2d0>)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	600b      	str	r3, [r1, #0]
 8002e10:	e021      	b.n	8002e56 <HAL_GPIO_Init+0x2e2>
 8002e12:	bf00      	nop
 8002e14:	10320000 	.word	0x10320000
 8002e18:	10310000 	.word	0x10310000
 8002e1c:	10220000 	.word	0x10220000
 8002e20:	10210000 	.word	0x10210000
 8002e24:	10120000 	.word	0x10120000
 8002e28:	10110000 	.word	0x10110000
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40010000 	.word	0x40010000
 8002e34:	40010800 	.word	0x40010800
 8002e38:	40010c00 	.word	0x40010c00
 8002e3c:	40011000 	.word	0x40011000
 8002e40:	40011400 	.word	0x40011400
 8002e44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <HAL_GPIO_Init+0x304>)
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	4909      	ldr	r1, [pc, #36]	@ (8002e78 <HAL_GPIO_Init+0x304>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	3301      	adds	r3, #1
 8002e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e62:	fa22 f303 	lsr.w	r3, r2, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f47f ae8e 	bne.w	8002b88 <HAL_GPIO_Init+0x14>
  }
}
 8002e6c:	bf00      	nop
 8002e6e:	bf00      	nop
 8002e70:	372c      	adds	r7, #44	@ 0x2c
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr
 8002e78:	40010400 	.word	0x40010400

08002e7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	460b      	mov	r3, r1
 8002e86:	807b      	strh	r3, [r7, #2]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e8c:	787b      	ldrb	r3, [r7, #1]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e92:	887a      	ldrh	r2, [r7, #2]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e98:	e003      	b.n	8002ea2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e9a:	887b      	ldrh	r3, [r7, #2]
 8002e9c:	041a      	lsls	r2, r3, #16
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	611a      	str	r2, [r3, #16]
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e12b      	b.n	8003116 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7ff f998 	bl	8002208 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2224      	movs	r2, #36	@ 0x24
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002efe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f10:	f001 fbfc 	bl	800470c <HAL_RCC_GetPCLK1Freq>
 8002f14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4a81      	ldr	r2, [pc, #516]	@ (8003120 <HAL_I2C_Init+0x274>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d807      	bhi.n	8002f30 <HAL_I2C_Init+0x84>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4a80      	ldr	r2, [pc, #512]	@ (8003124 <HAL_I2C_Init+0x278>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	bf94      	ite	ls
 8002f28:	2301      	movls	r3, #1
 8002f2a:	2300      	movhi	r3, #0
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	e006      	b.n	8002f3e <HAL_I2C_Init+0x92>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4a7d      	ldr	r2, [pc, #500]	@ (8003128 <HAL_I2C_Init+0x27c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	bf94      	ite	ls
 8002f38:	2301      	movls	r3, #1
 8002f3a:	2300      	movhi	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e0e7      	b.n	8003116 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4a78      	ldr	r2, [pc, #480]	@ (800312c <HAL_I2C_Init+0x280>)
 8002f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4e:	0c9b      	lsrs	r3, r3, #18
 8002f50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	4a6a      	ldr	r2, [pc, #424]	@ (8003120 <HAL_I2C_Init+0x274>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d802      	bhi.n	8002f80 <HAL_I2C_Init+0xd4>
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	e009      	b.n	8002f94 <HAL_I2C_Init+0xe8>
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f86:	fb02 f303 	mul.w	r3, r2, r3
 8002f8a:	4a69      	ldr	r2, [pc, #420]	@ (8003130 <HAL_I2C_Init+0x284>)
 8002f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f90:	099b      	lsrs	r3, r3, #6
 8002f92:	3301      	adds	r3, #1
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	430b      	orrs	r3, r1
 8002f9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fa6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	495c      	ldr	r1, [pc, #368]	@ (8003120 <HAL_I2C_Init+0x274>)
 8002fb0:	428b      	cmp	r3, r1
 8002fb2:	d819      	bhi.n	8002fe8 <HAL_I2C_Init+0x13c>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1e59      	subs	r1, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc2:	1c59      	adds	r1, r3, #1
 8002fc4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fc8:	400b      	ands	r3, r1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <HAL_I2C_Init+0x138>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1e59      	subs	r1, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fdc:	3301      	adds	r3, #1
 8002fde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe2:	e051      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	e04f      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d111      	bne.n	8003014 <HAL_I2C_Init+0x168>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1e58      	subs	r0, r3, #1
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6859      	ldr	r1, [r3, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	440b      	add	r3, r1
 8002ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003002:	3301      	adds	r3, #1
 8003004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003008:	2b00      	cmp	r3, #0
 800300a:	bf0c      	ite	eq
 800300c:	2301      	moveq	r3, #1
 800300e:	2300      	movne	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e012      	b.n	800303a <HAL_I2C_Init+0x18e>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1e58      	subs	r0, r3, #1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6859      	ldr	r1, [r3, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	0099      	lsls	r1, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	fbb0 f3f3 	udiv	r3, r0, r3
 800302a:	3301      	adds	r3, #1
 800302c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Init+0x196>
 800303e:	2301      	movs	r3, #1
 8003040:	e022      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10e      	bne.n	8003068 <HAL_I2C_Init+0x1bc>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1e58      	subs	r0, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	460b      	mov	r3, r1
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	440b      	add	r3, r1
 8003058:	fbb0 f3f3 	udiv	r3, r0, r3
 800305c:	3301      	adds	r3, #1
 800305e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003062:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003066:	e00f      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	1e58      	subs	r0, r3, #1
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6859      	ldr	r1, [r3, #4]
 8003070:	460b      	mov	r3, r1
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	0099      	lsls	r1, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	fbb0 f3f3 	udiv	r3, r0, r3
 800307e:	3301      	adds	r3, #1
 8003080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003084:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	6809      	ldr	r1, [r1, #0]
 800308c:	4313      	orrs	r3, r2
 800308e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	69da      	ldr	r2, [r3, #28]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6911      	ldr	r1, [r2, #16]
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68d2      	ldr	r2, [r2, #12]
 80030c2:	4311      	orrs	r1, r2
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	430b      	orrs	r3, r1
 80030ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0201 	orr.w	r2, r2, #1
 80030f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	000186a0 	.word	0x000186a0
 8003124:	001e847f 	.word	0x001e847f
 8003128:	003d08ff 	.word	0x003d08ff
 800312c:	431bde83 	.word	0x431bde83
 8003130:	10624dd3 	.word	0x10624dd3

08003134 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b088      	sub	sp, #32
 8003138:	af02      	add	r7, sp, #8
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	4608      	mov	r0, r1
 800313e:	4611      	mov	r1, r2
 8003140:	461a      	mov	r2, r3
 8003142:	4603      	mov	r3, r0
 8003144:	817b      	strh	r3, [r7, #10]
 8003146:	460b      	mov	r3, r1
 8003148:	813b      	strh	r3, [r7, #8]
 800314a:	4613      	mov	r3, r2
 800314c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800314e:	f7ff fb47 	bl	80027e0 <HAL_GetTick>
 8003152:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b20      	cmp	r3, #32
 800315e:	f040 80d9 	bne.w	8003314 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	2319      	movs	r3, #25
 8003168:	2201      	movs	r2, #1
 800316a:	496d      	ldr	r1, [pc, #436]	@ (8003320 <HAL_I2C_Mem_Write+0x1ec>)
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f000 fccd 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003178:	2302      	movs	r3, #2
 800317a:	e0cc      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <HAL_I2C_Mem_Write+0x56>
 8003186:	2302      	movs	r3, #2
 8003188:	e0c5      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b01      	cmp	r3, #1
 800319e:	d007      	beq.n	80031b0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 0201 	orr.w	r2, r2, #1
 80031ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2221      	movs	r2, #33	@ 0x21
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2240      	movs	r2, #64	@ 0x40
 80031cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6a3a      	ldr	r2, [r7, #32]
 80031da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80031e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4a4d      	ldr	r2, [pc, #308]	@ (8003324 <HAL_I2C_Mem_Write+0x1f0>)
 80031f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031f2:	88f8      	ldrh	r0, [r7, #6]
 80031f4:	893a      	ldrh	r2, [r7, #8]
 80031f6:	8979      	ldrh	r1, [r7, #10]
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	9301      	str	r3, [sp, #4]
 80031fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	4603      	mov	r3, r0
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f000 fb04 	bl	8003810 <I2C_RequestMemoryWrite>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d052      	beq.n	80032b4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e081      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 fd92 	bl	8003d40 <I2C_WaitOnTXEFlagUntilTimeout>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00d      	beq.n	800323e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	2b04      	cmp	r3, #4
 8003228:	d107      	bne.n	800323a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003238:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e06b      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003242:	781a      	ldrb	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003258:	3b01      	subs	r3, #1
 800325a:	b29a      	uxth	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	b29b      	uxth	r3, r3
 8003266:	3b01      	subs	r3, #1
 8003268:	b29a      	uxth	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b04      	cmp	r3, #4
 800327a:	d11b      	bne.n	80032b4 <HAL_I2C_Mem_Write+0x180>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003280:	2b00      	cmp	r3, #0
 8003282:	d017      	beq.n	80032b4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003288:	781a      	ldrb	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	1c5a      	adds	r2, r3, #1
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800329e:	3b01      	subs	r3, #1
 80032a0:	b29a      	uxth	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	3b01      	subs	r3, #1
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d1aa      	bne.n	8003212 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 fd85 	bl	8003dd0 <I2C_WaitOnBTFFlagUntilTimeout>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00d      	beq.n	80032e8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d107      	bne.n	80032e4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e016      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003310:	2300      	movs	r3, #0
 8003312:	e000      	b.n	8003316 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003314:	2302      	movs	r3, #2
  }
}
 8003316:	4618      	mov	r0, r3
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	00100002 	.word	0x00100002
 8003324:	ffff0000 	.word	0xffff0000

08003328 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b08c      	sub	sp, #48	@ 0x30
 800332c:	af02      	add	r7, sp, #8
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	4608      	mov	r0, r1
 8003332:	4611      	mov	r1, r2
 8003334:	461a      	mov	r2, r3
 8003336:	4603      	mov	r3, r0
 8003338:	817b      	strh	r3, [r7, #10]
 800333a:	460b      	mov	r3, r1
 800333c:	813b      	strh	r3, [r7, #8]
 800333e:	4613      	mov	r3, r2
 8003340:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003342:	2300      	movs	r3, #0
 8003344:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003346:	f7ff fa4b 	bl	80027e0 <HAL_GetTick>
 800334a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b20      	cmp	r3, #32
 8003356:	f040 8250 	bne.w	80037fa <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800335a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	2319      	movs	r3, #25
 8003360:	2201      	movs	r2, #1
 8003362:	4982      	ldr	r1, [pc, #520]	@ (800356c <HAL_I2C_Mem_Read+0x244>)
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 fbd1 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003370:	2302      	movs	r3, #2
 8003372:	e243      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800337a:	2b01      	cmp	r3, #1
 800337c:	d101      	bne.n	8003382 <HAL_I2C_Mem_Read+0x5a>
 800337e:	2302      	movs	r3, #2
 8003380:	e23c      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b01      	cmp	r3, #1
 8003396:	d007      	beq.n	80033a8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f042 0201 	orr.w	r2, r2, #1
 80033a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2222      	movs	r2, #34	@ 0x22
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2240      	movs	r2, #64	@ 0x40
 80033c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80033d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	4a62      	ldr	r2, [pc, #392]	@ (8003570 <HAL_I2C_Mem_Read+0x248>)
 80033e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033ea:	88f8      	ldrh	r0, [r7, #6]
 80033ec:	893a      	ldrh	r2, [r7, #8]
 80033ee:	8979      	ldrh	r1, [r7, #10]
 80033f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f2:	9301      	str	r3, [sp, #4]
 80033f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	4603      	mov	r3, r0
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 fa9e 	bl	800393c <I2C_RequestMemoryRead>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e1f8      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800340e:	2b00      	cmp	r3, #0
 8003410:	d113      	bne.n	800343a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003412:	2300      	movs	r3, #0
 8003414:	61fb      	str	r3, [r7, #28]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695b      	ldr	r3, [r3, #20]
 800341c:	61fb      	str	r3, [r7, #28]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	61fb      	str	r3, [r7, #28]
 8003426:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	e1cc      	b.n	80037d4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800343e:	2b01      	cmp	r3, #1
 8003440:	d11e      	bne.n	8003480 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003450:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003452:	b672      	cpsid	i
}
 8003454:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003456:	2300      	movs	r3, #0
 8003458:	61bb      	str	r3, [r7, #24]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	61bb      	str	r3, [r7, #24]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	61bb      	str	r3, [r7, #24]
 800346a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800347a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800347c:	b662      	cpsie	i
}
 800347e:	e035      	b.n	80034ec <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003484:	2b02      	cmp	r3, #2
 8003486:	d11e      	bne.n	80034c6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003496:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003498:	b672      	cpsid	i
}
 800349a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800349c:	2300      	movs	r3, #0
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	617b      	str	r3, [r7, #20]
 80034b0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034c2:	b662      	cpsie	i
}
 80034c4:	e012      	b.n	80034ec <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80034d4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034d6:	2300      	movs	r3, #0
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	613b      	str	r3, [r7, #16]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	613b      	str	r3, [r7, #16]
 80034ea:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80034ec:	e172      	b.n	80037d4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	f200 811f 	bhi.w	8003736 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d123      	bne.n	8003548 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003500:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003502:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 fcab 	bl	8003e60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e173      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	691a      	ldr	r2, [r3, #16]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351e:	b2d2      	uxtb	r2, r2
 8003520:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003526:	1c5a      	adds	r2, r3, #1
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003530:	3b01      	subs	r3, #1
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800353c:	b29b      	uxth	r3, r3
 800353e:	3b01      	subs	r3, #1
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003546:	e145      	b.n	80037d4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800354c:	2b02      	cmp	r3, #2
 800354e:	d152      	bne.n	80035f6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003556:	2200      	movs	r2, #0
 8003558:	4906      	ldr	r1, [pc, #24]	@ (8003574 <HAL_I2C_Mem_Read+0x24c>)
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 fad6 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d008      	beq.n	8003578 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e148      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
 800356a:	bf00      	nop
 800356c:	00100002 	.word	0x00100002
 8003570:	ffff0000 	.word	0xffff0000
 8003574:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003578:	b672      	cpsid	i
}
 800357a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800358a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	691a      	ldr	r2, [r3, #16]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	b2d2      	uxtb	r2, r2
 8003598:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359e:	1c5a      	adds	r2, r3, #1
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a8:	3b01      	subs	r3, #1
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	3b01      	subs	r3, #1
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035be:	b662      	cpsie	i
}
 80035c0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	691a      	ldr	r2, [r3, #16]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	b2d2      	uxtb	r2, r2
 80035ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	1c5a      	adds	r2, r3, #1
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035de:	3b01      	subs	r3, #1
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035f4:	e0ee      	b.n	80037d4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fc:	2200      	movs	r2, #0
 80035fe:	4981      	ldr	r1, [pc, #516]	@ (8003804 <HAL_I2C_Mem_Read+0x4dc>)
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 fa83 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e0f5      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800361e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003620:	b672      	cpsid	i
}
 8003622:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	691a      	ldr	r2, [r3, #16]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362e:	b2d2      	uxtb	r2, r2
 8003630:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003636:	1c5a      	adds	r2, r3, #1
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003640:	3b01      	subs	r3, #1
 8003642:	b29a      	uxth	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364c:	b29b      	uxth	r3, r3
 800364e:	3b01      	subs	r3, #1
 8003650:	b29a      	uxth	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003656:	4b6c      	ldr	r3, [pc, #432]	@ (8003808 <HAL_I2C_Mem_Read+0x4e0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	08db      	lsrs	r3, r3, #3
 800365c:	4a6b      	ldr	r2, [pc, #428]	@ (800380c <HAL_I2C_Mem_Read+0x4e4>)
 800365e:	fba2 2303 	umull	r2, r3, r2, r3
 8003662:	0a1a      	lsrs	r2, r3, #8
 8003664:	4613      	mov	r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	4413      	add	r3, r2
 800366a:	00da      	lsls	r2, r3, #3
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003670:	6a3b      	ldr	r3, [r7, #32]
 8003672:	3b01      	subs	r3, #1
 8003674:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d118      	bne.n	80036ae <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2220      	movs	r2, #32
 8003686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	f043 0220 	orr.w	r2, r3, #32
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800369e:	b662      	cpsie	i
}
 80036a0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e0a6      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	f003 0304 	and.w	r3, r3, #4
 80036b8:	2b04      	cmp	r3, #4
 80036ba:	d1d9      	bne.n	8003670 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	691a      	ldr	r2, [r3, #16]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036de:	1c5a      	adds	r2, r3, #1
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e8:	3b01      	subs	r3, #1
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	3b01      	subs	r3, #1
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80036fe:	b662      	cpsie	i
}
 8003700:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	691a      	ldr	r2, [r3, #16]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003714:	1c5a      	adds	r2, r3, #1
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800371e:	3b01      	subs	r3, #1
 8003720:	b29a      	uxth	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	b29a      	uxth	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003734:	e04e      	b.n	80037d4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003738:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f000 fb90 	bl	8003e60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e058      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	691a      	ldr	r2, [r3, #16]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	b2d2      	uxtb	r2, r2
 8003756:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003766:	3b01      	subs	r3, #1
 8003768:	b29a      	uxth	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003772:	b29b      	uxth	r3, r3
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b04      	cmp	r3, #4
 8003788:	d124      	bne.n	80037d4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800378e:	2b03      	cmp	r3, #3
 8003790:	d107      	bne.n	80037a2 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037a0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	691a      	ldr	r2, [r3, #16]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ac:	b2d2      	uxtb	r2, r2
 80037ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037be:	3b01      	subs	r3, #1
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	3b01      	subs	r3, #1
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f47f ae88 	bne.w	80034ee <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2220      	movs	r2, #32
 80037e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80037f6:	2300      	movs	r3, #0
 80037f8:	e000      	b.n	80037fc <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80037fa:	2302      	movs	r3, #2
  }
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3728      	adds	r7, #40	@ 0x28
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	00010004 	.word	0x00010004
 8003808:	20000098 	.word	0x20000098
 800380c:	14f8b589 	.word	0x14f8b589

08003810 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b088      	sub	sp, #32
 8003814:	af02      	add	r7, sp, #8
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	4608      	mov	r0, r1
 800381a:	4611      	mov	r1, r2
 800381c:	461a      	mov	r2, r3
 800381e:	4603      	mov	r3, r0
 8003820:	817b      	strh	r3, [r7, #10]
 8003822:	460b      	mov	r3, r1
 8003824:	813b      	strh	r3, [r7, #8]
 8003826:	4613      	mov	r3, r2
 8003828:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003838:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	9300      	str	r3, [sp, #0]
 800383e:	6a3b      	ldr	r3, [r7, #32]
 8003840:	2200      	movs	r2, #0
 8003842:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 f960 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00d      	beq.n	800386e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003860:	d103      	bne.n	800386a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003868:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e05f      	b.n	800392e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800386e:	897b      	ldrh	r3, [r7, #10]
 8003870:	b2db      	uxtb	r3, r3
 8003872:	461a      	mov	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800387c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800387e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003880:	6a3a      	ldr	r2, [r7, #32]
 8003882:	492d      	ldr	r1, [pc, #180]	@ (8003938 <I2C_RequestMemoryWrite+0x128>)
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f000 f9bb 	bl	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e04c      	b.n	800392e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	617b      	str	r3, [r7, #20]
 80038a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038ac:	6a39      	ldr	r1, [r7, #32]
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 fa46 	bl	8003d40 <I2C_WaitOnTXEFlagUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00d      	beq.n	80038d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	2b04      	cmp	r3, #4
 80038c0:	d107      	bne.n	80038d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e02b      	b.n	800392e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038d6:	88fb      	ldrh	r3, [r7, #6]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d105      	bne.n	80038e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038dc:	893b      	ldrh	r3, [r7, #8]
 80038de:	b2da      	uxtb	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	611a      	str	r2, [r3, #16]
 80038e6:	e021      	b.n	800392c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80038e8:	893b      	ldrh	r3, [r7, #8]
 80038ea:	0a1b      	lsrs	r3, r3, #8
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	b2da      	uxtb	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038f8:	6a39      	ldr	r1, [r7, #32]
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f000 fa20 	bl	8003d40 <I2C_WaitOnTXEFlagUntilTimeout>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00d      	beq.n	8003922 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	2b04      	cmp	r3, #4
 800390c:	d107      	bne.n	800391e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800391c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e005      	b.n	800392e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003922:	893b      	ldrh	r3, [r7, #8]
 8003924:	b2da      	uxtb	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	00010002 	.word	0x00010002

0800393c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b088      	sub	sp, #32
 8003940:	af02      	add	r7, sp, #8
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	4608      	mov	r0, r1
 8003946:	4611      	mov	r1, r2
 8003948:	461a      	mov	r2, r3
 800394a:	4603      	mov	r3, r0
 800394c:	817b      	strh	r3, [r7, #10]
 800394e:	460b      	mov	r3, r1
 8003950:	813b      	strh	r3, [r7, #8]
 8003952:	4613      	mov	r3, r2
 8003954:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003964:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003974:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	6a3b      	ldr	r3, [r7, #32]
 800397c:	2200      	movs	r2, #0
 800397e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 f8c2 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00d      	beq.n	80039aa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800399c:	d103      	bne.n	80039a6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e0aa      	b.n	8003b00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039aa:	897b      	ldrh	r3, [r7, #10]
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	461a      	mov	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039bc:	6a3a      	ldr	r2, [r7, #32]
 80039be:	4952      	ldr	r1, [pc, #328]	@ (8003b08 <I2C_RequestMemoryRead+0x1cc>)
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f000 f91d 	bl	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d001      	beq.n	80039d0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e097      	b.n	8003b00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e8:	6a39      	ldr	r1, [r7, #32]
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f9a8 	bl	8003d40 <I2C_WaitOnTXEFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00d      	beq.n	8003a12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	d107      	bne.n	8003a0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e076      	b.n	8003b00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a12:	88fb      	ldrh	r3, [r7, #6]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d105      	bne.n	8003a24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a18:	893b      	ldrh	r3, [r7, #8]
 8003a1a:	b2da      	uxtb	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	611a      	str	r2, [r3, #16]
 8003a22:	e021      	b.n	8003a68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a24:	893b      	ldrh	r3, [r7, #8]
 8003a26:	0a1b      	lsrs	r3, r3, #8
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	b2da      	uxtb	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a34:	6a39      	ldr	r1, [r7, #32]
 8003a36:	68f8      	ldr	r0, [r7, #12]
 8003a38:	f000 f982 	bl	8003d40 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00d      	beq.n	8003a5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d107      	bne.n	8003a5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e050      	b.n	8003b00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a5e:	893b      	ldrh	r3, [r7, #8]
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a6a:	6a39      	ldr	r1, [r7, #32]
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 f967 	bl	8003d40 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00d      	beq.n	8003a94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7c:	2b04      	cmp	r3, #4
 8003a7e:	d107      	bne.n	8003a90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e035      	b.n	8003b00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003aa2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 f82b 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00d      	beq.n	8003ad8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aca:	d103      	bne.n	8003ad4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ad2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e013      	b.n	8003b00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ad8:	897b      	ldrh	r3, [r7, #10]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	f043 0301 	orr.w	r3, r3, #1
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aea:	6a3a      	ldr	r2, [r7, #32]
 8003aec:	4906      	ldr	r1, [pc, #24]	@ (8003b08 <I2C_RequestMemoryRead+0x1cc>)
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	f000 f886 	bl	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e000      	b.n	8003b00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3718      	adds	r7, #24
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	00010002 	.word	0x00010002

08003b0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	603b      	str	r3, [r7, #0]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b1c:	e048      	b.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b24:	d044      	beq.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b26:	f7fe fe5b 	bl	80027e0 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d302      	bcc.n	8003b3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d139      	bne.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	0c1b      	lsrs	r3, r3, #16
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d10d      	bne.n	8003b62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	43da      	mvns	r2, r3
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	4013      	ands	r3, r2
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	bf0c      	ite	eq
 8003b58:	2301      	moveq	r3, #1
 8003b5a:	2300      	movne	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	461a      	mov	r2, r3
 8003b60:	e00c      	b.n	8003b7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	43da      	mvns	r2, r3
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	bf0c      	ite	eq
 8003b74:	2301      	moveq	r3, #1
 8003b76:	2300      	movne	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	79fb      	ldrb	r3, [r7, #7]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d116      	bne.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2220      	movs	r2, #32
 8003b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	f043 0220 	orr.w	r2, r3, #32
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e023      	b.n	8003bf8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	0c1b      	lsrs	r3, r3, #16
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d10d      	bne.n	8003bd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	43da      	mvns	r2, r3
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	bf0c      	ite	eq
 8003bcc:	2301      	moveq	r3, #1
 8003bce:	2300      	movne	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	e00c      	b.n	8003bf0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	43da      	mvns	r2, r3
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	4013      	ands	r3, r2
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bf0c      	ite	eq
 8003be8:	2301      	moveq	r3, #1
 8003bea:	2300      	movne	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	461a      	mov	r2, r3
 8003bf0:	79fb      	ldrb	r3, [r7, #7]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d093      	beq.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3710      	adds	r7, #16
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
 8003c0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c0e:	e071      	b.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c1e:	d123      	bne.n	8003c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c54:	f043 0204 	orr.w	r2, r3, #4
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e067      	b.n	8003d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6e:	d041      	beq.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c70:	f7fe fdb6 	bl	80027e0 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d302      	bcc.n	8003c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d136      	bne.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	0c1b      	lsrs	r3, r3, #16
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d10c      	bne.n	8003caa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	43da      	mvns	r2, r3
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	bf14      	ite	ne
 8003ca2:	2301      	movne	r3, #1
 8003ca4:	2300      	moveq	r3, #0
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	e00b      	b.n	8003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	43da      	mvns	r2, r3
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	bf14      	ite	ne
 8003cbc:	2301      	movne	r3, #1
 8003cbe:	2300      	moveq	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d016      	beq.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2220      	movs	r2, #32
 8003cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce0:	f043 0220 	orr.w	r2, r3, #32
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e021      	b.n	8003d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	0c1b      	lsrs	r3, r3, #16
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d10c      	bne.n	8003d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	43da      	mvns	r2, r3
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	bf14      	ite	ne
 8003d10:	2301      	movne	r3, #1
 8003d12:	2300      	moveq	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	e00b      	b.n	8003d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	43da      	mvns	r2, r3
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	4013      	ands	r3, r2
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	bf14      	ite	ne
 8003d2a:	2301      	movne	r3, #1
 8003d2c:	2300      	moveq	r3, #0
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f47f af6d 	bne.w	8003c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d4c:	e034      	b.n	8003db8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 f8e3 	bl	8003f1a <I2C_IsAcknowledgeFailed>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e034      	b.n	8003dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d64:	d028      	beq.n	8003db8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d66:	f7fe fd3b 	bl	80027e0 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d302      	bcc.n	8003d7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d11d      	bne.n	8003db8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d86:	2b80      	cmp	r3, #128	@ 0x80
 8003d88:	d016      	beq.n	8003db8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2220      	movs	r2, #32
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	f043 0220 	orr.w	r2, r3, #32
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e007      	b.n	8003dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc2:	2b80      	cmp	r3, #128	@ 0x80
 8003dc4:	d1c3      	bne.n	8003d4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ddc:	e034      	b.n	8003e48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 f89b 	bl	8003f1a <I2C_IsAcknowledgeFailed>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e034      	b.n	8003e58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df4:	d028      	beq.n	8003e48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003df6:	f7fe fcf3 	bl	80027e0 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d302      	bcc.n	8003e0c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d11d      	bne.n	8003e48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d016      	beq.n	8003e48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2220      	movs	r2, #32
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	f043 0220 	orr.w	r2, r3, #32
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e007      	b.n	8003e58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	f003 0304 	and.w	r3, r3, #4
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d1c3      	bne.n	8003dde <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e6c:	e049      	b.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	f003 0310 	and.w	r3, r3, #16
 8003e78:	2b10      	cmp	r3, #16
 8003e7a:	d119      	bne.n	8003eb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f06f 0210 	mvn.w	r2, #16
 8003e84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e030      	b.n	8003f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb0:	f7fe fc96 	bl	80027e0 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d302      	bcc.n	8003ec6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d11d      	bne.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed0:	2b40      	cmp	r3, #64	@ 0x40
 8003ed2:	d016      	beq.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2220      	movs	r2, #32
 8003ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	f043 0220 	orr.w	r2, r3, #32
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e007      	b.n	8003f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f0c:	2b40      	cmp	r3, #64	@ 0x40
 8003f0e:	d1ae      	bne.n	8003e6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f30:	d11b      	bne.n	8003f6a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f3a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2220      	movs	r2, #32
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f56:	f043 0204 	orr.w	r2, r3, #4
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e000      	b.n	8003f6c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bc80      	pop	{r7}
 8003f74:	4770      	bx	lr
	...

08003f78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e272      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f000 8087 	beq.w	80040a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f98:	4b92      	ldr	r3, [pc, #584]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f003 030c 	and.w	r3, r3, #12
 8003fa0:	2b04      	cmp	r3, #4
 8003fa2:	d00c      	beq.n	8003fbe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fa4:	4b8f      	ldr	r3, [pc, #572]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f003 030c 	and.w	r3, r3, #12
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d112      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x5e>
 8003fb0:	4b8c      	ldr	r3, [pc, #560]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fbc:	d10b      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fbe:	4b89      	ldr	r3, [pc, #548]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d06c      	beq.n	80040a4 <HAL_RCC_OscConfig+0x12c>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d168      	bne.n	80040a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e24c      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fde:	d106      	bne.n	8003fee <HAL_RCC_OscConfig+0x76>
 8003fe0:	4b80      	ldr	r3, [pc, #512]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a7f      	ldr	r2, [pc, #508]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8003fe6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fea:	6013      	str	r3, [r2, #0]
 8003fec:	e02e      	b.n	800404c <HAL_RCC_OscConfig+0xd4>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10c      	bne.n	8004010 <HAL_RCC_OscConfig+0x98>
 8003ff6:	4b7b      	ldr	r3, [pc, #492]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a7a      	ldr	r2, [pc, #488]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8003ffc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	4b78      	ldr	r3, [pc, #480]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a77      	ldr	r2, [pc, #476]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004008:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	e01d      	b.n	800404c <HAL_RCC_OscConfig+0xd4>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004018:	d10c      	bne.n	8004034 <HAL_RCC_OscConfig+0xbc>
 800401a:	4b72      	ldr	r3, [pc, #456]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a71      	ldr	r2, [pc, #452]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004020:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	4b6f      	ldr	r3, [pc, #444]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a6e      	ldr	r2, [pc, #440]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 800402c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	e00b      	b.n	800404c <HAL_RCC_OscConfig+0xd4>
 8004034:	4b6b      	ldr	r3, [pc, #428]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a6a      	ldr	r2, [pc, #424]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 800403a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	4b68      	ldr	r3, [pc, #416]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a67      	ldr	r2, [pc, #412]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004046:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800404a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d013      	beq.n	800407c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004054:	f7fe fbc4 	bl	80027e0 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800405c:	f7fe fbc0 	bl	80027e0 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b64      	cmp	r3, #100	@ 0x64
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e200      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800406e:	4b5d      	ldr	r3, [pc, #372]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0xe4>
 800407a:	e014      	b.n	80040a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407c:	f7fe fbb0 	bl	80027e0 <HAL_GetTick>
 8004080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004084:	f7fe fbac 	bl	80027e0 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b64      	cmp	r3, #100	@ 0x64
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e1ec      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004096:	4b53      	ldr	r3, [pc, #332]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f0      	bne.n	8004084 <HAL_RCC_OscConfig+0x10c>
 80040a2:	e000      	b.n	80040a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d063      	beq.n	800417a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040b2:	4b4c      	ldr	r3, [pc, #304]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f003 030c 	and.w	r3, r3, #12
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00b      	beq.n	80040d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80040be:	4b49      	ldr	r3, [pc, #292]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f003 030c 	and.w	r3, r3, #12
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d11c      	bne.n	8004104 <HAL_RCC_OscConfig+0x18c>
 80040ca:	4b46      	ldr	r3, [pc, #280]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d116      	bne.n	8004104 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040d6:	4b43      	ldr	r3, [pc, #268]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d005      	beq.n	80040ee <HAL_RCC_OscConfig+0x176>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d001      	beq.n	80040ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e1c0      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ee:	4b3d      	ldr	r3, [pc, #244]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	4939      	ldr	r1, [pc, #228]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004102:	e03a      	b.n	800417a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d020      	beq.n	800414e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800410c:	4b36      	ldr	r3, [pc, #216]	@ (80041e8 <HAL_RCC_OscConfig+0x270>)
 800410e:	2201      	movs	r2, #1
 8004110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004112:	f7fe fb65 	bl	80027e0 <HAL_GetTick>
 8004116:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004118:	e008      	b.n	800412c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800411a:	f7fe fb61 	bl	80027e0 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b02      	cmp	r3, #2
 8004126:	d901      	bls.n	800412c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e1a1      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800412c:	4b2d      	ldr	r3, [pc, #180]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0f0      	beq.n	800411a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004138:	4b2a      	ldr	r3, [pc, #168]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4927      	ldr	r1, [pc, #156]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004148:	4313      	orrs	r3, r2
 800414a:	600b      	str	r3, [r1, #0]
 800414c:	e015      	b.n	800417a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800414e:	4b26      	ldr	r3, [pc, #152]	@ (80041e8 <HAL_RCC_OscConfig+0x270>)
 8004150:	2200      	movs	r2, #0
 8004152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004154:	f7fe fb44 	bl	80027e0 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800415c:	f7fe fb40 	bl	80027e0 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e180      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800416e:	4b1d      	ldr	r3, [pc, #116]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1f0      	bne.n	800415c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d03a      	beq.n	80041fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d019      	beq.n	80041c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800418e:	4b17      	ldr	r3, [pc, #92]	@ (80041ec <HAL_RCC_OscConfig+0x274>)
 8004190:	2201      	movs	r2, #1
 8004192:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004194:	f7fe fb24 	bl	80027e0 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800419c:	f7fe fb20 	bl	80027e0 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e160      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ae:	4b0d      	ldr	r3, [pc, #52]	@ (80041e4 <HAL_RCC_OscConfig+0x26c>)
 80041b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d0f0      	beq.n	800419c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80041ba:	2001      	movs	r0, #1
 80041bc:	f000 face 	bl	800475c <RCC_Delay>
 80041c0:	e01c      	b.n	80041fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041c2:	4b0a      	ldr	r3, [pc, #40]	@ (80041ec <HAL_RCC_OscConfig+0x274>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041c8:	f7fe fb0a 	bl	80027e0 <HAL_GetTick>
 80041cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041ce:	e00f      	b.n	80041f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041d0:	f7fe fb06 	bl	80027e0 <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d908      	bls.n	80041f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e146      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
 80041e2:	bf00      	nop
 80041e4:	40021000 	.word	0x40021000
 80041e8:	42420000 	.word	0x42420000
 80041ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041f0:	4b92      	ldr	r3, [pc, #584]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1e9      	bne.n	80041d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0304 	and.w	r3, r3, #4
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 80a6 	beq.w	8004356 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800420a:	2300      	movs	r3, #0
 800420c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800420e:	4b8b      	ldr	r3, [pc, #556]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004210:	69db      	ldr	r3, [r3, #28]
 8004212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10d      	bne.n	8004236 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800421a:	4b88      	ldr	r3, [pc, #544]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	4a87      	ldr	r2, [pc, #540]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004224:	61d3      	str	r3, [r2, #28]
 8004226:	4b85      	ldr	r3, [pc, #532]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800422e:	60bb      	str	r3, [r7, #8]
 8004230:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004232:	2301      	movs	r3, #1
 8004234:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004236:	4b82      	ldr	r3, [pc, #520]	@ (8004440 <HAL_RCC_OscConfig+0x4c8>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800423e:	2b00      	cmp	r3, #0
 8004240:	d118      	bne.n	8004274 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004242:	4b7f      	ldr	r3, [pc, #508]	@ (8004440 <HAL_RCC_OscConfig+0x4c8>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a7e      	ldr	r2, [pc, #504]	@ (8004440 <HAL_RCC_OscConfig+0x4c8>)
 8004248:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800424c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800424e:	f7fe fac7 	bl	80027e0 <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004254:	e008      	b.n	8004268 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004256:	f7fe fac3 	bl	80027e0 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b64      	cmp	r3, #100	@ 0x64
 8004262:	d901      	bls.n	8004268 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e103      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004268:	4b75      	ldr	r3, [pc, #468]	@ (8004440 <HAL_RCC_OscConfig+0x4c8>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0f0      	beq.n	8004256 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	2b01      	cmp	r3, #1
 800427a:	d106      	bne.n	800428a <HAL_RCC_OscConfig+0x312>
 800427c:	4b6f      	ldr	r3, [pc, #444]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	4a6e      	ldr	r2, [pc, #440]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004282:	f043 0301 	orr.w	r3, r3, #1
 8004286:	6213      	str	r3, [r2, #32]
 8004288:	e02d      	b.n	80042e6 <HAL_RCC_OscConfig+0x36e>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10c      	bne.n	80042ac <HAL_RCC_OscConfig+0x334>
 8004292:	4b6a      	ldr	r3, [pc, #424]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	4a69      	ldr	r2, [pc, #420]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004298:	f023 0301 	bic.w	r3, r3, #1
 800429c:	6213      	str	r3, [r2, #32]
 800429e:	4b67      	ldr	r3, [pc, #412]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	4a66      	ldr	r2, [pc, #408]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042a4:	f023 0304 	bic.w	r3, r3, #4
 80042a8:	6213      	str	r3, [r2, #32]
 80042aa:	e01c      	b.n	80042e6 <HAL_RCC_OscConfig+0x36e>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	2b05      	cmp	r3, #5
 80042b2:	d10c      	bne.n	80042ce <HAL_RCC_OscConfig+0x356>
 80042b4:	4b61      	ldr	r3, [pc, #388]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042b6:	6a1b      	ldr	r3, [r3, #32]
 80042b8:	4a60      	ldr	r2, [pc, #384]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042ba:	f043 0304 	orr.w	r3, r3, #4
 80042be:	6213      	str	r3, [r2, #32]
 80042c0:	4b5e      	ldr	r3, [pc, #376]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	4a5d      	ldr	r2, [pc, #372]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042c6:	f043 0301 	orr.w	r3, r3, #1
 80042ca:	6213      	str	r3, [r2, #32]
 80042cc:	e00b      	b.n	80042e6 <HAL_RCC_OscConfig+0x36e>
 80042ce:	4b5b      	ldr	r3, [pc, #364]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042d0:	6a1b      	ldr	r3, [r3, #32]
 80042d2:	4a5a      	ldr	r2, [pc, #360]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042d4:	f023 0301 	bic.w	r3, r3, #1
 80042d8:	6213      	str	r3, [r2, #32]
 80042da:	4b58      	ldr	r3, [pc, #352]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	4a57      	ldr	r2, [pc, #348]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80042e0:	f023 0304 	bic.w	r3, r3, #4
 80042e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d015      	beq.n	800431a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ee:	f7fe fa77 	bl	80027e0 <HAL_GetTick>
 80042f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042f4:	e00a      	b.n	800430c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042f6:	f7fe fa73 	bl	80027e0 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004304:	4293      	cmp	r3, r2
 8004306:	d901      	bls.n	800430c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e0b1      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800430c:	4b4b      	ldr	r3, [pc, #300]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0ee      	beq.n	80042f6 <HAL_RCC_OscConfig+0x37e>
 8004318:	e014      	b.n	8004344 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800431a:	f7fe fa61 	bl	80027e0 <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004320:	e00a      	b.n	8004338 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004322:	f7fe fa5d 	bl	80027e0 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004330:	4293      	cmp	r3, r2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e09b      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004338:	4b40      	ldr	r3, [pc, #256]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 800433a:	6a1b      	ldr	r3, [r3, #32]
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1ee      	bne.n	8004322 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004344:	7dfb      	ldrb	r3, [r7, #23]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d105      	bne.n	8004356 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800434a:	4b3c      	ldr	r3, [pc, #240]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 800434c:	69db      	ldr	r3, [r3, #28]
 800434e:	4a3b      	ldr	r2, [pc, #236]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004350:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004354:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	69db      	ldr	r3, [r3, #28]
 800435a:	2b00      	cmp	r3, #0
 800435c:	f000 8087 	beq.w	800446e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004360:	4b36      	ldr	r3, [pc, #216]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f003 030c 	and.w	r3, r3, #12
 8004368:	2b08      	cmp	r3, #8
 800436a:	d061      	beq.n	8004430 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	69db      	ldr	r3, [r3, #28]
 8004370:	2b02      	cmp	r3, #2
 8004372:	d146      	bne.n	8004402 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004374:	4b33      	ldr	r3, [pc, #204]	@ (8004444 <HAL_RCC_OscConfig+0x4cc>)
 8004376:	2200      	movs	r2, #0
 8004378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437a:	f7fe fa31 	bl	80027e0 <HAL_GetTick>
 800437e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004380:	e008      	b.n	8004394 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004382:	f7fe fa2d 	bl	80027e0 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d901      	bls.n	8004394 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e06d      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004394:	4b29      	ldr	r3, [pc, #164]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1f0      	bne.n	8004382 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a1b      	ldr	r3, [r3, #32]
 80043a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a8:	d108      	bne.n	80043bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043aa:	4b24      	ldr	r3, [pc, #144]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	4921      	ldr	r1, [pc, #132]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043bc:	4b1f      	ldr	r3, [pc, #124]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a19      	ldr	r1, [r3, #32]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043cc:	430b      	orrs	r3, r1
 80043ce:	491b      	ldr	r1, [pc, #108]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004444 <HAL_RCC_OscConfig+0x4cc>)
 80043d6:	2201      	movs	r2, #1
 80043d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043da:	f7fe fa01 	bl	80027e0 <HAL_GetTick>
 80043de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043e0:	e008      	b.n	80043f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e2:	f7fe f9fd 	bl	80027e0 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d901      	bls.n	80043f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e03d      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043f4:	4b11      	ldr	r3, [pc, #68]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d0f0      	beq.n	80043e2 <HAL_RCC_OscConfig+0x46a>
 8004400:	e035      	b.n	800446e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004402:	4b10      	ldr	r3, [pc, #64]	@ (8004444 <HAL_RCC_OscConfig+0x4cc>)
 8004404:	2200      	movs	r2, #0
 8004406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004408:	f7fe f9ea 	bl	80027e0 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004410:	f7fe f9e6 	bl	80027e0 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e026      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004422:	4b06      	ldr	r3, [pc, #24]	@ (800443c <HAL_RCC_OscConfig+0x4c4>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f0      	bne.n	8004410 <HAL_RCC_OscConfig+0x498>
 800442e:	e01e      	b.n	800446e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d107      	bne.n	8004448 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e019      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
 800443c:	40021000 	.word	0x40021000
 8004440:	40007000 	.word	0x40007000
 8004444:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004448:	4b0b      	ldr	r3, [pc, #44]	@ (8004478 <HAL_RCC_OscConfig+0x500>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a1b      	ldr	r3, [r3, #32]
 8004458:	429a      	cmp	r2, r3
 800445a:	d106      	bne.n	800446a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004466:	429a      	cmp	r2, r3
 8004468:	d001      	beq.n	800446e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e000      	b.n	8004470 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40021000 	.word	0x40021000

0800447c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0d0      	b.n	8004632 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004490:	4b6a      	ldr	r3, [pc, #424]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	683a      	ldr	r2, [r7, #0]
 800449a:	429a      	cmp	r2, r3
 800449c:	d910      	bls.n	80044c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800449e:	4b67      	ldr	r3, [pc, #412]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f023 0207 	bic.w	r2, r3, #7
 80044a6:	4965      	ldr	r1, [pc, #404]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ae:	4b63      	ldr	r3, [pc, #396]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0307 	and.w	r3, r3, #7
 80044b6:	683a      	ldr	r2, [r7, #0]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d001      	beq.n	80044c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e0b8      	b.n	8004632 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d020      	beq.n	800450e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d005      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044d8:	4b59      	ldr	r3, [pc, #356]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	4a58      	ldr	r2, [pc, #352]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 80044de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d005      	beq.n	80044fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044f0:	4b53      	ldr	r3, [pc, #332]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	4a52      	ldr	r2, [pc, #328]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 80044f6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80044fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044fc:	4b50      	ldr	r3, [pc, #320]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	494d      	ldr	r1, [pc, #308]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 800450a:	4313      	orrs	r3, r2
 800450c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b00      	cmp	r3, #0
 8004518:	d040      	beq.n	800459c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d107      	bne.n	8004532 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004522:	4b47      	ldr	r3, [pc, #284]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d115      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e07f      	b.n	8004632 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	2b02      	cmp	r3, #2
 8004538:	d107      	bne.n	800454a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800453a:	4b41      	ldr	r3, [pc, #260]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d109      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e073      	b.n	8004632 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800454a:	4b3d      	ldr	r3, [pc, #244]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e06b      	b.n	8004632 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800455a:	4b39      	ldr	r3, [pc, #228]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f023 0203 	bic.w	r2, r3, #3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	4936      	ldr	r1, [pc, #216]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 8004568:	4313      	orrs	r3, r2
 800456a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800456c:	f7fe f938 	bl	80027e0 <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004572:	e00a      	b.n	800458a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004574:	f7fe f934 	bl	80027e0 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004582:	4293      	cmp	r3, r2
 8004584:	d901      	bls.n	800458a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e053      	b.n	8004632 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800458a:	4b2d      	ldr	r3, [pc, #180]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f003 020c 	and.w	r2, r3, #12
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	429a      	cmp	r2, r3
 800459a:	d1eb      	bne.n	8004574 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800459c:	4b27      	ldr	r3, [pc, #156]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d210      	bcs.n	80045cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045aa:	4b24      	ldr	r3, [pc, #144]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f023 0207 	bic.w	r2, r3, #7
 80045b2:	4922      	ldr	r1, [pc, #136]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ba:	4b20      	ldr	r3, [pc, #128]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0307 	and.w	r3, r3, #7
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d001      	beq.n	80045cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e032      	b.n	8004632 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d008      	beq.n	80045ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045d8:	4b19      	ldr	r3, [pc, #100]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	4916      	ldr	r1, [pc, #88]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0308 	and.w	r3, r3, #8
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d009      	beq.n	800460a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045f6:	4b12      	ldr	r3, [pc, #72]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	490e      	ldr	r1, [pc, #56]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 8004606:	4313      	orrs	r3, r2
 8004608:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800460a:	f000 f821 	bl	8004650 <HAL_RCC_GetSysClockFreq>
 800460e:	4602      	mov	r2, r0
 8004610:	4b0b      	ldr	r3, [pc, #44]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	091b      	lsrs	r3, r3, #4
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	490a      	ldr	r1, [pc, #40]	@ (8004644 <HAL_RCC_ClockConfig+0x1c8>)
 800461c:	5ccb      	ldrb	r3, [r1, r3]
 800461e:	fa22 f303 	lsr.w	r3, r2, r3
 8004622:	4a09      	ldr	r2, [pc, #36]	@ (8004648 <HAL_RCC_ClockConfig+0x1cc>)
 8004624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004626:	4b09      	ldr	r3, [pc, #36]	@ (800464c <HAL_RCC_ClockConfig+0x1d0>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f7fe f896 	bl	800275c <HAL_InitTick>

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	40022000 	.word	0x40022000
 8004640:	40021000 	.word	0x40021000
 8004644:	080071c8 	.word	0x080071c8
 8004648:	20000098 	.word	0x20000098
 800464c:	2000009c 	.word	0x2000009c

08004650 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004650:	b480      	push	{r7}
 8004652:	b087      	sub	sp, #28
 8004654:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	60fb      	str	r3, [r7, #12]
 800465a:	2300      	movs	r3, #0
 800465c:	60bb      	str	r3, [r7, #8]
 800465e:	2300      	movs	r3, #0
 8004660:	617b      	str	r3, [r7, #20]
 8004662:	2300      	movs	r3, #0
 8004664:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004666:	2300      	movs	r3, #0
 8004668:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800466a:	4b1e      	ldr	r3, [pc, #120]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f003 030c 	and.w	r3, r3, #12
 8004676:	2b04      	cmp	r3, #4
 8004678:	d002      	beq.n	8004680 <HAL_RCC_GetSysClockFreq+0x30>
 800467a:	2b08      	cmp	r3, #8
 800467c:	d003      	beq.n	8004686 <HAL_RCC_GetSysClockFreq+0x36>
 800467e:	e027      	b.n	80046d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004680:	4b19      	ldr	r3, [pc, #100]	@ (80046e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004682:	613b      	str	r3, [r7, #16]
      break;
 8004684:	e027      	b.n	80046d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	0c9b      	lsrs	r3, r3, #18
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	4a17      	ldr	r2, [pc, #92]	@ (80046ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8004690:	5cd3      	ldrb	r3, [r2, r3]
 8004692:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d010      	beq.n	80046c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800469e:	4b11      	ldr	r3, [pc, #68]	@ (80046e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	0c5b      	lsrs	r3, r3, #17
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	4a11      	ldr	r2, [pc, #68]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80046aa:	5cd3      	ldrb	r3, [r2, r3]
 80046ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a0d      	ldr	r2, [pc, #52]	@ (80046e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80046b2:	fb03 f202 	mul.w	r2, r3, r2
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046bc:	617b      	str	r3, [r7, #20]
 80046be:	e004      	b.n	80046ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a0c      	ldr	r2, [pc, #48]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80046c4:	fb02 f303 	mul.w	r3, r2, r3
 80046c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	613b      	str	r3, [r7, #16]
      break;
 80046ce:	e002      	b.n	80046d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046d0:	4b05      	ldr	r3, [pc, #20]	@ (80046e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80046d2:	613b      	str	r3, [r7, #16]
      break;
 80046d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046d6:	693b      	ldr	r3, [r7, #16]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	371c      	adds	r7, #28
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	40021000 	.word	0x40021000
 80046e8:	007a1200 	.word	0x007a1200
 80046ec:	080071e0 	.word	0x080071e0
 80046f0:	080071f0 	.word	0x080071f0
 80046f4:	003d0900 	.word	0x003d0900

080046f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046fc:	4b02      	ldr	r3, [pc, #8]	@ (8004708 <HAL_RCC_GetHCLKFreq+0x10>)
 80046fe:	681b      	ldr	r3, [r3, #0]
}
 8004700:	4618      	mov	r0, r3
 8004702:	46bd      	mov	sp, r7
 8004704:	bc80      	pop	{r7}
 8004706:	4770      	bx	lr
 8004708:	20000098 	.word	0x20000098

0800470c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004710:	f7ff fff2 	bl	80046f8 <HAL_RCC_GetHCLKFreq>
 8004714:	4602      	mov	r2, r0
 8004716:	4b05      	ldr	r3, [pc, #20]	@ (800472c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	0a1b      	lsrs	r3, r3, #8
 800471c:	f003 0307 	and.w	r3, r3, #7
 8004720:	4903      	ldr	r1, [pc, #12]	@ (8004730 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004722:	5ccb      	ldrb	r3, [r1, r3]
 8004724:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004728:	4618      	mov	r0, r3
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40021000 	.word	0x40021000
 8004730:	080071d8 	.word	0x080071d8

08004734 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004738:	f7ff ffde 	bl	80046f8 <HAL_RCC_GetHCLKFreq>
 800473c:	4602      	mov	r2, r0
 800473e:	4b05      	ldr	r3, [pc, #20]	@ (8004754 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	0adb      	lsrs	r3, r3, #11
 8004744:	f003 0307 	and.w	r3, r3, #7
 8004748:	4903      	ldr	r1, [pc, #12]	@ (8004758 <HAL_RCC_GetPCLK2Freq+0x24>)
 800474a:	5ccb      	ldrb	r3, [r1, r3]
 800474c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004750:	4618      	mov	r0, r3
 8004752:	bd80      	pop	{r7, pc}
 8004754:	40021000 	.word	0x40021000
 8004758:	080071d8 	.word	0x080071d8

0800475c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004764:	4b0a      	ldr	r3, [pc, #40]	@ (8004790 <RCC_Delay+0x34>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a0a      	ldr	r2, [pc, #40]	@ (8004794 <RCC_Delay+0x38>)
 800476a:	fba2 2303 	umull	r2, r3, r2, r3
 800476e:	0a5b      	lsrs	r3, r3, #9
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	fb02 f303 	mul.w	r3, r2, r3
 8004776:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004778:	bf00      	nop
  }
  while (Delay --);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	1e5a      	subs	r2, r3, #1
 800477e:	60fa      	str	r2, [r7, #12]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1f9      	bne.n	8004778 <RCC_Delay+0x1c>
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	bc80      	pop	{r7}
 800478e:	4770      	bx	lr
 8004790:	20000098 	.word	0x20000098
 8004794:	10624dd3 	.word	0x10624dd3

08004798 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e076      	b.n	8004898 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d108      	bne.n	80047c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047ba:	d009      	beq.n	80047d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	61da      	str	r2, [r3, #28]
 80047c2:	e005      	b.n	80047d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fd fd5c 	bl	80022a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004806:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004818:	431a      	orrs	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	431a      	orrs	r2, r3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	431a      	orrs	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004840:	431a      	orrs	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004854:	ea42 0103 	orr.w	r1, r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	0c1a      	lsrs	r2, r3, #16
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f002 0204 	and.w	r2, r2, #4
 8004876:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	69da      	ldr	r2, [r3, #28]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004886:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3708      	adds	r7, #8
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e041      	b.n	8004936 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d106      	bne.n	80048cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f7fd fd3a 	bl	8002340 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	3304      	adds	r3, #4
 80048dc:	4619      	mov	r1, r3
 80048de:	4610      	mov	r0, r2
 80048e0:	f000 fab2 	bl	8004e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004934:	2300      	movs	r3, #0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3708      	adds	r7, #8
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b082      	sub	sp, #8
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e041      	b.n	80049d4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	d106      	bne.n	800496a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f839 	bl	80049dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2202      	movs	r2, #2
 800496e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	3304      	adds	r3, #4
 800497a:	4619      	mov	r1, r3
 800497c:	4610      	mov	r0, r2
 800497e:	f000 fa63 	bl	8004e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3708      	adds	r7, #8
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bc80      	pop	{r7}
 80049ec:	4770      	bx	lr
	...

080049f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d109      	bne.n	8004a14 <HAL_TIM_PWM_Start+0x24>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	bf14      	ite	ne
 8004a0c:	2301      	movne	r3, #1
 8004a0e:	2300      	moveq	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	e022      	b.n	8004a5a <HAL_TIM_PWM_Start+0x6a>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	2b04      	cmp	r3, #4
 8004a18:	d109      	bne.n	8004a2e <HAL_TIM_PWM_Start+0x3e>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	bf14      	ite	ne
 8004a26:	2301      	movne	r3, #1
 8004a28:	2300      	moveq	r3, #0
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	e015      	b.n	8004a5a <HAL_TIM_PWM_Start+0x6a>
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d109      	bne.n	8004a48 <HAL_TIM_PWM_Start+0x58>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	bf14      	ite	ne
 8004a40:	2301      	movne	r3, #1
 8004a42:	2300      	moveq	r3, #0
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	e008      	b.n	8004a5a <HAL_TIM_PWM_Start+0x6a>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	bf14      	ite	ne
 8004a54:	2301      	movne	r3, #1
 8004a56:	2300      	moveq	r3, #0
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e05e      	b.n	8004b20 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d104      	bne.n	8004a72 <HAL_TIM_PWM_Start+0x82>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a70:	e013      	b.n	8004a9a <HAL_TIM_PWM_Start+0xaa>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	d104      	bne.n	8004a82 <HAL_TIM_PWM_Start+0x92>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a80:	e00b      	b.n	8004a9a <HAL_TIM_PWM_Start+0xaa>
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b08      	cmp	r3, #8
 8004a86:	d104      	bne.n	8004a92 <HAL_TIM_PWM_Start+0xa2>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a90:	e003      	b.n	8004a9a <HAL_TIM_PWM_Start+0xaa>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2202      	movs	r2, #2
 8004a96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	6839      	ldr	r1, [r7, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 fc5c 	bl	8005360 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a1e      	ldr	r2, [pc, #120]	@ (8004b28 <HAL_TIM_PWM_Start+0x138>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d107      	bne.n	8004ac2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ac0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a18      	ldr	r2, [pc, #96]	@ (8004b28 <HAL_TIM_PWM_Start+0x138>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d00e      	beq.n	8004aea <HAL_TIM_PWM_Start+0xfa>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ad4:	d009      	beq.n	8004aea <HAL_TIM_PWM_Start+0xfa>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a14      	ldr	r2, [pc, #80]	@ (8004b2c <HAL_TIM_PWM_Start+0x13c>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d004      	beq.n	8004aea <HAL_TIM_PWM_Start+0xfa>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a12      	ldr	r2, [pc, #72]	@ (8004b30 <HAL_TIM_PWM_Start+0x140>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d111      	bne.n	8004b0e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f003 0307 	and.w	r3, r3, #7
 8004af4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2b06      	cmp	r3, #6
 8004afa:	d010      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f042 0201 	orr.w	r2, r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b0c:	e007      	b.n	8004b1e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0201 	orr.w	r2, r2, #1
 8004b1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	40012c00 	.word	0x40012c00
 8004b2c:	40000400 	.word	0x40000400
 8004b30:	40000800 	.word	0x40000800

08004b34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b086      	sub	sp, #24
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b40:	2300      	movs	r3, #0
 8004b42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d101      	bne.n	8004b52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b4e:	2302      	movs	r3, #2
 8004b50:	e0ae      	b.n	8004cb0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b0c      	cmp	r3, #12
 8004b5e:	f200 809f 	bhi.w	8004ca0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004b62:	a201      	add	r2, pc, #4	@ (adr r2, 8004b68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b68:	08004b9d 	.word	0x08004b9d
 8004b6c:	08004ca1 	.word	0x08004ca1
 8004b70:	08004ca1 	.word	0x08004ca1
 8004b74:	08004ca1 	.word	0x08004ca1
 8004b78:	08004bdd 	.word	0x08004bdd
 8004b7c:	08004ca1 	.word	0x08004ca1
 8004b80:	08004ca1 	.word	0x08004ca1
 8004b84:	08004ca1 	.word	0x08004ca1
 8004b88:	08004c1f 	.word	0x08004c1f
 8004b8c:	08004ca1 	.word	0x08004ca1
 8004b90:	08004ca1 	.word	0x08004ca1
 8004b94:	08004ca1 	.word	0x08004ca1
 8004b98:	08004c5f 	.word	0x08004c5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68b9      	ldr	r1, [r7, #8]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 f9be 	bl	8004f24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	699a      	ldr	r2, [r3, #24]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0208 	orr.w	r2, r2, #8
 8004bb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699a      	ldr	r2, [r3, #24]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f022 0204 	bic.w	r2, r2, #4
 8004bc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	6999      	ldr	r1, [r3, #24]
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	691a      	ldr	r2, [r3, #16]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	619a      	str	r2, [r3, #24]
      break;
 8004bda:	e064      	b.n	8004ca6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68b9      	ldr	r1, [r7, #8]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f000 fa04 	bl	8004ff0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699a      	ldr	r2, [r3, #24]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	699a      	ldr	r2, [r3, #24]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6999      	ldr	r1, [r3, #24]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	021a      	lsls	r2, r3, #8
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	619a      	str	r2, [r3, #24]
      break;
 8004c1c:	e043      	b.n	8004ca6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68b9      	ldr	r1, [r7, #8]
 8004c24:	4618      	mov	r0, r3
 8004c26:	f000 fa4d 	bl	80050c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	69da      	ldr	r2, [r3, #28]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f042 0208 	orr.w	r2, r2, #8
 8004c38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	69da      	ldr	r2, [r3, #28]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 0204 	bic.w	r2, r2, #4
 8004c48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	69d9      	ldr	r1, [r3, #28]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	691a      	ldr	r2, [r3, #16]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	61da      	str	r2, [r3, #28]
      break;
 8004c5c:	e023      	b.n	8004ca6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68b9      	ldr	r1, [r7, #8]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f000 fa97 	bl	8005198 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	69da      	ldr	r2, [r3, #28]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	69da      	ldr	r2, [r3, #28]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	69d9      	ldr	r1, [r3, #28]
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	021a      	lsls	r2, r3, #8
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	61da      	str	r2, [r3, #28]
      break;
 8004c9e:	e002      	b.n	8004ca6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ca4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cae:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3718      	adds	r7, #24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d101      	bne.n	8004cd4 <HAL_TIM_ConfigClockSource+0x1c>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	e0b4      	b.n	8004e3e <HAL_TIM_ConfigClockSource+0x186>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2202      	movs	r2, #2
 8004ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004cf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d0c:	d03e      	beq.n	8004d8c <HAL_TIM_ConfigClockSource+0xd4>
 8004d0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d12:	f200 8087 	bhi.w	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
 8004d16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d1a:	f000 8086 	beq.w	8004e2a <HAL_TIM_ConfigClockSource+0x172>
 8004d1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d22:	d87f      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
 8004d24:	2b70      	cmp	r3, #112	@ 0x70
 8004d26:	d01a      	beq.n	8004d5e <HAL_TIM_ConfigClockSource+0xa6>
 8004d28:	2b70      	cmp	r3, #112	@ 0x70
 8004d2a:	d87b      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
 8004d2c:	2b60      	cmp	r3, #96	@ 0x60
 8004d2e:	d050      	beq.n	8004dd2 <HAL_TIM_ConfigClockSource+0x11a>
 8004d30:	2b60      	cmp	r3, #96	@ 0x60
 8004d32:	d877      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
 8004d34:	2b50      	cmp	r3, #80	@ 0x50
 8004d36:	d03c      	beq.n	8004db2 <HAL_TIM_ConfigClockSource+0xfa>
 8004d38:	2b50      	cmp	r3, #80	@ 0x50
 8004d3a:	d873      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
 8004d3c:	2b40      	cmp	r3, #64	@ 0x40
 8004d3e:	d058      	beq.n	8004df2 <HAL_TIM_ConfigClockSource+0x13a>
 8004d40:	2b40      	cmp	r3, #64	@ 0x40
 8004d42:	d86f      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
 8004d44:	2b30      	cmp	r3, #48	@ 0x30
 8004d46:	d064      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x15a>
 8004d48:	2b30      	cmp	r3, #48	@ 0x30
 8004d4a:	d86b      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
 8004d4c:	2b20      	cmp	r3, #32
 8004d4e:	d060      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x15a>
 8004d50:	2b20      	cmp	r3, #32
 8004d52:	d867      	bhi.n	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d05c      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x15a>
 8004d58:	2b10      	cmp	r3, #16
 8004d5a:	d05a      	beq.n	8004e12 <HAL_TIM_ConfigClockSource+0x15a>
 8004d5c:	e062      	b.n	8004e24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d6e:	f000 fad8 	bl	8005322 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	609a      	str	r2, [r3, #8]
      break;
 8004d8a:	e04f      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d9c:	f000 fac1 	bl	8005322 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	689a      	ldr	r2, [r3, #8]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004dae:	609a      	str	r2, [r3, #8]
      break;
 8004db0:	e03c      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	f000 fa38 	bl	8005234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2150      	movs	r1, #80	@ 0x50
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 fa8f 	bl	80052ee <TIM_ITRx_SetConfig>
      break;
 8004dd0:	e02c      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dde:	461a      	mov	r2, r3
 8004de0:	f000 fa56 	bl	8005290 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2160      	movs	r1, #96	@ 0x60
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 fa7f 	bl	80052ee <TIM_ITRx_SetConfig>
      break;
 8004df0:	e01c      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dfe:	461a      	mov	r2, r3
 8004e00:	f000 fa18 	bl	8005234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2140      	movs	r1, #64	@ 0x40
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fa6f 	bl	80052ee <TIM_ITRx_SetConfig>
      break;
 8004e10:	e00c      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	4610      	mov	r0, r2
 8004e1e:	f000 fa66 	bl	80052ee <TIM_ITRx_SetConfig>
      break;
 8004e22:	e003      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	73fb      	strb	r3, [r7, #15]
      break;
 8004e28:	e000      	b.n	8004e2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
	...

08004e48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a2f      	ldr	r2, [pc, #188]	@ (8004f18 <TIM_Base_SetConfig+0xd0>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00b      	beq.n	8004e78 <TIM_Base_SetConfig+0x30>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e66:	d007      	beq.n	8004e78 <TIM_Base_SetConfig+0x30>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a2c      	ldr	r2, [pc, #176]	@ (8004f1c <TIM_Base_SetConfig+0xd4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d003      	beq.n	8004e78 <TIM_Base_SetConfig+0x30>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a2b      	ldr	r2, [pc, #172]	@ (8004f20 <TIM_Base_SetConfig+0xd8>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d108      	bne.n	8004e8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a22      	ldr	r2, [pc, #136]	@ (8004f18 <TIM_Base_SetConfig+0xd0>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d00b      	beq.n	8004eaa <TIM_Base_SetConfig+0x62>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e98:	d007      	beq.n	8004eaa <TIM_Base_SetConfig+0x62>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8004f1c <TIM_Base_SetConfig+0xd4>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d003      	beq.n	8004eaa <TIM_Base_SetConfig+0x62>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a1e      	ldr	r2, [pc, #120]	@ (8004f20 <TIM_Base_SetConfig+0xd8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d108      	bne.n	8004ebc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	689a      	ldr	r2, [r3, #8]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a0d      	ldr	r2, [pc, #52]	@ (8004f18 <TIM_Base_SetConfig+0xd0>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d103      	bne.n	8004ef0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	691a      	ldr	r2, [r3, #16]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d005      	beq.n	8004f0e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	f023 0201 	bic.w	r2, r3, #1
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	611a      	str	r2, [r3, #16]
  }
}
 8004f0e:	bf00      	nop
 8004f10:	3714      	adds	r7, #20
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr
 8004f18:	40012c00 	.word	0x40012c00
 8004f1c:	40000400 	.word	0x40000400
 8004f20:	40000800 	.word	0x40000800

08004f24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b087      	sub	sp, #28
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a1b      	ldr	r3, [r3, #32]
 8004f32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	f023 0201 	bic.w	r2, r3, #1
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 0303 	bic.w	r3, r3, #3
 8004f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	f023 0302 	bic.w	r3, r3, #2
 8004f6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8004fec <TIM_OC1_SetConfig+0xc8>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d10c      	bne.n	8004f9a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f023 0308 	bic.w	r3, r3, #8
 8004f86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f023 0304 	bic.w	r3, r3, #4
 8004f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a13      	ldr	r2, [pc, #76]	@ (8004fec <TIM_OC1_SetConfig+0xc8>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d111      	bne.n	8004fc6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	621a      	str	r2, [r3, #32]
}
 8004fe0:	bf00      	nop
 8004fe2:	371c      	adds	r7, #28
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bc80      	pop	{r7}
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40012c00 	.word	0x40012c00

08004ff0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b087      	sub	sp, #28
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	f023 0210 	bic.w	r2, r3, #16
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800501e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005026:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	021b      	lsls	r3, r3, #8
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	4313      	orrs	r3, r2
 8005032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	f023 0320 	bic.w	r3, r3, #32
 800503a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	4313      	orrs	r3, r2
 8005046:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a1d      	ldr	r2, [pc, #116]	@ (80050c0 <TIM_OC2_SetConfig+0xd0>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d10d      	bne.n	800506c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005056:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	011b      	lsls	r3, r3, #4
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	4313      	orrs	r3, r2
 8005062:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800506a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a14      	ldr	r2, [pc, #80]	@ (80050c0 <TIM_OC2_SetConfig+0xd0>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d113      	bne.n	800509c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800507a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005082:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	695b      	ldr	r3, [r3, #20]
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	693a      	ldr	r2, [r7, #16]
 8005098:	4313      	orrs	r3, r2
 800509a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	685a      	ldr	r2, [r3, #4]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	621a      	str	r2, [r3, #32]
}
 80050b6:	bf00      	nop
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bc80      	pop	{r7}
 80050be:	4770      	bx	lr
 80050c0:	40012c00 	.word	0x40012c00

080050c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f023 0303 	bic.w	r3, r3, #3
 80050fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	4313      	orrs	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800510c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	021b      	lsls	r3, r3, #8
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	4313      	orrs	r3, r2
 8005118:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a1d      	ldr	r2, [pc, #116]	@ (8005194 <TIM_OC3_SetConfig+0xd0>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d10d      	bne.n	800513e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	021b      	lsls	r3, r3, #8
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	4313      	orrs	r3, r2
 8005134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800513c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a14      	ldr	r2, [pc, #80]	@ (8005194 <TIM_OC3_SetConfig+0xd0>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d113      	bne.n	800516e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800514c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005154:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	693a      	ldr	r2, [r7, #16]
 800515e:	4313      	orrs	r3, r2
 8005160:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	011b      	lsls	r3, r3, #4
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	4313      	orrs	r3, r2
 800516c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	621a      	str	r2, [r3, #32]
}
 8005188:	bf00      	nop
 800518a:	371c      	adds	r7, #28
 800518c:	46bd      	mov	sp, r7
 800518e:	bc80      	pop	{r7}
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	40012c00 	.word	0x40012c00

08005198 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	021b      	lsls	r3, r3, #8
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	4313      	orrs	r3, r2
 80051da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	031b      	lsls	r3, r3, #12
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a0f      	ldr	r2, [pc, #60]	@ (8005230 <TIM_OC4_SetConfig+0x98>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d109      	bne.n	800520c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	019b      	lsls	r3, r3, #6
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	4313      	orrs	r3, r2
 800520a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	697a      	ldr	r2, [r7, #20]
 8005210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	693a      	ldr	r2, [r7, #16]
 8005224:	621a      	str	r2, [r3, #32]
}
 8005226:	bf00      	nop
 8005228:	371c      	adds	r7, #28
 800522a:	46bd      	mov	sp, r7
 800522c:	bc80      	pop	{r7}
 800522e:	4770      	bx	lr
 8005230:	40012c00 	.word	0x40012c00

08005234 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005234:	b480      	push	{r7}
 8005236:	b087      	sub	sp, #28
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	f023 0201 	bic.w	r2, r3, #1
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800525e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	011b      	lsls	r3, r3, #4
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	4313      	orrs	r3, r2
 8005268:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	f023 030a 	bic.w	r3, r3, #10
 8005270:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	4313      	orrs	r3, r2
 8005278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	621a      	str	r2, [r3, #32]
}
 8005286:	bf00      	nop
 8005288:	371c      	adds	r7, #28
 800528a:	46bd      	mov	sp, r7
 800528c:	bc80      	pop	{r7}
 800528e:	4770      	bx	lr

08005290 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005290:	b480      	push	{r7}
 8005292:	b087      	sub	sp, #28
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6a1b      	ldr	r3, [r3, #32]
 80052a6:	f023 0210 	bic.w	r2, r3, #16
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	031b      	lsls	r3, r3, #12
 80052c0:	693a      	ldr	r2, [r7, #16]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80052cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	693a      	ldr	r2, [r7, #16]
 80052dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	621a      	str	r2, [r3, #32]
}
 80052e4:	bf00      	nop
 80052e6:	371c      	adds	r7, #28
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bc80      	pop	{r7}
 80052ec:	4770      	bx	lr

080052ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b085      	sub	sp, #20
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
 80052f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005304:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	4313      	orrs	r3, r2
 800530c:	f043 0307 	orr.w	r3, r3, #7
 8005310:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	609a      	str	r2, [r3, #8]
}
 8005318:	bf00      	nop
 800531a:	3714      	adds	r7, #20
 800531c:	46bd      	mov	sp, r7
 800531e:	bc80      	pop	{r7}
 8005320:	4770      	bx	lr

08005322 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005322:	b480      	push	{r7}
 8005324:	b087      	sub	sp, #28
 8005326:	af00      	add	r7, sp, #0
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	607a      	str	r2, [r7, #4]
 800532e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800533c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	021a      	lsls	r2, r3, #8
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	431a      	orrs	r2, r3
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	4313      	orrs	r3, r2
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	4313      	orrs	r3, r2
 800534e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	609a      	str	r2, [r3, #8]
}
 8005356:	bf00      	nop
 8005358:	371c      	adds	r7, #28
 800535a:	46bd      	mov	sp, r7
 800535c:	bc80      	pop	{r7}
 800535e:	4770      	bx	lr

08005360 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005360:	b480      	push	{r7}
 8005362:	b087      	sub	sp, #28
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	f003 031f 	and.w	r3, r3, #31
 8005372:	2201      	movs	r2, #1
 8005374:	fa02 f303 	lsl.w	r3, r2, r3
 8005378:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6a1a      	ldr	r2, [r3, #32]
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	43db      	mvns	r3, r3
 8005382:	401a      	ands	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6a1a      	ldr	r2, [r3, #32]
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	f003 031f 	and.w	r3, r3, #31
 8005392:	6879      	ldr	r1, [r7, #4]
 8005394:	fa01 f303 	lsl.w	r3, r1, r3
 8005398:	431a      	orrs	r2, r3
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	621a      	str	r2, [r3, #32]
}
 800539e:	bf00      	nop
 80053a0:	371c      	adds	r7, #28
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bc80      	pop	{r7}
 80053a6:	4770      	bx	lr

080053a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b085      	sub	sp, #20
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d101      	bne.n	80053c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053bc:	2302      	movs	r3, #2
 80053be:	e046      	b.n	800544e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2202      	movs	r2, #2
 80053cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68fa      	ldr	r2, [r7, #12]
 80053f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a16      	ldr	r2, [pc, #88]	@ (8005458 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d00e      	beq.n	8005422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800540c:	d009      	beq.n	8005422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a12      	ldr	r2, [pc, #72]	@ (800545c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d004      	beq.n	8005422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a10      	ldr	r2, [pc, #64]	@ (8005460 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d10c      	bne.n	800543c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005428:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	4313      	orrs	r3, r2
 8005432:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3714      	adds	r7, #20
 8005452:	46bd      	mov	sp, r7
 8005454:	bc80      	pop	{r7}
 8005456:	4770      	bx	lr
 8005458:	40012c00 	.word	0x40012c00
 800545c:	40000400 	.word	0x40000400
 8005460:	40000800 	.word	0x40000800

08005464 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e042      	b.n	80054fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d106      	bne.n	8005490 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7fc fff0 	bl	8002470 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2224      	movs	r2, #36	@ 0x24
 8005494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68da      	ldr	r2, [r3, #12]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80054a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 fdb7 	bl	800601c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80054bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	695a      	ldr	r2, [r3, #20]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80054cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68da      	ldr	r2, [r3, #12]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2220      	movs	r2, #32
 80054f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3708      	adds	r7, #8
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b08a      	sub	sp, #40	@ 0x28
 8005508:	af02      	add	r7, sp, #8
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	603b      	str	r3, [r7, #0]
 8005510:	4613      	mov	r3, r2
 8005512:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005514:	2300      	movs	r3, #0
 8005516:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b20      	cmp	r3, #32
 8005522:	d175      	bne.n	8005610 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_UART_Transmit+0x2c>
 800552a:	88fb      	ldrh	r3, [r7, #6]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e06e      	b.n	8005612 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2221      	movs	r2, #33	@ 0x21
 800553e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005542:	f7fd f94d 	bl	80027e0 <HAL_GetTick>
 8005546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	88fa      	ldrh	r2, [r7, #6]
 800554c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	88fa      	ldrh	r2, [r7, #6]
 8005552:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800555c:	d108      	bne.n	8005570 <HAL_UART_Transmit+0x6c>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d104      	bne.n	8005570 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005566:	2300      	movs	r3, #0
 8005568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	61bb      	str	r3, [r7, #24]
 800556e:	e003      	b.n	8005578 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005574:	2300      	movs	r3, #0
 8005576:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005578:	e02e      	b.n	80055d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	2200      	movs	r2, #0
 8005582:	2180      	movs	r1, #128	@ 0x80
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f000 fb1c 	bl	8005bc2 <UART_WaitOnFlagUntilTimeout>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d005      	beq.n	800559c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2220      	movs	r2, #32
 8005594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e03a      	b.n	8005612 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10b      	bne.n	80055ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	881b      	ldrh	r3, [r3, #0]
 80055a6:	461a      	mov	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	3302      	adds	r3, #2
 80055b6:	61bb      	str	r3, [r7, #24]
 80055b8:	e007      	b.n	80055ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	781a      	ldrb	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	3301      	adds	r3, #1
 80055c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80055dc:	b29b      	uxth	r3, r3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1cb      	bne.n	800557a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	9300      	str	r3, [sp, #0]
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	2200      	movs	r2, #0
 80055ea:	2140      	movs	r1, #64	@ 0x40
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 fae8 	bl	8005bc2 <UART_WaitOnFlagUntilTimeout>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d005      	beq.n	8005604 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2220      	movs	r2, #32
 80055fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e006      	b.n	8005612 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2220      	movs	r2, #32
 8005608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800560c:	2300      	movs	r3, #0
 800560e:	e000      	b.n	8005612 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005610:	2302      	movs	r3, #2
  }
}
 8005612:	4618      	mov	r0, r3
 8005614:	3720      	adds	r7, #32
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}

0800561a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800561a:	b580      	push	{r7, lr}
 800561c:	b084      	sub	sp, #16
 800561e:	af00      	add	r7, sp, #0
 8005620:	60f8      	str	r0, [r7, #12]
 8005622:	60b9      	str	r1, [r7, #8]
 8005624:	4613      	mov	r3, r2
 8005626:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b20      	cmp	r3, #32
 8005632:	d112      	bne.n	800565a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d002      	beq.n	8005640 <HAL_UART_Receive_IT+0x26>
 800563a:	88fb      	ldrh	r3, [r7, #6]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e00b      	b.n	800565c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800564a:	88fb      	ldrh	r3, [r7, #6]
 800564c:	461a      	mov	r2, r3
 800564e:	68b9      	ldr	r1, [r7, #8]
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f000 fb0f 	bl	8005c74 <UART_Start_Receive_IT>
 8005656:	4603      	mov	r3, r0
 8005658:	e000      	b.n	800565c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800565a:	2302      	movs	r3, #2
  }
}
 800565c:	4618      	mov	r0, r3
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b0ba      	sub	sp, #232	@ 0xe8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800568a:	2300      	movs	r3, #0
 800568c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005690:	2300      	movs	r3, #0
 8005692:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800569a:	f003 030f 	and.w	r3, r3, #15
 800569e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80056a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10f      	bne.n	80056ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ae:	f003 0320 	and.w	r3, r3, #32
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d009      	beq.n	80056ca <HAL_UART_IRQHandler+0x66>
 80056b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056ba:	f003 0320 	and.w	r3, r3, #32
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d003      	beq.n	80056ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 fbec 	bl	8005ea0 <UART_Receive_IT>
      return;
 80056c8:	e25b      	b.n	8005b82 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80056ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f000 80de 	beq.w	8005890 <HAL_UART_IRQHandler+0x22c>
 80056d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056d8:	f003 0301 	and.w	r3, r3, #1
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d106      	bne.n	80056ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80056e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 80d1 	beq.w	8005890 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80056ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00b      	beq.n	8005712 <HAL_UART_IRQHandler+0xae>
 80056fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005702:	2b00      	cmp	r3, #0
 8005704:	d005      	beq.n	8005712 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800570a:	f043 0201 	orr.w	r2, r3, #1
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005716:	f003 0304 	and.w	r3, r3, #4
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00b      	beq.n	8005736 <HAL_UART_IRQHandler+0xd2>
 800571e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	2b00      	cmp	r3, #0
 8005728:	d005      	beq.n	8005736 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800572e:	f043 0202 	orr.w	r2, r3, #2
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00b      	beq.n	800575a <HAL_UART_IRQHandler+0xf6>
 8005742:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d005      	beq.n	800575a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005752:	f043 0204 	orr.w	r2, r3, #4
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800575a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800575e:	f003 0308 	and.w	r3, r3, #8
 8005762:	2b00      	cmp	r3, #0
 8005764:	d011      	beq.n	800578a <HAL_UART_IRQHandler+0x126>
 8005766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b00      	cmp	r3, #0
 8005770:	d105      	bne.n	800577e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	2b00      	cmp	r3, #0
 800577c:	d005      	beq.n	800578a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005782:	f043 0208 	orr.w	r2, r3, #8
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800578e:	2b00      	cmp	r3, #0
 8005790:	f000 81f2 	beq.w	8005b78 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005798:	f003 0320 	and.w	r3, r3, #32
 800579c:	2b00      	cmp	r3, #0
 800579e:	d008      	beq.n	80057b2 <HAL_UART_IRQHandler+0x14e>
 80057a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057a4:	f003 0320 	and.w	r3, r3, #32
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d002      	beq.n	80057b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 fb77 	bl	8005ea0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057bc:	2b00      	cmp	r3, #0
 80057be:	bf14      	ite	ne
 80057c0:	2301      	movne	r3, #1
 80057c2:	2300      	moveq	r3, #0
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ce:	f003 0308 	and.w	r3, r3, #8
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d103      	bne.n	80057de <HAL_UART_IRQHandler+0x17a>
 80057d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d04f      	beq.n	800587e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 fa81 	bl	8005ce6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d041      	beq.n	8005876 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	3314      	adds	r3, #20
 80057f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005800:	e853 3f00 	ldrex	r3, [r3]
 8005804:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005808:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800580c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005810:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	3314      	adds	r3, #20
 800581a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800581e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005822:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005826:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800582a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800582e:	e841 2300 	strex	r3, r2, [r1]
 8005832:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005836:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1d9      	bne.n	80057f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005842:	2b00      	cmp	r3, #0
 8005844:	d013      	beq.n	800586e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800584a:	4a7e      	ldr	r2, [pc, #504]	@ (8005a44 <HAL_UART_IRQHandler+0x3e0>)
 800584c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005852:	4618      	mov	r0, r3
 8005854:	f7fd f916 	bl	8002a84 <HAL_DMA_Abort_IT>
 8005858:	4603      	mov	r3, r0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d016      	beq.n	800588c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005868:	4610      	mov	r0, r2
 800586a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800586c:	e00e      	b.n	800588c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f993 	bl	8005b9a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005874:	e00a      	b.n	800588c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f98f 	bl	8005b9a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800587c:	e006      	b.n	800588c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f98b 	bl	8005b9a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800588a:	e175      	b.n	8005b78 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800588c:	bf00      	nop
    return;
 800588e:	e173      	b.n	8005b78 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005894:	2b01      	cmp	r3, #1
 8005896:	f040 814f 	bne.w	8005b38 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800589a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800589e:	f003 0310 	and.w	r3, r3, #16
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f000 8148 	beq.w	8005b38 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80058a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058ac:	f003 0310 	and.w	r3, r3, #16
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f000 8141 	beq.w	8005b38 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058b6:	2300      	movs	r3, #0
 80058b8:	60bb      	str	r3, [r7, #8]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	60bb      	str	r3, [r7, #8]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	60bb      	str	r3, [r7, #8]
 80058ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f000 80b6 	beq.w	8005a48 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80058e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f000 8145 	beq.w	8005b7c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058fa:	429a      	cmp	r2, r3
 80058fc:	f080 813e 	bcs.w	8005b7c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005906:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	2b20      	cmp	r3, #32
 8005910:	f000 8088 	beq.w	8005a24 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	330c      	adds	r3, #12
 800591a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005922:	e853 3f00 	ldrex	r3, [r3]
 8005926:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800592a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800592e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005932:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	330c      	adds	r3, #12
 800593c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005940:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005944:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005948:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800594c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005950:	e841 2300 	strex	r3, r2, [r1]
 8005954:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005958:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1d9      	bne.n	8005914 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	3314      	adds	r3, #20
 8005966:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005968:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800596a:	e853 3f00 	ldrex	r3, [r3]
 800596e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005970:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005972:	f023 0301 	bic.w	r3, r3, #1
 8005976:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3314      	adds	r3, #20
 8005980:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005984:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005988:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800598c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005990:	e841 2300 	strex	r3, r2, [r1]
 8005994:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005996:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1e1      	bne.n	8005960 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	3314      	adds	r3, #20
 80059a2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059a6:	e853 3f00 	ldrex	r3, [r3]
 80059aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80059ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80059ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	3314      	adds	r3, #20
 80059bc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80059c0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80059c2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80059c6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80059c8:	e841 2300 	strex	r3, r2, [r1]
 80059cc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80059ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1e3      	bne.n	800599c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2220      	movs	r2, #32
 80059d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	330c      	adds	r3, #12
 80059e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059ec:	e853 3f00 	ldrex	r3, [r3]
 80059f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80059f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059f4:	f023 0310 	bic.w	r3, r3, #16
 80059f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	330c      	adds	r3, #12
 8005a02:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005a06:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005a08:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a0e:	e841 2300 	strex	r3, r2, [r1]
 8005a12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005a14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1e3      	bne.n	80059e2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7fc fff5 	bl	8002a0e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2202      	movs	r2, #2
 8005a28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	4619      	mov	r1, r3
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 f8b6 	bl	8005bac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a40:	e09c      	b.n	8005b7c <HAL_UART_IRQHandler+0x518>
 8005a42:	bf00      	nop
 8005a44:	08005dab 	.word	0x08005dab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 808e 	beq.w	8005b80 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005a64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f000 8089 	beq.w	8005b80 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	330c      	adds	r3, #12
 8005a74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a78:	e853 3f00 	ldrex	r3, [r3]
 8005a7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	330c      	adds	r3, #12
 8005a8e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005a92:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e3      	bne.n	8005a6e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3314      	adds	r3, #20
 8005aac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab0:	e853 3f00 	ldrex	r3, [r3]
 8005ab4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	f023 0301 	bic.w	r3, r3, #1
 8005abc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	3314      	adds	r3, #20
 8005ac6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005aca:	633a      	str	r2, [r7, #48]	@ 0x30
 8005acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ace:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ad0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ad2:	e841 2300 	strex	r3, r2, [r1]
 8005ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1e3      	bne.n	8005aa6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	330c      	adds	r3, #12
 8005af2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	e853 3f00 	ldrex	r3, [r3]
 8005afa:	60fb      	str	r3, [r7, #12]
   return(result);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f023 0310 	bic.w	r3, r3, #16
 8005b02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	330c      	adds	r3, #12
 8005b0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005b10:	61fa      	str	r2, [r7, #28]
 8005b12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	69b9      	ldr	r1, [r7, #24]
 8005b16:	69fa      	ldr	r2, [r7, #28]
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	617b      	str	r3, [r7, #20]
   return(result);
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e3      	bne.n	8005aec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b2e:	4619      	mov	r1, r3
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 f83b 	bl	8005bac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b36:	e023      	b.n	8005b80 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d009      	beq.n	8005b58 <HAL_UART_IRQHandler+0x4f4>
 8005b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 f93e 	bl	8005dd2 <UART_Transmit_IT>
    return;
 8005b56:	e014      	b.n	8005b82 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00e      	beq.n	8005b82 <HAL_UART_IRQHandler+0x51e>
 8005b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d008      	beq.n	8005b82 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 f97d 	bl	8005e70 <UART_EndTransmit_IT>
    return;
 8005b76:	e004      	b.n	8005b82 <HAL_UART_IRQHandler+0x51e>
    return;
 8005b78:	bf00      	nop
 8005b7a:	e002      	b.n	8005b82 <HAL_UART_IRQHandler+0x51e>
      return;
 8005b7c:	bf00      	nop
 8005b7e:	e000      	b.n	8005b82 <HAL_UART_IRQHandler+0x51e>
      return;
 8005b80:	bf00      	nop
  }
}
 8005b82:	37e8      	adds	r7, #232	@ 0xe8
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bc80      	pop	{r7}
 8005b98:	4770      	bx	lr

08005b9a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b083      	sub	sp, #12
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ba2:	bf00      	nop
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bc80      	pop	{r7}
 8005baa:	4770      	bx	lr

08005bac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bc80      	pop	{r7}
 8005bc0:	4770      	bx	lr

08005bc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b086      	sub	sp, #24
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	60f8      	str	r0, [r7, #12]
 8005bca:	60b9      	str	r1, [r7, #8]
 8005bcc:	603b      	str	r3, [r7, #0]
 8005bce:	4613      	mov	r3, r2
 8005bd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bd2:	e03b      	b.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bd4:	6a3b      	ldr	r3, [r7, #32]
 8005bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bda:	d037      	beq.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bdc:	f7fc fe00 	bl	80027e0 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	6a3a      	ldr	r2, [r7, #32]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d302      	bcc.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e03a      	b.n	8005c6c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	f003 0304 	and.w	r3, r3, #4
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d023      	beq.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	2b80      	cmp	r3, #128	@ 0x80
 8005c08:	d020      	beq.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	2b40      	cmp	r3, #64	@ 0x40
 8005c0e:	d01d      	beq.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0308 	and.w	r3, r3, #8
 8005c1a:	2b08      	cmp	r3, #8
 8005c1c:	d116      	bne.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005c1e:	2300      	movs	r3, #0
 8005c20:	617b      	str	r3, [r7, #20]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	617b      	str	r3, [r7, #20]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	617b      	str	r3, [r7, #20]
 8005c32:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 f856 	bl	8005ce6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2208      	movs	r2, #8
 8005c3e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e00f      	b.n	8005c6c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	4013      	ands	r3, r2
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	bf0c      	ite	eq
 8005c5c:	2301      	moveq	r3, #1
 8005c5e:	2300      	movne	r3, #0
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	461a      	mov	r2, r3
 8005c64:	79fb      	ldrb	r3, [r7, #7]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d0b4      	beq.n	8005bd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	68ba      	ldr	r2, [r7, #8]
 8005c86:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	88fa      	ldrh	r2, [r7, #6]
 8005c8c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	88fa      	ldrh	r2, [r7, #6]
 8005c92:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2222      	movs	r2, #34	@ 0x22
 8005c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d007      	beq.n	8005cba <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cb8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	695a      	ldr	r2, [r3, #20]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f042 0201 	orr.w	r2, r2, #1
 8005cc8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68da      	ldr	r2, [r3, #12]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f042 0220 	orr.w	r2, r2, #32
 8005cd8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005cda:	2300      	movs	r3, #0
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bc80      	pop	{r7}
 8005ce4:	4770      	bx	lr

08005ce6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b095      	sub	sp, #84	@ 0x54
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	330c      	adds	r3, #12
 8005cf4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cf8:	e853 3f00 	ldrex	r3, [r3]
 8005cfc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	330c      	adds	r3, #12
 8005d0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d0e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d16:	e841 2300 	strex	r3, r2, [r1]
 8005d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1e5      	bne.n	8005cee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	3314      	adds	r3, #20
 8005d28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	e853 3f00 	ldrex	r3, [r3]
 8005d30:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	f023 0301 	bic.w	r3, r3, #1
 8005d38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	3314      	adds	r3, #20
 8005d40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d4a:	e841 2300 	strex	r3, r2, [r1]
 8005d4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1e5      	bne.n	8005d22 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d119      	bne.n	8005d92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	330c      	adds	r3, #12
 8005d64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	e853 3f00 	ldrex	r3, [r3]
 8005d6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	f023 0310 	bic.w	r3, r3, #16
 8005d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	330c      	adds	r3, #12
 8005d7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d7e:	61ba      	str	r2, [r7, #24]
 8005d80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d82:	6979      	ldr	r1, [r7, #20]
 8005d84:	69ba      	ldr	r2, [r7, #24]
 8005d86:	e841 2300 	strex	r3, r2, [r1]
 8005d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d1e5      	bne.n	8005d5e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2220      	movs	r2, #32
 8005d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005da0:	bf00      	nop
 8005da2:	3754      	adds	r7, #84	@ 0x54
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bc80      	pop	{r7}
 8005da8:	4770      	bx	lr

08005daa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005daa:	b580      	push	{r7, lr}
 8005dac:	b084      	sub	sp, #16
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f7ff fee8 	bl	8005b9a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dca:	bf00      	nop
 8005dcc:	3710      	adds	r7, #16
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005dd2:	b480      	push	{r7}
 8005dd4:	b085      	sub	sp, #20
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b21      	cmp	r3, #33	@ 0x21
 8005de4:	d13e      	bne.n	8005e64 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dee:	d114      	bne.n	8005e1a <UART_Transmit_IT+0x48>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d110      	bne.n	8005e1a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a1b      	ldr	r3, [r3, #32]
 8005dfc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	881b      	ldrh	r3, [r3, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e0c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	1c9a      	adds	r2, r3, #2
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	621a      	str	r2, [r3, #32]
 8005e18:	e008      	b.n	8005e2c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	1c59      	adds	r1, r3, #1
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	6211      	str	r1, [r2, #32]
 8005e24:	781a      	ldrb	r2, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	3b01      	subs	r3, #1
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	4619      	mov	r1, r3
 8005e3a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d10f      	bne.n	8005e60 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68da      	ldr	r2, [r3, #12]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68da      	ldr	r2, [r3, #12]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e60:	2300      	movs	r3, #0
 8005e62:	e000      	b.n	8005e66 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e64:	2302      	movs	r3, #2
  }
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3714      	adds	r7, #20
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bc80      	pop	{r7}
 8005e6e:	4770      	bx	lr

08005e70 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68da      	ldr	r2, [r3, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e86:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7ff fe79 	bl	8005b88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3708      	adds	r7, #8
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08c      	sub	sp, #48	@ 0x30
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	2b22      	cmp	r3, #34	@ 0x22
 8005eb2:	f040 80ae 	bne.w	8006012 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ebe:	d117      	bne.n	8005ef0 <UART_Receive_IT+0x50>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d113      	bne.n	8005ef0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ede:	b29a      	uxth	r2, r3
 8005ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ee2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee8:	1c9a      	adds	r2, r3, #2
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	629a      	str	r2, [r3, #40]	@ 0x28
 8005eee:	e026      	b.n	8005f3e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f02:	d007      	beq.n	8005f14 <UART_Receive_IT+0x74>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d10a      	bne.n	8005f22 <UART_Receive_IT+0x82>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d106      	bne.n	8005f22 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1e:	701a      	strb	r2, [r3, #0]
 8005f20:	e008      	b.n	8005f34 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f32:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	3b01      	subs	r3, #1
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d15d      	bne.n	800600e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f022 0220 	bic.w	r2, r2, #32
 8005f60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68da      	ldr	r2, [r3, #12]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	695a      	ldr	r2, [r3, #20]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 0201 	bic.w	r2, r2, #1
 8005f80:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d135      	bne.n	8006004 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	330c      	adds	r3, #12
 8005fa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	613b      	str	r3, [r7, #16]
   return(result);
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	f023 0310 	bic.w	r3, r3, #16
 8005fb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	330c      	adds	r3, #12
 8005fbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fbe:	623a      	str	r2, [r7, #32]
 8005fc0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc2:	69f9      	ldr	r1, [r7, #28]
 8005fc4:	6a3a      	ldr	r2, [r7, #32]
 8005fc6:	e841 2300 	strex	r3, r2, [r1]
 8005fca:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1e5      	bne.n	8005f9e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0310 	and.w	r3, r3, #16
 8005fdc:	2b10      	cmp	r3, #16
 8005fde:	d10a      	bne.n	8005ff6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	60fb      	str	r3, [r7, #12]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f7ff fdd5 	bl	8005bac <HAL_UARTEx_RxEventCallback>
 8006002:	e002      	b.n	800600a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7fb f913 	bl	8001230 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800600a:	2300      	movs	r3, #0
 800600c:	e002      	b.n	8006014 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800600e:	2300      	movs	r3, #0
 8006010:	e000      	b.n	8006014 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006012:	2302      	movs	r3, #2
  }
}
 8006014:	4618      	mov	r0, r3
 8006016:	3730      	adds	r7, #48	@ 0x30
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}

0800601c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	68da      	ldr	r2, [r3, #12]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	430a      	orrs	r2, r1
 8006038:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689a      	ldr	r2, [r3, #8]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	4313      	orrs	r3, r2
 800604a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006056:	f023 030c 	bic.w	r3, r3, #12
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	6812      	ldr	r2, [r2, #0]
 800605e:	68b9      	ldr	r1, [r7, #8]
 8006060:	430b      	orrs	r3, r1
 8006062:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	695b      	ldr	r3, [r3, #20]
 800606a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	699a      	ldr	r2, [r3, #24]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a2c      	ldr	r2, [pc, #176]	@ (8006130 <UART_SetConfig+0x114>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d103      	bne.n	800608c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006084:	f7fe fb56 	bl	8004734 <HAL_RCC_GetPCLK2Freq>
 8006088:	60f8      	str	r0, [r7, #12]
 800608a:	e002      	b.n	8006092 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800608c:	f7fe fb3e 	bl	800470c <HAL_RCC_GetPCLK1Freq>
 8006090:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	4613      	mov	r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	4413      	add	r3, r2
 800609a:	009a      	lsls	r2, r3, #2
 800609c:	441a      	add	r2, r3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a8:	4a22      	ldr	r2, [pc, #136]	@ (8006134 <UART_SetConfig+0x118>)
 80060aa:	fba2 2303 	umull	r2, r3, r2, r3
 80060ae:	095b      	lsrs	r3, r3, #5
 80060b0:	0119      	lsls	r1, r3, #4
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4613      	mov	r3, r2
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4413      	add	r3, r2
 80060ba:	009a      	lsls	r2, r3, #2
 80060bc:	441a      	add	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80060c8:	4b1a      	ldr	r3, [pc, #104]	@ (8006134 <UART_SetConfig+0x118>)
 80060ca:	fba3 0302 	umull	r0, r3, r3, r2
 80060ce:	095b      	lsrs	r3, r3, #5
 80060d0:	2064      	movs	r0, #100	@ 0x64
 80060d2:	fb00 f303 	mul.w	r3, r0, r3
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	011b      	lsls	r3, r3, #4
 80060da:	3332      	adds	r3, #50	@ 0x32
 80060dc:	4a15      	ldr	r2, [pc, #84]	@ (8006134 <UART_SetConfig+0x118>)
 80060de:	fba2 2303 	umull	r2, r3, r2, r3
 80060e2:	095b      	lsrs	r3, r3, #5
 80060e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060e8:	4419      	add	r1, r3
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	4613      	mov	r3, r2
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	4413      	add	r3, r2
 80060f2:	009a      	lsls	r2, r3, #2
 80060f4:	441a      	add	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8006100:	4b0c      	ldr	r3, [pc, #48]	@ (8006134 <UART_SetConfig+0x118>)
 8006102:	fba3 0302 	umull	r0, r3, r3, r2
 8006106:	095b      	lsrs	r3, r3, #5
 8006108:	2064      	movs	r0, #100	@ 0x64
 800610a:	fb00 f303 	mul.w	r3, r0, r3
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	011b      	lsls	r3, r3, #4
 8006112:	3332      	adds	r3, #50	@ 0x32
 8006114:	4a07      	ldr	r2, [pc, #28]	@ (8006134 <UART_SetConfig+0x118>)
 8006116:	fba2 2303 	umull	r2, r3, r2, r3
 800611a:	095b      	lsrs	r3, r3, #5
 800611c:	f003 020f 	and.w	r2, r3, #15
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	440a      	add	r2, r1
 8006126:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006128:	bf00      	nop
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}
 8006130:	40013800 	.word	0x40013800
 8006134:	51eb851f 	.word	0x51eb851f

08006138 <_vsniprintf_r>:
 8006138:	b530      	push	{r4, r5, lr}
 800613a:	4614      	mov	r4, r2
 800613c:	2c00      	cmp	r4, #0
 800613e:	4605      	mov	r5, r0
 8006140:	461a      	mov	r2, r3
 8006142:	b09b      	sub	sp, #108	@ 0x6c
 8006144:	da05      	bge.n	8006152 <_vsniprintf_r+0x1a>
 8006146:	238b      	movs	r3, #139	@ 0x8b
 8006148:	6003      	str	r3, [r0, #0]
 800614a:	f04f 30ff 	mov.w	r0, #4294967295
 800614e:	b01b      	add	sp, #108	@ 0x6c
 8006150:	bd30      	pop	{r4, r5, pc}
 8006152:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006156:	f8ad 300c 	strh.w	r3, [sp, #12]
 800615a:	f04f 0300 	mov.w	r3, #0
 800615e:	9319      	str	r3, [sp, #100]	@ 0x64
 8006160:	bf0c      	ite	eq
 8006162:	4623      	moveq	r3, r4
 8006164:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006168:	9302      	str	r3, [sp, #8]
 800616a:	9305      	str	r3, [sp, #20]
 800616c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006170:	9100      	str	r1, [sp, #0]
 8006172:	9104      	str	r1, [sp, #16]
 8006174:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006178:	4669      	mov	r1, sp
 800617a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800617c:	f000 f99e 	bl	80064bc <_svfiprintf_r>
 8006180:	1c43      	adds	r3, r0, #1
 8006182:	bfbc      	itt	lt
 8006184:	238b      	movlt	r3, #139	@ 0x8b
 8006186:	602b      	strlt	r3, [r5, #0]
 8006188:	2c00      	cmp	r4, #0
 800618a:	d0e0      	beq.n	800614e <_vsniprintf_r+0x16>
 800618c:	2200      	movs	r2, #0
 800618e:	9b00      	ldr	r3, [sp, #0]
 8006190:	701a      	strb	r2, [r3, #0]
 8006192:	e7dc      	b.n	800614e <_vsniprintf_r+0x16>

08006194 <vsniprintf>:
 8006194:	b507      	push	{r0, r1, r2, lr}
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	4613      	mov	r3, r2
 800619a:	460a      	mov	r2, r1
 800619c:	4601      	mov	r1, r0
 800619e:	4803      	ldr	r0, [pc, #12]	@ (80061ac <vsniprintf+0x18>)
 80061a0:	6800      	ldr	r0, [r0, #0]
 80061a2:	f7ff ffc9 	bl	8006138 <_vsniprintf_r>
 80061a6:	b003      	add	sp, #12
 80061a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80061ac:	200000a4 	.word	0x200000a4

080061b0 <memset>:
 80061b0:	4603      	mov	r3, r0
 80061b2:	4402      	add	r2, r0
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d100      	bne.n	80061ba <memset+0xa>
 80061b8:	4770      	bx	lr
 80061ba:	f803 1b01 	strb.w	r1, [r3], #1
 80061be:	e7f9      	b.n	80061b4 <memset+0x4>

080061c0 <__errno>:
 80061c0:	4b01      	ldr	r3, [pc, #4]	@ (80061c8 <__errno+0x8>)
 80061c2:	6818      	ldr	r0, [r3, #0]
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop
 80061c8:	200000a4 	.word	0x200000a4

080061cc <__libc_init_array>:
 80061cc:	b570      	push	{r4, r5, r6, lr}
 80061ce:	2600      	movs	r6, #0
 80061d0:	4d0c      	ldr	r5, [pc, #48]	@ (8006204 <__libc_init_array+0x38>)
 80061d2:	4c0d      	ldr	r4, [pc, #52]	@ (8006208 <__libc_init_array+0x3c>)
 80061d4:	1b64      	subs	r4, r4, r5
 80061d6:	10a4      	asrs	r4, r4, #2
 80061d8:	42a6      	cmp	r6, r4
 80061da:	d109      	bne.n	80061f0 <__libc_init_array+0x24>
 80061dc:	f000 ffd6 	bl	800718c <_init>
 80061e0:	2600      	movs	r6, #0
 80061e2:	4d0a      	ldr	r5, [pc, #40]	@ (800620c <__libc_init_array+0x40>)
 80061e4:	4c0a      	ldr	r4, [pc, #40]	@ (8006210 <__libc_init_array+0x44>)
 80061e6:	1b64      	subs	r4, r4, r5
 80061e8:	10a4      	asrs	r4, r4, #2
 80061ea:	42a6      	cmp	r6, r4
 80061ec:	d105      	bne.n	80061fa <__libc_init_array+0x2e>
 80061ee:	bd70      	pop	{r4, r5, r6, pc}
 80061f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80061f4:	4798      	blx	r3
 80061f6:	3601      	adds	r6, #1
 80061f8:	e7ee      	b.n	80061d8 <__libc_init_array+0xc>
 80061fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80061fe:	4798      	blx	r3
 8006200:	3601      	adds	r6, #1
 8006202:	e7f2      	b.n	80061ea <__libc_init_array+0x1e>
 8006204:	080072b0 	.word	0x080072b0
 8006208:	080072b0 	.word	0x080072b0
 800620c:	080072b0 	.word	0x080072b0
 8006210:	080072b4 	.word	0x080072b4

08006214 <__retarget_lock_acquire_recursive>:
 8006214:	4770      	bx	lr

08006216 <__retarget_lock_release_recursive>:
 8006216:	4770      	bx	lr

08006218 <_free_r>:
 8006218:	b538      	push	{r3, r4, r5, lr}
 800621a:	4605      	mov	r5, r0
 800621c:	2900      	cmp	r1, #0
 800621e:	d040      	beq.n	80062a2 <_free_r+0x8a>
 8006220:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006224:	1f0c      	subs	r4, r1, #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	bfb8      	it	lt
 800622a:	18e4      	addlt	r4, r4, r3
 800622c:	f000 f8de 	bl	80063ec <__malloc_lock>
 8006230:	4a1c      	ldr	r2, [pc, #112]	@ (80062a4 <_free_r+0x8c>)
 8006232:	6813      	ldr	r3, [r2, #0]
 8006234:	b933      	cbnz	r3, 8006244 <_free_r+0x2c>
 8006236:	6063      	str	r3, [r4, #4]
 8006238:	6014      	str	r4, [r2, #0]
 800623a:	4628      	mov	r0, r5
 800623c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006240:	f000 b8da 	b.w	80063f8 <__malloc_unlock>
 8006244:	42a3      	cmp	r3, r4
 8006246:	d908      	bls.n	800625a <_free_r+0x42>
 8006248:	6820      	ldr	r0, [r4, #0]
 800624a:	1821      	adds	r1, r4, r0
 800624c:	428b      	cmp	r3, r1
 800624e:	bf01      	itttt	eq
 8006250:	6819      	ldreq	r1, [r3, #0]
 8006252:	685b      	ldreq	r3, [r3, #4]
 8006254:	1809      	addeq	r1, r1, r0
 8006256:	6021      	streq	r1, [r4, #0]
 8006258:	e7ed      	b.n	8006236 <_free_r+0x1e>
 800625a:	461a      	mov	r2, r3
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	b10b      	cbz	r3, 8006264 <_free_r+0x4c>
 8006260:	42a3      	cmp	r3, r4
 8006262:	d9fa      	bls.n	800625a <_free_r+0x42>
 8006264:	6811      	ldr	r1, [r2, #0]
 8006266:	1850      	adds	r0, r2, r1
 8006268:	42a0      	cmp	r0, r4
 800626a:	d10b      	bne.n	8006284 <_free_r+0x6c>
 800626c:	6820      	ldr	r0, [r4, #0]
 800626e:	4401      	add	r1, r0
 8006270:	1850      	adds	r0, r2, r1
 8006272:	4283      	cmp	r3, r0
 8006274:	6011      	str	r1, [r2, #0]
 8006276:	d1e0      	bne.n	800623a <_free_r+0x22>
 8006278:	6818      	ldr	r0, [r3, #0]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	4408      	add	r0, r1
 800627e:	6010      	str	r0, [r2, #0]
 8006280:	6053      	str	r3, [r2, #4]
 8006282:	e7da      	b.n	800623a <_free_r+0x22>
 8006284:	d902      	bls.n	800628c <_free_r+0x74>
 8006286:	230c      	movs	r3, #12
 8006288:	602b      	str	r3, [r5, #0]
 800628a:	e7d6      	b.n	800623a <_free_r+0x22>
 800628c:	6820      	ldr	r0, [r4, #0]
 800628e:	1821      	adds	r1, r4, r0
 8006290:	428b      	cmp	r3, r1
 8006292:	bf01      	itttt	eq
 8006294:	6819      	ldreq	r1, [r3, #0]
 8006296:	685b      	ldreq	r3, [r3, #4]
 8006298:	1809      	addeq	r1, r1, r0
 800629a:	6021      	streq	r1, [r4, #0]
 800629c:	6063      	str	r3, [r4, #4]
 800629e:	6054      	str	r4, [r2, #4]
 80062a0:	e7cb      	b.n	800623a <_free_r+0x22>
 80062a2:	bd38      	pop	{r3, r4, r5, pc}
 80062a4:	2000056c 	.word	0x2000056c

080062a8 <sbrk_aligned>:
 80062a8:	b570      	push	{r4, r5, r6, lr}
 80062aa:	4e0f      	ldr	r6, [pc, #60]	@ (80062e8 <sbrk_aligned+0x40>)
 80062ac:	460c      	mov	r4, r1
 80062ae:	6831      	ldr	r1, [r6, #0]
 80062b0:	4605      	mov	r5, r0
 80062b2:	b911      	cbnz	r1, 80062ba <sbrk_aligned+0x12>
 80062b4:	f000 fba8 	bl	8006a08 <_sbrk_r>
 80062b8:	6030      	str	r0, [r6, #0]
 80062ba:	4621      	mov	r1, r4
 80062bc:	4628      	mov	r0, r5
 80062be:	f000 fba3 	bl	8006a08 <_sbrk_r>
 80062c2:	1c43      	adds	r3, r0, #1
 80062c4:	d103      	bne.n	80062ce <sbrk_aligned+0x26>
 80062c6:	f04f 34ff 	mov.w	r4, #4294967295
 80062ca:	4620      	mov	r0, r4
 80062cc:	bd70      	pop	{r4, r5, r6, pc}
 80062ce:	1cc4      	adds	r4, r0, #3
 80062d0:	f024 0403 	bic.w	r4, r4, #3
 80062d4:	42a0      	cmp	r0, r4
 80062d6:	d0f8      	beq.n	80062ca <sbrk_aligned+0x22>
 80062d8:	1a21      	subs	r1, r4, r0
 80062da:	4628      	mov	r0, r5
 80062dc:	f000 fb94 	bl	8006a08 <_sbrk_r>
 80062e0:	3001      	adds	r0, #1
 80062e2:	d1f2      	bne.n	80062ca <sbrk_aligned+0x22>
 80062e4:	e7ef      	b.n	80062c6 <sbrk_aligned+0x1e>
 80062e6:	bf00      	nop
 80062e8:	20000568 	.word	0x20000568

080062ec <_malloc_r>:
 80062ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062f0:	1ccd      	adds	r5, r1, #3
 80062f2:	f025 0503 	bic.w	r5, r5, #3
 80062f6:	3508      	adds	r5, #8
 80062f8:	2d0c      	cmp	r5, #12
 80062fa:	bf38      	it	cc
 80062fc:	250c      	movcc	r5, #12
 80062fe:	2d00      	cmp	r5, #0
 8006300:	4606      	mov	r6, r0
 8006302:	db01      	blt.n	8006308 <_malloc_r+0x1c>
 8006304:	42a9      	cmp	r1, r5
 8006306:	d904      	bls.n	8006312 <_malloc_r+0x26>
 8006308:	230c      	movs	r3, #12
 800630a:	6033      	str	r3, [r6, #0]
 800630c:	2000      	movs	r0, #0
 800630e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006312:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80063e8 <_malloc_r+0xfc>
 8006316:	f000 f869 	bl	80063ec <__malloc_lock>
 800631a:	f8d8 3000 	ldr.w	r3, [r8]
 800631e:	461c      	mov	r4, r3
 8006320:	bb44      	cbnz	r4, 8006374 <_malloc_r+0x88>
 8006322:	4629      	mov	r1, r5
 8006324:	4630      	mov	r0, r6
 8006326:	f7ff ffbf 	bl	80062a8 <sbrk_aligned>
 800632a:	1c43      	adds	r3, r0, #1
 800632c:	4604      	mov	r4, r0
 800632e:	d158      	bne.n	80063e2 <_malloc_r+0xf6>
 8006330:	f8d8 4000 	ldr.w	r4, [r8]
 8006334:	4627      	mov	r7, r4
 8006336:	2f00      	cmp	r7, #0
 8006338:	d143      	bne.n	80063c2 <_malloc_r+0xd6>
 800633a:	2c00      	cmp	r4, #0
 800633c:	d04b      	beq.n	80063d6 <_malloc_r+0xea>
 800633e:	6823      	ldr	r3, [r4, #0]
 8006340:	4639      	mov	r1, r7
 8006342:	4630      	mov	r0, r6
 8006344:	eb04 0903 	add.w	r9, r4, r3
 8006348:	f000 fb5e 	bl	8006a08 <_sbrk_r>
 800634c:	4581      	cmp	r9, r0
 800634e:	d142      	bne.n	80063d6 <_malloc_r+0xea>
 8006350:	6821      	ldr	r1, [r4, #0]
 8006352:	4630      	mov	r0, r6
 8006354:	1a6d      	subs	r5, r5, r1
 8006356:	4629      	mov	r1, r5
 8006358:	f7ff ffa6 	bl	80062a8 <sbrk_aligned>
 800635c:	3001      	adds	r0, #1
 800635e:	d03a      	beq.n	80063d6 <_malloc_r+0xea>
 8006360:	6823      	ldr	r3, [r4, #0]
 8006362:	442b      	add	r3, r5
 8006364:	6023      	str	r3, [r4, #0]
 8006366:	f8d8 3000 	ldr.w	r3, [r8]
 800636a:	685a      	ldr	r2, [r3, #4]
 800636c:	bb62      	cbnz	r2, 80063c8 <_malloc_r+0xdc>
 800636e:	f8c8 7000 	str.w	r7, [r8]
 8006372:	e00f      	b.n	8006394 <_malloc_r+0xa8>
 8006374:	6822      	ldr	r2, [r4, #0]
 8006376:	1b52      	subs	r2, r2, r5
 8006378:	d420      	bmi.n	80063bc <_malloc_r+0xd0>
 800637a:	2a0b      	cmp	r2, #11
 800637c:	d917      	bls.n	80063ae <_malloc_r+0xc2>
 800637e:	1961      	adds	r1, r4, r5
 8006380:	42a3      	cmp	r3, r4
 8006382:	6025      	str	r5, [r4, #0]
 8006384:	bf18      	it	ne
 8006386:	6059      	strne	r1, [r3, #4]
 8006388:	6863      	ldr	r3, [r4, #4]
 800638a:	bf08      	it	eq
 800638c:	f8c8 1000 	streq.w	r1, [r8]
 8006390:	5162      	str	r2, [r4, r5]
 8006392:	604b      	str	r3, [r1, #4]
 8006394:	4630      	mov	r0, r6
 8006396:	f000 f82f 	bl	80063f8 <__malloc_unlock>
 800639a:	f104 000b 	add.w	r0, r4, #11
 800639e:	1d23      	adds	r3, r4, #4
 80063a0:	f020 0007 	bic.w	r0, r0, #7
 80063a4:	1ac2      	subs	r2, r0, r3
 80063a6:	bf1c      	itt	ne
 80063a8:	1a1b      	subne	r3, r3, r0
 80063aa:	50a3      	strne	r3, [r4, r2]
 80063ac:	e7af      	b.n	800630e <_malloc_r+0x22>
 80063ae:	6862      	ldr	r2, [r4, #4]
 80063b0:	42a3      	cmp	r3, r4
 80063b2:	bf0c      	ite	eq
 80063b4:	f8c8 2000 	streq.w	r2, [r8]
 80063b8:	605a      	strne	r2, [r3, #4]
 80063ba:	e7eb      	b.n	8006394 <_malloc_r+0xa8>
 80063bc:	4623      	mov	r3, r4
 80063be:	6864      	ldr	r4, [r4, #4]
 80063c0:	e7ae      	b.n	8006320 <_malloc_r+0x34>
 80063c2:	463c      	mov	r4, r7
 80063c4:	687f      	ldr	r7, [r7, #4]
 80063c6:	e7b6      	b.n	8006336 <_malloc_r+0x4a>
 80063c8:	461a      	mov	r2, r3
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	42a3      	cmp	r3, r4
 80063ce:	d1fb      	bne.n	80063c8 <_malloc_r+0xdc>
 80063d0:	2300      	movs	r3, #0
 80063d2:	6053      	str	r3, [r2, #4]
 80063d4:	e7de      	b.n	8006394 <_malloc_r+0xa8>
 80063d6:	230c      	movs	r3, #12
 80063d8:	4630      	mov	r0, r6
 80063da:	6033      	str	r3, [r6, #0]
 80063dc:	f000 f80c 	bl	80063f8 <__malloc_unlock>
 80063e0:	e794      	b.n	800630c <_malloc_r+0x20>
 80063e2:	6005      	str	r5, [r0, #0]
 80063e4:	e7d6      	b.n	8006394 <_malloc_r+0xa8>
 80063e6:	bf00      	nop
 80063e8:	2000056c 	.word	0x2000056c

080063ec <__malloc_lock>:
 80063ec:	4801      	ldr	r0, [pc, #4]	@ (80063f4 <__malloc_lock+0x8>)
 80063ee:	f7ff bf11 	b.w	8006214 <__retarget_lock_acquire_recursive>
 80063f2:	bf00      	nop
 80063f4:	20000564 	.word	0x20000564

080063f8 <__malloc_unlock>:
 80063f8:	4801      	ldr	r0, [pc, #4]	@ (8006400 <__malloc_unlock+0x8>)
 80063fa:	f7ff bf0c 	b.w	8006216 <__retarget_lock_release_recursive>
 80063fe:	bf00      	nop
 8006400:	20000564 	.word	0x20000564

08006404 <__ssputs_r>:
 8006404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006408:	461f      	mov	r7, r3
 800640a:	688e      	ldr	r6, [r1, #8]
 800640c:	4682      	mov	sl, r0
 800640e:	42be      	cmp	r6, r7
 8006410:	460c      	mov	r4, r1
 8006412:	4690      	mov	r8, r2
 8006414:	680b      	ldr	r3, [r1, #0]
 8006416:	d82d      	bhi.n	8006474 <__ssputs_r+0x70>
 8006418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800641c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006420:	d026      	beq.n	8006470 <__ssputs_r+0x6c>
 8006422:	6965      	ldr	r5, [r4, #20]
 8006424:	6909      	ldr	r1, [r1, #16]
 8006426:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800642a:	eba3 0901 	sub.w	r9, r3, r1
 800642e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006432:	1c7b      	adds	r3, r7, #1
 8006434:	444b      	add	r3, r9
 8006436:	106d      	asrs	r5, r5, #1
 8006438:	429d      	cmp	r5, r3
 800643a:	bf38      	it	cc
 800643c:	461d      	movcc	r5, r3
 800643e:	0553      	lsls	r3, r2, #21
 8006440:	d527      	bpl.n	8006492 <__ssputs_r+0x8e>
 8006442:	4629      	mov	r1, r5
 8006444:	f7ff ff52 	bl	80062ec <_malloc_r>
 8006448:	4606      	mov	r6, r0
 800644a:	b360      	cbz	r0, 80064a6 <__ssputs_r+0xa2>
 800644c:	464a      	mov	r2, r9
 800644e:	6921      	ldr	r1, [r4, #16]
 8006450:	f000 faf8 	bl	8006a44 <memcpy>
 8006454:	89a3      	ldrh	r3, [r4, #12]
 8006456:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800645a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800645e:	81a3      	strh	r3, [r4, #12]
 8006460:	6126      	str	r6, [r4, #16]
 8006462:	444e      	add	r6, r9
 8006464:	6026      	str	r6, [r4, #0]
 8006466:	463e      	mov	r6, r7
 8006468:	6165      	str	r5, [r4, #20]
 800646a:	eba5 0509 	sub.w	r5, r5, r9
 800646e:	60a5      	str	r5, [r4, #8]
 8006470:	42be      	cmp	r6, r7
 8006472:	d900      	bls.n	8006476 <__ssputs_r+0x72>
 8006474:	463e      	mov	r6, r7
 8006476:	4632      	mov	r2, r6
 8006478:	4641      	mov	r1, r8
 800647a:	6820      	ldr	r0, [r4, #0]
 800647c:	f000 faaa 	bl	80069d4 <memmove>
 8006480:	2000      	movs	r0, #0
 8006482:	68a3      	ldr	r3, [r4, #8]
 8006484:	1b9b      	subs	r3, r3, r6
 8006486:	60a3      	str	r3, [r4, #8]
 8006488:	6823      	ldr	r3, [r4, #0]
 800648a:	4433      	add	r3, r6
 800648c:	6023      	str	r3, [r4, #0]
 800648e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006492:	462a      	mov	r2, r5
 8006494:	f000 fae4 	bl	8006a60 <_realloc_r>
 8006498:	4606      	mov	r6, r0
 800649a:	2800      	cmp	r0, #0
 800649c:	d1e0      	bne.n	8006460 <__ssputs_r+0x5c>
 800649e:	4650      	mov	r0, sl
 80064a0:	6921      	ldr	r1, [r4, #16]
 80064a2:	f7ff feb9 	bl	8006218 <_free_r>
 80064a6:	230c      	movs	r3, #12
 80064a8:	f8ca 3000 	str.w	r3, [sl]
 80064ac:	89a3      	ldrh	r3, [r4, #12]
 80064ae:	f04f 30ff 	mov.w	r0, #4294967295
 80064b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064b6:	81a3      	strh	r3, [r4, #12]
 80064b8:	e7e9      	b.n	800648e <__ssputs_r+0x8a>
	...

080064bc <_svfiprintf_r>:
 80064bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c0:	4698      	mov	r8, r3
 80064c2:	898b      	ldrh	r3, [r1, #12]
 80064c4:	4607      	mov	r7, r0
 80064c6:	061b      	lsls	r3, r3, #24
 80064c8:	460d      	mov	r5, r1
 80064ca:	4614      	mov	r4, r2
 80064cc:	b09d      	sub	sp, #116	@ 0x74
 80064ce:	d510      	bpl.n	80064f2 <_svfiprintf_r+0x36>
 80064d0:	690b      	ldr	r3, [r1, #16]
 80064d2:	b973      	cbnz	r3, 80064f2 <_svfiprintf_r+0x36>
 80064d4:	2140      	movs	r1, #64	@ 0x40
 80064d6:	f7ff ff09 	bl	80062ec <_malloc_r>
 80064da:	6028      	str	r0, [r5, #0]
 80064dc:	6128      	str	r0, [r5, #16]
 80064de:	b930      	cbnz	r0, 80064ee <_svfiprintf_r+0x32>
 80064e0:	230c      	movs	r3, #12
 80064e2:	603b      	str	r3, [r7, #0]
 80064e4:	f04f 30ff 	mov.w	r0, #4294967295
 80064e8:	b01d      	add	sp, #116	@ 0x74
 80064ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ee:	2340      	movs	r3, #64	@ 0x40
 80064f0:	616b      	str	r3, [r5, #20]
 80064f2:	2300      	movs	r3, #0
 80064f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80064f6:	2320      	movs	r3, #32
 80064f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064fc:	2330      	movs	r3, #48	@ 0x30
 80064fe:	f04f 0901 	mov.w	r9, #1
 8006502:	f8cd 800c 	str.w	r8, [sp, #12]
 8006506:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80066a0 <_svfiprintf_r+0x1e4>
 800650a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800650e:	4623      	mov	r3, r4
 8006510:	469a      	mov	sl, r3
 8006512:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006516:	b10a      	cbz	r2, 800651c <_svfiprintf_r+0x60>
 8006518:	2a25      	cmp	r2, #37	@ 0x25
 800651a:	d1f9      	bne.n	8006510 <_svfiprintf_r+0x54>
 800651c:	ebba 0b04 	subs.w	fp, sl, r4
 8006520:	d00b      	beq.n	800653a <_svfiprintf_r+0x7e>
 8006522:	465b      	mov	r3, fp
 8006524:	4622      	mov	r2, r4
 8006526:	4629      	mov	r1, r5
 8006528:	4638      	mov	r0, r7
 800652a:	f7ff ff6b 	bl	8006404 <__ssputs_r>
 800652e:	3001      	adds	r0, #1
 8006530:	f000 80a7 	beq.w	8006682 <_svfiprintf_r+0x1c6>
 8006534:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006536:	445a      	add	r2, fp
 8006538:	9209      	str	r2, [sp, #36]	@ 0x24
 800653a:	f89a 3000 	ldrb.w	r3, [sl]
 800653e:	2b00      	cmp	r3, #0
 8006540:	f000 809f 	beq.w	8006682 <_svfiprintf_r+0x1c6>
 8006544:	2300      	movs	r3, #0
 8006546:	f04f 32ff 	mov.w	r2, #4294967295
 800654a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800654e:	f10a 0a01 	add.w	sl, sl, #1
 8006552:	9304      	str	r3, [sp, #16]
 8006554:	9307      	str	r3, [sp, #28]
 8006556:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800655a:	931a      	str	r3, [sp, #104]	@ 0x68
 800655c:	4654      	mov	r4, sl
 800655e:	2205      	movs	r2, #5
 8006560:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006564:	484e      	ldr	r0, [pc, #312]	@ (80066a0 <_svfiprintf_r+0x1e4>)
 8006566:	f000 fa5f 	bl	8006a28 <memchr>
 800656a:	9a04      	ldr	r2, [sp, #16]
 800656c:	b9d8      	cbnz	r0, 80065a6 <_svfiprintf_r+0xea>
 800656e:	06d0      	lsls	r0, r2, #27
 8006570:	bf44      	itt	mi
 8006572:	2320      	movmi	r3, #32
 8006574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006578:	0711      	lsls	r1, r2, #28
 800657a:	bf44      	itt	mi
 800657c:	232b      	movmi	r3, #43	@ 0x2b
 800657e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006582:	f89a 3000 	ldrb.w	r3, [sl]
 8006586:	2b2a      	cmp	r3, #42	@ 0x2a
 8006588:	d015      	beq.n	80065b6 <_svfiprintf_r+0xfa>
 800658a:	4654      	mov	r4, sl
 800658c:	2000      	movs	r0, #0
 800658e:	f04f 0c0a 	mov.w	ip, #10
 8006592:	9a07      	ldr	r2, [sp, #28]
 8006594:	4621      	mov	r1, r4
 8006596:	f811 3b01 	ldrb.w	r3, [r1], #1
 800659a:	3b30      	subs	r3, #48	@ 0x30
 800659c:	2b09      	cmp	r3, #9
 800659e:	d94b      	bls.n	8006638 <_svfiprintf_r+0x17c>
 80065a0:	b1b0      	cbz	r0, 80065d0 <_svfiprintf_r+0x114>
 80065a2:	9207      	str	r2, [sp, #28]
 80065a4:	e014      	b.n	80065d0 <_svfiprintf_r+0x114>
 80065a6:	eba0 0308 	sub.w	r3, r0, r8
 80065aa:	fa09 f303 	lsl.w	r3, r9, r3
 80065ae:	4313      	orrs	r3, r2
 80065b0:	46a2      	mov	sl, r4
 80065b2:	9304      	str	r3, [sp, #16]
 80065b4:	e7d2      	b.n	800655c <_svfiprintf_r+0xa0>
 80065b6:	9b03      	ldr	r3, [sp, #12]
 80065b8:	1d19      	adds	r1, r3, #4
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	9103      	str	r1, [sp, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	bfbb      	ittet	lt
 80065c2:	425b      	neglt	r3, r3
 80065c4:	f042 0202 	orrlt.w	r2, r2, #2
 80065c8:	9307      	strge	r3, [sp, #28]
 80065ca:	9307      	strlt	r3, [sp, #28]
 80065cc:	bfb8      	it	lt
 80065ce:	9204      	strlt	r2, [sp, #16]
 80065d0:	7823      	ldrb	r3, [r4, #0]
 80065d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80065d4:	d10a      	bne.n	80065ec <_svfiprintf_r+0x130>
 80065d6:	7863      	ldrb	r3, [r4, #1]
 80065d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80065da:	d132      	bne.n	8006642 <_svfiprintf_r+0x186>
 80065dc:	9b03      	ldr	r3, [sp, #12]
 80065de:	3402      	adds	r4, #2
 80065e0:	1d1a      	adds	r2, r3, #4
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	9203      	str	r2, [sp, #12]
 80065e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065ea:	9305      	str	r3, [sp, #20]
 80065ec:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80066a4 <_svfiprintf_r+0x1e8>
 80065f0:	2203      	movs	r2, #3
 80065f2:	4650      	mov	r0, sl
 80065f4:	7821      	ldrb	r1, [r4, #0]
 80065f6:	f000 fa17 	bl	8006a28 <memchr>
 80065fa:	b138      	cbz	r0, 800660c <_svfiprintf_r+0x150>
 80065fc:	2240      	movs	r2, #64	@ 0x40
 80065fe:	9b04      	ldr	r3, [sp, #16]
 8006600:	eba0 000a 	sub.w	r0, r0, sl
 8006604:	4082      	lsls	r2, r0
 8006606:	4313      	orrs	r3, r2
 8006608:	3401      	adds	r4, #1
 800660a:	9304      	str	r3, [sp, #16]
 800660c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006610:	2206      	movs	r2, #6
 8006612:	4825      	ldr	r0, [pc, #148]	@ (80066a8 <_svfiprintf_r+0x1ec>)
 8006614:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006618:	f000 fa06 	bl	8006a28 <memchr>
 800661c:	2800      	cmp	r0, #0
 800661e:	d036      	beq.n	800668e <_svfiprintf_r+0x1d2>
 8006620:	4b22      	ldr	r3, [pc, #136]	@ (80066ac <_svfiprintf_r+0x1f0>)
 8006622:	bb1b      	cbnz	r3, 800666c <_svfiprintf_r+0x1b0>
 8006624:	9b03      	ldr	r3, [sp, #12]
 8006626:	3307      	adds	r3, #7
 8006628:	f023 0307 	bic.w	r3, r3, #7
 800662c:	3308      	adds	r3, #8
 800662e:	9303      	str	r3, [sp, #12]
 8006630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006632:	4433      	add	r3, r6
 8006634:	9309      	str	r3, [sp, #36]	@ 0x24
 8006636:	e76a      	b.n	800650e <_svfiprintf_r+0x52>
 8006638:	460c      	mov	r4, r1
 800663a:	2001      	movs	r0, #1
 800663c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006640:	e7a8      	b.n	8006594 <_svfiprintf_r+0xd8>
 8006642:	2300      	movs	r3, #0
 8006644:	f04f 0c0a 	mov.w	ip, #10
 8006648:	4619      	mov	r1, r3
 800664a:	3401      	adds	r4, #1
 800664c:	9305      	str	r3, [sp, #20]
 800664e:	4620      	mov	r0, r4
 8006650:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006654:	3a30      	subs	r2, #48	@ 0x30
 8006656:	2a09      	cmp	r2, #9
 8006658:	d903      	bls.n	8006662 <_svfiprintf_r+0x1a6>
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0c6      	beq.n	80065ec <_svfiprintf_r+0x130>
 800665e:	9105      	str	r1, [sp, #20]
 8006660:	e7c4      	b.n	80065ec <_svfiprintf_r+0x130>
 8006662:	4604      	mov	r4, r0
 8006664:	2301      	movs	r3, #1
 8006666:	fb0c 2101 	mla	r1, ip, r1, r2
 800666a:	e7f0      	b.n	800664e <_svfiprintf_r+0x192>
 800666c:	ab03      	add	r3, sp, #12
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	462a      	mov	r2, r5
 8006672:	4638      	mov	r0, r7
 8006674:	4b0e      	ldr	r3, [pc, #56]	@ (80066b0 <_svfiprintf_r+0x1f4>)
 8006676:	a904      	add	r1, sp, #16
 8006678:	f3af 8000 	nop.w
 800667c:	1c42      	adds	r2, r0, #1
 800667e:	4606      	mov	r6, r0
 8006680:	d1d6      	bne.n	8006630 <_svfiprintf_r+0x174>
 8006682:	89ab      	ldrh	r3, [r5, #12]
 8006684:	065b      	lsls	r3, r3, #25
 8006686:	f53f af2d 	bmi.w	80064e4 <_svfiprintf_r+0x28>
 800668a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800668c:	e72c      	b.n	80064e8 <_svfiprintf_r+0x2c>
 800668e:	ab03      	add	r3, sp, #12
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	462a      	mov	r2, r5
 8006694:	4638      	mov	r0, r7
 8006696:	4b06      	ldr	r3, [pc, #24]	@ (80066b0 <_svfiprintf_r+0x1f4>)
 8006698:	a904      	add	r1, sp, #16
 800669a:	f000 f87d 	bl	8006798 <_printf_i>
 800669e:	e7ed      	b.n	800667c <_svfiprintf_r+0x1c0>
 80066a0:	080071f2 	.word	0x080071f2
 80066a4:	080071f8 	.word	0x080071f8
 80066a8:	080071fc 	.word	0x080071fc
 80066ac:	00000000 	.word	0x00000000
 80066b0:	08006405 	.word	0x08006405

080066b4 <_printf_common>:
 80066b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066b8:	4616      	mov	r6, r2
 80066ba:	4698      	mov	r8, r3
 80066bc:	688a      	ldr	r2, [r1, #8]
 80066be:	690b      	ldr	r3, [r1, #16]
 80066c0:	4607      	mov	r7, r0
 80066c2:	4293      	cmp	r3, r2
 80066c4:	bfb8      	it	lt
 80066c6:	4613      	movlt	r3, r2
 80066c8:	6033      	str	r3, [r6, #0]
 80066ca:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80066ce:	460c      	mov	r4, r1
 80066d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066d4:	b10a      	cbz	r2, 80066da <_printf_common+0x26>
 80066d6:	3301      	adds	r3, #1
 80066d8:	6033      	str	r3, [r6, #0]
 80066da:	6823      	ldr	r3, [r4, #0]
 80066dc:	0699      	lsls	r1, r3, #26
 80066de:	bf42      	ittt	mi
 80066e0:	6833      	ldrmi	r3, [r6, #0]
 80066e2:	3302      	addmi	r3, #2
 80066e4:	6033      	strmi	r3, [r6, #0]
 80066e6:	6825      	ldr	r5, [r4, #0]
 80066e8:	f015 0506 	ands.w	r5, r5, #6
 80066ec:	d106      	bne.n	80066fc <_printf_common+0x48>
 80066ee:	f104 0a19 	add.w	sl, r4, #25
 80066f2:	68e3      	ldr	r3, [r4, #12]
 80066f4:	6832      	ldr	r2, [r6, #0]
 80066f6:	1a9b      	subs	r3, r3, r2
 80066f8:	42ab      	cmp	r3, r5
 80066fa:	dc2b      	bgt.n	8006754 <_printf_common+0xa0>
 80066fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006700:	6822      	ldr	r2, [r4, #0]
 8006702:	3b00      	subs	r3, #0
 8006704:	bf18      	it	ne
 8006706:	2301      	movne	r3, #1
 8006708:	0692      	lsls	r2, r2, #26
 800670a:	d430      	bmi.n	800676e <_printf_common+0xba>
 800670c:	4641      	mov	r1, r8
 800670e:	4638      	mov	r0, r7
 8006710:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006714:	47c8      	blx	r9
 8006716:	3001      	adds	r0, #1
 8006718:	d023      	beq.n	8006762 <_printf_common+0xae>
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	6922      	ldr	r2, [r4, #16]
 800671e:	f003 0306 	and.w	r3, r3, #6
 8006722:	2b04      	cmp	r3, #4
 8006724:	bf14      	ite	ne
 8006726:	2500      	movne	r5, #0
 8006728:	6833      	ldreq	r3, [r6, #0]
 800672a:	f04f 0600 	mov.w	r6, #0
 800672e:	bf08      	it	eq
 8006730:	68e5      	ldreq	r5, [r4, #12]
 8006732:	f104 041a 	add.w	r4, r4, #26
 8006736:	bf08      	it	eq
 8006738:	1aed      	subeq	r5, r5, r3
 800673a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800673e:	bf08      	it	eq
 8006740:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006744:	4293      	cmp	r3, r2
 8006746:	bfc4      	itt	gt
 8006748:	1a9b      	subgt	r3, r3, r2
 800674a:	18ed      	addgt	r5, r5, r3
 800674c:	42b5      	cmp	r5, r6
 800674e:	d11a      	bne.n	8006786 <_printf_common+0xd2>
 8006750:	2000      	movs	r0, #0
 8006752:	e008      	b.n	8006766 <_printf_common+0xb2>
 8006754:	2301      	movs	r3, #1
 8006756:	4652      	mov	r2, sl
 8006758:	4641      	mov	r1, r8
 800675a:	4638      	mov	r0, r7
 800675c:	47c8      	blx	r9
 800675e:	3001      	adds	r0, #1
 8006760:	d103      	bne.n	800676a <_printf_common+0xb6>
 8006762:	f04f 30ff 	mov.w	r0, #4294967295
 8006766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800676a:	3501      	adds	r5, #1
 800676c:	e7c1      	b.n	80066f2 <_printf_common+0x3e>
 800676e:	2030      	movs	r0, #48	@ 0x30
 8006770:	18e1      	adds	r1, r4, r3
 8006772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006776:	1c5a      	adds	r2, r3, #1
 8006778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800677c:	4422      	add	r2, r4
 800677e:	3302      	adds	r3, #2
 8006780:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006784:	e7c2      	b.n	800670c <_printf_common+0x58>
 8006786:	2301      	movs	r3, #1
 8006788:	4622      	mov	r2, r4
 800678a:	4641      	mov	r1, r8
 800678c:	4638      	mov	r0, r7
 800678e:	47c8      	blx	r9
 8006790:	3001      	adds	r0, #1
 8006792:	d0e6      	beq.n	8006762 <_printf_common+0xae>
 8006794:	3601      	adds	r6, #1
 8006796:	e7d9      	b.n	800674c <_printf_common+0x98>

08006798 <_printf_i>:
 8006798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800679c:	7e0f      	ldrb	r7, [r1, #24]
 800679e:	4691      	mov	r9, r2
 80067a0:	2f78      	cmp	r7, #120	@ 0x78
 80067a2:	4680      	mov	r8, r0
 80067a4:	460c      	mov	r4, r1
 80067a6:	469a      	mov	sl, r3
 80067a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067ae:	d807      	bhi.n	80067c0 <_printf_i+0x28>
 80067b0:	2f62      	cmp	r7, #98	@ 0x62
 80067b2:	d80a      	bhi.n	80067ca <_printf_i+0x32>
 80067b4:	2f00      	cmp	r7, #0
 80067b6:	f000 80d1 	beq.w	800695c <_printf_i+0x1c4>
 80067ba:	2f58      	cmp	r7, #88	@ 0x58
 80067bc:	f000 80b8 	beq.w	8006930 <_printf_i+0x198>
 80067c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067c8:	e03a      	b.n	8006840 <_printf_i+0xa8>
 80067ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067ce:	2b15      	cmp	r3, #21
 80067d0:	d8f6      	bhi.n	80067c0 <_printf_i+0x28>
 80067d2:	a101      	add	r1, pc, #4	@ (adr r1, 80067d8 <_printf_i+0x40>)
 80067d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067d8:	08006831 	.word	0x08006831
 80067dc:	08006845 	.word	0x08006845
 80067e0:	080067c1 	.word	0x080067c1
 80067e4:	080067c1 	.word	0x080067c1
 80067e8:	080067c1 	.word	0x080067c1
 80067ec:	080067c1 	.word	0x080067c1
 80067f0:	08006845 	.word	0x08006845
 80067f4:	080067c1 	.word	0x080067c1
 80067f8:	080067c1 	.word	0x080067c1
 80067fc:	080067c1 	.word	0x080067c1
 8006800:	080067c1 	.word	0x080067c1
 8006804:	08006943 	.word	0x08006943
 8006808:	0800686f 	.word	0x0800686f
 800680c:	080068fd 	.word	0x080068fd
 8006810:	080067c1 	.word	0x080067c1
 8006814:	080067c1 	.word	0x080067c1
 8006818:	08006965 	.word	0x08006965
 800681c:	080067c1 	.word	0x080067c1
 8006820:	0800686f 	.word	0x0800686f
 8006824:	080067c1 	.word	0x080067c1
 8006828:	080067c1 	.word	0x080067c1
 800682c:	08006905 	.word	0x08006905
 8006830:	6833      	ldr	r3, [r6, #0]
 8006832:	1d1a      	adds	r2, r3, #4
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	6032      	str	r2, [r6, #0]
 8006838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800683c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006840:	2301      	movs	r3, #1
 8006842:	e09c      	b.n	800697e <_printf_i+0x1e6>
 8006844:	6833      	ldr	r3, [r6, #0]
 8006846:	6820      	ldr	r0, [r4, #0]
 8006848:	1d19      	adds	r1, r3, #4
 800684a:	6031      	str	r1, [r6, #0]
 800684c:	0606      	lsls	r6, r0, #24
 800684e:	d501      	bpl.n	8006854 <_printf_i+0xbc>
 8006850:	681d      	ldr	r5, [r3, #0]
 8006852:	e003      	b.n	800685c <_printf_i+0xc4>
 8006854:	0645      	lsls	r5, r0, #25
 8006856:	d5fb      	bpl.n	8006850 <_printf_i+0xb8>
 8006858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800685c:	2d00      	cmp	r5, #0
 800685e:	da03      	bge.n	8006868 <_printf_i+0xd0>
 8006860:	232d      	movs	r3, #45	@ 0x2d
 8006862:	426d      	negs	r5, r5
 8006864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006868:	230a      	movs	r3, #10
 800686a:	4858      	ldr	r0, [pc, #352]	@ (80069cc <_printf_i+0x234>)
 800686c:	e011      	b.n	8006892 <_printf_i+0xfa>
 800686e:	6821      	ldr	r1, [r4, #0]
 8006870:	6833      	ldr	r3, [r6, #0]
 8006872:	0608      	lsls	r0, r1, #24
 8006874:	f853 5b04 	ldr.w	r5, [r3], #4
 8006878:	d402      	bmi.n	8006880 <_printf_i+0xe8>
 800687a:	0649      	lsls	r1, r1, #25
 800687c:	bf48      	it	mi
 800687e:	b2ad      	uxthmi	r5, r5
 8006880:	2f6f      	cmp	r7, #111	@ 0x6f
 8006882:	6033      	str	r3, [r6, #0]
 8006884:	bf14      	ite	ne
 8006886:	230a      	movne	r3, #10
 8006888:	2308      	moveq	r3, #8
 800688a:	4850      	ldr	r0, [pc, #320]	@ (80069cc <_printf_i+0x234>)
 800688c:	2100      	movs	r1, #0
 800688e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006892:	6866      	ldr	r6, [r4, #4]
 8006894:	2e00      	cmp	r6, #0
 8006896:	60a6      	str	r6, [r4, #8]
 8006898:	db05      	blt.n	80068a6 <_printf_i+0x10e>
 800689a:	6821      	ldr	r1, [r4, #0]
 800689c:	432e      	orrs	r6, r5
 800689e:	f021 0104 	bic.w	r1, r1, #4
 80068a2:	6021      	str	r1, [r4, #0]
 80068a4:	d04b      	beq.n	800693e <_printf_i+0x1a6>
 80068a6:	4616      	mov	r6, r2
 80068a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80068ac:	fb03 5711 	mls	r7, r3, r1, r5
 80068b0:	5dc7      	ldrb	r7, [r0, r7]
 80068b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068b6:	462f      	mov	r7, r5
 80068b8:	42bb      	cmp	r3, r7
 80068ba:	460d      	mov	r5, r1
 80068bc:	d9f4      	bls.n	80068a8 <_printf_i+0x110>
 80068be:	2b08      	cmp	r3, #8
 80068c0:	d10b      	bne.n	80068da <_printf_i+0x142>
 80068c2:	6823      	ldr	r3, [r4, #0]
 80068c4:	07df      	lsls	r7, r3, #31
 80068c6:	d508      	bpl.n	80068da <_printf_i+0x142>
 80068c8:	6923      	ldr	r3, [r4, #16]
 80068ca:	6861      	ldr	r1, [r4, #4]
 80068cc:	4299      	cmp	r1, r3
 80068ce:	bfde      	ittt	le
 80068d0:	2330      	movle	r3, #48	@ 0x30
 80068d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80068da:	1b92      	subs	r2, r2, r6
 80068dc:	6122      	str	r2, [r4, #16]
 80068de:	464b      	mov	r3, r9
 80068e0:	4621      	mov	r1, r4
 80068e2:	4640      	mov	r0, r8
 80068e4:	f8cd a000 	str.w	sl, [sp]
 80068e8:	aa03      	add	r2, sp, #12
 80068ea:	f7ff fee3 	bl	80066b4 <_printf_common>
 80068ee:	3001      	adds	r0, #1
 80068f0:	d14a      	bne.n	8006988 <_printf_i+0x1f0>
 80068f2:	f04f 30ff 	mov.w	r0, #4294967295
 80068f6:	b004      	add	sp, #16
 80068f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068fc:	6823      	ldr	r3, [r4, #0]
 80068fe:	f043 0320 	orr.w	r3, r3, #32
 8006902:	6023      	str	r3, [r4, #0]
 8006904:	2778      	movs	r7, #120	@ 0x78
 8006906:	4832      	ldr	r0, [pc, #200]	@ (80069d0 <_printf_i+0x238>)
 8006908:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800690c:	6823      	ldr	r3, [r4, #0]
 800690e:	6831      	ldr	r1, [r6, #0]
 8006910:	061f      	lsls	r7, r3, #24
 8006912:	f851 5b04 	ldr.w	r5, [r1], #4
 8006916:	d402      	bmi.n	800691e <_printf_i+0x186>
 8006918:	065f      	lsls	r7, r3, #25
 800691a:	bf48      	it	mi
 800691c:	b2ad      	uxthmi	r5, r5
 800691e:	6031      	str	r1, [r6, #0]
 8006920:	07d9      	lsls	r1, r3, #31
 8006922:	bf44      	itt	mi
 8006924:	f043 0320 	orrmi.w	r3, r3, #32
 8006928:	6023      	strmi	r3, [r4, #0]
 800692a:	b11d      	cbz	r5, 8006934 <_printf_i+0x19c>
 800692c:	2310      	movs	r3, #16
 800692e:	e7ad      	b.n	800688c <_printf_i+0xf4>
 8006930:	4826      	ldr	r0, [pc, #152]	@ (80069cc <_printf_i+0x234>)
 8006932:	e7e9      	b.n	8006908 <_printf_i+0x170>
 8006934:	6823      	ldr	r3, [r4, #0]
 8006936:	f023 0320 	bic.w	r3, r3, #32
 800693a:	6023      	str	r3, [r4, #0]
 800693c:	e7f6      	b.n	800692c <_printf_i+0x194>
 800693e:	4616      	mov	r6, r2
 8006940:	e7bd      	b.n	80068be <_printf_i+0x126>
 8006942:	6833      	ldr	r3, [r6, #0]
 8006944:	6825      	ldr	r5, [r4, #0]
 8006946:	1d18      	adds	r0, r3, #4
 8006948:	6961      	ldr	r1, [r4, #20]
 800694a:	6030      	str	r0, [r6, #0]
 800694c:	062e      	lsls	r6, r5, #24
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	d501      	bpl.n	8006956 <_printf_i+0x1be>
 8006952:	6019      	str	r1, [r3, #0]
 8006954:	e002      	b.n	800695c <_printf_i+0x1c4>
 8006956:	0668      	lsls	r0, r5, #25
 8006958:	d5fb      	bpl.n	8006952 <_printf_i+0x1ba>
 800695a:	8019      	strh	r1, [r3, #0]
 800695c:	2300      	movs	r3, #0
 800695e:	4616      	mov	r6, r2
 8006960:	6123      	str	r3, [r4, #16]
 8006962:	e7bc      	b.n	80068de <_printf_i+0x146>
 8006964:	6833      	ldr	r3, [r6, #0]
 8006966:	2100      	movs	r1, #0
 8006968:	1d1a      	adds	r2, r3, #4
 800696a:	6032      	str	r2, [r6, #0]
 800696c:	681e      	ldr	r6, [r3, #0]
 800696e:	6862      	ldr	r2, [r4, #4]
 8006970:	4630      	mov	r0, r6
 8006972:	f000 f859 	bl	8006a28 <memchr>
 8006976:	b108      	cbz	r0, 800697c <_printf_i+0x1e4>
 8006978:	1b80      	subs	r0, r0, r6
 800697a:	6060      	str	r0, [r4, #4]
 800697c:	6863      	ldr	r3, [r4, #4]
 800697e:	6123      	str	r3, [r4, #16]
 8006980:	2300      	movs	r3, #0
 8006982:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006986:	e7aa      	b.n	80068de <_printf_i+0x146>
 8006988:	4632      	mov	r2, r6
 800698a:	4649      	mov	r1, r9
 800698c:	4640      	mov	r0, r8
 800698e:	6923      	ldr	r3, [r4, #16]
 8006990:	47d0      	blx	sl
 8006992:	3001      	adds	r0, #1
 8006994:	d0ad      	beq.n	80068f2 <_printf_i+0x15a>
 8006996:	6823      	ldr	r3, [r4, #0]
 8006998:	079b      	lsls	r3, r3, #30
 800699a:	d413      	bmi.n	80069c4 <_printf_i+0x22c>
 800699c:	68e0      	ldr	r0, [r4, #12]
 800699e:	9b03      	ldr	r3, [sp, #12]
 80069a0:	4298      	cmp	r0, r3
 80069a2:	bfb8      	it	lt
 80069a4:	4618      	movlt	r0, r3
 80069a6:	e7a6      	b.n	80068f6 <_printf_i+0x15e>
 80069a8:	2301      	movs	r3, #1
 80069aa:	4632      	mov	r2, r6
 80069ac:	4649      	mov	r1, r9
 80069ae:	4640      	mov	r0, r8
 80069b0:	47d0      	blx	sl
 80069b2:	3001      	adds	r0, #1
 80069b4:	d09d      	beq.n	80068f2 <_printf_i+0x15a>
 80069b6:	3501      	adds	r5, #1
 80069b8:	68e3      	ldr	r3, [r4, #12]
 80069ba:	9903      	ldr	r1, [sp, #12]
 80069bc:	1a5b      	subs	r3, r3, r1
 80069be:	42ab      	cmp	r3, r5
 80069c0:	dcf2      	bgt.n	80069a8 <_printf_i+0x210>
 80069c2:	e7eb      	b.n	800699c <_printf_i+0x204>
 80069c4:	2500      	movs	r5, #0
 80069c6:	f104 0619 	add.w	r6, r4, #25
 80069ca:	e7f5      	b.n	80069b8 <_printf_i+0x220>
 80069cc:	08007203 	.word	0x08007203
 80069d0:	08007214 	.word	0x08007214

080069d4 <memmove>:
 80069d4:	4288      	cmp	r0, r1
 80069d6:	b510      	push	{r4, lr}
 80069d8:	eb01 0402 	add.w	r4, r1, r2
 80069dc:	d902      	bls.n	80069e4 <memmove+0x10>
 80069de:	4284      	cmp	r4, r0
 80069e0:	4623      	mov	r3, r4
 80069e2:	d807      	bhi.n	80069f4 <memmove+0x20>
 80069e4:	1e43      	subs	r3, r0, #1
 80069e6:	42a1      	cmp	r1, r4
 80069e8:	d008      	beq.n	80069fc <memmove+0x28>
 80069ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069f2:	e7f8      	b.n	80069e6 <memmove+0x12>
 80069f4:	4601      	mov	r1, r0
 80069f6:	4402      	add	r2, r0
 80069f8:	428a      	cmp	r2, r1
 80069fa:	d100      	bne.n	80069fe <memmove+0x2a>
 80069fc:	bd10      	pop	{r4, pc}
 80069fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a06:	e7f7      	b.n	80069f8 <memmove+0x24>

08006a08 <_sbrk_r>:
 8006a08:	b538      	push	{r3, r4, r5, lr}
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	4d05      	ldr	r5, [pc, #20]	@ (8006a24 <_sbrk_r+0x1c>)
 8006a0e:	4604      	mov	r4, r0
 8006a10:	4608      	mov	r0, r1
 8006a12:	602b      	str	r3, [r5, #0]
 8006a14:	f7fb fe2a 	bl	800266c <_sbrk>
 8006a18:	1c43      	adds	r3, r0, #1
 8006a1a:	d102      	bne.n	8006a22 <_sbrk_r+0x1a>
 8006a1c:	682b      	ldr	r3, [r5, #0]
 8006a1e:	b103      	cbz	r3, 8006a22 <_sbrk_r+0x1a>
 8006a20:	6023      	str	r3, [r4, #0]
 8006a22:	bd38      	pop	{r3, r4, r5, pc}
 8006a24:	20000560 	.word	0x20000560

08006a28 <memchr>:
 8006a28:	4603      	mov	r3, r0
 8006a2a:	b510      	push	{r4, lr}
 8006a2c:	b2c9      	uxtb	r1, r1
 8006a2e:	4402      	add	r2, r0
 8006a30:	4293      	cmp	r3, r2
 8006a32:	4618      	mov	r0, r3
 8006a34:	d101      	bne.n	8006a3a <memchr+0x12>
 8006a36:	2000      	movs	r0, #0
 8006a38:	e003      	b.n	8006a42 <memchr+0x1a>
 8006a3a:	7804      	ldrb	r4, [r0, #0]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	428c      	cmp	r4, r1
 8006a40:	d1f6      	bne.n	8006a30 <memchr+0x8>
 8006a42:	bd10      	pop	{r4, pc}

08006a44 <memcpy>:
 8006a44:	440a      	add	r2, r1
 8006a46:	4291      	cmp	r1, r2
 8006a48:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a4c:	d100      	bne.n	8006a50 <memcpy+0xc>
 8006a4e:	4770      	bx	lr
 8006a50:	b510      	push	{r4, lr}
 8006a52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a56:	4291      	cmp	r1, r2
 8006a58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a5c:	d1f9      	bne.n	8006a52 <memcpy+0xe>
 8006a5e:	bd10      	pop	{r4, pc}

08006a60 <_realloc_r>:
 8006a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a64:	4607      	mov	r7, r0
 8006a66:	4614      	mov	r4, r2
 8006a68:	460d      	mov	r5, r1
 8006a6a:	b921      	cbnz	r1, 8006a76 <_realloc_r+0x16>
 8006a6c:	4611      	mov	r1, r2
 8006a6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a72:	f7ff bc3b 	b.w	80062ec <_malloc_r>
 8006a76:	b92a      	cbnz	r2, 8006a84 <_realloc_r+0x24>
 8006a78:	f7ff fbce 	bl	8006218 <_free_r>
 8006a7c:	4625      	mov	r5, r4
 8006a7e:	4628      	mov	r0, r5
 8006a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a84:	f000 f81a 	bl	8006abc <_malloc_usable_size_r>
 8006a88:	4284      	cmp	r4, r0
 8006a8a:	4606      	mov	r6, r0
 8006a8c:	d802      	bhi.n	8006a94 <_realloc_r+0x34>
 8006a8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a92:	d8f4      	bhi.n	8006a7e <_realloc_r+0x1e>
 8006a94:	4621      	mov	r1, r4
 8006a96:	4638      	mov	r0, r7
 8006a98:	f7ff fc28 	bl	80062ec <_malloc_r>
 8006a9c:	4680      	mov	r8, r0
 8006a9e:	b908      	cbnz	r0, 8006aa4 <_realloc_r+0x44>
 8006aa0:	4645      	mov	r5, r8
 8006aa2:	e7ec      	b.n	8006a7e <_realloc_r+0x1e>
 8006aa4:	42b4      	cmp	r4, r6
 8006aa6:	4622      	mov	r2, r4
 8006aa8:	4629      	mov	r1, r5
 8006aaa:	bf28      	it	cs
 8006aac:	4632      	movcs	r2, r6
 8006aae:	f7ff ffc9 	bl	8006a44 <memcpy>
 8006ab2:	4629      	mov	r1, r5
 8006ab4:	4638      	mov	r0, r7
 8006ab6:	f7ff fbaf 	bl	8006218 <_free_r>
 8006aba:	e7f1      	b.n	8006aa0 <_realloc_r+0x40>

08006abc <_malloc_usable_size_r>:
 8006abc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ac0:	1f18      	subs	r0, r3, #4
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	bfbc      	itt	lt
 8006ac6:	580b      	ldrlt	r3, [r1, r0]
 8006ac8:	18c0      	addlt	r0, r0, r3
 8006aca:	4770      	bx	lr

08006acc <atan2>:
 8006acc:	f000 ba8c 	b.w	8006fe8 <__ieee754_atan2>

08006ad0 <sqrt>:
 8006ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ad2:	4606      	mov	r6, r0
 8006ad4:	460f      	mov	r7, r1
 8006ad6:	f000 f9b3 	bl	8006e40 <__ieee754_sqrt>
 8006ada:	4632      	mov	r2, r6
 8006adc:	4604      	mov	r4, r0
 8006ade:	460d      	mov	r5, r1
 8006ae0:	463b      	mov	r3, r7
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	4639      	mov	r1, r7
 8006ae6:	f7f9 ff91 	bl	8000a0c <__aeabi_dcmpun>
 8006aea:	b990      	cbnz	r0, 8006b12 <sqrt+0x42>
 8006aec:	2200      	movs	r2, #0
 8006aee:	2300      	movs	r3, #0
 8006af0:	4630      	mov	r0, r6
 8006af2:	4639      	mov	r1, r7
 8006af4:	f7f9 ff62 	bl	80009bc <__aeabi_dcmplt>
 8006af8:	b158      	cbz	r0, 8006b12 <sqrt+0x42>
 8006afa:	f7ff fb61 	bl	80061c0 <__errno>
 8006afe:	2321      	movs	r3, #33	@ 0x21
 8006b00:	2200      	movs	r2, #0
 8006b02:	6003      	str	r3, [r0, #0]
 8006b04:	2300      	movs	r3, #0
 8006b06:	4610      	mov	r0, r2
 8006b08:	4619      	mov	r1, r3
 8006b0a:	f7f9 fe0f 	bl	800072c <__aeabi_ddiv>
 8006b0e:	4604      	mov	r4, r0
 8006b10:	460d      	mov	r5, r1
 8006b12:	4620      	mov	r0, r4
 8006b14:	4629      	mov	r1, r5
 8006b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b18 <atan>:
 8006b18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b1c:	4bbc      	ldr	r3, [pc, #752]	@ (8006e10 <atan+0x2f8>)
 8006b1e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8006b22:	429e      	cmp	r6, r3
 8006b24:	4604      	mov	r4, r0
 8006b26:	460d      	mov	r5, r1
 8006b28:	468b      	mov	fp, r1
 8006b2a:	d918      	bls.n	8006b5e <atan+0x46>
 8006b2c:	4bb9      	ldr	r3, [pc, #740]	@ (8006e14 <atan+0x2fc>)
 8006b2e:	429e      	cmp	r6, r3
 8006b30:	d801      	bhi.n	8006b36 <atan+0x1e>
 8006b32:	d109      	bne.n	8006b48 <atan+0x30>
 8006b34:	b140      	cbz	r0, 8006b48 <atan+0x30>
 8006b36:	4622      	mov	r2, r4
 8006b38:	462b      	mov	r3, r5
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	4629      	mov	r1, r5
 8006b3e:	f7f9 fb15 	bl	800016c <__adddf3>
 8006b42:	4604      	mov	r4, r0
 8006b44:	460d      	mov	r5, r1
 8006b46:	e006      	b.n	8006b56 <atan+0x3e>
 8006b48:	f1bb 0f00 	cmp.w	fp, #0
 8006b4c:	f340 8123 	ble.w	8006d96 <atan+0x27e>
 8006b50:	a593      	add	r5, pc, #588	@ (adr r5, 8006da0 <atan+0x288>)
 8006b52:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006b56:	4620      	mov	r0, r4
 8006b58:	4629      	mov	r1, r5
 8006b5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5e:	4bae      	ldr	r3, [pc, #696]	@ (8006e18 <atan+0x300>)
 8006b60:	429e      	cmp	r6, r3
 8006b62:	d811      	bhi.n	8006b88 <atan+0x70>
 8006b64:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006b68:	429e      	cmp	r6, r3
 8006b6a:	d80a      	bhi.n	8006b82 <atan+0x6a>
 8006b6c:	a38e      	add	r3, pc, #568	@ (adr r3, 8006da8 <atan+0x290>)
 8006b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b72:	f7f9 fafb 	bl	800016c <__adddf3>
 8006b76:	2200      	movs	r2, #0
 8006b78:	4ba8      	ldr	r3, [pc, #672]	@ (8006e1c <atan+0x304>)
 8006b7a:	f7f9 ff3d 	bl	80009f8 <__aeabi_dcmpgt>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	d1e9      	bne.n	8006b56 <atan+0x3e>
 8006b82:	f04f 3aff 	mov.w	sl, #4294967295
 8006b86:	e027      	b.n	8006bd8 <atan+0xc0>
 8006b88:	f000 f956 	bl	8006e38 <fabs>
 8006b8c:	4ba4      	ldr	r3, [pc, #656]	@ (8006e20 <atan+0x308>)
 8006b8e:	4604      	mov	r4, r0
 8006b90:	429e      	cmp	r6, r3
 8006b92:	460d      	mov	r5, r1
 8006b94:	f200 80b8 	bhi.w	8006d08 <atan+0x1f0>
 8006b98:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8006b9c:	429e      	cmp	r6, r3
 8006b9e:	f200 809c 	bhi.w	8006cda <atan+0x1c2>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	f7f9 fae1 	bl	800016c <__adddf3>
 8006baa:	2200      	movs	r2, #0
 8006bac:	4b9b      	ldr	r3, [pc, #620]	@ (8006e1c <atan+0x304>)
 8006bae:	f7f9 fadb 	bl	8000168 <__aeabi_dsub>
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	4606      	mov	r6, r0
 8006bb6:	460f      	mov	r7, r1
 8006bb8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	f7f9 fad4 	bl	800016c <__adddf3>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	460b      	mov	r3, r1
 8006bc8:	4630      	mov	r0, r6
 8006bca:	4639      	mov	r1, r7
 8006bcc:	f7f9 fdae 	bl	800072c <__aeabi_ddiv>
 8006bd0:	f04f 0a00 	mov.w	sl, #0
 8006bd4:	4604      	mov	r4, r0
 8006bd6:	460d      	mov	r5, r1
 8006bd8:	4622      	mov	r2, r4
 8006bda:	462b      	mov	r3, r5
 8006bdc:	4620      	mov	r0, r4
 8006bde:	4629      	mov	r1, r5
 8006be0:	f7f9 fc7a 	bl	80004d8 <__aeabi_dmul>
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
 8006be8:	4680      	mov	r8, r0
 8006bea:	4689      	mov	r9, r1
 8006bec:	f7f9 fc74 	bl	80004d8 <__aeabi_dmul>
 8006bf0:	a36f      	add	r3, pc, #444	@ (adr r3, 8006db0 <atan+0x298>)
 8006bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf6:	4606      	mov	r6, r0
 8006bf8:	460f      	mov	r7, r1
 8006bfa:	f7f9 fc6d 	bl	80004d8 <__aeabi_dmul>
 8006bfe:	a36e      	add	r3, pc, #440	@ (adr r3, 8006db8 <atan+0x2a0>)
 8006c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c04:	f7f9 fab2 	bl	800016c <__adddf3>
 8006c08:	4632      	mov	r2, r6
 8006c0a:	463b      	mov	r3, r7
 8006c0c:	f7f9 fc64 	bl	80004d8 <__aeabi_dmul>
 8006c10:	a36b      	add	r3, pc, #428	@ (adr r3, 8006dc0 <atan+0x2a8>)
 8006c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c16:	f7f9 faa9 	bl	800016c <__adddf3>
 8006c1a:	4632      	mov	r2, r6
 8006c1c:	463b      	mov	r3, r7
 8006c1e:	f7f9 fc5b 	bl	80004d8 <__aeabi_dmul>
 8006c22:	a369      	add	r3, pc, #420	@ (adr r3, 8006dc8 <atan+0x2b0>)
 8006c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c28:	f7f9 faa0 	bl	800016c <__adddf3>
 8006c2c:	4632      	mov	r2, r6
 8006c2e:	463b      	mov	r3, r7
 8006c30:	f7f9 fc52 	bl	80004d8 <__aeabi_dmul>
 8006c34:	a366      	add	r3, pc, #408	@ (adr r3, 8006dd0 <atan+0x2b8>)
 8006c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c3a:	f7f9 fa97 	bl	800016c <__adddf3>
 8006c3e:	4632      	mov	r2, r6
 8006c40:	463b      	mov	r3, r7
 8006c42:	f7f9 fc49 	bl	80004d8 <__aeabi_dmul>
 8006c46:	a364      	add	r3, pc, #400	@ (adr r3, 8006dd8 <atan+0x2c0>)
 8006c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4c:	f7f9 fa8e 	bl	800016c <__adddf3>
 8006c50:	4642      	mov	r2, r8
 8006c52:	464b      	mov	r3, r9
 8006c54:	f7f9 fc40 	bl	80004d8 <__aeabi_dmul>
 8006c58:	a361      	add	r3, pc, #388	@ (adr r3, 8006de0 <atan+0x2c8>)
 8006c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5e:	4680      	mov	r8, r0
 8006c60:	4689      	mov	r9, r1
 8006c62:	4630      	mov	r0, r6
 8006c64:	4639      	mov	r1, r7
 8006c66:	f7f9 fc37 	bl	80004d8 <__aeabi_dmul>
 8006c6a:	a35f      	add	r3, pc, #380	@ (adr r3, 8006de8 <atan+0x2d0>)
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	f7f9 fa7a 	bl	8000168 <__aeabi_dsub>
 8006c74:	4632      	mov	r2, r6
 8006c76:	463b      	mov	r3, r7
 8006c78:	f7f9 fc2e 	bl	80004d8 <__aeabi_dmul>
 8006c7c:	a35c      	add	r3, pc, #368	@ (adr r3, 8006df0 <atan+0x2d8>)
 8006c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c82:	f7f9 fa71 	bl	8000168 <__aeabi_dsub>
 8006c86:	4632      	mov	r2, r6
 8006c88:	463b      	mov	r3, r7
 8006c8a:	f7f9 fc25 	bl	80004d8 <__aeabi_dmul>
 8006c8e:	a35a      	add	r3, pc, #360	@ (adr r3, 8006df8 <atan+0x2e0>)
 8006c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c94:	f7f9 fa68 	bl	8000168 <__aeabi_dsub>
 8006c98:	4632      	mov	r2, r6
 8006c9a:	463b      	mov	r3, r7
 8006c9c:	f7f9 fc1c 	bl	80004d8 <__aeabi_dmul>
 8006ca0:	a357      	add	r3, pc, #348	@ (adr r3, 8006e00 <atan+0x2e8>)
 8006ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca6:	f7f9 fa5f 	bl	8000168 <__aeabi_dsub>
 8006caa:	4632      	mov	r2, r6
 8006cac:	463b      	mov	r3, r7
 8006cae:	f7f9 fc13 	bl	80004d8 <__aeabi_dmul>
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	4640      	mov	r0, r8
 8006cb8:	4649      	mov	r1, r9
 8006cba:	f7f9 fa57 	bl	800016c <__adddf3>
 8006cbe:	4622      	mov	r2, r4
 8006cc0:	462b      	mov	r3, r5
 8006cc2:	f7f9 fc09 	bl	80004d8 <__aeabi_dmul>
 8006cc6:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006cca:	4602      	mov	r2, r0
 8006ccc:	460b      	mov	r3, r1
 8006cce:	d144      	bne.n	8006d5a <atan+0x242>
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	4629      	mov	r1, r5
 8006cd4:	f7f9 fa48 	bl	8000168 <__aeabi_dsub>
 8006cd8:	e733      	b.n	8006b42 <atan+0x2a>
 8006cda:	2200      	movs	r2, #0
 8006cdc:	4b4f      	ldr	r3, [pc, #316]	@ (8006e1c <atan+0x304>)
 8006cde:	f7f9 fa43 	bl	8000168 <__aeabi_dsub>
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	460f      	mov	r7, r1
 8006ce8:	4620      	mov	r0, r4
 8006cea:	4629      	mov	r1, r5
 8006cec:	4b4b      	ldr	r3, [pc, #300]	@ (8006e1c <atan+0x304>)
 8006cee:	f7f9 fa3d 	bl	800016c <__adddf3>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	4630      	mov	r0, r6
 8006cf8:	4639      	mov	r1, r7
 8006cfa:	f7f9 fd17 	bl	800072c <__aeabi_ddiv>
 8006cfe:	f04f 0a01 	mov.w	sl, #1
 8006d02:	4604      	mov	r4, r0
 8006d04:	460d      	mov	r5, r1
 8006d06:	e767      	b.n	8006bd8 <atan+0xc0>
 8006d08:	4b46      	ldr	r3, [pc, #280]	@ (8006e24 <atan+0x30c>)
 8006d0a:	429e      	cmp	r6, r3
 8006d0c:	d21a      	bcs.n	8006d44 <atan+0x22c>
 8006d0e:	2200      	movs	r2, #0
 8006d10:	4b45      	ldr	r3, [pc, #276]	@ (8006e28 <atan+0x310>)
 8006d12:	f7f9 fa29 	bl	8000168 <__aeabi_dsub>
 8006d16:	2200      	movs	r2, #0
 8006d18:	4606      	mov	r6, r0
 8006d1a:	460f      	mov	r7, r1
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	4629      	mov	r1, r5
 8006d20:	4b41      	ldr	r3, [pc, #260]	@ (8006e28 <atan+0x310>)
 8006d22:	f7f9 fbd9 	bl	80004d8 <__aeabi_dmul>
 8006d26:	2200      	movs	r2, #0
 8006d28:	4b3c      	ldr	r3, [pc, #240]	@ (8006e1c <atan+0x304>)
 8006d2a:	f7f9 fa1f 	bl	800016c <__adddf3>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	460b      	mov	r3, r1
 8006d32:	4630      	mov	r0, r6
 8006d34:	4639      	mov	r1, r7
 8006d36:	f7f9 fcf9 	bl	800072c <__aeabi_ddiv>
 8006d3a:	f04f 0a02 	mov.w	sl, #2
 8006d3e:	4604      	mov	r4, r0
 8006d40:	460d      	mov	r5, r1
 8006d42:	e749      	b.n	8006bd8 <atan+0xc0>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	2000      	movs	r0, #0
 8006d4a:	4938      	ldr	r1, [pc, #224]	@ (8006e2c <atan+0x314>)
 8006d4c:	f7f9 fcee 	bl	800072c <__aeabi_ddiv>
 8006d50:	f04f 0a03 	mov.w	sl, #3
 8006d54:	4604      	mov	r4, r0
 8006d56:	460d      	mov	r5, r1
 8006d58:	e73e      	b.n	8006bd8 <atan+0xc0>
 8006d5a:	4b35      	ldr	r3, [pc, #212]	@ (8006e30 <atan+0x318>)
 8006d5c:	4e35      	ldr	r6, [pc, #212]	@ (8006e34 <atan+0x31c>)
 8006d5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d66:	f7f9 f9ff 	bl	8000168 <__aeabi_dsub>
 8006d6a:	4622      	mov	r2, r4
 8006d6c:	462b      	mov	r3, r5
 8006d6e:	f7f9 f9fb 	bl	8000168 <__aeabi_dsub>
 8006d72:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006d76:	4602      	mov	r2, r0
 8006d78:	460b      	mov	r3, r1
 8006d7a:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006d7e:	f7f9 f9f3 	bl	8000168 <__aeabi_dsub>
 8006d82:	f1bb 0f00 	cmp.w	fp, #0
 8006d86:	4604      	mov	r4, r0
 8006d88:	460d      	mov	r5, r1
 8006d8a:	f6bf aee4 	bge.w	8006b56 <atan+0x3e>
 8006d8e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006d92:	461d      	mov	r5, r3
 8006d94:	e6df      	b.n	8006b56 <atan+0x3e>
 8006d96:	a51c      	add	r5, pc, #112	@ (adr r5, 8006e08 <atan+0x2f0>)
 8006d98:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006d9c:	e6db      	b.n	8006b56 <atan+0x3e>
 8006d9e:	bf00      	nop
 8006da0:	54442d18 	.word	0x54442d18
 8006da4:	3ff921fb 	.word	0x3ff921fb
 8006da8:	8800759c 	.word	0x8800759c
 8006dac:	7e37e43c 	.word	0x7e37e43c
 8006db0:	e322da11 	.word	0xe322da11
 8006db4:	3f90ad3a 	.word	0x3f90ad3a
 8006db8:	24760deb 	.word	0x24760deb
 8006dbc:	3fa97b4b 	.word	0x3fa97b4b
 8006dc0:	a0d03d51 	.word	0xa0d03d51
 8006dc4:	3fb10d66 	.word	0x3fb10d66
 8006dc8:	c54c206e 	.word	0xc54c206e
 8006dcc:	3fb745cd 	.word	0x3fb745cd
 8006dd0:	920083ff 	.word	0x920083ff
 8006dd4:	3fc24924 	.word	0x3fc24924
 8006dd8:	5555550d 	.word	0x5555550d
 8006ddc:	3fd55555 	.word	0x3fd55555
 8006de0:	2c6a6c2f 	.word	0x2c6a6c2f
 8006de4:	bfa2b444 	.word	0xbfa2b444
 8006de8:	52defd9a 	.word	0x52defd9a
 8006dec:	3fadde2d 	.word	0x3fadde2d
 8006df0:	af749a6d 	.word	0xaf749a6d
 8006df4:	3fb3b0f2 	.word	0x3fb3b0f2
 8006df8:	fe231671 	.word	0xfe231671
 8006dfc:	3fbc71c6 	.word	0x3fbc71c6
 8006e00:	9998ebc4 	.word	0x9998ebc4
 8006e04:	3fc99999 	.word	0x3fc99999
 8006e08:	54442d18 	.word	0x54442d18
 8006e0c:	bff921fb 	.word	0xbff921fb
 8006e10:	440fffff 	.word	0x440fffff
 8006e14:	7ff00000 	.word	0x7ff00000
 8006e18:	3fdbffff 	.word	0x3fdbffff
 8006e1c:	3ff00000 	.word	0x3ff00000
 8006e20:	3ff2ffff 	.word	0x3ff2ffff
 8006e24:	40038000 	.word	0x40038000
 8006e28:	3ff80000 	.word	0x3ff80000
 8006e2c:	bff00000 	.word	0xbff00000
 8006e30:	08007228 	.word	0x08007228
 8006e34:	08007248 	.word	0x08007248

08006e38 <fabs>:
 8006e38:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	4770      	bx	lr

08006e40 <__ieee754_sqrt>:
 8006e40:	4a65      	ldr	r2, [pc, #404]	@ (8006fd8 <__ieee754_sqrt+0x198>)
 8006e42:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e46:	438a      	bics	r2, r1
 8006e48:	4606      	mov	r6, r0
 8006e4a:	460f      	mov	r7, r1
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	4604      	mov	r4, r0
 8006e50:	d10e      	bne.n	8006e70 <__ieee754_sqrt+0x30>
 8006e52:	4602      	mov	r2, r0
 8006e54:	f7f9 fb40 	bl	80004d8 <__aeabi_dmul>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	460b      	mov	r3, r1
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	4639      	mov	r1, r7
 8006e60:	f7f9 f984 	bl	800016c <__adddf3>
 8006e64:	4606      	mov	r6, r0
 8006e66:	460f      	mov	r7, r1
 8006e68:	4630      	mov	r0, r6
 8006e6a:	4639      	mov	r1, r7
 8006e6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e70:	2900      	cmp	r1, #0
 8006e72:	dc0c      	bgt.n	8006e8e <__ieee754_sqrt+0x4e>
 8006e74:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8006e78:	4302      	orrs	r2, r0
 8006e7a:	d0f5      	beq.n	8006e68 <__ieee754_sqrt+0x28>
 8006e7c:	b189      	cbz	r1, 8006ea2 <__ieee754_sqrt+0x62>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	f7f9 f972 	bl	8000168 <__aeabi_dsub>
 8006e84:	4602      	mov	r2, r0
 8006e86:	460b      	mov	r3, r1
 8006e88:	f7f9 fc50 	bl	800072c <__aeabi_ddiv>
 8006e8c:	e7ea      	b.n	8006e64 <__ieee754_sqrt+0x24>
 8006e8e:	150a      	asrs	r2, r1, #20
 8006e90:	d115      	bne.n	8006ebe <__ieee754_sqrt+0x7e>
 8006e92:	2100      	movs	r1, #0
 8006e94:	e009      	b.n	8006eaa <__ieee754_sqrt+0x6a>
 8006e96:	0ae3      	lsrs	r3, r4, #11
 8006e98:	3a15      	subs	r2, #21
 8006e9a:	0564      	lsls	r4, r4, #21
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d0fa      	beq.n	8006e96 <__ieee754_sqrt+0x56>
 8006ea0:	e7f7      	b.n	8006e92 <__ieee754_sqrt+0x52>
 8006ea2:	460a      	mov	r2, r1
 8006ea4:	e7fa      	b.n	8006e9c <__ieee754_sqrt+0x5c>
 8006ea6:	005b      	lsls	r3, r3, #1
 8006ea8:	3101      	adds	r1, #1
 8006eaa:	02d8      	lsls	r0, r3, #11
 8006eac:	d5fb      	bpl.n	8006ea6 <__ieee754_sqrt+0x66>
 8006eae:	1e48      	subs	r0, r1, #1
 8006eb0:	1a12      	subs	r2, r2, r0
 8006eb2:	f1c1 0020 	rsb	r0, r1, #32
 8006eb6:	fa24 f000 	lsr.w	r0, r4, r0
 8006eba:	4303      	orrs	r3, r0
 8006ebc:	408c      	lsls	r4, r1
 8006ebe:	2700      	movs	r7, #0
 8006ec0:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 8006ec4:	2116      	movs	r1, #22
 8006ec6:	07d2      	lsls	r2, r2, #31
 8006ec8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006ecc:	463a      	mov	r2, r7
 8006ece:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ed2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ed6:	bf5c      	itt	pl
 8006ed8:	005b      	lslpl	r3, r3, #1
 8006eda:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8006ede:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006ee2:	bf58      	it	pl
 8006ee4:	0064      	lslpl	r4, r4, #1
 8006ee6:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8006eea:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006eee:	0064      	lsls	r4, r4, #1
 8006ef0:	1815      	adds	r5, r2, r0
 8006ef2:	429d      	cmp	r5, r3
 8006ef4:	bfde      	ittt	le
 8006ef6:	182a      	addle	r2, r5, r0
 8006ef8:	1b5b      	suble	r3, r3, r5
 8006efa:	183f      	addle	r7, r7, r0
 8006efc:	0fe5      	lsrs	r5, r4, #31
 8006efe:	3901      	subs	r1, #1
 8006f00:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006f04:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8006f08:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006f0c:	d1f0      	bne.n	8006ef0 <__ieee754_sqrt+0xb0>
 8006f0e:	460d      	mov	r5, r1
 8006f10:	2620      	movs	r6, #32
 8006f12:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8006f16:	4293      	cmp	r3, r2
 8006f18:	eb00 0c01 	add.w	ip, r0, r1
 8006f1c:	dc02      	bgt.n	8006f24 <__ieee754_sqrt+0xe4>
 8006f1e:	d113      	bne.n	8006f48 <__ieee754_sqrt+0x108>
 8006f20:	45a4      	cmp	ip, r4
 8006f22:	d811      	bhi.n	8006f48 <__ieee754_sqrt+0x108>
 8006f24:	f1bc 0f00 	cmp.w	ip, #0
 8006f28:	eb0c 0100 	add.w	r1, ip, r0
 8006f2c:	da3e      	bge.n	8006fac <__ieee754_sqrt+0x16c>
 8006f2e:	2900      	cmp	r1, #0
 8006f30:	db3c      	blt.n	8006fac <__ieee754_sqrt+0x16c>
 8006f32:	f102 0e01 	add.w	lr, r2, #1
 8006f36:	1a9b      	subs	r3, r3, r2
 8006f38:	4672      	mov	r2, lr
 8006f3a:	45a4      	cmp	ip, r4
 8006f3c:	bf88      	it	hi
 8006f3e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006f42:	eba4 040c 	sub.w	r4, r4, ip
 8006f46:	4405      	add	r5, r0
 8006f48:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8006f4c:	3e01      	subs	r6, #1
 8006f4e:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8006f52:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8006f56:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006f5a:	d1dc      	bne.n	8006f16 <__ieee754_sqrt+0xd6>
 8006f5c:	431c      	orrs	r4, r3
 8006f5e:	d01a      	beq.n	8006f96 <__ieee754_sqrt+0x156>
 8006f60:	4c1e      	ldr	r4, [pc, #120]	@ (8006fdc <__ieee754_sqrt+0x19c>)
 8006f62:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8006fe0 <__ieee754_sqrt+0x1a0>
 8006f66:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006f6a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006f6e:	f7f9 f8fb 	bl	8000168 <__aeabi_dsub>
 8006f72:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	4650      	mov	r0, sl
 8006f7c:	4659      	mov	r1, fp
 8006f7e:	f7f9 fd27 	bl	80009d0 <__aeabi_dcmple>
 8006f82:	b140      	cbz	r0, 8006f96 <__ieee754_sqrt+0x156>
 8006f84:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006f88:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006f8c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006f90:	d10e      	bne.n	8006fb0 <__ieee754_sqrt+0x170>
 8006f92:	4635      	mov	r5, r6
 8006f94:	3701      	adds	r7, #1
 8006f96:	107b      	asrs	r3, r7, #1
 8006f98:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8006f9c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8006fa0:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 8006fa4:	086b      	lsrs	r3, r5, #1
 8006fa6:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 8006faa:	e75b      	b.n	8006e64 <__ieee754_sqrt+0x24>
 8006fac:	4696      	mov	lr, r2
 8006fae:	e7c2      	b.n	8006f36 <__ieee754_sqrt+0xf6>
 8006fb0:	f7f9 f8dc 	bl	800016c <__adddf3>
 8006fb4:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	4650      	mov	r0, sl
 8006fbe:	4659      	mov	r1, fp
 8006fc0:	f7f9 fcfc 	bl	80009bc <__aeabi_dcmplt>
 8006fc4:	b120      	cbz	r0, 8006fd0 <__ieee754_sqrt+0x190>
 8006fc6:	1cab      	adds	r3, r5, #2
 8006fc8:	bf08      	it	eq
 8006fca:	3701      	addeq	r7, #1
 8006fcc:	3502      	adds	r5, #2
 8006fce:	e7e2      	b.n	8006f96 <__ieee754_sqrt+0x156>
 8006fd0:	1c6b      	adds	r3, r5, #1
 8006fd2:	f023 0501 	bic.w	r5, r3, #1
 8006fd6:	e7de      	b.n	8006f96 <__ieee754_sqrt+0x156>
 8006fd8:	7ff00000 	.word	0x7ff00000
 8006fdc:	08007270 	.word	0x08007270
 8006fe0:	08007268 	.word	0x08007268
 8006fe4:	00000000 	.word	0x00000000

08006fe8 <__ieee754_atan2>:
 8006fe8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fec:	4617      	mov	r7, r2
 8006fee:	4690      	mov	r8, r2
 8006ff0:	4699      	mov	r9, r3
 8006ff2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006ff6:	427b      	negs	r3, r7
 8006ff8:	f8df a184 	ldr.w	sl, [pc, #388]	@ 8007180 <__ieee754_atan2+0x198>
 8006ffc:	433b      	orrs	r3, r7
 8006ffe:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8007002:	4553      	cmp	r3, sl
 8007004:	4604      	mov	r4, r0
 8007006:	460d      	mov	r5, r1
 8007008:	d809      	bhi.n	800701e <__ieee754_atan2+0x36>
 800700a:	4246      	negs	r6, r0
 800700c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007010:	4306      	orrs	r6, r0
 8007012:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8007016:	4556      	cmp	r6, sl
 8007018:	468e      	mov	lr, r1
 800701a:	4683      	mov	fp, r0
 800701c:	d908      	bls.n	8007030 <__ieee754_atan2+0x48>
 800701e:	4642      	mov	r2, r8
 8007020:	464b      	mov	r3, r9
 8007022:	4620      	mov	r0, r4
 8007024:	4629      	mov	r1, r5
 8007026:	f7f9 f8a1 	bl	800016c <__adddf3>
 800702a:	4604      	mov	r4, r0
 800702c:	460d      	mov	r5, r1
 800702e:	e016      	b.n	800705e <__ieee754_atan2+0x76>
 8007030:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 8007034:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8007038:	433e      	orrs	r6, r7
 800703a:	d103      	bne.n	8007044 <__ieee754_atan2+0x5c>
 800703c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007040:	f7ff bd6a 	b.w	8006b18 <atan>
 8007044:	ea4f 76a9 	mov.w	r6, r9, asr #30
 8007048:	f006 0602 	and.w	r6, r6, #2
 800704c:	ea53 0b0b 	orrs.w	fp, r3, fp
 8007050:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8007054:	d107      	bne.n	8007066 <__ieee754_atan2+0x7e>
 8007056:	2e02      	cmp	r6, #2
 8007058:	d064      	beq.n	8007124 <__ieee754_atan2+0x13c>
 800705a:	2e03      	cmp	r6, #3
 800705c:	d066      	beq.n	800712c <__ieee754_atan2+0x144>
 800705e:	4620      	mov	r0, r4
 8007060:	4629      	mov	r1, r5
 8007062:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007066:	4317      	orrs	r7, r2
 8007068:	d106      	bne.n	8007078 <__ieee754_atan2+0x90>
 800706a:	f1be 0f00 	cmp.w	lr, #0
 800706e:	db68      	blt.n	8007142 <__ieee754_atan2+0x15a>
 8007070:	a537      	add	r5, pc, #220	@ (adr r5, 8007150 <__ieee754_atan2+0x168>)
 8007072:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007076:	e7f2      	b.n	800705e <__ieee754_atan2+0x76>
 8007078:	4552      	cmp	r2, sl
 800707a:	d10f      	bne.n	800709c <__ieee754_atan2+0xb4>
 800707c:	4293      	cmp	r3, r2
 800707e:	f106 36ff 	add.w	r6, r6, #4294967295
 8007082:	d107      	bne.n	8007094 <__ieee754_atan2+0xac>
 8007084:	2e02      	cmp	r6, #2
 8007086:	d855      	bhi.n	8007134 <__ieee754_atan2+0x14c>
 8007088:	4b3e      	ldr	r3, [pc, #248]	@ (8007184 <__ieee754_atan2+0x19c>)
 800708a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800708e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8007092:	e7e4      	b.n	800705e <__ieee754_atan2+0x76>
 8007094:	2e02      	cmp	r6, #2
 8007096:	d851      	bhi.n	800713c <__ieee754_atan2+0x154>
 8007098:	4b3b      	ldr	r3, [pc, #236]	@ (8007188 <__ieee754_atan2+0x1a0>)
 800709a:	e7f6      	b.n	800708a <__ieee754_atan2+0xa2>
 800709c:	4553      	cmp	r3, sl
 800709e:	d0e4      	beq.n	800706a <__ieee754_atan2+0x82>
 80070a0:	1a9b      	subs	r3, r3, r2
 80070a2:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80070a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80070aa:	da21      	bge.n	80070f0 <__ieee754_atan2+0x108>
 80070ac:	f1b9 0f00 	cmp.w	r9, #0
 80070b0:	da01      	bge.n	80070b6 <__ieee754_atan2+0xce>
 80070b2:	323c      	adds	r2, #60	@ 0x3c
 80070b4:	db20      	blt.n	80070f8 <__ieee754_atan2+0x110>
 80070b6:	4642      	mov	r2, r8
 80070b8:	464b      	mov	r3, r9
 80070ba:	4620      	mov	r0, r4
 80070bc:	4629      	mov	r1, r5
 80070be:	f7f9 fb35 	bl	800072c <__aeabi_ddiv>
 80070c2:	f7ff feb9 	bl	8006e38 <fabs>
 80070c6:	f7ff fd27 	bl	8006b18 <atan>
 80070ca:	4604      	mov	r4, r0
 80070cc:	460d      	mov	r5, r1
 80070ce:	2e01      	cmp	r6, #1
 80070d0:	d015      	beq.n	80070fe <__ieee754_atan2+0x116>
 80070d2:	2e02      	cmp	r6, #2
 80070d4:	d017      	beq.n	8007106 <__ieee754_atan2+0x11e>
 80070d6:	2e00      	cmp	r6, #0
 80070d8:	d0c1      	beq.n	800705e <__ieee754_atan2+0x76>
 80070da:	a31f      	add	r3, pc, #124	@ (adr r3, 8007158 <__ieee754_atan2+0x170>)
 80070dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e0:	4620      	mov	r0, r4
 80070e2:	4629      	mov	r1, r5
 80070e4:	f7f9 f840 	bl	8000168 <__aeabi_dsub>
 80070e8:	a31d      	add	r3, pc, #116	@ (adr r3, 8007160 <__ieee754_atan2+0x178>)
 80070ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ee:	e016      	b.n	800711e <__ieee754_atan2+0x136>
 80070f0:	a517      	add	r5, pc, #92	@ (adr r5, 8007150 <__ieee754_atan2+0x168>)
 80070f2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80070f6:	e7ea      	b.n	80070ce <__ieee754_atan2+0xe6>
 80070f8:	2400      	movs	r4, #0
 80070fa:	2500      	movs	r5, #0
 80070fc:	e7e7      	b.n	80070ce <__ieee754_atan2+0xe6>
 80070fe:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8007102:	461d      	mov	r5, r3
 8007104:	e7ab      	b.n	800705e <__ieee754_atan2+0x76>
 8007106:	a314      	add	r3, pc, #80	@ (adr r3, 8007158 <__ieee754_atan2+0x170>)
 8007108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710c:	4620      	mov	r0, r4
 800710e:	4629      	mov	r1, r5
 8007110:	f7f9 f82a 	bl	8000168 <__aeabi_dsub>
 8007114:	4602      	mov	r2, r0
 8007116:	460b      	mov	r3, r1
 8007118:	a111      	add	r1, pc, #68	@ (adr r1, 8007160 <__ieee754_atan2+0x178>)
 800711a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800711e:	f7f9 f823 	bl	8000168 <__aeabi_dsub>
 8007122:	e782      	b.n	800702a <__ieee754_atan2+0x42>
 8007124:	a50e      	add	r5, pc, #56	@ (adr r5, 8007160 <__ieee754_atan2+0x178>)
 8007126:	e9d5 4500 	ldrd	r4, r5, [r5]
 800712a:	e798      	b.n	800705e <__ieee754_atan2+0x76>
 800712c:	a50e      	add	r5, pc, #56	@ (adr r5, 8007168 <__ieee754_atan2+0x180>)
 800712e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007132:	e794      	b.n	800705e <__ieee754_atan2+0x76>
 8007134:	a50e      	add	r5, pc, #56	@ (adr r5, 8007170 <__ieee754_atan2+0x188>)
 8007136:	e9d5 4500 	ldrd	r4, r5, [r5]
 800713a:	e790      	b.n	800705e <__ieee754_atan2+0x76>
 800713c:	2400      	movs	r4, #0
 800713e:	2500      	movs	r5, #0
 8007140:	e78d      	b.n	800705e <__ieee754_atan2+0x76>
 8007142:	a50d      	add	r5, pc, #52	@ (adr r5, 8007178 <__ieee754_atan2+0x190>)
 8007144:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007148:	e789      	b.n	800705e <__ieee754_atan2+0x76>
 800714a:	bf00      	nop
 800714c:	f3af 8000 	nop.w
 8007150:	54442d18 	.word	0x54442d18
 8007154:	3ff921fb 	.word	0x3ff921fb
 8007158:	33145c07 	.word	0x33145c07
 800715c:	3ca1a626 	.word	0x3ca1a626
 8007160:	54442d18 	.word	0x54442d18
 8007164:	400921fb 	.word	0x400921fb
 8007168:	54442d18 	.word	0x54442d18
 800716c:	c00921fb 	.word	0xc00921fb
 8007170:	54442d18 	.word	0x54442d18
 8007174:	3fe921fb 	.word	0x3fe921fb
 8007178:	54442d18 	.word	0x54442d18
 800717c:	bff921fb 	.word	0xbff921fb
 8007180:	7ff00000 	.word	0x7ff00000
 8007184:	08007290 	.word	0x08007290
 8007188:	08007278 	.word	0x08007278

0800718c <_init>:
 800718c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800718e:	bf00      	nop
 8007190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007192:	bc08      	pop	{r3}
 8007194:	469e      	mov	lr, r3
 8007196:	4770      	bx	lr

08007198 <_fini>:
 8007198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800719a:	bf00      	nop
 800719c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800719e:	bc08      	pop	{r3}
 80071a0:	469e      	mov	lr, r3
 80071a2:	4770      	bx	lr
