
// === ARMv8-AArch64 instructions ===

// Author: Mahdi Safsafi.
// Doc : 'ARM® Architecture Reference Manual: ARMv8, for ARMv8-A architecture profil ID092916.' 

// Each instruction tuple consists of 4 strings:
//   [0] - Instruction class.
//   [1] - Instruction operands.
//   [2] - Instruction opcode.
//   [3] - Instruction metadata.

// INSTRUCTION CLASS
// -----------------
//
// Each instruction have a UNIQUE class that distinguishes it from instructions that have same mnemonic.
// Class = [Mnemonic][Suffixes]*[.Arrangement specifier]*
// * means optional.
//
// Mnemonic is instruction's mnemonic encoded using upper-case letters.
// If mnemonic starts with lower-case letters, a upper-case letter follows the mnemonic.
// And this format means that the instruction update the flags. Eg: 'adcSw' instruction.
// %c means that the condition is encoded into instruction's mnemonic.
//
// Suffixes follows mnemonic. and can be one of this:
// - b	=> Byte.
// - h	=> Half-word.
// - w	=> Word.
// - d	=> Double-word.
// - q	=> Qword.
// - r	=> Register.
// - x  => eXtend register.
// - i  => Immediate.
// - n 	=> Signed offset.
// - u  => Unsigned offset.
// - p  => Post index.
// - k  => Pre index.
// - f	=> Fixed-Point.
// - z  => Zero.
// - e	=> Element.
// - s  => Scalar.
// - v	=> Vector.
// - fp => Floating-Point.
// - sp => Single-Precision.
// - dp => Double-Precision.
// - hp => Half-Precision.
// - hq => Half of 128-bit.
// - g* => List items count where * is a digit [1-4].
// - im	=> bitMask Immediate.
// - il => Literal Immediate.
// - it	=> inverTed Immediate.
// - xX2yY => convert xX to yY.
//
// Arrangement specifier is present only when all operands have the same arrangement specifier.

// INSTRUCTION OPERANDS
// --------------------
//
// The operands have the same format used in ARM doc.
// However, operands were mangled to provide more info.
//
// $RegX indicates that the register X accepts SP register.
// RegX.T means that the arrangement specifier (T) is inherited from instruction's class. 
// All immediates, labels are shown in [Imm|Label][Size] format.
//
// Interpreting the '%' operator.
// The '%' operator was introduced to compress the required data. and is shown as "B%N*:S*"
// * means optional.
// B%N:S means that it's an array where 'B' (base) is the first_element, 'N' is (items_count-1)
// and 'S' indicates a step used to generate (B+1..N+1) elements.
// When N is omitted, it defaults to 1.
// When (N = 0), it means that the '%' operator have no influence 
// and it was just used to give a hint that {.+} encodes a list.
// If step ('S') is present, the '%' operator is decoded using this formula: "element = previous_element + step".
// Eg: 0%3:8 => [0, 8, 16, 24] 
// If step is omitted,the '%' operator is decoded using this formula: "element += previous_element". 
// Eg: 2%3 => [2, 4, 8, 16]
// If %N is used after '}' it means that '{.+}' is a list, and (N+1) is the items count.
// If %N is used after register X it means that the register could be (X,Y,... till N).
// Eg : Bn%2 means that the register could be (Bn|Hn|Sn).
// Eg2: Wm% means that the register could be (Wm|Xm).

// INSTRUCTION OPCODE
// ------------------
//
// The opcode represents a sequence of fields separated by '|'.
// Each field is represented as : "[name][match][value][:size]".
// All field's fields are optional, however a field can not be empty.
// - name  : field's name.
// - match : '=' or '!='.
// - value : field's value in binary format.
// - size  : field's size. Used to override default size.
// If "'" is used, it means that field can't be 0 to encode arrangement.
// If (field = ':size'), it means that value is 0.

// TODO
// ----
//
// - Add group to instructions.
// - Add aliases instructions to the main instruction.
// - MOV (from general) alias is missing !


{
  "instructions": [
    ["ABSs"             , "Dd, Dn"                             , "01|0|11110|'sz:2|10000|01011|10|Rn|Rd"            , "A64 ARMv8+"],
    ["ABSv.8B%5|2D"     , "Vd.T, Vn.T"                         , "0|Q|0|01110|sz:2|10000|01011|10|Rn|Rd"            , "A64 ARMv8+"],

    ["ADCw"             , "Wd, Wn, Wm"                         , "0|0|0|11010000|Rm|:6|Rn|Rd"                       , "A64 ARMv8+"],
    ["ADCd"             , "Xd, Xn, Xm"                         , "1|0|0|11010000|Rm|:6|Rn|Rd"                       , "A64 ARMv8+"],

    ["adcSw"            , "Wd, Wn, Wm"                         , "0|0|1|11010000|Rm|:6|Rn|Rd"                       , "A64 ARMv8+"],
    ["adcSd"            , "Xd, Xn, Xm"                         , "1|0|1|11010000|Rm|:6|Rn|Rd"                       , "A64 ARMv8+"],

    ["ADDwi"            , "$Wd, $Wn, #imm12{, LSL #0|12}"      , "0|0|0|10001|shift|imm12|Rn|Rd"                    , "A64 ARMv8+"],
    ["ADDdi"            , "$Xd, $Xn, #imm12{, LSL #0|12}"      , "1|0|0|10001|shift|imm12|Rn|Rd"                    , "A64 ARMv8+"],
    ["ADDwx"            , "$Wd, $Wn, Wm{, extend {#amount}}"   , "0|0|0|01011|00|1|Rm|extend|imm3|Rn|Rd"            , "A64 ARMv8+"],
    ["ADDdx"            , "$Xd, $Xn, Rm{, extend {#amount}}"   , "1|0|0|01011|00|1|Rm|extend|imm3|Rn|Rd"            , "A64 ARMv8+"],
    ["ADDwr"            , "Wd, Wn, Wm{, shift #amount}"        , "0|0|0|01011|shift|0|Rm|imm6|Rn|Rd"                , "A64 ARMv8+"],
    ["ADDdr"            , "Xd, Xn, Xm{, shift #amount}"        , "1|0|0|01011|shift|0|Rm|imm6|Rn|Rd"                , "A64 ARMv8+"],
    ["ADDs"             , "Dd, Dn, Dm"                         , "01|0|11110|'sz:2|1|Rm|10000|1|Rn|Rd"              , "A64 ARMv8+"],
    ["ADDv.8B%5|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|10000|1|Rn|Rd"              , "A64 ARMv8+"],

    ["ADDHN'2"          , "Vd.8B%5, Vn.8H|4S|2D, Vm.8H|4S|2D"  , "0|Q|0|01110|sz:2|1|Rm|0100|00|Rn|Rd"              , "A64 ARMv8+"],

    ["ADDPs"            , "Dd, Vn.2D"                          , "01|0|11110|'sz:2|11000|11011|10|Rn|Rd"            , "A64 ARMv8+"],
    ["ADDPv.8B%5|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|10111|1|Rn|Rd"              , "A64 ARMv8+"],

    ["addSwi"           , "Wd, $Wn, #imm12{, LSL #0|12}"       , "0|0|1|10001|shift|imm12|Rn|Rd"                    , "A64 ARMv8+"],
    ["addSdi"           , "Xd, $Xn, #imm12{, LSL #0|12}"       , "1|0|1|10001|shift|imm12|Rn|Rd"                    , "A64 ARMv8+"],
    ["addSwx"           , "Wd, $Wn, Wm{, extend {#amount}}"    , "0|0|1|01011|00|1|Rm|extend|imm3|Rn|Rd"            , "A64 ARMv8+"],
    ["addSdx"           , "Xd, $Xn, Rm{, extend {#amount}}"    , "1|0|1|01011|00|1|Rm|extend|imm3|Rn|Rd"            , "A64 ARMv8+"],
    ["addSwr"           , "Wd, Wn, Wm{, shift #amount}"        , "0|0|1|01011|shift|0|Rm|imm6|Rn|Rd"                , "A64 ARMv8+"],
    ["addSdr"           , "Xd, Xn, Xm{, shift #amount}"        , "1|0|1|01011|shift|0|Rm|imm6|Rn|Rd"                , "A64 ARMv8+"],

    ["ADDV"             , "Bd%2, Vn.8B%3|4S"                   , "0|Q|0|01110|sz:2|11000|11011|10|Rn|Rd"            , "A64 ARMv8+"],

    ["ADR"              , "Xd, label21"                        , "0|immlo:2|10000|immhi:19|Rd"                      , "A64 ARMv8+"],

    ["ADRP"             , "Xd, label21*4096"                   , "1|immlo:2|10000|immhi:19|Rd"                      , "A64 ARMv8+"],

    ["AESD.16B"         , "Vd.T, Vn.T"                         , "01001110|00|10100|00101|10|Rn|Rd"                 , "A64 ARMv8+"],

    ["AESE.16B"         , "Vd.T, Vn.T"                         , "01001110|00|10100|00100|10|Rn|Rd"                 , "A64 ARMv8+"],

    ["AESIMC.16B"       , "Vd.T, Vn.T"                         , "01001110|00|10100|00111|10|Rn|Rd"                 , "A64 ARMv8+"],

    ["AESMC.16B"        , "Vd.T, Vn.T"                         , "01001110|00|10100|00110|10|Rn|Rd"                 , "A64 ARMv8+"],

    ["ANDwi"            , "$Wd, Wn, #imm12"                    , "0|00|100100|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["ANDdi"            , "$Xd, Xn, #imm13"                    , "1|00|100100|N|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["ANDwr"            , "Wd, Wn, Wm{, shift #amount}"        , "0|00|01010|shift|0|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["ANDdr"            , "Xd, Xn, Xm{, shift #amount}"        , "1|00|01010|shift|0|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["ANDv.8B%"         , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|00|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["andSwi"           , "Wd, Wn, #imm12"                     , "0|11|100100|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["andSdi"           , "Xd, Xn, #imm13"                     , "1|11|100100|N|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["andSwr"           , "Wd, Wn, Wm{, shift #amount}"        , "0|11|01010|shift|0|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["andSdr"           , "Xd, Xn, Xm{, shift #amount}"        , "1|11|01010|shift|0|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],

    ["ASRwi"            , "Wd, Wn, #shift"                     , "0|00|100110|0|immr|011111|Rn|Rd"                  , "A64 ARMv8+"],

    ["ASRVw"            , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|001010|Rn|Rd"                   , "A64 ARMv8+"],
    ["ASRVd"            , "Xd, Xn, Xm"                         , "1|0|0|11010110|Rm|001010|Rn|Rd"                   , "A64 ARMv8+"],

    ["AT"               , "at_op, Xt"                          , "1101010100|0|01|op1|0111|100x|op2|Rt"             , "A64 ARMv8+"],

    ["B"                , "label26*4"                          , "0|00101|imm26"                                    , "A64 ARMv8+"],

    ["B%c"              , "label19*4"                          , "0101010|0|imm19|0|cond"                           , "A64 ARMv8+"],

    ["BFIw"             , "Wd, Wn, #lsb, #width"               , "0|01|100110|0|immr|imms|Rn=11111|Rd"              , "A64 ARMv8+"],
    ["BFId"             , "Xd, Xn, #lsb, #width"               , "1|01|100110|1|immr|imms|Rn=11111|Rd"              , "A64 ARMv8+"],

    ["BFMw"             , "Wd, Wn, #immr, #imms"               , "0|01|100110|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["BFMd"             , "Xd, Xn, #immr, #imms"               , "1|01|100110|1|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["BFXILw"           , "Wd, Wn, #lsb, #width"               , "0|01|100110|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["BFXILd"           , "Xd, Xn, #lsb, #width"               , "1|01|100110|1|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["BICwr"            , "Wd, Wn, Wm{, shift #amount}"        , "0|00|01010|shift|1|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["BICdr"            , "Xd, Xn, Xm{, shift #amount}"        , "1|00|01010|shift|1|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["BICwiv"           , "Vd.2S%, #imm8{, LSL #0%3:8}"        , "0|Q|1|0111100000|a|b|c|0xx1|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["BIChiv"           , "Vd.4H%, #imm8{, LSL #0|8}"          , "0|Q|1|0111100000|a|b|c|10x1|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["BICrv.8B%"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|01|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["bicSwr"           , "Wd, Wn, Wm{, shift #amount}"        , "0|11|01010|shift|1|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["bicSdr"           , "Xd, Xn, Xm{, shift #amount}"        , "1|11|01010|shift|1|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],

    ["BIF.8B%"          , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|11|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["BIT.8B%"          , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|10|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["BL"               , "label26*4"                          , "1|00101|imm26"                                    , "A64 ARMv8+"],

    ["BLR"              , "Xn"                                 , "1101011|0001|11111|:6|Rn|:5"                      , "A64 ARMv8+"],

    ["BR"               , "Xn"                                 , "1101011|:4|11111|:6|Rn|:5"                        , "A64 ARMv8+"],

    ["BRK"              , "#imm16"                             , "11010100|001|imm16|:3|00"                         , "A64 ARMv8+"],

    ["BSL.8B%"          , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|01|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["CBNZw"            , "Wt, label19*4"                      , "0|011010|1|imm19|Rt"                              , "A64 ARMv8+"],
    ["CBNZd"            , "Xt, label19*4"                      , "1|011010|1|imm19|Rt"                              , "A64 ARMv8+"],

    ["CBZw"             , "Wt, label19*4"                      , "0|011010|0|imm19|Rt"                              , "A64 ARMv8+"],
    ["CBZd"             , "Xt, label19*4"                      , "1|011010|0|imm19|Rt"                              , "A64 ARMv8+"],

    ["CCMNwi"           , "Wn, #imm5, #nzcv, cond"             , "0|0|1|11010010|imm5|cond|1|0|Rn|0|nzcv"           , "A64 ARMv8+"],
    ["CCMNdi"           , "Xn, #imm5, #nzcv, cond"             , "1|0|1|11010010|imm5|cond|1|0|Rn|0|nzcv"           , "A64 ARMv8+"],
    ["CCMNwr"           , "Wn, Wm, #nzcv, cond"                , "0|0|1|11010010|Rm|cond|0|0|Rn|0|nzcv"             , "A64 ARMv8+"],
    ["CCMNdr"           , "Xn, Xm, #nzcv, cond"                , "1|0|1|11010010|Rm|cond|0|0|Rn|0|nzcv"             , "A64 ARMv8+"],

    ["CCMPwi"           , "Wn, #imm5, #nzcv, cond"             , "0|1|1|11010010|imm5|cond|1|0|Rn|0|nzcv"           , "A64 ARMv8+"],
    ["CCMPdi"           , "Xn, #imm5, #nzcv, cond"             , "1|1|1|11010010|imm5|cond|1|0|Rn|0|nzcv"           , "A64 ARMv8+"],
    ["CCMPwr"           , "Wn, Wm, #nzcv, cond"                , "0|1|1|11010010|Rm|cond|0|0|Rn|0|nzcv"             , "A64 ARMv8+"],
    ["CCMPdr"           , "Xn, Xm, #nzcv, cond"                , "1|1|1|11010010|Rm|cond|0|0|Rn|0|nzcv"             , "A64 ARMv8+"],

    ["CINCw"            , "Wd, Wn, cond"                       , "0|0|0|11010100|11111|cond|01|Rn=11111|Rd"         , "A64 ARMv8+"],
    ["CINCd"            , "Xd, Xn, cond"                       , "1|0|0|11010100|11111|cond|01|Rn=11111|Rd"         , "A64 ARMv8+"],

    ["CINVw"            , "Wd, Wn, cond"                       , "0|1|0|11010100|11111|cond|00|Rn=11111|Rd"         , "A64 ARMv8+"],
    ["CINVd"            , "Xd, Xn, cond"                       , "1|1|0|11010100|11111|cond|00|Rn=11111|Rd"         , "A64 ARMv8+"],

    ["CLREX"            , "{#imm4}"                            , "1101010100|0|00|011|0011|CRm|010|11111"           , "A64 ARMv8+"],

    ["CLSw"             , "Wd, Wn"                             , "0|1|0|11010110|:5|000101|Rn|Rd"                   , "A64 ARMv8+"],
    ["CLSd"             , "Xd, Xn"                             , "1|1|0|11010110|:5|000101|Rn|Rd"                   , "A64 ARMv8+"],
    ["CLSv.8B%5"        , "Vd.T, Vn.T"                         , "0|Q|0|01110|sz:2|10000|00100|10|Rn|Rd"            , "A64 ARMv8+"],

    ["CLZw"             , "Wd, Wn"                             , "0|1|0|11010110|:5|000100|Rn|Rd"                   , "A64 ARMv8+"],
    ["CLZd"             , "Xd, Xn"                             , "1|1|0|11010110|:5|000100|Rn|Rd"                   , "A64 ARMv8+"],
    ["CLZv.8B%5"        , "Vd.T, Vn.T"                         , "0|Q|1|01110|sz:2|10000|00100|10|Rn|Rd"            , "A64 ARMv8+"],

    ["CMEQrs"           , "Dd, Dn, Dm"                         , "01|1|11110|'sz:2|1|Rm|10001|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMEQzs"           , "Dd, Dn, #0"                         , "01|0|11110|'sz:2|10000|01001|10|Rn|Rd"            , "A64 ARMv8+"],
    ["CMEQrv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|10001|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMEQzv.8B%5|2D"   , "Vd.T, Vn.T, #0"                     , "0|Q|0|01110|sz:2|10000|01001|10|Rn|Rd"            , "A64 ARMv8+"],

    ["CMGErs"           , "Dd, Dn, Dm"                         , "01|0|11110|'sz:2|1|Rm|00111|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMGEzs"           , "Dd, Dn, #0"                         , "01|1|11110|'sz:2|10000|01000|10|Rn|Rd"            , "A64 ARMv8+"],
    ["CMGErv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|00111|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMGEzv.8B%5|2D"   , "Vd.T, Vn.T, #0"                     , "0|Q|1|01110|sz:2|10000|01000|10|Rn|Rd"            , "A64 ARMv8+"],

    ["CMGTrs"           , "Dd, Dn, Dm"                         , "01|0|11110|'sz:2|1|Rm|00110|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMGTzs"           , "Dd, Dn, #0"                         , "01|0|11110|'sz:2|10000|01000|10|Rn|Rd"            , "A64 ARMv8+"],
    ["CMGTrv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|00110|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMGTzv.8B%5|2D"   , "Vd.T, Vn.T, #0"                     , "0|Q|0|01110|sz:2|10000|01000|10|Rn|Rd"            , "A64 ARMv8+"],

    ["CMHIrs"           , "Dd, Dn, Dm"                         , "01|1|11110|'sz:2|1|Rm|00110|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMHIrv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|00110|1|Rn|Rd"              , "A64 ARMv8+"],

    ["CMHSrs"           , "Dd, Dn, Dm"                         , "01|1|11110|'sz:2|1|Rm|00111|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMHSrv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|00111|1|Rn|Rd"              , "A64 ARMv8+"],

    ["CMLEzs"           , "Dd, Dn, #0"                         , "01|1|11110|'sz:2|10000|01001|10|Rn|Rd"            , "A64 ARMv8+"],
    ["CMLEzv.8B%5|2D"   , "Vd.T, Vn.T, #0"                     , "0|Q|1|01110|sz:2|10000|01001|10|Rn|Rd"            , "A64 ARMv8+"],

    ["CMLTzs"           , "Dd, Dn, #0"                         , "01|0|11110|'sz:2|10000|01010|10|Rn|Rd"            , "A64 ARMv8+"],
    ["CMLTzv.8B%5|2D"   , "Vd.T, Vn.T, #0"                     , "0|Q|0|01110|sz:2|10000|01010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["CMNwi"            , "$Wn, #imm12{, LSL #0|12}"           , "0|0|1|10001|shift|imm12|Rn|11111"                 , "A64 ARMv8+"],
    ["CMNdi"            , "$Xn, #imm12{, LSL #0|12}"           , "1|0|1|10001|shift|imm12|Rn|11111"                 , "A64 ARMv8+"],
    ["cmNwx"            , "$Wn, Wm{, extend {#amount}}"        , "0|0|1|01011|00|1|Rm|extend|imm3|Rn|11111"         , "A64 ARMv8+"],
    ["cmNdx"            , "$Xn, Rm{, extend {#amount}}"        , "1|0|1|01011|00|1|Rm|extend|imm3|Rn|11111"         , "A64 ARMv8+"],
    ["CMNwr"            , "Wn, Wm{, shift #amount}"            , "0|0|1|01011|shift|0|Rm|imm6|Rn|11111"             , "A64 ARMv8+"],
    ["CMNdr"            , "Xn, Xm{, shift #amount}"            , "1|0|1|01011|shift|0|Rm|imm6|Rn|11111"             , "A64 ARMv8+"],

    ["CMPwi"            , "$Wn, #imm12{, LSL #0|12}"           , "0|1|1|10001|shift|imm12|Rn|11111"                 , "A64 ARMv8+"],
    ["CMPdi"            , "$Xn, #imm12{, LSL #0|12}"           , "1|1|1|10001|shift|imm12|Rn|11111"                 , "A64 ARMv8+"],
    ["cmPwx"            , "$Wn, Wm{, extend {#amount}}"        , "0|1|1|01011|00|1|Rm|extend|imm3|Rn|11111"         , "A64 ARMv8+"],
    ["cmPdx"            , "$Xn, Rm{, extend {#amount}}"        , "1|1|1|01011|00|1|Rm|extend|imm3|Rn|11111"         , "A64 ARMv8+"],
    ["CMPwr"            , "Wn, Wm{, shift #amount}"            , "0|1|1|01011|shift|0|Rm|imm6|Rn|11111"             , "A64 ARMv8+"],
    ["CMPdr"            , "Xn, Xm{, shift #amount}"            , "1|1|1|01011|shift|0|Rm|imm6|Rn|11111"             , "A64 ARMv8+"],

    ["CMTSTs"           , "Dd, Dn, Dm"                         , "01|0|11110|'sz:2|1|Rm|10001|1|Rn|Rd"              , "A64 ARMv8+"],
    ["CMTSTv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|10001|1|Rn|Rd"              , "A64 ARMv8+"],

    ["CNEGw"            , "Wd, Wn, cond"                       , "0|1|0|11010100|Rm|cond|01|Rn|Rd"                  , "A64 ARMv8+"],
    ["CNEGd"            , "Xd, Xn, cond"                       , "1|1|0|11010100|Rm|cond|01|Rn|Rd"                  , "A64 ARMv8+"],

    ["CNTv.8B%"         , "Vd.T, Vn.T"                         , "0|Q|0|01110|sz:2|10000|00101|10|Rn|Rd"            , "A64 ARMv8+"],

    ["CRC32B"           , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|0100|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["CRC32CB"          , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|0101|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["CRC32CH"          , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|0101|01|Rn|Rd"                  , "A64 ARMv8+"],

    ["CRC32CW"          , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|0101|10|Rn|Rd"                  , "A64 ARMv8+"],

    ["CRC32CX"          , "Wd, Wn, Xm"                         , "1|0|0|11010110|Rm|0101|11|Rn|Rd"                  , "A64 ARMv8+"],

    ["CRC32H"           , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|0100|01|Rn|Rd"                  , "A64 ARMv8+"],

    ["CRC32W"           , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|0100|10|Rn|Rd"                  , "A64 ARMv8+"],

    ["CRC32X"           , "Wd, Wn, Xm"                         , "1|0|0|11010110|Rm|0100|11|Rn|Rd"                  , "A64 ARMv8+"],

    ["CSELw"            , "Wd, Wn, Wm, cond"                   , "0|0|0|11010100|Rm|cond|00|Rn|Rd"                  , "A64 ARMv8+"],
    ["CSELd"            , "Xd, Xn, Xm, cond"                   , "1|0|0|11010100|Rm|cond|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["CSETw"            , "Wd, cond"                           , "0|0|0|11010100|11111|cond|01|11111|Rd"            , "A64 ARMv8+"],
    ["CSETd"            , "Xd, cond"                           , "1|0|0|11010100|11111|cond|01|11111|Rd"            , "A64 ARMv8+"],

    ["CSETMw"           , "Wd, cond"                           , "0|1|0|11010100|11111|cond|00|11111|Rd"            , "A64 ARMv8+"],
    ["CSETMd"           , "Xd, cond"                           , "1|1|0|11010100|11111|cond|00|11111|Rd"            , "A64 ARMv8+"],

    ["CSINCw"           , "Wd, Wn, Wm, cond"                   , "0|0|0|11010100|Rm|cond|01|Rn|Rd"                  , "A64 ARMv8+"],
    ["CSINCd"           , "Xd, Xn, Xm, cond"                   , "1|0|0|11010100|Rm|cond|01|Rn|Rd"                  , "A64 ARMv8+"],

    ["CSINVw"           , "Wd, Wn, Wm, cond"                   , "0|1|0|11010100|Rm|cond|00|Rn|Rd"                  , "A64 ARMv8+"],
    ["CSINVd"           , "Xd, Xn, Xm, cond"                   , "1|1|0|11010100|Rm|cond|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["CSNEGw"           , "Wd, Wn, Wm, cond"                   , "0|1|0|11010100|Rm|cond|01|Rn|Rd"                  , "A64 ARMv8+"],
    ["CSNEGd"           , "Xd, Xn, Xm, cond"                   , "1|1|0|11010100|Rm|cond|01|Rn|Rd"                  , "A64 ARMv8+"],

    ["DC"               , "dc_op, Xt"                          , "1101010100|0|01|op1|0111|CRm|op2|Rt"              , "A64 ARMv8+"],

    ["DCPS1"            , "{#imm16}"                           , "11010100|101|imm16|:3|01"                         , "A64 ARMv8+"],

    ["DCPS2"            , "{#imm16}"                           , "11010100|101|imm16|:3|10"                         , "A64 ARMv8+"],

    ["DCPS3"            , "{#imm16}"                           , "11010100|101|imm16|:3|11"                         , "A64 ARMv8+"],

    ["DMB"              , "option"                             , "1101010100|0|00|011|0011|CRm|101|11111"           , "A64 ARMv8+"],

    ["DRPS"             , ""                                   , "1101011|0101|11111|:6|11111|:5"                   , "A64 ARMv8+"],

    ["DSB"              , "option"                             , "1101010100|0|00|011|0011|CRm|100|11111"           , "A64 ARMv8+"],

    ["DUPe"             , "Vd.8B%5|2D, Vn.B%3[idx]"            , "0|Q|0|01110000|imm5|0|:4|1|Rn|Rd"                 , "A64 ARMv8+"],
    ["DUP"              , "Vd.8B%5|2D, Rn"                     , "0|Q|0|01110000|imm5|0|0001|1|Rn|Rd"               , "A64 ARMv8+"],
    ["DUPes"            , "Bd%3, Vn.B%3[idx]"                  , "01|0|11110000|imm5|0|:4|1|Rn|Rd"                  , "A64 ARMv8+"],

    ["EONwr"            , "Wd, Wn, Wm{, shift #amount}"        , "0|10|01010|shift|1|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["EONdr"            , "Xd, Xn, Xm{, shift #amount}"        , "1|10|01010|shift|1|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],

    ["EORwi"            , "$Wd, Wn, #imm12"                    , "0|10|100100|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["EORdi"            , "$Xd, Xn, #imm13"                    , "1|10|100100|N|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["EORwr"            , "Wd, Wn, Wm{, shift #amount}"        , "0|10|01010|shift|0|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["EORdr"            , "Xd, Xn, Xm{, shift #amount}"        , "1|10|01010|shift|0|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["EORv.8B%"         , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|00|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["ERET"             , ""                                   , "1101011|0100|11111|:6|11111|:5"                   , "A64 ARMv8+"],

    ["EXT.8B%"          , "Vd.T, Vn.T, Vm.T, #idx"             , "0|Q|101110|00|0|Rm|0|imm4|0|Rn|Rd"                , "A64 ARMv8+"],

    ["EXTRw"            , "Wd, Wn, Wm, #lsb"                   , "0|00|100111|0|0|Rm|imms=0xxxxx|Rn|Rd"             , "A64 ARMv8+"],
    ["EXTRd"            , "Xd, Xn, Xm, #lsb"                   , "1|00|100111|1|0|Rm|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["FABDs"            , "Sd%, Sn%, Sm%"                      , "01|1|111101|sz|1|Rm|11010|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FABDv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011101|sz|1|Rm|11010|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FABSv.2S%|2D"     , "Vd.T, Vn.T"                         , "0|Q|0|011101|sz|10000|01111|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FABSsp"           , "Sd, Sn"                             , "0|0|0|11110|00|1|000001|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FABSdp"           , "Dd, Dn"                             , "0|0|0|11110|01|1|000001|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FACGEs"           , "Sd%, Sn%, Sm%"                      , "01|1|111100|sz|1|Rm|11101|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FACGEv.2S%|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011100|sz|1|Rm|11101|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FACGTs"           , "Sd%, Sn%, Sm%"                      , "01|1|111101|sz|1|Rm|11101|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FACGTv.2S%|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011101|sz|1|Rm|11101|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FADDv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011100|sz|1|Rm|11010|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FADDsp"           , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|0010|10|Rn|Rd"                , "A64 ARMv8+"],
    ["FADDdp"           , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|0010|10|Rn|Rd"                , "A64 ARMv8+"],

    ["FADDPs"           , "Sd%, Vn.2S|2D"                      , "01|1|111100|sz|11000|01101|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FADDPv.2S%|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011100|sz|1|Rm|11010|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FCCMPsp"          , "Sn, Sm, #nzcv, cond"                , "0|0|0|11110|00|1|Rm|cond|01|Rn|0|nzcv"            , "A64 ARMv8+"],
    ["FCCMPdp"          , "Dn, Dm, #nzcv, cond"                , "0|0|0|11110|01|1|Rm|cond|01|Rn|0|nzcv"            , "A64 ARMv8+"],

    ["FCCMPEsp"         , "Sn, Sm, #nzcv, cond"                , "0|0|0|11110|00|1|Rm|cond|01|Rn|1|nzcv"            , "A64 ARMv8+"],
    ["FCCMPEdp"         , "Dn, Dm, #nzcv, cond"                , "0|0|0|11110|01|1|Rm|cond|01|Rn|1|nzcv"            , "A64 ARMv8+"],

    ["FCMEQrs"          , "Sd%, Sn%, Sm%"                      , "01|0|111100|sz|1|Rm|11100|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FCMEQzs"          , "Sd%, Sn%, #0.0"                     , "01|0|111101|sz|10000|01101|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCMEQrv.2S%|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011100|sz|1|Rm|11100|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FCMEQzv.2S%|2D"   , "Vd.T, Vn.T, #0.0"                   , "0|Q|0|011101|sz|10000|01101|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FCMGErs"          , "Sd%, Sn%, Sm%"                      , "01|1|111100|sz|1|Rm|11100|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FCMGEzs"          , "Sd%, Sn%, #0.0"                     , "01|1|111101|sz|10000|01100|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCMGErv.2S%|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011100|sz|1|Rm|11100|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FCMGEzv.2S%|2D"   , "Vd.T, Vn.T, #0.0"                   , "0|Q|1|011101|sz|10000|01100|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FCMGTrs"          , "Sd%, Sn%, Sm%"                      , "01|1|111101|sz|1|Rm|11100|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FCMGTzs"          , "Sd%, Sn%, #0.0"                     , "01|0|111101|sz|10000|01100|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCMGTrv.2S%|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011101|sz|1|Rm|11100|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FCMGTzv.2S%|2D"   , "Vd.T, Vn.T, #0.0"                   , "0|Q|0|011101|sz|10000|01100|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FCMLEzs"          , "Sd%, Sn%, #0.0"                     , "01|1|111101|sz|10000|01101|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCMLEzv.2S%|2D"   , "Vd.T, Vn.T, #0.0"                   , "0|Q|1|011101|sz|10000|01101|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FCMLTzs"          , "Sd%, Sn%, #0.0"                     , "01|0|111101|sz|10000|01110|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCMLTzv.2S%|2D"   , "Vd.T, Vn.T, #0.0"                   , "0|Q|0|011101|sz|10000|01110|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FCMPsp"           , "Sn, Sm"                             , "0|0|0|11110|00|1|Rm|00|1000|Rn|0x000"             , "A64 ARMv8+"],
    ["FCMPspz"          , "Sn, #0.0"                           , "0|0|0|11110|00|1|:5|00|1000|Rn|0x000"             , "A64 ARMv8+"],
    ["FCMPdp"           , "Dn, Dm"                             , "0|0|0|11110|01|1|Rm|00|1000|Rn|0x000"             , "A64 ARMv8+"],
    ["FCMPdpz"          , "Dn, #0.0"                           , "0|0|0|11110|01|1|:5|00|1000|Rn|0x000"             , "A64 ARMv8+"],

    ["FCMPEsp"          , "Sn, Sm"                             , "0|0|0|11110|00|1|Rm|00|1000|Rn|1x000"             , "A64 ARMv8+"],
    ["FCMPEspz"         , "Sn, #0.0"                           , "0|0|0|11110|00|1|:5|00|1000|Rn|1x000"             , "A64 ARMv8+"],
    ["FCMPEdp"          , "Dn, Dm"                             , "0|0|0|11110|01|1|Rm|00|1000|Rn|1x000"             , "A64 ARMv8+"],
    ["FCMPEdpz"         , "Dn, #0.0"                           , "0|0|0|11110|01|1|:5|00|1000|Rn|1x000"             , "A64 ARMv8+"],

    ["FCSELsp"          , "Sd, Sn, Sm, cond"                   , "0|0|0|11110|00|1|Rm|cond|11|Rn|Rd"                , "A64 ARMv8+"],
    ["FCSELdp"          , "Dd, Dn, Dm, cond"                   , "0|0|0|11110|01|1|Rm|cond|11|Rn|Rd"                , "A64 ARMv8+"],

    ["FCVTsp2dp"        , "Dd, Sn"                             , "0|0|0|11110|00|10001|01|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTsp2hp"        , "Hd, Sn"                             , "0|0|0|11110|00|10001|11|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTdp2sp"        , "Sd, Dn"                             , "0|0|0|11110|01|10001|00|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTdp2hp"        , "Hd, Dn"                             , "0|0|0|11110|01|10001|11|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVThp2sp"        , "Sd, Hn"                             , "0|0|0|11110|11|10001|00|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVThp2dp"        , "Dd, Hn"                             , "0|0|0|11110|11|10001|01|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FCVTASs"          , "Sd%, Sn%"                           , "01|0|111100|sz|10000|11100|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTASv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011100|sz|10000|11100|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTASsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|00|100|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTASdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|00|100|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTASsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|00|100|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTASdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|00|100|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["FCVTAUs"          , "Sd%, Sn%"                           , "01|1|111100|sz|10000|11100|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTAUv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|011100|sz|10000|11100|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTAUsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|00|101|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTAUdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|00|101|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTAUsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|00|101|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTAUdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|00|101|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["FCVTL'2v"         , "Vd.4S|2D, Vn.4H%3"                  , "0|Q|0|011100|sz|10000|10111|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FCVTMSs"          , "Sd%, Sn%"                           , "01|0|111100|sz|10000|11011|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTMSv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011100|sz|10000|11011|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTMSsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|10|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTMSdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|10|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTMSsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|10|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTMSdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|10|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],

    ["FCVTMUs"          , "Sd%, Sn%"                           , "01|1|111100|sz|10000|11011|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTMUv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|011100|sz|10000|11011|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTMUsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|10|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTMUdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|10|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTMUsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|10|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTMUdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|10|001|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["FCVTN'2v"         , "Vd.4H%3, Vn.4S|2D"                  , "0|Q|0|011100|sz|10000|10110|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FCVTNSs"          , "Sd%, Sn%"                           , "01|0|111100|sz|10000|11010|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTNSv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011100|sz|10000|11010|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTNSsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|00|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTNSdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|00|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTNSsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|00|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTNSdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|00|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],

    ["FCVTNUs"          , "Sd%, Sn%"                           , "01|1|111100|sz|10000|11010|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTNUv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|011100|sz|10000|11010|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTNUsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|00|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTNUdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|00|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTNUsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|00|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTNUdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|00|001|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["FCVTPSs"          , "Sd%, Sn%"                           , "01|0|111101|sz|10000|11010|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTPSv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011101|sz|10000|11010|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTPSsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|01|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTPSdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|01|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTPSsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|01|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTPSdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|01|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],

    ["FCVTPUs"          , "Sd%, Sn%"                           , "01|1|111101|sz|10000|11010|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTPUv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|011101|sz|10000|11010|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTPUsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|01|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTPUdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|01|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTPUsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|01|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTPUdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|01|001|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["FCVTXNs"          , "Sd, Dn"                             , "01|1|111100|sz|10000|10110|10|Rn|Rd"              , "A64 ARMv8+"],

    ["FCVTXN'2v"        , "Vd.2S%, Vn.2D"                      , "0|Q|1|011100|sz|10000|10110|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FCVTZSfs"         , "Sd%, Sn%, #fbits"                   , "01|0|111110|immh!=0000|immb|11111|1|Rn|Rd"        , "A64 ARMv8+"],
    ["FCVTZSs"          , "Sd%, Sn%"                           , "01|0|111101|sz|10000|11011|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTZSfv.2S%|2D"  , "Vd.T, Vn.T, #fbits"                 , "0|Q|0|011110|immh!=0000|immb|11111|1|Rn|Rd"       , "A64 ARMv8+"],
    ["FCVTZSv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011101|sz|10000|11011|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTZSsp2wf"      , "Wd, Sn, #fbits"                     , "0|0|0|11110|00|0|11|:3|scale|Rn|Rd"               , "A64 ARMv8+"],
    ["FCVTZSdp2wf"      , "Wd, Dn, #fbits"                     , "0|0|0|11110|01|0|11|:3|scale|Rn|Rd"               , "A64 ARMv8+"],
    ["FCVTZSsp2df"      , "Xd, Sn, #fbits"                     , "1|0|0|11110|00|0|11|:3|scale|Rn|Rd"               , "A64 ARMv8+"],
    ["FCVTZSdp2df"      , "Xd, Dn, #fbits"                     , "1|0|0|11110|01|0|11|:3|scale|Rn|Rd"               , "A64 ARMv8+"],
    ["FCVTZSsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|11|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTZSdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|11|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTZSsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|11|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],
    ["FCVTZSdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|11|:3|:6|Rn|Rd"                  , "A64 ARMv8+"],

    ["FCVTZUfs"         , "Sd%, Sn%, #fbits"                   , "01|1|111110|immh!=0000|immb|11111|1|Rn|Rd"        , "A64 ARMv8+"],
    ["FCVTZUs"          , "Sd%, Sn%"                           , "01|1|111101|sz|10000|11011|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTZUfv.2S%|2D"  , "Vd.T, Vn.T, #fbits"                 , "0|Q|1|011110|immh!=0000|immb|11111|1|Rn|Rd"       , "A64 ARMv8+"],
    ["FCVTZUv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|011101|sz|10000|11011|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FCVTZUsp2wf"      , "Wd, Sn, #fbits"                     , "0|0|0|11110|00|0|11|001|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTZUdp2wf"      , "Wd, Dn, #fbits"                     , "0|0|0|11110|01|0|11|001|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTZUsp2df"      , "Xd, Sn, #fbits"                     , "1|0|0|11110|00|0|11|001|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTZUdp2df"      , "Xd, Dn, #fbits"                     , "1|0|0|11110|01|0|11|001|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["FCVTZUsp2wi"      , "Wd, Sn"                             , "0|0|0|11110|00|1|11|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTZUdp2wi"      , "Wd, Dn"                             , "0|0|0|11110|01|1|11|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTZUsp2di"      , "Xd, Sn"                             , "1|0|0|11110|00|1|11|001|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FCVTZUdp2di"      , "Xd, Dn"                             , "1|0|0|11110|01|1|11|001|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["FDIVv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011100|sz|1|Rm|11111|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FDIVsp"           , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|0001|10|Rn|Rd"                , "A64 ARMv8+"],
    ["FDIVdp"           , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|0001|10|Rn|Rd"                , "A64 ARMv8+"],

    ["FMADDsp"          , "Sd, Sn, Sm, Sa"                     , "0|0|0|11111|00|0|Rm|0|Ra|Rn|Rd"                   , "A64 ARMv8+"],
    ["FMADDdp"          , "Dd, Dn, Dm, Da"                     , "0|0|0|11111|01|0|Rm|0|Ra|Rn|Rd"                   , "A64 ARMv8+"],

    ["FMAXv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011100|sz|1|Rm|11110|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FMAXsp"           , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|0100|10|Rn|Rd"                , "A64 ARMv8+"],
    ["FMAXdp"           , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|0100|10|Rn|Rd"                , "A64 ARMv8+"],

    ["FMAXNMv.2S%|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011100|sz|1|Rm|11000|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FMAXNMsp"         , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|0110|10|Rn|Rd"                , "A64 ARMv8+"],
    ["FMAXNMdp"         , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|0110|10|Rn|Rd"                , "A64 ARMv8+"],

    ["FMAXNMPs"         , "Sd%, Vn.2S|2D"                      , "01|1|111100|sz|11000|01100|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FMAXNMPv.2S%|2D"  , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011100|sz|1|Rm|11000|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FMAXNMV"          , "Sd, Vn.4S"                          , "0|Q|1|011100|sz|11000|01100|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FMAXPs"           , "Sd%, Vn.2S|2D"                      , "01|1|111100|sz|11000|01111|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FMAXPv.2S%|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011100|sz|1|Rm|11110|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FMAXV"            , "Sd, Vn.4S"                          , "0|Q|1|011100|sz|11000|01111|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FMINv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011101|sz|1|Rm|11110|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FMINsp"           , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|0101|10|Rn|Rd"                , "A64 ARMv8+"],
    ["FMINdp"           , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|0101|10|Rn|Rd"                , "A64 ARMv8+"],

    ["FMINNMv.2S%|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011101|sz|1|Rm|11000|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FMINNMsp"         , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|0111|10|Rn|Rd"                , "A64 ARMv8+"],
    ["FMINNMdp"         , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|0111|10|Rn|Rd"                , "A64 ARMv8+"],

    ["FMINNMPs"         , "Sd%, Vn.2S|2D"                      , "01|1|111101|sz|11000|01100|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FMINNMPv.2S%|2D"  , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011101|sz|1|Rm|11000|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FMINNMV"          , "Sd, Vn.4S"                          , "0|Q|1|011101|sz|11000|01100|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FMINPs"           , "Sd%, Vn.2S|2D"                      , "01|1|111101|sz|11000|01111|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FMINPv.2S%|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011101|sz|1|Rm|11110|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FMINV"            , "Sd, Vn.4S"                          , "0|Q|1|011101|sz|11000|01111|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FMLAes"           , "Sd%, Sn%, Vm.S%[idx]"               , "01|0|111111|sz|L|M|Rm:4|0001|H|0|Rn|Rd"           , "A64 ARMv8+"],
    ["FMLAv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011100|sz|1|Rm|11001|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FMLAe"            , "Vd.2S%|2D, Vn.2S%|2D, Vm.S%[idx]"   , "0|Q|0|011111|sz|L|M|Rm:4|0001|H|0|Rn|Rd"          , "A64 ARMv8+"],

    ["FMLSes"           , "Sd%, Sn%, Vm.S%[idx]"               , "01|0|111111|sz|L|M|Rm:4|0101|H|0|Rn|Rd"           , "A64 ARMv8+"],
    ["FMLSv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011101|sz|1|Rm|11001|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FMLSe"            , "Vd.2S%|2D, Vn.2S%|2D, Vm.S%[idx]"   , "0|Q|0|011111|sz|L|M|Rm:4|0101|H|0|Rn|Rd"          , "A64 ARMv8+"],

    ["FMOVispv"         , "Vd.2S%, #imm8"                      , "0|Q|0|0111100000|a|b|c|1111|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["FMOVidpv"         , "Vd.2D, #imm8"                       , "0|1|1|0111100000|a|b|c|1111|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["FMOVrsp"          , "Sd, Sn"                             , "0|0|0|11110|00|1|:6|10000|Rn|Rd"                  , "A64 ARMv8+"],
    ["FMOVrdp"          , "Dd, Dn"                             , "0|0|0|11110|01|1|:6|10000|Rn|Rd"                  , "A64 ARMv8+"],
    ["FMOVisps"         , "Sd, #imm8"                          , "0|0|0|11110|00|1|imm8|100|:5|Rd"                  , "A64 ARMv8+"],
    ["FMOVidps"         , "Dd, #imm8"                          , "0|0|0|11110|01|1|imm8|100|:5|Rd"                  , "A64 ARMv8+"],
    ["FMOVsp2wi"        , "Wd, Sn"                             , "0|0|0|11110|00|1|00|110|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FMOVwi2sp"        , "Sd, Wn"                             , "0|0|0|11110|00|1|00|111|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FMOVdp2di"        , "Xd, Dn"                             , "1|0|0|11110|01|1|00|110|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FMOVdi2dp"        , "Dd, Xn"                             , "1|0|0|11110|01|1|00|111|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FMOVhq2di"        , "Xd, Vn.D[1]"                        , "1|0|0|11110|10|1|01|110|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["FMOVdi2hq"        , "Vd.D[1], Xn"                        , "1|0|0|11110|10|1|01|111|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["FMSUBsp"          , "Sd, Sn, Sm, Sa"                     , "0|0|0|11111|00|0|Rm|1|Ra|Rn|Rd"                   , "A64 ARMv8+"],
    ["FMSUBdp"          , "Dd, Dn, Dm, Da"                     , "0|0|0|11111|01|0|Rm|1|Ra|Rn|Rd"                   , "A64 ARMv8+"],

    ["FMULes"           , "Sd%, Sn%, Vm.S%[idx]"               , "01|0|111111|sz|L|M|Rm:4|1001|H|0|Rn|Rd"           , "A64 ARMv8+"],
    ["FMULv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|011100|sz|1|Rm|11011|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FMULe"            , "Vd.2S%|2D, Vn.2S%|2D, Vm.S%[idx]"   , "0|Q|0|011111|sz|L|M|Rm:4|1001|H|0|Rn|Rd"          , "A64 ARMv8+"],
    ["FMULsp"           , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|:4|10|Rn|Rd"                  , "A64 ARMv8+"],
    ["FMULdp"           , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|:4|10|Rn|Rd"                  , "A64 ARMv8+"],

    ["FMULXs"           , "Sd%, Sn%, Sm%"                      , "01|0|111100|sz|1|Rm|11011|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FMULXes"          , "Sd%, Sn%, Vm.S%[idx]"               , "01|1|111111|sz|L|M|Rm:4|1001|H|0|Rn|Rd"           , "A64 ARMv8+"],
    ["FMULXv.2S%|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011100|sz|1|Rm|11011|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FMULXe"           , "Vd.2S%|2D, Vn.2S%|2D, Vm.S%[idx]"   , "0|Q|1|011111|sz|L|M|Rm:4|1001|H|0|Rn|Rd"          , "A64 ARMv8+"],

    ["FNEGv.2S%|2D"     , "Vd.T, Vn.T"                         , "0|Q|1|011101|sz|10000|01111|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FNEGsp"           , "Sd, Sn"                             , "0|0|0|11110|00|1|000010|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FNEGdp"           , "Dd, Dn"                             , "0|0|0|11110|01|1|000010|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FNMADDsp"         , "Sd, Sn, Sm, Sa"                     , "0|0|0|11111|00|1|Rm|0|Ra|Rn|Rd"                   , "A64 ARMv8+"],
    ["FNMADDdp"         , "Dd, Dn, Dm, Da"                     , "0|0|0|11111|01|1|Rm|0|Ra|Rn|Rd"                   , "A64 ARMv8+"],

    ["FNMSUBsp"         , "Sd, Sn, Sm, Sa"                     , "0|0|0|11111|00|1|Rm|1|Ra|Rn|Rd"                   , "A64 ARMv8+"],
    ["FNMSUBdp"         , "Dd, Dn, Dm, Da"                     , "0|0|0|11111|01|1|Rm|1|Ra|Rn|Rd"                   , "A64 ARMv8+"],

    ["FNMULsp"          , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|1000|10|Rn|Rd"                , "A64 ARMv8+"],
    ["FNMULdp"          , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|1000|10|Rn|Rd"                , "A64 ARMv8+"],

    ["FRECPEs"          , "Sd%, Sn%"                           , "01|0|111101|sz|10000|11101|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FRECPEv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011101|sz|10000|11101|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FRECPSs"          , "Sd%, Sn%, Sm%"                      , "01|0|111100|sz|1|Rm|11111|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FRECPSv.2S%|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011100|sz|1|Rm|11111|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FRECPXs"          , "Sd%, Sn%"                           , "01|0|111101|sz|10000|11111|10|Rn|Rd"              , "A64 ARMv8+"],

    ["FRINTAv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|011100|sz|10000|11000|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FRINTAsp"         , "Sd, Sn"                             , "0|0|0|11110|00|1|001100|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FRINTAdp"         , "Dd, Dn"                             , "0|0|0|11110|01|1|001100|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FRINTIv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|011101|sz|10000|11001|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FRINTIsp"         , "Sd, Sn"                             , "0|0|0|11110|00|1|001111|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FRINTIdp"         , "Dd, Dn"                             , "0|0|0|11110|01|1|001111|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FRINTMv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011100|sz|10000|11001|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FRINTMsp"         , "Sd, Sn"                             , "0|0|0|11110|00|1|001010|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FRINTMdp"         , "Dd, Dn"                             , "0|0|0|11110|01|1|001010|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FRINTNv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011100|sz|10000|11000|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FRINTNsp"         , "Sd, Sn"                             , "0|0|0|11110|00|1|001000|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FRINTNdp"         , "Dd, Dn"                             , "0|0|0|11110|01|1|001000|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FRINTPv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011101|sz|10000|11000|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FRINTPsp"         , "Sd, Sn"                             , "0|0|0|11110|00|1|001001|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FRINTPdp"         , "Dd, Dn"                             , "0|0|0|11110|01|1|001001|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FRINTXv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|011100|sz|10000|11001|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FRINTXsp"         , "Sd, Sn"                             , "0|0|0|11110|00|1|001110|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FRINTXdp"         , "Dd, Dn"                             , "0|0|0|11110|01|1|001110|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FRINTZv.2S%|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|011101|sz|10000|11001|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FRINTZsp"         , "Sd, Sn"                             , "0|0|0|11110|00|1|001011|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FRINTZdp"         , "Dd, Dn"                             , "0|0|0|11110|01|1|001011|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FRSQRTEs"         , "Sd%, Sn%"                           , "01|1|111101|sz|10000|11101|10|Rn|Rd"              , "A64 ARMv8+"],
    ["FRSQRTEv.2S%|2D"  , "Vd.T, Vn.T"                         , "0|Q|1|011101|sz|10000|11101|10|Rn|Rd"             , "A64 ARMv8+"],

    ["FRSQRTSs"         , "Sd%, Sn%, Sm%"                      , "01|0|111101|sz|1|Rm|11111|1|Rn|Rd"                , "A64 ARMv8+"],
    ["FRSQRTSv.2S%|2D"  , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011101|sz|1|Rm|11111|1|Rn|Rd"               , "A64 ARMv8+"],

    ["FSQRTv.2S%|2D"    , "Vd.T, Vn.T"                         , "0|Q|1|011101|sz|10000|11111|10|Rn|Rd"             , "A64 ARMv8+"],
    ["FSQRTsp"          , "Sd, Sn"                             , "0|0|0|11110|00|1|000011|10000|Rn|Rd"              , "A64 ARMv8+"],
    ["FSQRTdp"          , "Dd, Dn"                             , "0|0|0|11110|01|1|000011|10000|Rn|Rd"              , "A64 ARMv8+"],

    ["FSUBv.2S%|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|011101|sz|1|Rm|11010|1|Rn|Rd"               , "A64 ARMv8+"],
    ["FSUBsp"           , "Sd, Sn, Sm"                         , "0|0|0|11110|00|1|Rm|0011|10|Rn|Rd"                , "A64 ARMv8+"],
    ["FSUBdp"           , "Dd, Dn, Dm"                         , "0|0|0|11110|01|1|Rm|0011|10|Rn|Rd"                , "A64 ARMv8+"],

    ["HINT"             , "#imm7"                              , "1101010100|0|00|011|0010|CRm!=0000|op2|11111"     , "A64 ARMv8+"],
    ["HINT"             , "#imm7"                              , "1101010100|0|00|011|0010|CRm=0000|op2=11x|11111"  , "A64 ARMv8+"],

    ["HLT"              , "#imm16"                             , "11010100|010|imm16|:3|00"                         , "A64 ARMv8+"],

    ["HVC"              , "#imm16"                             , "11010100|:3|imm16|:3|10"                          , "A64 ARMv8+"],

    ["IC"               , "ic_op{, Xt}"                        , "1101010100|0|01|op1|0111|CRm|op2|Rt"              , "A64 ARMv8+"],

    ["INS"              , "Vd.B%3[idx], Rn"                    , "0|1|0|01110000|imm5|0|0011|1|Rn|Rd"               , "A64 ARMv8+"],
    ["INSe.B%3"         , "Vd.T[idx1], Vn.T[idx2]"             , "0|1|1|01110000|imm5|0|imm4|1|Rn|Rd"               , "A64 ARMv8+"],

    ["ISB"              , "{option}"                           , "1101010100|0|00|011|0011|CRm|110|11111"           , "A64 ARMv8+"],

    ["LD1g4"            , "{Vt.8B%7}%3, [$Xn]"                 , "0|Q|0011000|1|:6|0010|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["LD1g3"            , "{Vt.8B%7}%2, [$Xn]"                 , "0|Q|0011000|1|:6|0110|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["LD1g1"            , "{Vt.8B%7}%0, [$Xn]"                 , "0|Q|0011000|1|:6|0111|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["LD1g2"            , "{Vt.8B%7}%1, [$Xn]"                 , "0|Q|0011000|1|:6|1010|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["LD1g4rp"          , "{Vt.8B%7}%3, [$Xn], Xm"             , "0|Q|0011001|1|0|Rm!=11111|0010|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["LD1g3rp"          , "{Vt.8B%7}%2, [$Xn], Xm"             , "0|Q|0011001|1|0|Rm!=11111|0110|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["LD1g1rp"          , "{Vt.8B%7}%0, [$Xn], Xm"             , "0|Q|0011001|1|0|Rm!=11111|0111|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["LD1g2rp"          , "{Vt.8B%7}%1, [$Xn], Xm"             , "0|Q|0011001|1|0|Rm!=11111|1010|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["LD1g4p"           , "{Vt.8B%7}%3, [$Xn], #32%"           , "0|Q|0011001|1|0|11111|0010|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["LD1g3p"           , "{Vt.8B%7}%2, [$Xn], #24%"           , "0|Q|0011001|1|0|11111|0110|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["LD1g1p"           , "{Vt.8B%7}%0, [$Xn], #8%"            , "0|Q|0011001|1|0|11111|0111|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["LD1g2p"           , "{Vt.8B%7}%1, [$Xn], #16%"           , "0|Q|0011001|1|0|11111|1010|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["LD1b"             , "{Vt.B}%0[idx], [$Xn]"               , "0|Q|0011010|1|0|:5|:3|S|sz:2|Rn|Rt"               , "A64 ARMv8+"],
    ["LD1h"             , "{Vt.H}%0[idx], [$Xn]"               , "0|Q|0011010|1|0|:5|010|S|x0|Rn|Rt"                , "A64 ARMv8+"],
    ["LD1w"             , "{Vt.S}%0[idx], [$Xn]"               , "0|Q|0011010|1|0|:5|100|S|00|Rn|Rt"                , "A64 ARMv8+"],
    ["LD1d"             , "{Vt.D}%0[idx], [$Xn]"               , "0|Q|0011010|1|0|:5|100|0|01|Rn|Rt"                , "A64 ARMv8+"],
    ["LD1brp"           , "{Vt.B}%0[idx], [$Xn], Xm"           , "0|Q|0011011|1|0|Rm!=11111|:3|S|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["LD1hrp"           , "{Vt.H}%0[idx], [$Xn], Xm"           , "0|Q|0011011|1|0|Rm!=11111|010|S|x0|Rn|Rt"         , "A64 ARMv8+"],
    ["LD1wrp"           , "{Vt.S}%0[idx], [$Xn], Xm"           , "0|Q|0011011|1|0|Rm!=11111|100|S|00|Rn|Rt"         , "A64 ARMv8+"],
    ["LD1drp"           , "{Vt.D}%0[idx], [$Xn], Xm"           , "0|Q|0011011|1|0|Rm!=11111|100|0|01|Rn|Rt"         , "A64 ARMv8+"],
    ["LD1bp"            , "{Vt.B}%0[idx], [$Xn], #1"           , "0|Q|0011011|1|0|11111|:3|S|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["LD1hp"            , "{Vt.H}%0[idx], [$Xn], #2"           , "0|Q|0011011|1|0|11111|010|S|x0|Rn|Rt"             , "A64 ARMv8+"],
    ["LD1wp"            , "{Vt.S}%0[idx], [$Xn], #4"           , "0|Q|0011011|1|0|11111|100|S|00|Rn|Rt"             , "A64 ARMv8+"],
    ["LD1dp"            , "{Vt.D}%0[idx], [$Xn], #8"           , "0|Q|0011011|1|0|11111|100|0|01|Rn|Rt"             , "A64 ARMv8+"],

    ["LD1R"             , "{Vt.8B%7}%0, [$Xn]"                 , "0|Q|0011010|1|0|:5|110|0|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["LD1Rrp"           , "{Vt.8B%7}%0, [$Xn], Xm"             , "0|Q|0011011|1|0|Rm!=11111|110|0|sz:2|Rn|Rt"       , "A64 ARMv8+"],
    ["LD1Rp"            , "{Vt.8B%7}%0, [$Xn], #1%3"           , "0|Q|0011011|1|0|11111|110|0|sz:2|Rn|Rt"           , "A64 ARMv8+"],

    ["LD2"              , "{Vt.8B%5|2D}%1, [$Xn]"              , "0|Q|0011000|1|:6|1000|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["LD2rp"            , "{Vt.8B%5|2D}%1, [$Xn], Xm"          , "0|Q|0011001|1|0|Rm!=11111|1000|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["LD2p"             , "{Vt.8B%5|2D}%1, [$Xn], #16%"        , "0|Q|0011001|1|0|11111|1000|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["LD2b"             , "{Vt.B}%1[idx], [$Xn]"               , "0|Q|0011010|1|1|:5|:3|S|sz:2|Rn|Rt"               , "A64 ARMv8+"],
    ["LD2h"             , "{Vt.H}%1[idx], [$Xn]"               , "0|Q|0011010|1|1|:5|010|S|x0|Rn|Rt"                , "A64 ARMv8+"],
    ["LD2w"             , "{Vt.S}%1[idx], [$Xn]"               , "0|Q|0011010|1|1|:5|100|S|00|Rn|Rt"                , "A64 ARMv8+"],
    ["LD2d"             , "{Vt.D}%1[idx], [$Xn]"               , "0|Q|0011010|1|1|:5|100|0|01|Rn|Rt"                , "A64 ARMv8+"],
    ["LD2brp"           , "{Vt.B}%1[idx], [$Xn], Xm"           , "0|Q|0011011|1|1|Rm!=11111|:3|S|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["LD2hrp"           , "{Vt.H}%1[idx], [$Xn], Xm"           , "0|Q|0011011|1|1|Rm!=11111|010|S|x0|Rn|Rt"         , "A64 ARMv8+"],
    ["LD2wrp"           , "{Vt.S}%1[idx], [$Xn], Xm"           , "0|Q|0011011|1|1|Rm!=11111|100|S|00|Rn|Rt"         , "A64 ARMv8+"],
    ["LD2drp"           , "{Vt.D}%1[idx], [$Xn], Xm"           , "0|Q|0011011|1|1|Rm!=11111|100|0|01|Rn|Rt"         , "A64 ARMv8+"],
    ["LD2bp"            , "{Vt.B}%1[idx], [$Xn], #2"           , "0|Q|0011011|1|1|11111|:3|S|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["LD2hp"            , "{Vt.H}%1[idx], [$Xn], #4"           , "0|Q|0011011|1|1|11111|010|S|x0|Rn|Rt"             , "A64 ARMv8+"],
    ["LD2wp"            , "{Vt.S}%1[idx], [$Xn], #8"           , "0|Q|0011011|1|1|11111|100|S|00|Rn|Rt"             , "A64 ARMv8+"],
    ["LD2dp"            , "{Vt.D}%1[idx], [$Xn], #16"          , "0|Q|0011011|1|1|11111|100|0|01|Rn|Rt"             , "A64 ARMv8+"],

    ["LD2R"             , "{Vt.8B%7}%1, [$Xn]"                 , "0|Q|0011010|1|1|:5|110|0|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["LD2Rrp"           , "{Vt.8B%7}%1, [$Xn], Xm"             , "0|Q|0011011|1|1|Rm!=11111|110|0|sz:2|Rn|Rt"       , "A64 ARMv8+"],
    ["LD2Rp"            , "{Vt.8B%7}%1, [$Xn], #2%3"           , "0|Q|0011011|1|1|11111|110|0|sz:2|Rn|Rt"           , "A64 ARMv8+"],

    ["LD3"              , "{Vt.8B%5|2D}%2, [$Xn]"              , "0|Q|0011000|1|:6|0100|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["LD3rp"            , "{Vt.8B%5|2D}%2, [$Xn], Xm"          , "0|Q|0011001|1|0|Rm!=11111|0100|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["LD3p"             , "{Vt.8B%5|2D}%2, [$Xn], #24%"        , "0|Q|0011001|1|0|11111|0100|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["LD3b"             , "{Vt.B}%2[idx], [$Xn]"               , "0|Q|0011010|1|0|:5|001|S|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["LD3h"             , "{Vt.H}%2[idx], [$Xn]"               , "0|Q|0011010|1|0|:5|011|S|x0|Rn|Rt"                , "A64 ARMv8+"],
    ["LD3w"             , "{Vt.S}%2[idx], [$Xn]"               , "0|Q|0011010|1|0|:5|101|S|00|Rn|Rt"                , "A64 ARMv8+"],
    ["LD3d"             , "{Vt.D}%2[idx], [$Xn]"               , "0|Q|0011010|1|0|:5|101|0|01|Rn|Rt"                , "A64 ARMv8+"],
    ["LD3brp"           , "{Vt.B}%2[idx], [$Xn], Xm"           , "0|Q|0011011|1|0|Rm!=11111|001|S|sz:2|Rn|Rt"       , "A64 ARMv8+"],
    ["LD3hrp"           , "{Vt.H}%2[idx], [$Xn], Xm"           , "0|Q|0011011|1|0|Rm!=11111|011|S|x0|Rn|Rt"         , "A64 ARMv8+"],
    ["LD3wrp"           , "{Vt.S}%2[idx], [$Xn], Xm"           , "0|Q|0011011|1|0|Rm!=11111|101|S|00|Rn|Rt"         , "A64 ARMv8+"],
    ["LD3drp"           , "{Vt.D}%2[idx], [$Xn], Xm"           , "0|Q|0011011|1|0|Rm!=11111|101|0|01|Rn|Rt"         , "A64 ARMv8+"],
    ["LD3bp"            , "{Vt.B}%2[idx], [$Xn], #3"           , "0|Q|0011011|1|0|11111|001|S|sz:2|Rn|Rt"           , "A64 ARMv8+"],
    ["LD3hp"            , "{Vt.H}%2[idx], [$Xn], #6"           , "0|Q|0011011|1|0|11111|011|S|x0|Rn|Rt"             , "A64 ARMv8+"],
    ["LD3wp"            , "{Vt.S}%2[idx], [$Xn], #12"          , "0|Q|0011011|1|0|11111|101|S|00|Rn|Rt"             , "A64 ARMv8+"],
    ["LD3dp"            , "{Vt.D}%2[idx], [$Xn], #24"          , "0|Q|0011011|1|0|11111|101|0|01|Rn|Rt"             , "A64 ARMv8+"],

    ["LD3R"             , "{Vt.8B%7}%2, [$Xn]"                 , "0|Q|0011010|1|0|:5|111|0|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["LD3Rrp"           , "{Vt.8B%7}%2, [$Xn], Xm"             , "0|Q|0011011|1|0|Rm!=11111|111|0|sz:2|Rn|Rt"       , "A64 ARMv8+"],
    ["LD3Rp"            , "{Vt.8B%7}%2, [$Xn], #3%3"           , "0|Q|0011011|1|0|11111|111|0|sz:2|Rn|Rt"           , "A64 ARMv8+"],

    ["LD4"              , "{Vt.8B%5|2D}%3, [$Xn]"              , "0|Q|0011000|1|:6|:4|sz:2|Rn|Rt"                   , "A64 ARMv8+"],
    ["LD4rp"            , "{Vt.8B%5|2D}%3, [$Xn], Xm"          , "0|Q|0011001|1|0|Rm!=11111|:4|sz:2|Rn|Rt"          , "A64 ARMv8+"],
    ["LD4p"             , "{Vt.8B%5|2D}%3, [$Xn], #32%"        , "0|Q|0011001|1|0|11111|:4|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["LD4b"             , "{Vt.B}%3[idx], [$Xn]"               , "0|Q|0011010|1|1|:5|001|S|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["LD4h"             , "{Vt.H}%3[idx], [$Xn]"               , "0|Q|0011010|1|1|:5|011|S|x0|Rn|Rt"                , "A64 ARMv8+"],
    ["LD4w"             , "{Vt.S}%3[idx], [$Xn]"               , "0|Q|0011010|1|1|:5|101|S|00|Rn|Rt"                , "A64 ARMv8+"],
    ["LD4d"             , "{Vt.D}%3[idx], [$Xn]"               , "0|Q|0011010|1|1|:5|101|0|01|Rn|Rt"                , "A64 ARMv8+"],
    ["LD4brp"           , "{Vt.B}%3[idx], [$Xn], Xm"           , "0|Q|0011011|1|1|Rm!=11111|001|S|sz:2|Rn|Rt"       , "A64 ARMv8+"],
    ["LD4hrp"           , "{Vt.H}%3[idx], [$Xn], Xm"           , "0|Q|0011011|1|1|Rm!=11111|011|S|x0|Rn|Rt"         , "A64 ARMv8+"],
    ["LD4wrp"           , "{Vt.S}%3[idx], [$Xn], Xm"           , "0|Q|0011011|1|1|Rm!=11111|101|S|00|Rn|Rt"         , "A64 ARMv8+"],
    ["LD4drp"           , "{Vt.D}%3[idx], [$Xn], Xm"           , "0|Q|0011011|1|1|Rm!=11111|101|0|01|Rn|Rt"         , "A64 ARMv8+"],
    ["LD4bp"            , "{Vt.B}%3[idx], [$Xn], #4"           , "0|Q|0011011|1|1|11111|001|S|sz:2|Rn|Rt"           , "A64 ARMv8+"],
    ["LD4hp"            , "{Vt.H}%3[idx], [$Xn], #8"           , "0|Q|0011011|1|1|11111|011|S|x0|Rn|Rt"             , "A64 ARMv8+"],
    ["LD4wp"            , "{Vt.S}%3[idx], [$Xn], #16"          , "0|Q|0011011|1|1|11111|101|S|00|Rn|Rt"             , "A64 ARMv8+"],
    ["LD4dp"            , "{Vt.D}%3[idx], [$Xn], #32"          , "0|Q|0011011|1|1|11111|101|0|01|Rn|Rt"             , "A64 ARMv8+"],

    ["LD4R"             , "{Vt.8B%7}%3, [$Xn]"                 , "0|Q|0011010|1|1|:5|111|0|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["LD4Rrp"           , "{Vt.8B%7}%3, [$Xn], Xm"             , "0|Q|0011011|1|1|Rm!=11111|111|0|sz:2|Rn|Rt"       , "A64 ARMv8+"],
    ["LD4Rp"            , "{Vt.8B%7}%3, [$Xn], #4%3"           , "0|Q|0011011|1|1|11111|111|0|sz:2|Rn|Rt"           , "A64 ARMv8+"],

    ["LDARwu"           , "Wt, [$Xn{,#0}]"                     , "10|001000|1|1|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],
    ["LDARdu"           , "Xt, [$Xn{,#0}]"                     , "11|001000|1|1|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LDARBu"           , "Wt, [$Xn{,#0}]"                     , "00|001000|1|1|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LDARHu"           , "Wt, [$Xn{,#0}]"                     , "01|001000|1|1|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LDAXPwu"          , "Wt1, Wt2, [$Xn{,#0}]"               , "1|0|001000|0|1|1|11111|1|Rt2|Rn|Rt"               , "A64 ARMv8+"],
    ["LDAXPdu"          , "Xt1, Xt2, [$Xn{,#0}]"               , "1|1|001000|0|1|1|11111|1|Rt2|Rn|Rt"               , "A64 ARMv8+"],

    ["LDAXRwu"          , "Wt, [$Xn{,#0}]"                     , "10|001000|0|1|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],
    ["LDAXRdu"          , "Xt, [$Xn{,#0}]"                     , "11|001000|0|1|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LDAXRBu"          , "Wt, [$Xn{,#0}]"                     , "00|001000|0|1|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LDAXRHu"          , "Wt, [$Xn{,#0}]"                     , "01|001000|0|1|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LDNPwn"           , "Wt1, Wt2, [$Xn{, #imm7*4}]"         , "00|101|0|:3|1|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],
    ["LDNPwnfp"         , "St1, St2, [$Xn{, #imm7*4}]"         , "00|101|1|:3|1|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],
    ["LDNPdnfp"         , "Dt1, Dt2, [$Xn{, #imm7*8}]"         , "01|101|1|:3|1|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],
    ["LDNPdn"           , "Xt1, Xt2, [$Xn{, #imm7*8}]"         , "10|101|0|:3|1|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],
    ["LDNPqnfp"         , "Qt1, Qt2, [$Xn{, #imm7*16}]"        , "10|101|1|:3|1|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],

    ["LDPwn"            , "Wt1, Wt2, [$Xn{, #imm7*4}]"         , "00|101|0|010|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPwnfp"          , "St1, St2, [$Xn{, #imm7*4}]"         , "00|101|1|010|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPdnfp"          , "Dt1, Dt2, [$Xn{, #imm7*8}]"         , "01|101|1|010|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPdn"            , "Xt1, Xt2, [$Xn{, #imm7*8}]"         , "10|101|0|010|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPqnfp"          , "Qt1, Qt2, [$Xn{, #imm7*16}]"        , "10|101|1|010|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPwp"            , "Wt1, Wt2, [$Xn], #imm7*4"           , "00|101|0|001|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPwpfp"          , "St1, St2, [$Xn], #imm7*4"           , "00|101|1|001|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPdpfp"          , "Dt1, Dt2, [$Xn], #imm7*8"           , "01|101|1|001|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPdp"            , "Xt1, Xt2, [$Xn], #imm7*8"           , "10|101|0|001|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPqpfp"          , "Qt1, Qt2, [$Xn], #imm7*16"          , "10|101|1|001|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPwk"            , "Wt1, Wt2, [$Xn, #imm7*4]!"          , "00|101|0|011|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPwkfp"          , "St1, St2, [$Xn, #imm7*4]!"          , "00|101|1|011|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPdkfp"          , "Dt1, Dt2, [$Xn, #imm7*8]!"          , "01|101|1|011|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPdk"            , "Xt1, Xt2, [$Xn, #imm7*8]!"          , "10|101|0|011|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPqkfp"          , "Qt1, Qt2, [$Xn, #imm7*16]!"         , "10|101|1|011|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],

    ["LDPSWn"           , "Xt1, Xt2, [$Xn{, #imm7*4}]"         , "01|101|0|010|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPSWp"           , "Xt1, Xt2, [$Xn], #imm7*4"           , "01|101|0|001|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["LDPSWk"           , "Xt1, Xt2, [$Xn, #imm7*4]!"          , "01|101|0|011|1|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],

    ["LDRwil"           , "Wt, label19*4"                      , "00|011|0|00|imm19|Rt"                             , "A64 ARMv8+"],
    ["LDRwilfp"         , "St, label19*4"                      , "00|011|1|00|imm19|Rt"                             , "A64 ARMv8+"],
    ["LDRdil"           , "Xt, label19*4"                      , "01|011|0|00|imm19|Rt"                             , "A64 ARMv8+"],
    ["LDRdilfp"         , "Dt, label19*4"                      , "01|011|1|00|imm19|Rt"                             , "A64 ARMv8+"],
    ["LDRqilfp"         , "Qt, label19*4"                      , "10|011|1|00|imm19|Rt"                             , "A64 ARMv8+"],
    ["LDRbpfp"          , "Bt, [$Xn], #simm9"                  , "00|111|1|00|01|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRqpfp"          , "Qt, [$Xn], #simm9"                  , "00|111|1|00|11|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRhpfp"          , "Ht, [$Xn], #simm9"                  , "01|111|1|00|01|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRwp"            , "Wt, [$Xn], #simm9"                  , "10|111|0|00|01|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRwpfp"          , "St, [$Xn], #simm9"                  , "10|111|1|00|01|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRdp"            , "Xt, [$Xn], #simm9"                  , "11|111|0|00|01|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRdpfp"          , "Dt, [$Xn], #simm9"                  , "11|111|1|00|01|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRbkfp"          , "Bt, [$Xn, #simm9]!"                 , "00|111|1|00|01|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRqkfp"          , "Qt, [$Xn, #simm9]!"                 , "00|111|1|00|11|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRhkfp"          , "Ht, [$Xn, #simm9]!"                 , "01|111|1|00|01|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRwk"            , "Wt, [$Xn, #simm9]!"                 , "10|111|0|00|01|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRwkfp"          , "St, [$Xn, #simm9]!"                 , "10|111|1|00|01|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRdk"            , "Xt, [$Xn, #simm9]!"                 , "11|111|0|00|01|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRdkfp"          , "Dt, [$Xn, #simm9]!"                 , "11|111|1|00|01|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRbxfp"          , "Bt, [$Xn, Wm%, extend {amount}]"    , "00|111|1|00|01|1|Rm|extend!=011|S|10|Rn|Rt"       , "A64 ARMv8+"],
    ["LDRbrfp"          , "Bt, [$Xn, Xm{, LSL amount}]"        , "00|111|1|00|01|1|Rm|011|S|10|Rn|Rt"               , "A64 ARMv8+"],
    ["LDRqxfp"          , "Qt, [$Xn, Wm%{, extend {#0|4}}]"    , "00|111|1|00|11|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRhxfp"          , "Ht, [$Xn, Wm%{, extend {#0|1}}]"    , "01|111|1|00|01|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRwx"            , "Wt, [$Xn, Wm%{, extend {#0|2}}]"    , "10|111|0|00|01|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRwxfp"          , "St, [$Xn, Wm%{, extend {#0|2}}]"    , "10|111|1|00|01|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRdx"            , "Xt, [$Xn, Wm%{, extend {#0|3}}]"    , "11|111|0|00|01|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRdxfp"          , "Dt, [$Xn, Wm%{, extend {#0|3}}]"    , "11|111|1|00|01|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRbufp"          , "Bt, [$Xn{, #pimm12}]"               , "00|111|1|01|01|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["LDRqufp"          , "Qt, [$Xn{, #pimm12*16}]"            , "00|111|1|01|11|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["LDRhufp"          , "Ht, [$Xn{, #pimm12*2}]"             , "01|111|1|01|01|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["LDRwu"            , "Wt, [$Xn{, #pimm12*4}]"             , "10|111|0|01|01|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["LDRwufp"          , "St, [$Xn{, #pimm12*4}]"             , "10|111|1|01|01|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["LDRdu"            , "Xt, [$Xn{, #pimm12*8}]"             , "11|111|0|01|01|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["LDRdufp"          , "Dt, [$Xn{, #pimm12*8}]"             , "11|111|1|01|01|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["LDRBp"            , "Wt, [$Xn], #simm9"                  , "00|111|0|00|01|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRBk"            , "Wt, [$Xn, #simm9]!"                 , "00|111|0|00|01|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRBx"            , "Wt, [$Xn, Wm%, extend {amount}]"    , "00|111|0|00|01|1|Rm|extend!=011|S|10|Rn|Rt"       , "A64 ARMv8+"],
    ["LDRBr"            , "Wt, [$Xn, Xm{, LSL amount}]"        , "00|111|0|00|01|1|Rm|011|S|10|Rn|Rt"               , "A64 ARMv8+"],
    ["LDRBu"            , "Wt, [$Xn{, #pimm12}]"               , "00|111|0|01|01|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["LDRHp"            , "Wt, [$Xn], #simm9"                  , "01|111|0|00|01|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRHk"            , "Wt, [$Xn, #simm9]!"                 , "01|111|0|00|01|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRHwr"           , "Wt, [$Xn, Wm%{, extend {#0|1}}]"    , "01|111|0|00|01|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRHu"            , "Wt, [$Xn{, #pimm12*2}]"             , "01|111|0|01|01|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["LDRSBdp"          , "Xt, [$Xn], #simm9"                  , "00|111|0|00|10|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSBwp"          , "Wt, [$Xn], #simm9"                  , "00|111|0|00|11|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSBdk"          , "Xt, [$Xn, #simm9]!"                 , "00|111|0|00|10|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSBwk"          , "Wt, [$Xn, #simm9]!"                 , "00|111|0|00|11|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSBdx"          , "Xt, [$Xn, Wm%, extend {amount}]"    , "00|111|0|00|10|1|Rm|extend!=011|S|10|Rn|Rt"       , "A64 ARMv8+"],
    ["LDRSBdr"          , "Xt, [$Xn, Xm{, LSL amount}]"        , "00|111|0|00|10|1|Rm|011|S|10|Rn|Rt"               , "A64 ARMv8+"],
    ["LDRSBwx"          , "Wt, [$Xn, Wm%, extend {amount}]"    , "00|111|0|00|11|1|Rm|extend!=011|S|10|Rn|Rt"       , "A64 ARMv8+"],
    ["LDRSBwr"          , "Wt, [$Xn, Xm{, LSL amount}]"        , "00|111|0|00|11|1|Rm|011|S|10|Rn|Rt"               , "A64 ARMv8+"],
    ["LDRSBdu"          , "Xt, [$Xn{, #pimm12}]"               , "00|111|0|01|10|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["LDRSBwu"          , "Wt, [$Xn{, #pimm12}]"               , "00|111|0|01|11|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["LDRSHdp"          , "Xt, [$Xn], #simm9"                  , "01|111|0|00|10|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSHwp"          , "Wt, [$Xn], #simm9"                  , "01|111|0|00|11|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSHdk"          , "Xt, [$Xn, #simm9]!"                 , "01|111|0|00|10|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSHwk"          , "Wt, [$Xn, #simm9]!"                 , "01|111|0|00|11|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSHdr"          , "Xt, [$Xn, Wm%{, extend {#0|1}}]"    , "01|111|0|00|10|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRSHwr"          , "Wt, [$Xn, Wm%{, extend {#0|1}}]"    , "01|111|0|00|11|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRSHdu"          , "Xt, [$Xn{, #pimm12*2}]"             , "01|111|0|01|10|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["LDRSHwu"          , "Wt, [$Xn{, #pimm12*2}]"             , "01|111|0|01|11|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["LDRSWil"          , "Xt, label19*4"                      , "10|011|0|00|imm19|Rt"                             , "A64 ARMv8+"],
    ["LDRSWp"           , "Xt, [$Xn], #simm9"                  , "10|111|0|00|10|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSWk"           , "Xt, [$Xn, #simm9]!"                 , "10|111|0|00|10|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDRSWdr"          , "Xt, [$Xn, Wm%{, extend {#0|2}}]"    , "10|111|0|00|10|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["LDRSWu"           , "Xt, [$Xn{, #pimm12*4}]"             , "10|111|0|01|10|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["LDTRwn"           , "Wt, [$Xn{, #simm9}]"                , "10|111|0|00|01|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDTRdn"           , "Xt, [$Xn{, #simm9}]"                , "11|111|0|00|01|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDTRBn"           , "Wt, [$Xn{, #simm9}]"                , "00|111|0|00|01|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDTRHn"           , "Wt, [$Xn{, #simm9}]"                , "01|111|0|00|01|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDTRSBdn"         , "Xt, [$Xn{, #simm9}]"                , "00|111|0|00|10|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDTRSBwn"         , "Wt, [$Xn{, #simm9}]"                , "00|111|0|00|11|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDTRSHdn"         , "Xt, [$Xn{, #simm9}]"                , "01|111|0|00|10|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDTRSHwn"         , "Wt, [$Xn{, #simm9}]"                , "01|111|0|00|11|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDTRSWn"          , "Xt, [$Xn{, #simm9}]"                , "10|111|0|00|10|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDURbnfp"         , "Bt, [$Xn{, #simm9}]"                , "00|111|1|00|01|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDURqnfp"         , "Qt, [$Xn{, #simm9}]"                , "00|111|1|00|11|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDURhnfp"         , "Ht, [$Xn{, #simm9}]"                , "01|111|1|00|01|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDURwn"           , "Wt, [$Xn{, #simm9}]"                , "10|111|0|00|01|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDURwnfp"         , "St, [$Xn{, #simm9}]"                , "10|111|1|00|01|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDURdn"           , "Xt, [$Xn{, #simm9}]"                , "11|111|0|00|01|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDURdnfp"         , "Dt, [$Xn{, #simm9}]"                , "11|111|1|00|01|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDURBn"           , "Wt, [$Xn{, #simm9}]"                , "00|111|0|00|01|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDURHn"           , "Wt, [$Xn{, #simm9}]"                , "01|111|0|00|01|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDURSBdn"         , "Xt, [$Xn{, #simm9}]"                , "00|111|0|00|10|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDURSBwn"         , "Wt, [$Xn{, #simm9}]"                , "00|111|0|00|11|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDURSHdn"         , "Xt, [$Xn{, #simm9}]"                , "01|111|0|00|10|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["LDURSHwn"         , "Wt, [$Xn{, #simm9}]"                , "01|111|0|00|11|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDURSWn"          , "Xt, [$Xn{, #simm9}]"                , "10|111|0|00|10|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["LDXPwu"           , "Wt1, Wt2, [$Xn{,#0}]"               , "1|0|001000|0|1|1|11111|0|Rt2|Rn|Rt"               , "A64 ARMv8+"],
    ["LDXPdu"           , "Xt1, Xt2, [$Xn{,#0}]"               , "1|1|001000|0|1|1|11111|0|Rt2|Rn|Rt"               , "A64 ARMv8+"],

    ["LDXRwu"           , "Wt, [$Xn{,#0}]"                     , "10|001000|0|1|0|11111|0|11111|Rn|Rt"              , "A64 ARMv8+"],
    ["LDXRdu"           , "Xt, [$Xn{,#0}]"                     , "11|001000|0|1|0|11111|0|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LDXRBu"           , "Wt, [$Xn{,#0}]"                     , "00|001000|0|1|0|11111|0|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LDXRHu"           , "Wt, [$Xn{,#0}]"                     , "01|001000|0|1|0|11111|0|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["LSLwi"            , "Wd, Wn, #shift"                     , "0|10|100110|0|immr|!=011111|Rn|Rd"                , "A64 ARMv8+"],

    ["LSLVw"            , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|001000|Rn|Rd"                   , "A64 ARMv8+"],
    ["LSLVd"            , "Xd, Xn, Xm"                         , "1|0|0|11010110|Rm|001000|Rn|Rd"                   , "A64 ARMv8+"],

    ["LSRwi"            , "Wd, Wn, #shift"                     , "0|10|100110|0|immr|011111|Rn|Rd"                  , "A64 ARMv8+"],

    ["LSRVw"            , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|001001|Rn|Rd"                   , "A64 ARMv8+"],
    ["LSRVd"            , "Xd, Xn, Xm"                         , "1|0|0|11010110|Rm|001001|Rn|Rd"                   , "A64 ARMv8+"],

    ["MADDw"            , "Wd, Wn, Wm, Wa"                     , "0|00|11011|:3|Rm|0|Ra|Rn|Rd"                      , "A64 ARMv8+"],
    ["MADDd"            , "Xd, Xn, Xm, Xa"                     , "1|00|11011|:3|Rm|0|Ra|Rn|Rd"                      , "A64 ARMv8+"],

    ["MLAv.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|10010|1|Rn|Rd"              , "A64 ARMv8+"],
    ["MLAe"             , "Vd.4H%3, Vn.4H%3, Vm.H%[idx]"       , "0|Q|1|01111|'sz:2|L|M|Rm:4|:4|H|0|Rn|Rd"          , "A64 ARMv8+"],

    ["MLSv.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|10010|1|Rn|Rd"              , "A64 ARMv8+"],
    ["MLSe"             , "Vd.4H%3, Vn.4H%3, Vm.H%[idx]"       , "0|Q|1|01111|'sz:2|L|M|Rm:4|0100|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["MNEGw"            , "Wd, Wn, Wm"                         , "0|00|11011|:3|Rm|1|11111|Rn|Rd"                   , "A64 ARMv8+"],
    ["MNEGd"            , "Xd, Xn, Xm"                         , "1|00|11011|:3|Rm|1|11111|Rn|Rd"                   , "A64 ARMv8+"],

    ["MOVw"             , "$Wd, $Wn"                           , "0|0|0|10001|00|:12|Rn|Rd"                         , "A64 ARMv8+"],
    ["MOVd"             , "$Xd, $Xn"                           , "1|0|0|10001|00|:12|Rn|Rd"                         , "A64 ARMv8+"],
    ["MOVwim"           , "$Wd, #imm12"                        , "0|01|100100|0|immr|imms|11111|Rd"                 , "A64 ARMv8+"],
    ["MOVdim"           , "$Xd, #imm13"                        , "1|01|100100|N|immr|imms|11111|Rd"                 , "A64 ARMv8+"],
    ["MOVwi"            , "Wd, #imm16 LSL #amount*16"          , "0|10|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],
    ["MOVdit"           , "Xd, #imm16 LSL #amount*16"          , "1|00|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],
    ["MOVdi"            , "Xd, #imm16 LSL #amount*16"          , "1|10|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],
    ["MOVwr"            , "Wd, Wm"                             , "0|01|01010|00|0|Rm|:6|11111|Rd"                   , "A64 ARMv8+"],
    ["MOVdr"            , "Xd, Xm"                             , "1|01|01010|00|0|Rm|:6|11111|Rd"                   , "A64 ARMv8+"],
    ["MOVve2wi"         , "Wd, Vn.S[idx]"                      , "0|0|0|01110000|xx100|0|0111|1|Rn|Rd"              , "A64 ARMv8+"],
    ["MOVve2di"         , "Xd, Vn.D[idx]"                      , "0|1|0|01110000|x1000|0|0111|1|Rn|Rd"              , "A64 ARMv8+"],
    ["MOVv.8B%"         , "Vd.T, Vn.T"                         , "0|Q|0|01110|10|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["MOVIwi"           , "Vd.2S%, #imm8{, LSL #0%3:8}"        , "0|Q|0|0111100000|a|b|c|0xx0|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["MOVIhi"           , "Vd.4H%, #imm8{, LSL #0|8}"          , "0|Q|0|0111100000|a|b|c|10x0|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["MOVIw"            , "Vd.2S%, #imm8, MSL #8%"             , "0|Q|0|0111100000|a|b|c|110x|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["MOVIb"            , "Vd.8B%, #imm8{, LSL #0}"            , "0|Q|0|0111100000|a|b|c|1110|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["MOVIds"           , "Dd, #imm8"                          , "0|0|1|0111100000|a|b|c|1110|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["MOVIdv"           , "Vd.2D, #imm8"                       , "0|1|1|0111100000|a|b|c|1110|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],

    ["MOVKw"            , "Wd, #imm16{, LSL #shift*16}"        , "0|11|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],
    ["MOVKd"            , "Xd, #imm16{, LSL #shift*16}"        , "1|11|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],

    ["MOVNw"            , "Wd, #imm16{, LSL #shift*16}"        , "0|00|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],
    ["MOVNd"            , "Xd, #imm16{, LSL #shift*16}"        , "1|00|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],

    ["MOVZw"            , "Wd, #imm16{, LSL #shift*16}"        , "0|10|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],
    ["MOVZd"            , "Xd, #imm16{, LSL #shift*16}"        , "1|10|100101|shift|imm16|Rd"                       , "A64 ARMv8+"],

    ["MRS"              , "Xt, sysreg"                         , "1101010100|1|1|o0|op1|CRn|CRm|op2|Rt"             , "A64 ARMv8+"],

    ["MSRi"             , "pstatefield, #imm4"                 , "1101010100|0|00|op1|0100|CRm|op2|11111"           , "A64 ARMv8+"],
    ["MSRr"             , "sysreg, Xt"                         , "1101010100|0|1|o0|op1|CRn|CRm|op2|Rt"             , "A64 ARMv8+"],

    ["MSUBw"            , "Wd, Wn, Wm, Wa"                     , "0|00|11011|:3|Rm|1|Ra|Rn|Rd"                      , "A64 ARMv8+"],
    ["MSUBd"            , "Xd, Xn, Xm, Xa"                     , "1|00|11011|:3|Rm|1|Ra|Rn|Rd"                      , "A64 ARMv8+"],

    ["MULw"             , "Wd, Wn, Wm"                         , "0|00|11011|:3|Rm|0|11111|Rn|Rd"                   , "A64 ARMv8+"],
    ["MULd"             , "Xd, Xn, Xm"                         , "1|00|11011|:3|Rm|0|11111|Rn|Rd"                   , "A64 ARMv8+"],
    ["MULv.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|10011|1|Rn|Rd"              , "A64 ARMv8+"],
    ["MULe"             , "Vd.4H%3, Vn.4H%3, Vm.H%[idx]"       , "0|Q|0|01111|'sz:2|L|M|Rm:4|1000|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["MVNw"             , "Wd, Wm{, shift #amount}"            , "0|01|01010|shift|1|Rm|imm6|11111|Rd"              , "A64 ARMv8+"],
    ["MVNd"             , "Xd, Xm{, shift #amount}"            , "1|01|01010|shift|1|Rm|imm6|11111|Rd"              , "A64 ARMv8+"],

    ["MVNIwi"           , "Vd.2S%, #imm8{, LSL #0%3:8}"        , "0|Q|1|0111100000|a|b|c|0xx0|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["MVNIhi"           , "Vd.4H%, #imm8{, LSL #0|8}"          , "0|Q|1|0111100000|a|b|c|10x0|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["MVNIw"            , "Vd.2S%, #imm8, MSL #8%"             , "0|Q|1|0111100000|a|b|c|110x|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],

    ["NEGwr"            , "Wd, Wm{, shift #amount}"            , "0|1|0|01011|shift|0|Rm|imm6|11111|Rd"             , "A64 ARMv8+"],
    ["NEGdr"            , "Xd, Xm{, shift #amount}"            , "1|1|0|01011|shift|0|Rm|imm6|11111|Rd"             , "A64 ARMv8+"],
    ["NEGs"             , "Dd, Dn"                             , "01|1|11110|'sz:2|10000|01011|10|Rn|Rd"            , "A64 ARMv8+"],
    ["NEGv.8B%5|2D"     , "Vd.T, Vn.T"                         , "0|Q|1|01110|sz:2|10000|01011|10|Rn|Rd"            , "A64 ARMv8+"],

    ["negSw"            , "Wd, Wm{, shift #amount}"            , "0|1|1|01011|shift|0|Rm|imm6|11111|Rd"             , "A64 ARMv8+"],
    ["negSd"            , "Xd, Xm{, shift #amount}"            , "1|1|1|01011|shift|0|Rm|imm6|11111|Rd"             , "A64 ARMv8+"],

    ["NGCw"             , "Wd, Wm"                             , "0|1|0|11010000|Rm|:6|11111|Rd"                    , "A64 ARMv8+"],
    ["NGCd"             , "Xd, Xm"                             , "1|1|0|11010000|Rm|:6|11111|Rd"                    , "A64 ARMv8+"],

    ["ngcSw"            , "Wd, Wm"                             , "0|1|1|11010000|Rm|:6|11111|Rd"                    , "A64 ARMv8+"],
    ["ngcSd"            , "Xd, Xm"                             , "1|1|1|11010000|Rm|:6|11111|Rd"                    , "A64 ARMv8+"],

    ["NOP"              , ""                                   , "1101010100|0|00|011|0010|:4|:3|11111"             , "A64 ARMv8+"],

    ["NOTv.8B%"         , "Vd.T, Vn.T"                         , "0|Q|1|01110|00|10000|00101|10|Rn|Rd"              , "A64 ARMv8+"],

    ["ORNwr"            , "Wd, Wn, Wm{, shift #amount}"        , "0|01|01010|shift|1|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["ORNdr"            , "Xd, Xn, Xm{, shift #amount}"        , "1|01|01010|shift|1|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["ORNv.8B%"         , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|11|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["ORRwi"            , "$Wd, Wn, #imm12"                    , "0|01|100100|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["ORRdi"            , "$Xd, Xn, #imm13"                    , "1|01|100100|N|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["ORRwr"            , "Wd, Wn, Wm{, shift #amount}"        , "0|01|01010|shift|0|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["ORRdr"            , "Xd, Xn, Xm{, shift #amount}"        , "1|01|01010|shift|0|Rm|imm6|Rn|Rd"                 , "A64 ARMv8+"],
    ["ORRwiv"           , "Vd.2S%, #imm8{, LSL #0%3:8}"        , "0|Q|0|0111100000|a|b|c|0xx1|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["ORRhiv"           , "Vd.4H%, #imm8{, LSL #0|8}"          , "0|Q|0|0111100000|a|b|c|10x1|0|1|d|e|f|g|h|Rd"     , "A64 ARMv8+"],
    ["ORRrv.8B%"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|10|1|Rm|00011|1|Rn|Rd"                , "A64 ARMv8+"],

    ["PMUL.8B%"         , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|10011|1|Rn|Rd"              , "A64 ARMv8+"],

    ["PMULL'2"          , "Vd.8H|1Q, Vn.8B%|1D%, Vm.8B%|1D%"   , "0|Q|0|01110|sz:2|1|Rm|1110|00|Rn|Rd"              , "A64 ARMv8+"],

    ["PRFMil"           , "prfop, label19*4"                   , "11|011|0|00|imm19|Rt"                             , "A64 ARMv8+"],
    ["PRFMr"            , "prfop, [$Xn, Wm%{, extend {#0|3}}]" , "11|111|0|00|10|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["PRFMu"            , "prfop, [$Xn{, #pimm12*8}]"          , "11|111|0|01|10|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["PRFUMn"           , "prfop, [$Xn{, #simm9}]"             , "11|111|0|00|10|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["RADDHN'2"         , "Vd.8B%5, Vn.8H|4S|2D, Vm.8H|4S|2D"  , "0|Q|1|01110|sz:2|1|Rm|0100|00|Rn|Rd"              , "A64 ARMv8+"],

    ["RBITw"            , "Wd, Wn"                             , "0|1|0|11010110|:5|:6|Rn|Rd"                       , "A64 ARMv8+"],
    ["RBITd"            , "Xd, Xn"                             , "1|1|0|11010110|:5|:6|Rn|Rd"                       , "A64 ARMv8+"],
    ["RBITv.8B%"        , "Vd.T, Vn.T"                         , "0|Q|1|01110|01|10000|00101|10|Rn|Rd"              , "A64 ARMv8+"],

    ["RET"              , "{Xn}"                               , "1101011|0010|11111|:6|Rn|:5"                      , "A64 ARMv8+"],

    ["REVw"             , "Wd, Wn"                             , "0|1|0|11010110|:5|00001x|Rn|Rd"                   , "A64 ARMv8+"],
    ["REVd"             , "Xd, Xn"                             , "1|1|0|11010110|:5|00001x|Rn|Rd"                   , "A64 ARMv8+"],

    ["REV16w"           , "Wd, Wn"                             , "0|1|0|11010110|:5|000001|Rn|Rd"                   , "A64 ARMv8+"],
    ["REV16d"           , "Xd, Xn"                             , "1|1|0|11010110|:5|000001|Rn|Rd"                   , "A64 ARMv8+"],
    ["REV16v.8B%"       , "Vd.T, Vn.T"                         , "0|Q|0|01110|sz:2|10000|00001|10|Rn|Rd"            , "A64 ARMv8+"],

    ["REV32d"           , "Xd, Xn"                             , "1|1|0|11010110|:5|000010|Rn|Rd"                   , "A64 ARMv8+"],
    ["REV32v.8B%3"      , "Vd.T, Vn.T"                         , "0|Q|1|01110|sz:2|10000|:5|10|Rn|Rd"               , "A64 ARMv8+"],

    ["REV64v.8B%5"      , "Vd.T, Vn.T"                         , "0|Q|0|01110|sz:2|10000|:5|10|Rn|Rd"               , "A64 ARMv8+"],

    ["RORwi"            , "Wd, Ws, #shift"                     , "0|00|100111|0|0|Rm|imms=0xxxxx|Rn|Rd"             , "A64 ARMv8+"],
    ["RORdi"            , "Xd, Xs, #shift"                     , "1|00|100111|1|0|Rm|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["RORVw"            , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|001011|Rn|Rd"                   , "A64 ARMv8+"],
    ["RORVd"            , "Xd, Xn, Xm"                         , "1|0|0|11010110|Rm|001011|Rn|Rd"                   , "A64 ARMv8+"],

    ["RSHRN'2v"         , "Vd.8B%5, Vn.8H|4S|2D, #shift"       , "0|Q|0|011110|immh!=0000|immb|10001|1|Rn|Rd"       , "A64 ARMv8+"],

    ["RSUBHN'2"         , "Vd.8B%5, Vn.8H|4S|2D, Vm.8H|4S|2D"  , "0|Q|1|01110|sz:2|1|Rm|0110|00|Rn|Rd"              , "A64 ARMv8+"],

    ["SABA.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|01111|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SABAL'2"          , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|0|01110|sz:2|1|Rm|0101|00|Rn|Rd"              , "A64 ARMv8+"],

    ["SABD.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|01110|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SABDL'2"          , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|0|01110|sz:2|1|Rm|0111|00|Rn|Rd"              , "A64 ARMv8+"],

    ["SADALPv"          , "Vd.4H%5, Vn.8B%5"                   , "0|Q|0|01110|sz:2|10000|00110|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SADDL'2"          , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|0|01110|sz:2|1|Rm|:4|00|Rn|Rd"                , "A64 ARMv8+"],

    ["SADDLPv"          , "Vd.4H%5, Vn.8B%5"                   , "0|Q|0|01110|sz:2|10000|00010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SADDLV"           , "Hd%2, Vn.8B%3|4S"                   , "0|Q|0|01110|sz:2|11000|00011|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SADDW'2"          , "Vd.8H|4S|2D, Vn.8H|4S|2D, Vm.8B%5"  , "0|Q|0|01110|sz:2|1|Rm|0001|00|Rn|Rd"              , "A64 ARMv8+"],

    ["SBCw"             , "Wd, Wn, Wm"                         , "0|1|0|11010000|Rm|:6|Rn|Rd"                       , "A64 ARMv8+"],
    ["SBCd"             , "Xd, Xn, Xm"                         , "1|1|0|11010000|Rm|:6|Rn|Rd"                       , "A64 ARMv8+"],

    ["sbcSw"            , "Wd, Wn, Wm"                         , "0|1|1|11010000|Rm|:6|Rn|Rd"                       , "A64 ARMv8+"],
    ["sbcSd"            , "Xd, Xn, Xm"                         , "1|1|1|11010000|Rm|:6|Rn|Rd"                       , "A64 ARMv8+"],

    ["SBFIZw"           , "Wd, Wn, #lsb, #width"               , "0|00|100110|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["SBFIZd"           , "Xd, Xn, #lsb, #width"               , "1|00|100110|1|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["SBFMw"            , "Wd, Wn, #immr, #imms"               , "0|00|100110|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["SBFMd"            , "Xd, Xn, #immr, #imms"               , "1|00|100110|1|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["SBFXw"            , "Wd, Wn, #lsb, #width"               , "0|00|100110|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["SBFXd"            , "Xd, Xn, #lsb, #width"               , "1|00|100110|1|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["SCVTFfs"          , "Sd%, Sn%, #fbits"                   , "01|0|111110|immh!=0000|immb|11100|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SCVTFs"           , "Sd%, Sn%"                           , "01|0|111100|sz|10000|11101|10|Rn|Rd"              , "A64 ARMv8+"],
    ["SCVTFfv.2S%|2D"   , "Vd.T, Vn.T, #fbits"                 , "0|Q|0|011110|immh!=0000|immb|11100|1|Rn|Rd"       , "A64 ARMv8+"],
    ["SCVTFv.2S%|2D"    , "Vd.T, Vn.T"                         , "0|Q|0|011100|sz|10000|11101|10|Rn|Rd"             , "A64 ARMv8+"],
    ["SCVTFwf2sp"       , "Sd, Wn, #fbits"                     , "0|0|0|11110|00|0|00|010|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["SCVTFwf2dp"       , "Dd, Wn, #fbits"                     , "0|0|0|11110|01|0|00|010|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["SCVTFdf2sp"       , "Sd, Xn, #fbits"                     , "1|0|0|11110|00|0|00|010|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["SCVTFdf2dp"       , "Dd, Xn, #fbits"                     , "1|0|0|11110|01|0|00|010|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["SCVTFwi2sp"       , "Sd, Wn"                             , "0|0|0|11110|00|1|00|010|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["SCVTFwi2dp"       , "Dd, Wn"                             , "0|0|0|11110|01|1|00|010|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["SCVTFdi2sp"       , "Sd, Xn"                             , "1|0|0|11110|00|1|00|010|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["SCVTFdi2dp"       , "Dd, Xn"                             , "1|0|0|11110|01|1|00|010|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["SDIVw"            , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|000011|Rn|Rd"                   , "A64 ARMv8+"],
    ["SDIVd"            , "Xd, Xn, Xm"                         , "1|0|0|11010110|Rm|000011|Rn|Rd"                   , "A64 ARMv8+"],

    ["SEV"              , ""                                   , "1101010100|0|00|011|0010|:4|100|11111"            , "A64 ARMv8+"],

    ["SEVL"             , ""                                   , "1101010100|0|00|011|0010|:4|101|11111"            , "A64 ARMv8+"],

    ["SHA1C"            , "Qd, Sn, Vm.4S"                      , "01011110|00|0|Rm|0|:3|00|Rn|Rd"                   , "A64 ARMv8+"],

    ["SHA1H"            , "Sd, Sn"                             , "01011110|00|10100|:5|10|Rn|Rd"                    , "A64 ARMv8+"],

    ["SHA1M"            , "Qd, Sn, Vm.4S"                      , "01011110|00|0|Rm|0|010|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["SHA1P"            , "Qd, Sn, Vm.4S"                      , "01011110|00|0|Rm|0|001|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["SHA1SU0.4S"       , "Vd.T, Vn.T, Vm.T"                   , "01011110|00|0|Rm|0|011|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["SHA1SU1.4S"       , "Vd.T, Vn.T"                         , "01011110|00|10100|00001|10|Rn|Rd"                 , "A64 ARMv8+"],

    ["SHA256H"          , "Qd, Qn, Vm.4S"                      , "01011110|00|0|Rm|0|100|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["SHA256H2"         , "Qd, Qn, Vm.4S"                      , "01011110|00|0|Rm|0|101|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["SHA256SU0.4S"     , "Vd.T, Vn.T"                         , "01011110|00|10100|00010|10|Rn|Rd"                 , "A64 ARMv8+"],

    ["SHA256SU1.4S"     , "Vd.T, Vn.T, Vm.T"                   , "01011110|00|0|Rm|0|110|00|Rn|Rd"                  , "A64 ARMv8+"],

    ["SHADD.8B%5"       , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|:5|1|Rn|Rd"                 , "A64 ARMv8+"],

    ["SHLs"             , "Dd, Dn, #shift"                     , "01|0|111110|immh!=0000|immb|01010|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SHLv.8B%5|2D"     , "Vd.T, Vn.T, #shift"                 , "0|Q|0|011110|immh!=0000|immb|01010|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SHLL'2v"          , "Vd.8H|4S|2D, Vn.8B%5, #8%2"         , "0|Q|1|01110|sz:2|10000|10011|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SHRN'2v"          , "Vd.8B%5, Vn.8H|4S|2D, #shift"       , "0|Q|0|011110|immh!=0000|immb|10000|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SHSUB.8B%5"       , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|00100|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SLIs"             , "Dd, Dn, #shift"                     , "01|1|111110|immh!=0000|immb|01010|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SLIv.8B%5|2D"     , "Vd.T, Vn.T, #shift"                 , "0|Q|1|011110|immh!=0000|immb|01010|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SMADDLd"          , "Xd, Wn, Wm, Xa"                     , "1|00|11011|001|Rm|0|Ra|Rn|Rd"                     , "A64 ARMv8+"],

    ["SMAX.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|01100|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SMAXP.8B%5"       , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|10100|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SMAXV"            , "Bd%2, Vn.8B%3|4S"                   , "0|Q|0|01110|sz:2|11000|01010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SMC"              , "#imm16"                             , "11010100|:3|imm16|:3|11"                          , "A64 ARMv8+"],

    ["SMIN.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|01101|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SMINP.8B%5"       , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|10101|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SMINV"            , "Bd%2, Vn.8B%3|4S"                   , "0|Q|0|01110|sz:2|11000|11010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SMLAL'2v"         , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|0|01110|sz:2|1|Rm|1000|00|Rn|Rd"              , "A64 ARMv8+"],
    ["SMLAL'2e"         , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|0|01111|'sz:2|L|M|Rm:4|0010|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["SMLSL'2v"         , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|0|01110|sz:2|1|Rm|1010|00|Rn|Rd"              , "A64 ARMv8+"],
    ["SMLSL'2e"         , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|0|01111|'sz:2|L|M|Rm:4|0110|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["SMNEGLd"          , "Xd, Wn, Wm"                         , "1|00|11011|001|Rm|1|11111|Rn|Rd"                  , "A64 ARMv8+"],

    ["SMOVw"            , "Wd, Vn.B%[idx]"                     , "0|0|0|01110000|imm5|0|0101|1|Rn|Rd"               , "A64 ARMv8+"],
    ["SMOVd"            , "Xd, Vn.B%2[idx]"                    , "0|1|0|01110000|imm5|0|0101|1|Rn|Rd"               , "A64 ARMv8+"],

    ["SMSUBLd"          , "Xd, Wn, Wm, Xa"                     , "1|00|11011|001|Rm|1|Ra|Rn|Rd"                     , "A64 ARMv8+"],

    ["SMULHd"           , "Xd, Xn, Xm"                         , "1|00|11011|010|Rm|0|11111|Rn|Rd"                  , "A64 ARMv8+"],

    ["SMULLd"           , "Xd, Wn, Wm"                         , "1|00|11011|001|Rm|0|11111|Rn|Rd"                  , "A64 ARMv8+"],

    ["SMULL'2v"         , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|0|01110|sz:2|1|Rm|1100|00|Rn|Rd"              , "A64 ARMv8+"],
    ["SMULL'2e"         , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|0|01111|'sz:2|L|M|Rm:4|1010|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["SQABSs"           , "Bd%3, Bn%3"                         , "01|0|11110|sz:2|10000|00111|10|Rn|Rd"             , "A64 ARMv8+"],
    ["SQABSv.8B%5|2D"   , "Vd.T, Vn.T"                         , "0|Q|0|01110|sz:2|10000|00111|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SQADDs"           , "Bd%3, Bn%3, Bm%3"                   , "01|0|11110|sz:2|1|Rm|00001|1|Rn|Rd"               , "A64 ARMv8+"],
    ["SQADDv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|00001|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SQDMLALs"         , "Sd%, Hn%, Hm%"                      , "01|0|11110|'sz:2|1|Rm|1001|00|Rn|Rd"              , "A64 ARMv8+"],
    ["SQDMLALes"        , "Sd%, Hn%, Vm.H%[idx]"               , "01|0|11111|'sz:2|L|M|Rm:4|0011|H|0|Rn|Rd"         , "A64 ARMv8+"],

    ["SQDMLAL'2v"       , "Vd.4S|2D, Vn.4H%3, Vm.4H%3"         , "0|Q|0|01110|'sz:2|1|Rm|1001|00|Rn|Rd"             , "A64 ARMv8+"],
    ["SQDMLAL'2e"       , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|0|01111|'sz:2|L|M|Rm:4|0011|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["SQDMLSLs"         , "Sd%, Hn%, Hm%"                      , "01|0|11110|'sz:2|1|Rm|1011|00|Rn|Rd"              , "A64 ARMv8+"],
    ["SQDMLSLes"        , "Sd%, Hn%, Vm.H%[idx]"               , "01|0|11111|'sz:2|L|M|Rm:4|0111|H|0|Rn|Rd"         , "A64 ARMv8+"],

    ["SQDMLSL'2v"       , "Vd.4S|2D, Vn.4H%3, Vm.4H%3"         , "0|Q|0|01110|'sz:2|1|Rm|1011|00|Rn|Rd"             , "A64 ARMv8+"],
    ["SQDMLSL'2e"       , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|0|01111|'sz:2|L|M|Rm:4|0111|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["SQDMULHs"         , "Hd%, Hn%, Hm%"                      , "01|0|11110|'sz:2|1|Rm|10110|1|Rn|Rd"              , "A64 ARMv8+"],
    ["SQDMULHes"        , "Hd%, Hn%, Vm.H%[idx]"               , "01|0|11111|'sz:2|L|M|Rm:4|1100|H|0|Rn|Rd"         , "A64 ARMv8+"],
    ["SQDMULHv.4H%3"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|'sz:2|1|Rm|10110|1|Rn|Rd"             , "A64 ARMv8+"],
    ["SQDMULHe"         , "Vd.4H%3, Vn.4H%3, Vm.H%[idx]"       , "0|Q|0|01111|'sz:2|L|M|Rm:4|1100|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["SQDMULLs"         , "Sd%, Hn%, Hm%"                      , "01|0|11110|'sz:2|1|Rm|1101|00|Rn|Rd"              , "A64 ARMv8+"],
    ["SQDMULLes"        , "Sd%, Hn%, Vm.H%[idx]"               , "01|0|11111|'sz:2|L|M|Rm:4|1011|H|0|Rn|Rd"         , "A64 ARMv8+"],

    ["SQDMULL'2v"       , "Vd.4S|2D, Vn.4H%3, Vm.4H%3"         , "0|Q|0|01110|'sz:2|1|Rm|1101|00|Rn|Rd"             , "A64 ARMv8+"],
    ["SQDMULL'2e"       , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|0|01111|'sz:2|L|M|Rm:4|1011|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["SQNEGs"           , "Bd%3, Bn%3"                         , "01|1|11110|sz:2|10000|00111|10|Rn|Rd"             , "A64 ARMv8+"],
    ["SQNEGv.8B%5|2D"   , "Vd.T, Vn.T"                         , "0|Q|1|01110|sz:2|10000|00111|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SQRDMULHs"        , "Hd%, Hn%, Hm%"                      , "01|1|11110|'sz:2|1|Rm|10110|1|Rn|Rd"              , "A64 ARMv8+"],
    ["SQRDMULHes"       , "Hd%, Hn%, Vm.H%[idx]"               , "01|0|11111|'sz:2|L|M|Rm:4|1101|H|0|Rn|Rd"         , "A64 ARMv8+"],
    ["SQRDMULHv.4H%3"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|'sz:2|1|Rm|10110|1|Rn|Rd"             , "A64 ARMv8+"],
    ["SQRDMULHe"        , "Vd.4H%3, Vn.4H%3, Vm.H%[idx]"       , "0|Q|0|01111|'sz:2|L|M|Rm:4|1101|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["SQRSHLs"          , "Bd%3, Bn%3, Bm%3"                   , "01|0|11110|sz:2|1|Rm|01011|1|Rn|Rd"               , "A64 ARMv8+"],
    ["SQRSHLv.8B%5|2D"  , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|01011|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SQRSHRNs"         , "Bd%2, Hn%2, #shift"                 , "01|0|111110|immh!=0000|immb|10011|1|Rn|Rd"        , "A64 ARMv8+"],

    ["SQRSHRN'2v"       , "Vd.8B%5, Vn.8H|4S|2D, #shift"       , "0|Q|0|011110|immh!=0000|immb|10011|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SQRSHRUNs"        , "Bd%2, Hn%2, #shift"                 , "01|1|111110|immh!=0000|immb|10001|1|Rn|Rd"        , "A64 ARMv8+"],

    ["SQRSHRUN'2v"      , "Vd.8B%5, Vn.8H|4S|2D, #shift"       , "0|Q|1|011110|immh!=0000|immb|10001|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SQSHLis"          , "Bd%3, Bn%3, #shift"                 , "01|0|111110|immh!=0000|immb|01110|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SQSHLrs"          , "Bd%3, Bn%3, Bm%3"                   , "01|0|11110|sz:2|1|Rm|01001|1|Rn|Rd"               , "A64 ARMv8+"],
    ["SQSHLiv.8B%5|2D"  , "Vd.T, Vn.T, #shift"                 , "0|Q|0|011110|immh!=0000|immb|01110|1|Rn|Rd"       , "A64 ARMv8+"],
    ["SQSHLrv.8B%5|2D"  , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|01001|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SQSHLUs"          , "Bd%3, Bn%3, #shift"                 , "01|1|111110|immh!=0000|immb|01100|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SQSHLUv.8B%5|2D"  , "Vd.T, Vn.T, #shift"                 , "0|Q|1|011110|immh!=0000|immb|01100|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SQSHRNs"          , "Bd%2, Hn%2, #shift"                 , "01|0|111110|immh!=0000|immb|10010|1|Rn|Rd"        , "A64 ARMv8+"],

    ["SQSHRN'2v"        , "Vd.8B%5, Vn.8H|4S|2D, #shift"       , "0|Q|0|011110|immh!=0000|immb|10010|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SQSHRUNs"         , "Bd%2, Hn%2, #shift"                 , "01|1|111110|immh!=0000|immb|10000|1|Rn|Rd"        , "A64 ARMv8+"],

    ["SQSHRUN'2v"       , "Vd.8B%5, Vn.8H|4S|2D, #shift"       , "0|Q|1|011110|immh!=0000|immb|10000|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SQSUBs"           , "Bd%3, Bn%3, Bm%3"                   , "01|0|11110|sz:2|1|Rm|00101|1|Rn|Rd"               , "A64 ARMv8+"],
    ["SQSUBv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|00101|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SQXTNs"           , "Bd%2, Hn%2"                         , "01|0|11110|sz:2|10000|10100|10|Rn|Rd"             , "A64 ARMv8+"],

    ["SQXTN'2v"         , "Vd.8B%5, Vn.8H|4S|2D"               , "0|Q|0|01110|sz:2|10000|10100|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SQXTUNs"          , "Bd%2, Hn%2"                         , "01|1|11110|sz:2|10000|10010|10|Rn|Rd"             , "A64 ARMv8+"],

    ["SQXTUN'2v"        , "Vd.8B%5, Vn.8H|4S|2D"               , "0|Q|1|01110|sz:2|10000|10010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SRHADD.8B%5"      , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|00010|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SRIs"             , "Dd, Dn, #shift"                     , "01|1|111110|immh!=0000|immb|01000|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SRIv.8B%5|2D"     , "Vd.T, Vn.T, #shift"                 , "0|Q|1|011110|immh!=0000|immb|01000|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SRSHLs"           , "Dd, Dn, Dm"                         , "01|0|11110|'sz:2|1|Rm|01010|1|Rn|Rd"              , "A64 ARMv8+"],
    ["SRSHLv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|01010|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SRSHRs"           , "Dd, Dn, #shift"                     , "01|0|111110|immh!=0000|immb|00100|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SRSHRv.8B%5|2D"   , "Vd.T, Vn.T, #shift"                 , "0|Q|0|011110|immh!=0000|immb|00100|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SRSRAs"           , "Dd, Dn, #shift"                     , "01|0|111110|immh!=0000|immb|00110|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SRSRAv.8B%5|2D"   , "Vd.T, Vn.T, #shift"                 , "0|Q|0|011110|immh!=0000|immb|00110|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SSHLs"            , "Dd, Dn, Dm"                         , "01|0|11110|'sz:2|1|Rm|01000|1|Rn|Rd"              , "A64 ARMv8+"],
    ["SSHLv.8B%5|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|0|01110|sz:2|1|Rm|01000|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SSHLL'2v"         , "Vd.8H|4S|2D, Vn.8B%5, #shift"       , "0|Q|0|011110|immh!=0000|immb|10100|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SSHRs"            , "Dd, Dn, #shift"                     , "01|0|111110|immh!=0000|immb|:5|1|Rn|Rd"           , "A64 ARMv8+"],
    ["SSHRv.8B%5|2D"    , "Vd.T, Vn.T, #shift"                 , "0|Q|0|011110|immh!=0000|immb|:5|1|Rn|Rd"          , "A64 ARMv8+"],

    ["SSRAs"            , "Dd, Dn, #shift"                     , "01|0|111110|immh!=0000|immb|00010|1|Rn|Rd"        , "A64 ARMv8+"],
    ["SSRAv.8B%5|2D"    , "Vd.T, Vn.T, #shift"                 , "0|Q|0|011110|immh!=0000|immb|00010|1|Rn|Rd"       , "A64 ARMv8+"],

    ["SSUBL'2"          , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|0|01110|sz:2|1|Rm|0010|00|Rn|Rd"              , "A64 ARMv8+"],

    ["SSUBW'2"          , "Vd.8H|4S|2D, Vn.8H|4S|2D, Vm.8B%5"  , "0|Q|0|01110|sz:2|1|Rm|0011|00|Rn|Rd"              , "A64 ARMv8+"],

    ["ST1g4"            , "{Vt.8B%7}%3, [$Xn]"                 , "0|Q|0011000|0|:6|0010|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["ST1g3"            , "{Vt.8B%7}%2, [$Xn]"                 , "0|Q|0011000|0|:6|0110|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["ST1g1"            , "{Vt.8B%7}%0, [$Xn]"                 , "0|Q|0011000|0|:6|0111|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["ST1g2"            , "{Vt.8B%7}%1, [$Xn]"                 , "0|Q|0011000|0|:6|1010|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["ST1g4rp"          , "{Vt.8B%7}%3, [$Xn], Xm"             , "0|Q|0011001|0|0|Rm!=11111|0010|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["ST1g3rp"          , "{Vt.8B%7}%2, [$Xn], Xm"             , "0|Q|0011001|0|0|Rm!=11111|0110|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["ST1g1rp"          , "{Vt.8B%7}%0, [$Xn], Xm"             , "0|Q|0011001|0|0|Rm!=11111|0111|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["ST1g2rp"          , "{Vt.8B%7}%1, [$Xn], Xm"             , "0|Q|0011001|0|0|Rm!=11111|1010|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["ST1g4p"           , "{Vt.8B%7}%3, [$Xn], #32%"           , "0|Q|0011001|0|0|11111|0010|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["ST1g3p"           , "{Vt.8B%7}%2, [$Xn], #24%"           , "0|Q|0011001|0|0|11111|0110|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["ST1g1p"           , "{Vt.8B%7}%0, [$Xn], #8%"            , "0|Q|0011001|0|0|11111|0111|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["ST1g2p"           , "{Vt.8B%7}%1, [$Xn], #16%"           , "0|Q|0011001|0|0|11111|1010|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["ST1b"             , "{Vt.B}%0[idx], [$Xn]"               , "0|Q|0011010|0|0|:5|:3|S|sz:2|Rn|Rt"               , "A64 ARMv8+"],
    ["ST1h"             , "{Vt.H}%0[idx], [$Xn]"               , "0|Q|0011010|0|0|:5|010|S|x0|Rn|Rt"                , "A64 ARMv8+"],
    ["ST1w"             , "{Vt.S}%0[idx], [$Xn]"               , "0|Q|0011010|0|0|:5|100|S|00|Rn|Rt"                , "A64 ARMv8+"],
    ["ST1d"             , "{Vt.D}%0[idx], [$Xn]"               , "0|Q|0011010|0|0|:5|100|0|01|Rn|Rt"                , "A64 ARMv8+"],
    ["ST1brp"           , "{Vt.B}%0[idx], [$Xn], Xm"           , "0|Q|0011011|0|0|Rm!=11111|:3|S|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["ST1hrp"           , "{Vt.H}%0[idx], [$Xn], Xm"           , "0|Q|0011011|0|0|Rm!=11111|010|S|x0|Rn|Rt"         , "A64 ARMv8+"],
    ["ST1wrp"           , "{Vt.S}%0[idx], [$Xn], Xm"           , "0|Q|0011011|0|0|Rm!=11111|100|S|00|Rn|Rt"         , "A64 ARMv8+"],
    ["ST1drp"           , "{Vt.D}%0[idx], [$Xn], Xm"           , "0|Q|0011011|0|0|Rm!=11111|100|0|01|Rn|Rt"         , "A64 ARMv8+"],
    ["ST1bp"            , "{Vt.B}%0[idx], [$Xn], #1"           , "0|Q|0011011|0|0|11111|:3|S|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["ST1hp"            , "{Vt.H}%0[idx], [$Xn], #2"           , "0|Q|0011011|0|0|11111|010|S|x0|Rn|Rt"             , "A64 ARMv8+"],
    ["ST1wp"            , "{Vt.S}%0[idx], [$Xn], #4"           , "0|Q|0011011|0|0|11111|100|S|00|Rn|Rt"             , "A64 ARMv8+"],
    ["ST1dp"            , "{Vt.D}%0[idx], [$Xn], #8"           , "0|Q|0011011|0|0|11111|100|0|01|Rn|Rt"             , "A64 ARMv8+"],

    ["ST2"              , "{Vt.8B%5|2D}%1, [$Xn]"              , "0|Q|0011000|0|:6|1000|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["ST2rp"            , "{Vt.8B%5|2D}%1, [$Xn], Xm"          , "0|Q|0011001|0|0|Rm!=11111|1000|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["ST2p"             , "{Vt.8B%5|2D}%1, [$Xn], #16%"        , "0|Q|0011001|0|0|11111|1000|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["ST2b"             , "{Vt.B}%1[idx], [$Xn]"               , "0|Q|0011010|0|1|:5|:3|S|sz:2|Rn|Rt"               , "A64 ARMv8+"],
    ["ST2h"             , "{Vt.H}%1[idx], [$Xn]"               , "0|Q|0011010|0|1|:5|010|S|x0|Rn|Rt"                , "A64 ARMv8+"],
    ["ST2w"             , "{Vt.S}%1[idx], [$Xn]"               , "0|Q|0011010|0|1|:5|100|S|00|Rn|Rt"                , "A64 ARMv8+"],
    ["ST2d"             , "{Vt.D}%1[idx], [$Xn]"               , "0|Q|0011010|0|1|:5|100|0|01|Rn|Rt"                , "A64 ARMv8+"],
    ["ST2brp"           , "{Vt.B}%1[idx], [$Xn], Xm"           , "0|Q|0011011|0|1|Rm!=11111|:3|S|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["ST2hrp"           , "{Vt.H}%1[idx], [$Xn], Xm"           , "0|Q|0011011|0|1|Rm!=11111|010|S|x0|Rn|Rt"         , "A64 ARMv8+"],
    ["ST2wrp"           , "{Vt.S}%1[idx], [$Xn], Xm"           , "0|Q|0011011|0|1|Rm!=11111|100|S|00|Rn|Rt"         , "A64 ARMv8+"],
    ["ST2drp"           , "{Vt.D}%1[idx], [$Xn], Xm"           , "0|Q|0011011|0|1|Rm!=11111|100|0|01|Rn|Rt"         , "A64 ARMv8+"],
    ["ST2bp"            , "{Vt.B}%1[idx], [$Xn], #2"           , "0|Q|0011011|0|1|11111|:3|S|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["ST2hp"            , "{Vt.H}%1[idx], [$Xn], #4"           , "0|Q|0011011|0|1|11111|010|S|x0|Rn|Rt"             , "A64 ARMv8+"],
    ["ST2wp"            , "{Vt.S}%1[idx], [$Xn], #8"           , "0|Q|0011011|0|1|11111|100|S|00|Rn|Rt"             , "A64 ARMv8+"],
    ["ST2dp"            , "{Vt.D}%1[idx], [$Xn], #16"          , "0|Q|0011011|0|1|11111|100|0|01|Rn|Rt"             , "A64 ARMv8+"],

    ["ST3"              , "{Vt.8B%5|2D}%2, [$Xn]"              , "0|Q|0011000|0|:6|0100|sz:2|Rn|Rt"                 , "A64 ARMv8+"],
    ["ST3rp"            , "{Vt.8B%5|2D}%2, [$Xn], Xm"          , "0|Q|0011001|0|0|Rm!=11111|0100|sz:2|Rn|Rt"        , "A64 ARMv8+"],
    ["ST3p"             , "{Vt.8B%5|2D}%2, [$Xn], #24%"        , "0|Q|0011001|0|0|11111|0100|sz:2|Rn|Rt"            , "A64 ARMv8+"],
    ["ST3b"             , "{Vt.B}%2[idx], [$Xn]"               , "0|Q|0011010|0|0|:5|001|S|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["ST3h"             , "{Vt.H}%2[idx], [$Xn]"               , "0|Q|0011010|0|0|:5|011|S|x0|Rn|Rt"                , "A64 ARMv8+"],
    ["ST3w"             , "{Vt.S}%2[idx], [$Xn]"               , "0|Q|0011010|0|0|:5|101|S|00|Rn|Rt"                , "A64 ARMv8+"],
    ["ST3d"             , "{Vt.D}%2[idx], [$Xn]"               , "0|Q|0011010|0|0|:5|101|0|01|Rn|Rt"                , "A64 ARMv8+"],
    ["ST3brp"           , "{Vt.B}%2[idx], [$Xn], Xm"           , "0|Q|0011011|0|0|Rm!=11111|001|S|sz:2|Rn|Rt"       , "A64 ARMv8+"],
    ["ST3hrp"           , "{Vt.H}%2[idx], [$Xn], Xm"           , "0|Q|0011011|0|0|Rm!=11111|011|S|x0|Rn|Rt"         , "A64 ARMv8+"],
    ["ST3wrp"           , "{Vt.S}%2[idx], [$Xn], Xm"           , "0|Q|0011011|0|0|Rm!=11111|101|S|00|Rn|Rt"         , "A64 ARMv8+"],
    ["ST3drp"           , "{Vt.D}%2[idx], [$Xn], Xm"           , "0|Q|0011011|0|0|Rm!=11111|101|0|01|Rn|Rt"         , "A64 ARMv8+"],
    ["ST3bp"            , "{Vt.B}%2[idx], [$Xn], #3"           , "0|Q|0011011|0|0|11111|001|S|sz:2|Rn|Rt"           , "A64 ARMv8+"],
    ["ST3hp"            , "{Vt.H}%2[idx], [$Xn], #6"           , "0|Q|0011011|0|0|11111|011|S|x0|Rn|Rt"             , "A64 ARMv8+"],
    ["ST3wp"            , "{Vt.S}%2[idx], [$Xn], #12"          , "0|Q|0011011|0|0|11111|101|S|00|Rn|Rt"             , "A64 ARMv8+"],
    ["ST3dp"            , "{Vt.D}%2[idx], [$Xn], #24"          , "0|Q|0011011|0|0|11111|101|0|01|Rn|Rt"             , "A64 ARMv8+"],

    ["ST4"              , "{Vt.8B%5|2D}%3, [$Xn]"              , "0|Q|0011000|0|:6|:4|sz:2|Rn|Rt"                   , "A64 ARMv8+"],
    ["ST4rp"            , "{Vt.8B%5|2D}%3, [$Xn], Xm"          , "0|Q|0011001|0|0|Rm!=11111|:4|sz:2|Rn|Rt"          , "A64 ARMv8+"],
    ["ST4p"             , "{Vt.8B%5|2D}%3, [$Xn], #32%"        , "0|Q|0011001|0|0|11111|:4|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["ST4b"             , "{Vt.B}%3[idx], [$Xn]"               , "0|Q|0011010|0|1|:5|001|S|sz:2|Rn|Rt"              , "A64 ARMv8+"],
    ["ST4h"             , "{Vt.H}%3[idx], [$Xn]"               , "0|Q|0011010|0|1|:5|011|S|x0|Rn|Rt"                , "A64 ARMv8+"],
    ["ST4w"             , "{Vt.S}%3[idx], [$Xn]"               , "0|Q|0011010|0|1|:5|101|S|00|Rn|Rt"                , "A64 ARMv8+"],
    ["ST4d"             , "{Vt.D}%3[idx], [$Xn]"               , "0|Q|0011010|0|1|:5|101|0|01|Rn|Rt"                , "A64 ARMv8+"],
    ["ST4brp"           , "{Vt.B}%3[idx], [$Xn], Xm"           , "0|Q|0011011|0|1|Rm!=11111|001|S|sz:2|Rn|Rt"       , "A64 ARMv8+"],
    ["ST4hrp"           , "{Vt.H}%3[idx], [$Xn], Xm"           , "0|Q|0011011|0|1|Rm!=11111|011|S|x0|Rn|Rt"         , "A64 ARMv8+"],
    ["ST4wrp"           , "{Vt.S}%3[idx], [$Xn], Xm"           , "0|Q|0011011|0|1|Rm!=11111|101|S|00|Rn|Rt"         , "A64 ARMv8+"],
    ["ST4drp"           , "{Vt.D}%3[idx], [$Xn], Xm"           , "0|Q|0011011|0|1|Rm!=11111|101|0|01|Rn|Rt"         , "A64 ARMv8+"],
    ["ST4bp"            , "{Vt.B}%3[idx], [$Xn], #4"           , "0|Q|0011011|0|1|11111|001|S|sz:2|Rn|Rt"           , "A64 ARMv8+"],
    ["ST4hp"            , "{Vt.H}%3[idx], [$Xn], #8"           , "0|Q|0011011|0|1|11111|011|S|x0|Rn|Rt"             , "A64 ARMv8+"],
    ["ST4wp"            , "{Vt.S}%3[idx], [$Xn], #16"          , "0|Q|0011011|0|1|11111|101|S|00|Rn|Rt"             , "A64 ARMv8+"],
    ["ST4dp"            , "{Vt.D}%3[idx], [$Xn], #32"          , "0|Q|0011011|0|1|11111|101|0|01|Rn|Rt"             , "A64 ARMv8+"],

    ["STLRwu"           , "Wt, [$Xn{,#0}]"                     , "10|001000|1|0|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],
    ["STLRdu"           , "Xt, [$Xn{,#0}]"                     , "11|001000|1|0|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["STLRBu"           , "Wt, [$Xn{,#0}]"                     , "00|001000|1|0|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["STLRHu"           , "Wt, [$Xn{,#0}]"                     , "01|001000|1|0|0|11111|1|11111|Rn|Rt"              , "A64 ARMv8+"],

    ["STLXPwu"          , "Ws, Wt1, Wt2, [$Xn{,#0}]"           , "1|0|001000|0|0|1|Rs|1|Rt2|Rn|Rt"                  , "A64 ARMv8+"],
    ["STLXPdu"          , "Ws, Xt1, Xt2, [$Xn{,#0}]"           , "1|1|001000|0|0|1|Rs|1|Rt2|Rn|Rt"                  , "A64 ARMv8+"],

    ["STLXRwu"          , "Ws, Wt, [$Xn{,#0}]"                 , "10|001000|0|0|0|Rs|1|11111|Rn|Rt"                 , "A64 ARMv8+"],
    ["STLXRdu"          , "Ws, Xt, [$Xn{,#0}]"                 , "11|001000|0|0|0|Rs|1|11111|Rn|Rt"                 , "A64 ARMv8+"],

    ["STLXRBu"          , "Ws, Wt, [$Xn{,#0}]"                 , "00|001000|0|0|0|Rs|1|11111|Rn|Rt"                 , "A64 ARMv8+"],

    ["STLXRHu"          , "Ws, Wt, [$Xn{,#0}]"                 , "01|001000|0|0|0|Rs|1|11111|Rn|Rt"                 , "A64 ARMv8+"],

    ["STNPwn"           , "Wt1, Wt2, [$Xn{, #imm7*4}]"         , "00|101|0|:3|0|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],
    ["STNPwnfp"         , "St1, St2, [$Xn{, #imm7*4}]"         , "00|101|1|:3|0|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],
    ["STNPdnfp"         , "Dt1, Dt2, [$Xn{, #imm7*8}]"         , "01|101|1|:3|0|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],
    ["STNPdn"           , "Xt1, Xt2, [$Xn{, #imm7*8}]"         , "10|101|0|:3|0|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],
    ["STNPqnfp"         , "Qt1, Qt2, [$Xn{, #imm7*16}]"        , "10|101|1|:3|0|imm7|Rt2|Rn|Rt"                     , "A64 ARMv8+"],

    ["STPwn"            , "Wt1, Wt2, [$Xn{, #imm7*4}]"         , "00|101|0|010|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPwnfp"          , "St1, St2, [$Xn{, #imm7*4}]"         , "00|101|1|010|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPdnfp"          , "Dt1, Dt2, [$Xn{, #imm7*8}]"         , "01|101|1|010|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPdn"            , "Xt1, Xt2, [$Xn{, #imm7*8}]"         , "10|101|0|010|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPqnfp"          , "Qt1, Qt2, [$Xn{, #imm7*16}]"        , "10|101|1|010|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPwp"            , "Wt1, Wt2, [$Xn], #imm7*4"           , "00|101|0|001|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPwpfp"          , "St1, St2, [$Xn], #imm7*4"           , "00|101|1|001|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPdpfp"          , "Dt1, Dt2, [$Xn], #imm7*8"           , "01|101|1|001|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPdp"            , "Xt1, Xt2, [$Xn], #imm7*8"           , "10|101|0|001|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPqpfp"          , "Qt1, Qt2, [$Xn], #imm7*16"          , "10|101|1|001|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPwk"            , "Wt1, Wt2, [$Xn, #imm7*4]!"          , "00|101|0|011|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPwkfp"          , "St1, St2, [$Xn, #imm7*4]!"          , "00|101|1|011|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPdkfp"          , "Dt1, Dt2, [$Xn, #imm7*8]!"          , "01|101|1|011|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPdk"            , "Xt1, Xt2, [$Xn, #imm7*8]!"          , "10|101|0|011|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],
    ["STPqkfp"          , "Qt1, Qt2, [$Xn, #imm7*16]!"         , "10|101|1|011|0|imm7|Rt2|Rn|Rt"                    , "A64 ARMv8+"],

    ["STRbpfp"          , "Bt, [$Xn], #simm9"                  , "00|111|1|00|00|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRqpfp"          , "Qt, [$Xn], #simm9"                  , "00|111|1|00|10|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRhpfp"          , "Ht, [$Xn], #simm9"                  , "01|111|1|00|00|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRwp"            , "Wt, [$Xn], #simm9"                  , "10|111|0|00|00|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRwpfp"          , "St, [$Xn], #simm9"                  , "10|111|1|00|00|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRdp"            , "Xt, [$Xn], #simm9"                  , "11|111|0|00|00|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRdpfp"          , "Dt, [$Xn], #simm9"                  , "11|111|1|00|00|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRbkfp"          , "Bt, [$Xn, #simm9]!"                 , "00|111|1|00|00|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRqkfp"          , "Qt, [$Xn, #simm9]!"                 , "00|111|1|00|10|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRhkfp"          , "Ht, [$Xn, #simm9]!"                 , "01|111|1|00|00|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRwk"            , "Wt, [$Xn, #simm9]!"                 , "10|111|0|00|00|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRwkfp"          , "St, [$Xn, #simm9]!"                 , "10|111|1|00|00|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRdk"            , "Xt, [$Xn, #simm9]!"                 , "11|111|0|00|00|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRdkfp"          , "Dt, [$Xn, #simm9]!"                 , "11|111|1|00|00|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRbxfp"          , "Bt, [$Xn, Wm%, extend {amount}]"    , "00|111|1|00|00|1|Rm|extend!=011|S|10|Rn|Rt"       , "A64 ARMv8+"],
    ["STRbrfp"          , "Bt, [$Xn, Xm{, LSL amount}]"        , "00|111|1|00|00|1|Rm|011|S|10|Rn|Rt"               , "A64 ARMv8+"],
    ["STRqxfp"          , "Qt, [$Xn, Wm%{, extend {#0|4}}]"    , "00|111|1|00|10|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["STRhxfp"          , "Ht, [$Xn, Wm%{, extend {#0|1}}]"    , "01|111|1|00|00|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["STRwx"            , "Wt, [$Xn, Wm%{, extend {#0|2}}]"    , "10|111|0|00|00|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["STRwxfp"          , "St, [$Xn, Wm%{, extend {#0|2}}]"    , "10|111|1|00|00|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["STRdx"            , "Xt, [$Xn, Wm%{, extend {#0|3}}]"    , "11|111|0|00|00|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["STRdxfp"          , "Dt, [$Xn, Wm%{, extend {#0|3}}]"    , "11|111|1|00|00|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["STRbufp"          , "Bt, [$Xn{, #pimm12}]"               , "00|111|1|01|00|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["STRqufp"          , "Qt, [$Xn{, #pimm12*16}]"            , "00|111|1|01|10|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["STRhufp"          , "Ht, [$Xn{, #pimm12*2}]"             , "01|111|1|01|00|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["STRwu"            , "Wt, [$Xn{, #pimm12*4}]"             , "10|111|0|01|00|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["STRwufp"          , "St, [$Xn{, #pimm12*4}]"             , "10|111|1|01|00|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["STRdu"            , "Xt, [$Xn{, #pimm12*8}]"             , "11|111|0|01|00|imm12|Rn|Rt"                       , "A64 ARMv8+"],
    ["STRdufp"          , "Dt, [$Xn{, #pimm12*8}]"             , "11|111|1|01|00|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["STRBp"            , "Wt, [$Xn], #simm9"                  , "00|111|0|00|00|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRBk"            , "Wt, [$Xn, #simm9]!"                 , "00|111|0|00|00|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRBx"            , "Wt, [$Xn, Wm%, extend {amount}]"    , "00|111|0|00|00|1|Rm|extend!=011|S|10|Rn|Rt"       , "A64 ARMv8+"],
    ["STRBr"            , "Wt, [$Xn, Xm{, LSL amount}]"        , "00|111|0|00|00|1|Rm|011|S|10|Rn|Rt"               , "A64 ARMv8+"],
    ["STRBu"            , "Wt, [$Xn{, #pimm12}]"               , "00|111|0|01|00|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["STRHp"            , "Wt, [$Xn], #simm9"                  , "01|111|0|00|00|0|imm9|01|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRHk"            , "Wt, [$Xn, #simm9]!"                 , "01|111|0|00|00|0|imm9|11|Rn|Rt"                   , "A64 ARMv8+"],
    ["STRHwr"           , "Wt, [$Xn, Wm%{, extend {#0|1}}]"    , "01|111|0|00|00|1|Rm|extend|S|10|Rn|Rt"            , "A64 ARMv8+"],
    ["STRHu"            , "Wt, [$Xn{, #pimm12*2}]"             , "01|111|0|01|00|imm12|Rn|Rt"                       , "A64 ARMv8+"],

    ["STTRwn"           , "Wt, [$Xn{, #simm9}]"                , "10|111|0|00|00|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],
    ["STTRdn"           , "Xt, [$Xn{, #simm9}]"                , "11|111|0|00|00|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["STTRBn"           , "Wt, [$Xn{, #simm9}]"                , "00|111|0|00|00|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["STTRHn"           , "Wt, [$Xn{, #simm9}]"                , "01|111|0|00|00|0|imm9|10|Rn|Rt"                   , "A64 ARMv8+"],

    ["STURbnfp"         , "Bt, [$Xn{, #simm9}]"                , "00|111|1|00|00|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["STURqnfp"         , "Qt, [$Xn{, #simm9}]"                , "00|111|1|00|10|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["STURhnfp"         , "Ht, [$Xn{, #simm9}]"                , "01|111|1|00|00|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["STURwn"           , "Wt, [$Xn{, #simm9}]"                , "10|111|0|00|00|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["STURwnfp"         , "St, [$Xn{, #simm9}]"                , "10|111|1|00|00|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["STURdn"           , "Xt, [$Xn{, #simm9}]"                , "11|111|0|00|00|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],
    ["STURdnfp"         , "Dt, [$Xn{, #simm9}]"                , "11|111|1|00|00|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["STURBn"           , "Wt, [$Xn{, #simm9}]"                , "00|111|0|00|00|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["STURHn"           , "Wt, [$Xn{, #simm9}]"                , "01|111|0|00|00|0|imm9|00|Rn|Rt"                   , "A64 ARMv8+"],

    ["STXPwu"           , "Ws, Wt1, Wt2, [$Xn{,#0}]"           , "1|0|001000|0|0|1|Rs|0|Rt2|Rn|Rt"                  , "A64 ARMv8+"],
    ["STXPdu"           , "Ws, Xt1, Xt2, [$Xn{,#0}]"           , "1|1|001000|0|0|1|Rs|0|Rt2|Rn|Rt"                  , "A64 ARMv8+"],

    ["STXRwu"           , "Ws, Wt, [$Xn{,#0}]"                 , "10|001000|0|0|0|Rs|0|11111|Rn|Rt"                 , "A64 ARMv8+"],
    ["STXRdu"           , "Ws, Xt, [$Xn{,#0}]"                 , "11|001000|0|0|0|Rs|0|11111|Rn|Rt"                 , "A64 ARMv8+"],

    ["STXRBu"           , "Ws, Wt, [$Xn{,#0}]"                 , "00|001000|0|0|0|Rs|0|11111|Rn|Rt"                 , "A64 ARMv8+"],

    ["STXRHu"           , "Ws, Wt, [$Xn{,#0}]"                 , "01|001000|0|0|0|Rs|0|11111|Rn|Rt"                 , "A64 ARMv8+"],

    ["SUBwi"            , "$Wd, $Wn, #imm12{, LSL #0|12}"      , "0|1|0|10001|shift|imm12|Rn|Rd"                    , "A64 ARMv8+"],
    ["SUBdi"            , "$Xd, $Xn, #imm12{, LSL #0|12}"      , "1|1|0|10001|shift|imm12|Rn|Rd"                    , "A64 ARMv8+"],
    ["SUBwx"            , "$Wd, $Wn, Wm{, extend {#amount}}"   , "0|1|0|01011|00|1|Rm|extend|imm3|Rn|Rd"            , "A64 ARMv8+"],
    ["SUBdx"            , "$Xd, $Xn, Rm{, extend {#amount}}"   , "1|1|0|01011|00|1|Rm|extend|imm3|Rn|Rd"            , "A64 ARMv8+"],
    ["SUBwr"            , "Wd, Wn, Wm{, shift #amount}"        , "0|1|0|01011|shift|0|Rm|imm6|Rn|Rd"                , "A64 ARMv8+"],
    ["SUBdr"            , "Xd, Xn, Xm{, shift #amount}"        , "1|1|0|01011|shift|0|Rm|imm6|Rn|Rd"                , "A64 ARMv8+"],
    ["SUBs"             , "Dd, Dn, Dm"                         , "01|1|11110|'sz:2|1|Rm|10000|1|Rn|Rd"              , "A64 ARMv8+"],
    ["SUBv.8B%5|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|10000|1|Rn|Rd"              , "A64 ARMv8+"],

    ["SUBHN'2"          , "Vd.8B%5, Vn.8H|4S|2D, Vm.8H|4S|2D"  , "0|Q|0|01110|sz:2|1|Rm|0110|00|Rn|Rd"              , "A64 ARMv8+"],

    ["subSwi"           , "Wd, $Wn, #imm12{, LSL #0|12}"       , "0|1|1|10001|shift|imm12|Rn|Rd"                    , "A64 ARMv8+"],
    ["subSdi"           , "Xd, $Xn, #imm12{, LSL #0|12}"       , "1|1|1|10001|shift|imm12|Rn|Rd"                    , "A64 ARMv8+"],
    ["subSwx"           , "Wd, $Wn, Wm{, extend {#amount}}"    , "0|1|1|01011|00|1|Rm|extend|imm3|Rn|Rd"            , "A64 ARMv8+"],
    ["subSdx"           , "Xd, $Xn, Rm{, extend {#amount}}"    , "1|1|1|01011|00|1|Rm|extend|imm3|Rn|Rd"            , "A64 ARMv8+"],
    ["subSwr"           , "Wd, Wn, Wm{, shift #amount}"        , "0|1|1|01011|shift|0|Rm|imm6|Rn|Rd"                , "A64 ARMv8+"],
    ["subSdr"           , "Xd, Xn, Xm{, shift #amount}"        , "1|1|1|01011|shift|0|Rm|imm6|Rn|Rd"                , "A64 ARMv8+"],

    ["SUQADDs"          , "Bd%3, Bn%3"                         , "01|0|11110|sz:2|10000|00011|10|Rn|Rd"             , "A64 ARMv8+"],
    ["SUQADDv.8B%5|2D"  , "Vd.T, Vn.T"                         , "0|Q|0|01110|sz:2|10000|00011|10|Rn|Rd"            , "A64 ARMv8+"],

    ["SVC"              , "#imm16"                             , "11010100|:3|imm16|:3|01"                          , "A64 ARMv8+"],

    ["SXTBw"            , "Wd, Wn"                             , "0|00|100110|0|:6|000111|Rn|Rd"                    , "A64 ARMv8+"],
    ["SXTBd"            , "Xd, Wn"                             , "1|00|100110|1|:6|000111|Rn|Rd"                    , "A64 ARMv8+"],

    ["SXTHw"            , "Wd, Wn"                             , "0|00|100110|0|:6|001111|Rn|Rd"                    , "A64 ARMv8+"],
    ["SXTHd"            , "Xd, Wn"                             , "1|00|100110|1|:6|001111|Rn|Rd"                    , "A64 ARMv8+"],

    ["SXTL'2v"          , "Vd.8H|4S|2D, Vn.8B%5"               , "0|Q|0|011110|immh!=0000|:3|10100|1|Rn|Rd"         , "A64 ARMv8+"],

    ["SXTWd"            , "Xd, Wn"                             , "1|00|100110|1|:6|011111|Rn|Rd"                    , "A64 ARMv8+"],

    ["SYS"              , "#op1, Cn, Cm, #op2{, Xt}"           , "1101010100|0|01|op1|CRn|CRm|op2|Rt"               , "A64 ARMv8+"],

    ["SYSL"             , "Xt, #op1, Cn, Cm, #op2"             , "1101010100|1|01|op1|CRn|CRm|op2|Rt"               , "A64 ARMv8+"],

    ["TBLr.8B%"         , "Vd.T, {Vn.16B}%0, Vm.T"             , "0|Q|001110|00|0|Rm|0|00|0|00|Rn|Rd"               , "A64 ARMv8+"],
    ["TBLg2.8B%"        , "Vd.T, {Vn.16B}%1, Vm.T"             , "0|Q|001110|00|0|Rm|0|01|0|00|Rn|Rd"               , "A64 ARMv8+"],
    ["TBLg3.8B%"        , "Vd.T, {Vn.16B}%2, Vm.T"             , "0|Q|001110|00|0|Rm|0|10|0|00|Rn|Rd"               , "A64 ARMv8+"],
    ["TBLg4.8B%"        , "Vd.T, {Vn.16B}%3, Vm.T"             , "0|Q|001110|00|0|Rm|0|11|0|00|Rn|Rd"               , "A64 ARMv8+"],

    ["TBNZ"             , "Rt, #imm6, label14*4"               , "b5|011011|1|b40|imm14|Rt"                         , "A64 ARMv8+"],

    ["TBXr.8B%"         , "Vd.T, {Vn.16B}%0, Vm.T"             , "0|Q|001110|00|0|Rm|0|00|1|00|Rn|Rd"               , "A64 ARMv8+"],
    ["TBXg2.8B%"        , "Vd.T, {Vn.16B}%1, Vm.T"             , "0|Q|001110|00|0|Rm|0|01|1|00|Rn|Rd"               , "A64 ARMv8+"],
    ["TBXg3.8B%"        , "Vd.T, {Vn.16B}%2, Vm.T"             , "0|Q|001110|00|0|Rm|0|10|1|00|Rn|Rd"               , "A64 ARMv8+"],
    ["TBXg4.8B%"        , "Vd.T, {Vn.16B}%3, Vm.T"             , "0|Q|001110|00|0|Rm|0|11|1|00|Rn|Rd"               , "A64 ARMv8+"],

    ["TBZ"              , "Rt, #imm6, label14*4"               , "b5|011011|0|b40|imm14|Rt"                         , "A64 ARMv8+"],

    ["TLBI"             , "tlbi_op{, Xt}"                      , "1101010100|0|01|op1|1000|CRm|op2|Rt"              , "A64 ARMv8+"],

    ["TRN1.8B%5|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|001110|sz:2|0|Rm|0|010|10|Rn|Rd"              , "A64 ARMv8+"],

    ["TRN2.8B%5|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|001110|sz:2|0|Rm|0|110|10|Rn|Rd"              , "A64 ARMv8+"],

    ["TSTwi"            , "Wn, #imm12"                         , "0|11|100100|0|immr|imms|Rn|11111"                 , "A64 ARMv8+"],
    ["TSTdi"            , "Xn, #imm13"                         , "1|11|100100|N|immr|imms|Rn|11111"                 , "A64 ARMv8+"],
    ["tsTwr"            , "Wn, Wm{, shift #amount}"            , "0|11|01010|shift|0|Rm|imm6|Rn|11111"              , "A64 ARMv8+"],
    ["tsTdr"            , "Xn, Xm{, shift #amount}"            , "1|11|01010|shift|0|Rm|imm6|Rn|11111"              , "A64 ARMv8+"],

    ["UABA.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|01111|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UABAL'2"          , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|1|01110|sz:2|1|Rm|0101|00|Rn|Rd"              , "A64 ARMv8+"],

    ["UABD.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|01110|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UABDL'2"          , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|1|01110|sz:2|1|Rm|0111|00|Rn|Rd"              , "A64 ARMv8+"],

    ["UADALPv"          , "Vd.4H%5, Vn.8B%5"                   , "0|Q|1|01110|sz:2|10000|00110|10|Rn|Rd"            , "A64 ARMv8+"],

    ["UADDL'2"          , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|1|01110|sz:2|1|Rm|:4|00|Rn|Rd"                , "A64 ARMv8+"],

    ["UADDLPv"          , "Vd.4H%5, Vn.8B%5"                   , "0|Q|1|01110|sz:2|10000|00010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["UADDLV"           , "Hd%2, Vn.8B%3|4S"                   , "0|Q|1|01110|sz:2|11000|00011|10|Rn|Rd"            , "A64 ARMv8+"],

    ["UADDW'2"          , "Vd.8H|4S|2D, Vn.8H|4S|2D, Vm.8B%5"  , "0|Q|1|01110|sz:2|1|Rm|0001|00|Rn|Rd"              , "A64 ARMv8+"],

    ["UBFIZw"           , "Wd, Wn, #lsb, #width"               , "0|10|100110|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["UBFIZd"           , "Xd, Xn, #lsb, #width"               , "1|10|100110|1|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["UBFMw"            , "Wd, Wn, #immr, #imms"               , "0|10|100110|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["UBFMd"            , "Xd, Xn, #immr, #imms"               , "1|10|100110|1|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["UBFXw"            , "Wd, Wn, #lsb, #width"               , "0|10|100110|0|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],
    ["UBFXd"            , "Xd, Xn, #lsb, #width"               , "1|10|100110|1|immr|imms|Rn|Rd"                    , "A64 ARMv8+"],

    ["UCVTFfs"          , "Sd%, Sn%, #fbits"                   , "01|1|111110|immh!=0000|immb|11100|1|Rn|Rd"        , "A64 ARMv8+"],
    ["UCVTFs"           , "Sd%, Sn%"                           , "01|1|111100|sz|10000|11101|10|Rn|Rd"              , "A64 ARMv8+"],
    ["UCVTFfv.2S%|2D"   , "Vd.T, Vn.T, #fbits"                 , "0|Q|1|011110|immh!=0000|immb|11100|1|Rn|Rd"       , "A64 ARMv8+"],
    ["UCVTFv.2S%|2D"    , "Vd.T, Vn.T"                         , "0|Q|1|011100|sz|10000|11101|10|Rn|Rd"             , "A64 ARMv8+"],
    ["UCVTFwf2sp"       , "Sd, Wn, #fbits"                     , "0|0|0|11110|00|0|00|011|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["UCVTFwf2dp"       , "Dd, Wn, #fbits"                     , "0|0|0|11110|01|0|00|011|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["UCVTFdf2sp"       , "Sd, Xn, #fbits"                     , "1|0|0|11110|00|0|00|011|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["UCVTFdf2dp"       , "Dd, Xn, #fbits"                     , "1|0|0|11110|01|0|00|011|scale|Rn|Rd"              , "A64 ARMv8+"],
    ["UCVTFwi2sp"       , "Sd, Wn"                             , "0|0|0|11110|00|1|00|011|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["UCVTFwi2dp"       , "Dd, Wn"                             , "0|0|0|11110|01|1|00|011|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["UCVTFdi2sp"       , "Sd, Xn"                             , "1|0|0|11110|00|1|00|011|:6|Rn|Rd"                 , "A64 ARMv8+"],
    ["UCVTFdi2dp"       , "Dd, Xn"                             , "1|0|0|11110|01|1|00|011|:6|Rn|Rd"                 , "A64 ARMv8+"],

    ["UDIVw"            , "Wd, Wn, Wm"                         , "0|0|0|11010110|Rm|000010|Rn|Rd"                   , "A64 ARMv8+"],
    ["UDIVd"            , "Xd, Xn, Xm"                         , "1|0|0|11010110|Rm|000010|Rn|Rd"                   , "A64 ARMv8+"],

    ["UHADD.8B%5"       , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|:5|1|Rn|Rd"                 , "A64 ARMv8+"],

    ["UHSUB.8B%5"       , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|00100|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UMADDLd"          , "Xd, Wn, Wm, Xa"                     , "1|00|11011|101|Rm|0|Ra|Rn|Rd"                     , "A64 ARMv8+"],

    ["UMAX.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|01100|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UMAXP.8B%5"       , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|10100|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UMAXV"            , "Bd%2, Vn.8B%3|4S"                   , "0|Q|1|01110|sz:2|11000|01010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["UMIN.8B%5"        , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|01101|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UMINP.8B%5"       , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|10101|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UMINV"            , "Bd%2, Vn.8B%3|4S"                   , "0|Q|1|01110|sz:2|11000|11010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["UMLAL'2v"         , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|1|01110|sz:2|1|Rm|1000|00|Rn|Rd"              , "A64 ARMv8+"],
    ["UMLAL'2e"         , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|1|01111|'sz:2|L|M|Rm:4|0010|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["UMLSL'2v"         , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|1|01110|sz:2|1|Rm|1010|00|Rn|Rd"              , "A64 ARMv8+"],
    ["UMLSL'2e"         , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|1|01111|'sz:2|L|M|Rm:4|0110|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["UMNEGLd"          , "Xd, Wn, Wm"                         , "1|00|11011|101|Rm|1|11111|Rn|Rd"                  , "A64 ARMv8+"],

    ["UMOVw"            , "Wd, Vn.B%2[idx]"                    , "0|0|0|01110000|imm5|0|0111|1|Rn|Rd"               , "A64 ARMv8+"],
    ["UMOVd"            , "Xd, Vn.D[idx]"                      , "0|1|0|01110000|imm5=x1000|0|0111|1|Rn|Rd"         , "A64 ARMv8+"],

    ["UMSUBLd"          , "Xd, Wn, Wm, Xa"                     , "1|00|11011|101|Rm|1|Ra|Rn|Rd"                     , "A64 ARMv8+"],

    ["UMULHd"           , "Xd, Xn, Xm"                         , "1|00|11011|110|Rm|0|11111|Rn|Rd"                  , "A64 ARMv8+"],

    ["UMULLd"           , "Xd, Wn, Wm"                         , "1|00|11011|101|Rm|0|11111|Rn|Rd"                  , "A64 ARMv8+"],

    ["UMULL'2v"         , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|1|01110|sz:2|1|Rm|1100|00|Rn|Rd"              , "A64 ARMv8+"],
    ["UMULL'2e"         , "Vd.4S|2D, Vn.4H%3, Vm.H%[idx]"      , "0|Q|1|01111|'sz:2|L|M|Rm:4|1010|H|0|Rn|Rd"        , "A64 ARMv8+"],

    ["UQADDs"           , "Bd%3, Bn%3, Bm%3"                   , "01|1|11110|sz:2|1|Rm|00001|1|Rn|Rd"               , "A64 ARMv8+"],
    ["UQADDv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|00001|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UQRSHLs"          , "Bd%3, Bn%3, Bm%3"                   , "01|1|11110|sz:2|1|Rm|01011|1|Rn|Rd"               , "A64 ARMv8+"],
    ["UQRSHLv.8B%5|2D"  , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|01011|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UQRSHRNs"         , "Bd%2, Hn%2, #shift"                 , "01|1|111110|immh!=0000|immb|10011|1|Rn|Rd"        , "A64 ARMv8+"],

    ["UQRSHRN'2v"       , "Vd.8B%5, Vn.8H|4S|2D, #shift"       , "0|Q|1|011110|immh!=0000|immb|10011|1|Rn|Rd"       , "A64 ARMv8+"],

    ["UQSHLis"          , "Bd%3, Bn%3, #shift"                 , "01|1|111110|immh!=0000|immb|01110|1|Rn|Rd"        , "A64 ARMv8+"],
    ["UQSHLrs"          , "Bd%3, Bn%3, Bm%3"                   , "01|1|11110|sz:2|1|Rm|01001|1|Rn|Rd"               , "A64 ARMv8+"],
    ["UQSHLiv.8B%5|2D"  , "Vd.T, Vn.T, #shift"                 , "0|Q|1|011110|immh!=0000|immb|01110|1|Rn|Rd"       , "A64 ARMv8+"],
    ["UQSHLrv.8B%5|2D"  , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|01001|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UQSHRNs"          , "Bd%2, Hn%2, #shift"                 , "01|1|111110|immh!=0000|immb|10010|1|Rn|Rd"        , "A64 ARMv8+"],

    ["UQSHRN'2v"        , "Vd.8B%5, Vn.8H|4S|2D, #shift"       , "0|Q|1|011110|immh!=0000|immb|10010|1|Rn|Rd"       , "A64 ARMv8+"],

    ["UQSUBs"           , "Bd%3, Bn%3, Bm%3"                   , "01|1|11110|sz:2|1|Rm|00101|1|Rn|Rd"               , "A64 ARMv8+"],
    ["UQSUBv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|00101|1|Rn|Rd"              , "A64 ARMv8+"],

    ["UQXTNs"           , "Bd%2, Hn%2"                         , "01|1|11110|sz:2|10000|10100|10|Rn|Rd"             , "A64 ARMv8+"],

    ["UQXTN'2v"         , "Vd.8B%5, Vn.8H|4S|2D"               , "0|Q|1|01110|sz:2|10000|10100|10|Rn|Rd"            , "A64 ARMv8+"],

    ["URECPEv.2S%"      , "Vd.T, Vn.T"                         , "0|Q|0|011101|sz|10000|11100|10|Rn|Rd"             , "A64 ARMv8+"],

    ["URHADD.8B%5"      , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|00010|1|Rn|Rd"              , "A64 ARMv8+"],

    ["URSHLs"           , "Dd, Dn, Dm"                         , "01|1|11110|'sz:2|1|Rm|01010|1|Rn|Rd"              , "A64 ARMv8+"],
    ["URSHLv.8B%5|2D"   , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|01010|1|Rn|Rd"              , "A64 ARMv8+"],

    ["URSHRs"           , "Dd, Dn, #shift"                     , "01|1|111110|immh!=0000|immb|00100|1|Rn|Rd"        , "A64 ARMv8+"],
    ["URSHRv.8B%5|2D"   , "Vd.T, Vn.T, #shift"                 , "0|Q|1|011110|immh!=0000|immb|00100|1|Rn|Rd"       , "A64 ARMv8+"],

    ["URSQRTEv.2S%"     , "Vd.T, Vn.T"                         , "0|Q|1|011101|sz|10000|11100|10|Rn|Rd"             , "A64 ARMv8+"],

    ["URSRAs"           , "Dd, Dn, #shift"                     , "01|1|111110|immh!=0000|immb|00110|1|Rn|Rd"        , "A64 ARMv8+"],
    ["URSRAv.8B%5|2D"   , "Vd.T, Vn.T, #shift"                 , "0|Q|1|011110|immh!=0000|immb|00110|1|Rn|Rd"       , "A64 ARMv8+"],

    ["USHLs"            , "Dd, Dn, Dm"                         , "01|1|11110|'sz:2|1|Rm|01000|1|Rn|Rd"              , "A64 ARMv8+"],
    ["USHLv.8B%5|2D"    , "Vd.T, Vn.T, Vm.T"                   , "0|Q|1|01110|sz:2|1|Rm|01000|1|Rn|Rd"              , "A64 ARMv8+"],

    ["USHLL'2v"         , "Vd.8H|4S|2D, Vn.8B%5, #shift"       , "0|Q|1|011110|immh!=0000|immb|10100|1|Rn|Rd"       , "A64 ARMv8+"],

    ["USHRs"            , "Dd, Dn, #shift"                     , "01|1|111110|immh!=0000|immb|:5|1|Rn|Rd"           , "A64 ARMv8+"],
    ["USHRv.8B%5|2D"    , "Vd.T, Vn.T, #shift"                 , "0|Q|1|011110|immh!=0000|immb|:5|1|Rn|Rd"          , "A64 ARMv8+"],

    ["USQADDs"          , "Bd%3, Bn%3"                         , "01|1|11110|sz:2|10000|00011|10|Rn|Rd"             , "A64 ARMv8+"],
    ["USQADDv.8B%5|2D"  , "Vd.T, Vn.T"                         , "0|Q|1|01110|sz:2|10000|00011|10|Rn|Rd"            , "A64 ARMv8+"],

    ["USRAs"            , "Dd, Dn, #shift"                     , "01|1|111110|immh!=0000|immb|00010|1|Rn|Rd"        , "A64 ARMv8+"],
    ["USRAv.8B%5|2D"    , "Vd.T, Vn.T, #shift"                 , "0|Q|1|011110|immh!=0000|immb|00010|1|Rn|Rd"       , "A64 ARMv8+"],

    ["USUBL'2"          , "Vd.8H|4S|2D, Vn.8B%5, Vm.8B%5"      , "0|Q|1|01110|sz:2|1|Rm|0010|00|Rn|Rd"              , "A64 ARMv8+"],

    ["USUBW'2"          , "Vd.8H|4S|2D, Vn.8H|4S|2D, Vm.8B%5"  , "0|Q|1|01110|sz:2|1|Rm|0011|00|Rn|Rd"              , "A64 ARMv8+"],

    ["UXTBw"            , "Wd, Wn"                             , "0|10|100110|0|:6|000111|Rn|Rd"                    , "A64 ARMv8+"],

    ["UXTHw"            , "Wd, Wn"                             , "0|10|100110|0|:6|001111|Rn|Rd"                    , "A64 ARMv8+"],

    ["UXTL'2v"          , "Vd.8H|4S|2D, Vn.8B%5"               , "0|Q|1|011110|immh!=0000|:3|10100|1|Rn|Rd"         , "A64 ARMv8+"],

    ["UZP1.8B%5|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|001110|sz:2|0|Rm|0|001|10|Rn|Rd"              , "A64 ARMv8+"],

    ["UZP2.8B%5|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|001110|sz:2|0|Rm|0|101|10|Rn|Rd"              , "A64 ARMv8+"],

    ["WFE"              , ""                                   , "1101010100|0|00|011|0010|:4|010|11111"            , "A64 ARMv8+"],

    ["WFI"              , ""                                   , "1101010100|0|00|011|0010|:4|011|11111"            , "A64 ARMv8+"],

    ["XTN'2v"           , "Vd.8B%5, Vn.8H|4S|2D"               , "0|Q|0|01110|sz:2|10000|10010|10|Rn|Rd"            , "A64 ARMv8+"],

    ["YIELD"            , ""                                   , "1101010100|0|00|011|0010|:4|001|11111"            , "A64 ARMv8+"],

    ["ZIP1.8B%5|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|001110|sz:2|0|Rm|0|011|10|Rn|Rd"              , "A64 ARMv8+"],

    ["ZIP2.8B%5|2D"     , "Vd.T, Vn.T, Vm.T"                   , "0|Q|001110|sz:2|0|Rm|0|111|10|Rn|Rd"              , "A64 ARMv8+"]

  ]
}
