

================================================================
== Vitis HLS Report for 'PointwiseConv2d_4_4_12_s'
================================================================
* Date:           Tue Jul 23 22:32:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      642|      642|  6.420 us|  6.420 us|  642|  642|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_PointwiseConv2d_4_4_12_Pipeline_ic_fu_288               |PointwiseConv2d_4_4_12_Pipeline_ic               |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        |grp_PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_25_2_fu_344  |PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_25_2  |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- py_px   |      640|      640|        40|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|    2994|    3348|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     523|    -|
|Register         |        -|     -|     399|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|    3393|    3895|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |grp_PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_25_2_fu_344  |PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_25_2  |        0|   0|    39|   198|    0|
    |grp_PointwiseConv2d_4_4_12_Pipeline_ic_fu_288               |PointwiseConv2d_4_4_12_Pipeline_ic               |        0|  20|  2955|  3150|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                 |        0|  20|  2994|  3348|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_376_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln9_fu_370_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          11|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  43|          8|    1|          8|
    |ap_done               |   9|          2|    1|          2|
    |depth2_o77_read       |   9|          2|    1|          2|
    |indvar_flatten_fu_68  |   9|          2|    5|         10|
    |point2_o78_write      |   9|          2|    1|          2|
    |weights_0_address0    |  14|          3|    2|          6|
    |weights_0_ce0         |  14|          3|    1|          3|
    |weights_0_ce1         |   9|          2|    1|          2|
    |weights_10_address0   |  14|          3|    2|          6|
    |weights_10_ce0        |  14|          3|    1|          3|
    |weights_10_ce1        |   9|          2|    1|          2|
    |weights_11_address0   |  14|          3|    2|          6|
    |weights_11_ce0        |  14|          3|    1|          3|
    |weights_11_ce1        |   9|          2|    1|          2|
    |weights_1_address0    |  14|          3|    2|          6|
    |weights_1_ce0         |  14|          3|    1|          3|
    |weights_1_ce1         |   9|          2|    1|          2|
    |weights_2_address0    |  14|          3|    2|          6|
    |weights_2_ce0         |  14|          3|    1|          3|
    |weights_2_ce1         |   9|          2|    1|          2|
    |weights_3_address0    |  14|          3|    2|          6|
    |weights_3_ce0         |  14|          3|    1|          3|
    |weights_3_ce1         |   9|          2|    1|          2|
    |weights_4_address0    |  14|          3|    2|          6|
    |weights_4_ce0         |  14|          3|    1|          3|
    |weights_4_ce1         |   9|          2|    1|          2|
    |weights_5_address0    |  14|          3|    2|          6|
    |weights_5_ce0         |  14|          3|    1|          3|
    |weights_5_ce1         |   9|          2|    1|          2|
    |weights_6_address0    |  14|          3|    2|          6|
    |weights_6_ce0         |  14|          3|    1|          3|
    |weights_6_ce1         |   9|          2|    1|          2|
    |weights_7_address0    |  14|          3|    2|          6|
    |weights_7_ce0         |  14|          3|    1|          3|
    |weights_7_ce1         |   9|          2|    1|          2|
    |weights_8_address0    |  14|          3|    2|          6|
    |weights_8_ce0         |  14|          3|    1|          3|
    |weights_8_ce1         |   9|          2|    1|          2|
    |weights_9_address0    |  14|          3|    2|          6|
    |weights_9_ce0         |  14|          3|    1|          3|
    |weights_9_ce1         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 523|        112|   57|        156|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   7|   0|    7|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |grp_PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_25_2_fu_344_ap_start_reg  |   1|   0|    1|          0|
    |grp_PointwiseConv2d_4_4_12_Pipeline_ic_fu_288_ap_start_reg               |   1|   0|    1|          0|
    |indvar_flatten_fu_68                                                     |   5|   0|    5|          0|
    |weights_0_load_reg_574                                                   |  32|   0|   32|          0|
    |weights_10_load_reg_624                                                  |  32|   0|   32|          0|
    |weights_11_load_reg_629                                                  |  32|   0|   32|          0|
    |weights_1_load_reg_579                                                   |  32|   0|   32|          0|
    |weights_2_load_reg_584                                                   |  32|   0|   32|          0|
    |weights_3_load_reg_589                                                   |  32|   0|   32|          0|
    |weights_4_load_reg_594                                                   |  32|   0|   32|          0|
    |weights_5_load_reg_599                                                   |  32|   0|   32|          0|
    |weights_6_load_reg_604                                                   |  32|   0|   32|          0|
    |weights_7_load_reg_609                                                   |  32|   0|   32|          0|
    |weights_8_load_reg_614                                                   |  32|   0|   32|          0|
    |weights_9_load_reg_619                                                   |  32|   0|   32|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 399|   0|  399|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|depth2_o77_dout            |   in|   32|     ap_fifo|                 depth2_o77|       pointer|
|depth2_o77_num_data_valid  |   in|    2|     ap_fifo|                 depth2_o77|       pointer|
|depth2_o77_fifo_cap        |   in|    2|     ap_fifo|                 depth2_o77|       pointer|
|depth2_o77_empty_n         |   in|    1|     ap_fifo|                 depth2_o77|       pointer|
|depth2_o77_read            |  out|    1|     ap_fifo|                 depth2_o77|       pointer|
|weights_0_address0         |  out|    2|   ap_memory|                  weights_0|         array|
|weights_0_ce0              |  out|    1|   ap_memory|                  weights_0|         array|
|weights_0_q0               |   in|   32|   ap_memory|                  weights_0|         array|
|weights_0_address1         |  out|    2|   ap_memory|                  weights_0|         array|
|weights_0_ce1              |  out|    1|   ap_memory|                  weights_0|         array|
|weights_0_q1               |   in|   32|   ap_memory|                  weights_0|         array|
|weights_1_address0         |  out|    2|   ap_memory|                  weights_1|         array|
|weights_1_ce0              |  out|    1|   ap_memory|                  weights_1|         array|
|weights_1_q0               |   in|   32|   ap_memory|                  weights_1|         array|
|weights_1_address1         |  out|    2|   ap_memory|                  weights_1|         array|
|weights_1_ce1              |  out|    1|   ap_memory|                  weights_1|         array|
|weights_1_q1               |   in|   32|   ap_memory|                  weights_1|         array|
|weights_2_address0         |  out|    2|   ap_memory|                  weights_2|         array|
|weights_2_ce0              |  out|    1|   ap_memory|                  weights_2|         array|
|weights_2_q0               |   in|   32|   ap_memory|                  weights_2|         array|
|weights_2_address1         |  out|    2|   ap_memory|                  weights_2|         array|
|weights_2_ce1              |  out|    1|   ap_memory|                  weights_2|         array|
|weights_2_q1               |   in|   32|   ap_memory|                  weights_2|         array|
|weights_3_address0         |  out|    2|   ap_memory|                  weights_3|         array|
|weights_3_ce0              |  out|    1|   ap_memory|                  weights_3|         array|
|weights_3_q0               |   in|   32|   ap_memory|                  weights_3|         array|
|weights_3_address1         |  out|    2|   ap_memory|                  weights_3|         array|
|weights_3_ce1              |  out|    1|   ap_memory|                  weights_3|         array|
|weights_3_q1               |   in|   32|   ap_memory|                  weights_3|         array|
|weights_4_address0         |  out|    2|   ap_memory|                  weights_4|         array|
|weights_4_ce0              |  out|    1|   ap_memory|                  weights_4|         array|
|weights_4_q0               |   in|   32|   ap_memory|                  weights_4|         array|
|weights_4_address1         |  out|    2|   ap_memory|                  weights_4|         array|
|weights_4_ce1              |  out|    1|   ap_memory|                  weights_4|         array|
|weights_4_q1               |   in|   32|   ap_memory|                  weights_4|         array|
|weights_5_address0         |  out|    2|   ap_memory|                  weights_5|         array|
|weights_5_ce0              |  out|    1|   ap_memory|                  weights_5|         array|
|weights_5_q0               |   in|   32|   ap_memory|                  weights_5|         array|
|weights_5_address1         |  out|    2|   ap_memory|                  weights_5|         array|
|weights_5_ce1              |  out|    1|   ap_memory|                  weights_5|         array|
|weights_5_q1               |   in|   32|   ap_memory|                  weights_5|         array|
|weights_6_address0         |  out|    2|   ap_memory|                  weights_6|         array|
|weights_6_ce0              |  out|    1|   ap_memory|                  weights_6|         array|
|weights_6_q0               |   in|   32|   ap_memory|                  weights_6|         array|
|weights_6_address1         |  out|    2|   ap_memory|                  weights_6|         array|
|weights_6_ce1              |  out|    1|   ap_memory|                  weights_6|         array|
|weights_6_q1               |   in|   32|   ap_memory|                  weights_6|         array|
|weights_7_address0         |  out|    2|   ap_memory|                  weights_7|         array|
|weights_7_ce0              |  out|    1|   ap_memory|                  weights_7|         array|
|weights_7_q0               |   in|   32|   ap_memory|                  weights_7|         array|
|weights_7_address1         |  out|    2|   ap_memory|                  weights_7|         array|
|weights_7_ce1              |  out|    1|   ap_memory|                  weights_7|         array|
|weights_7_q1               |   in|   32|   ap_memory|                  weights_7|         array|
|weights_8_address0         |  out|    2|   ap_memory|                  weights_8|         array|
|weights_8_ce0              |  out|    1|   ap_memory|                  weights_8|         array|
|weights_8_q0               |   in|   32|   ap_memory|                  weights_8|         array|
|weights_8_address1         |  out|    2|   ap_memory|                  weights_8|         array|
|weights_8_ce1              |  out|    1|   ap_memory|                  weights_8|         array|
|weights_8_q1               |   in|   32|   ap_memory|                  weights_8|         array|
|weights_9_address0         |  out|    2|   ap_memory|                  weights_9|         array|
|weights_9_ce0              |  out|    1|   ap_memory|                  weights_9|         array|
|weights_9_q0               |   in|   32|   ap_memory|                  weights_9|         array|
|weights_9_address1         |  out|    2|   ap_memory|                  weights_9|         array|
|weights_9_ce1              |  out|    1|   ap_memory|                  weights_9|         array|
|weights_9_q1               |   in|   32|   ap_memory|                  weights_9|         array|
|weights_10_address0        |  out|    2|   ap_memory|                 weights_10|         array|
|weights_10_ce0             |  out|    1|   ap_memory|                 weights_10|         array|
|weights_10_q0              |   in|   32|   ap_memory|                 weights_10|         array|
|weights_10_address1        |  out|    2|   ap_memory|                 weights_10|         array|
|weights_10_ce1             |  out|    1|   ap_memory|                 weights_10|         array|
|weights_10_q1              |   in|   32|   ap_memory|                 weights_10|         array|
|weights_11_address0        |  out|    2|   ap_memory|                 weights_11|         array|
|weights_11_ce0             |  out|    1|   ap_memory|                 weights_11|         array|
|weights_11_q0              |   in|   32|   ap_memory|                 weights_11|         array|
|weights_11_address1        |  out|    2|   ap_memory|                 weights_11|         array|
|weights_11_ce1             |  out|    1|   ap_memory|                 weights_11|         array|
|weights_11_q1              |   in|   32|   ap_memory|                 weights_11|         array|
|weights_12_address0        |  out|    2|   ap_memory|                 weights_12|         array|
|weights_12_ce0             |  out|    1|   ap_memory|                 weights_12|         array|
|weights_12_q0              |   in|   32|   ap_memory|                 weights_12|         array|
|weights_12_address1        |  out|    2|   ap_memory|                 weights_12|         array|
|weights_12_ce1             |  out|    1|   ap_memory|                 weights_12|         array|
|weights_12_q1              |   in|   32|   ap_memory|                 weights_12|         array|
|point2_o78_din             |  out|   32|     ap_fifo|                 point2_o78|       pointer|
|point2_o78_num_data_valid  |   in|    2|     ap_fifo|                 point2_o78|       pointer|
|point2_o78_fifo_cap        |   in|    2|     ap_fifo|                 point2_o78|       pointer|
|point2_o78_full_n          |   in|    1|     ap_fifo|                 point2_o78|       pointer|
|point2_o78_write           |  out|    1|     ap_fifo|                 point2_o78|       pointer|
+---------------------------+-----+-----+------------+---------------------------+--------------+

