

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Tue Dec  3 18:23:15 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6422|     6422| 64.220 us | 64.220 us |  6422|  6422|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SF_LOOP_1        |       88|       88|        44|          -|          -|     2|    no    |
        | + SF_LOOP_3       |       42|       42|         7|          -|          -|     6|    no    |
        |- ATTN_2D_LOOP_2   |       52|       52|        26|          -|          -|     2|    no    |
        | + ATTN_2D_LOOP_3  |       24|       24|         2|          -|          -|    12|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 27 20 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 20 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 30 
32 --> 31 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%quantized_hidden_sta = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 38 'alloca' 'quantized_hidden_sta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%quantized_hidden_sta_1 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 39 'alloca' 'quantized_hidden_sta_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%quantized_hidden_sta_2 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 40 'alloca' 'quantized_hidden_sta_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%quantized_hidden_sta_3 = alloca [6 x i8], align 1" [attention.cpp:93]   --->   Operation 41 'alloca' 'quantized_hidden_sta_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%q_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:104]   --->   Operation 42 'alloca' 'q_proj_re_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%k_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:105]   --->   Operation 43 'alloca' 'k_proj_re_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v_proj_re_0_V = alloca [24 x i40], align 8" [attention.cpp:106]   --->   Operation 44 'alloca' 'v_proj_re_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%q_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:134]   --->   Operation 45 'alloca' 'q_proj_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%k_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:135]   --->   Operation 46 'alloca' 'k_proj_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v_proj_0_V = alloca [24 x i40], align 8" [attention.cpp:136]   --->   Operation 47 'alloca' 'v_proj_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%q_embed_0_V = alloca [24 x i40], align 8" [attention.cpp:143]   --->   Operation 48 'alloca' 'q_embed_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%k_embed_0_V = alloca [24 x i40], align 8" [attention.cpp:144]   --->   Operation 49 'alloca' 'k_embed_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%k_cache_upd_V = alloca [144 x i40], align 8" [attention.cpp:148]   --->   Operation 50 'alloca' 'k_cache_upd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v_cache_upd_V = alloca [144 x i40], align 8" [attention.cpp:149]   --->   Operation 51 'alloca' 'v_cache_upd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%k_proj_transposed_V = alloca [144 x i40], align 8" [attention.cpp:158]   --->   Operation 52 'alloca' 'k_proj_transposed_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%attn_weights_0_V = alloca [12 x i40], align 8" [attention.cpp:162]   --->   Operation 53 'alloca' 'attn_weights_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%attn_output_0 = alloca [24 x i40], align 8"   --->   Operation 54 'alloca' 'attn_output_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V = alloca [24 x i40], align 8" [attention.cpp:206]   --->   Operation 55 'alloca' 'attn_output_2D_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%quantized_final_outp = alloca [6 x i8], align 1" [attention.cpp:222]   --->   Operation 56 'alloca' 'quantized_final_outp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%quantized_final_outp_1 = alloca [6 x i8], align 1" [attention.cpp:222]   --->   Operation 57 'alloca' 'quantized_final_outp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%quantized_final_outp_2 = alloca [6 x i8], align 1" [attention.cpp:222]   --->   Operation 58 'alloca' 'quantized_final_outp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%quantized_final_outp_3 = alloca [6 x i8], align 1" [attention.cpp:222]   --->   Operation 59 'alloca' 'quantized_final_outp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %hidden_states_0_V, [24 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 60 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %q_proj_re_0_V)" [attention.cpp:108]   --->   Operation 61 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 62 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %k_proj_re_0_V)" [attention.cpp:109]   --->   Operation 62 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 63 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %v_proj_re_0_V)" [attention.cpp:110]   --->   Operation 63 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %hidden_states_0_V, [24 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %q_proj_re_0_V)" [attention.cpp:108]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %k_proj_re_0_V)" [attention.cpp:109]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %v_proj_re_0_V)" [attention.cpp:110]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 68 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)" [attention.cpp:96]   --->   Operation 68 'call' 'scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3)" [attention.cpp:96]   --->   Operation 69 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 70 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @q_weights, i22 1256162)" [attention.cpp:112]   --->   Operation 70 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @q_weights, i22 1256162)" [attention.cpp:112]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 72 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @k_weights, i22 1234323)" [attention.cpp:119]   --->   Operation 72 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 73 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %q_proj_re_0_V, [24 x i40]* %q_proj_0_V)" [attention.cpp:138]   --->   Operation 73 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @k_weights, i22 1234323)" [attention.cpp:119]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %q_proj_re_0_V, [24 x i40]* %q_proj_0_V)" [attention.cpp:138]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 76 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @v_weights, i22 716061)" [attention.cpp:126]   --->   Operation 76 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 77 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %k_proj_re_0_V, [24 x i40]* %k_proj_0_V)" [attention.cpp:139]   --->   Operation 77 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [24 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [144 x i8]* @v_weights, i22 716061)" [attention.cpp:126]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %k_proj_re_0_V, [24 x i40]* %k_proj_0_V)" [attention.cpp:139]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 80 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %v_proj_re_0_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:140]   --->   Operation 80 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 81 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([24 x i40]* %q_proj_0_V, [24 x i40]* %k_proj_0_V, [24 x i40]* %q_embed_0_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:145]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([24 x i40]* %v_proj_re_0_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:140]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([24 x i40]* %q_proj_0_V, [24 x i40]* %k_proj_0_V, [24 x i40]* %q_embed_0_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:145]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @cache_update([144 x i40]* %k_cache_upd_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:150]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 85 [2/2] (0.00ns)   --->   "call fastcc void @cache_update.1([144 x i40]* %v_cache_upd_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:153]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 86 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([144 x i40]* %k_cache_upd_V, [24 x i40]* %k_embed_0_V)" [attention.cpp:150]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @cache_update.1([144 x i40]* %v_cache_upd_V, [24 x i40]* %v_proj_0_V)" [attention.cpp:153]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([144 x i40]* %k_cache_upd_V, [144 x i40]* %k_proj_transposed_V)" [attention.cpp:159]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([144 x i40]* %k_cache_upd_V, [144 x i40]* %k_proj_transposed_V)" [attention.cpp:159]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([24 x i40]* %q_embed_0_V, [144 x i40]* %k_proj_transposed_V, [12 x i40]* %attn_weights_0_V)" [attention.cpp:163]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([24 x i40]* %q_embed_0_V, [144 x i40]* %k_proj_transposed_V, [12 x i40]* %attn_weights_0_V)" [attention.cpp:163]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 92 [1/1] (1.76ns)   --->   "br label %0" [attention.cpp:176]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 1.78>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%h_0 = phi i2 [ 0, %arrayctor.loop.preheader ], [ %h, %SF_LOOP_2_end ]"   --->   Operation 93 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.95ns)   --->   "%icmp_ln176 = icmp eq i2 %h_0, -2" [attention.cpp:176]   --->   Operation 94 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (1.56ns)   --->   "%h = add i2 %h_0, 1" [attention.cpp:176]   --->   Operation 96 'add' 'h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin" [attention.cpp:176]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind" [attention.cpp:177]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %h_0, i3 0)" [attention.cpp:179]   --->   Operation 99 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_68 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %h_0, i1 false)" [attention.cpp:179]   --->   Operation 100 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %tmp_68 to i5" [attention.cpp:179]   --->   Operation 101 'zext' 'zext_ln1265' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (1.78ns)   --->   "%sub_ln1265 = sub i5 %tmp_67, %zext_ln1265" [attention.cpp:179]   --->   Operation 102 'sub' 'sub_ln1265' <Predicate = (!icmp_ln176)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)" [attention.cpp:178]   --->   Operation 103 'specregionbegin' 'tmp' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (1.76ns)   --->   "br label %1" [attention.cpp:178]   --->   Operation 104 'br' <Predicate = (!icmp_ln176)> <Delay = 1.76>
ST_19 : Operation 105 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 2, 6>"([12 x i40]* %attn_weights_0_V)" [attention.cpp:189]   --->   Operation 105 'call' <Predicate = (icmp_ln176)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.10>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln178, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]" [attention.cpp:178]   --->   Operation 106 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (1.13ns)   --->   "%icmp_ln178 = icmp eq i3 %d_0_0, -2" [attention.cpp:178]   --->   Operation 107 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 108 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (1.65ns)   --->   "%add_ln178 = add i3 %d_0_0, 1" [attention.cpp:178]   --->   Operation 109 'add' 'add_ln178' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [attention.cpp:178]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i3 %d_0_0 to i5" [attention.cpp:179]   --->   Operation 111 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (1.78ns)   --->   "%add_ln1265 = add i5 %sub_ln1265, %zext_ln1265_2" [attention.cpp:179]   --->   Operation 112 'add' 'add_ln1265' <Predicate = (!icmp_ln178)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i5 %add_ln1265 to i64" [attention.cpp:179]   --->   Operation 113 'sext' 'sext_ln1265' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad = getelementptr [12 x i40]* %attn_weights_0_V, i64 0, i64 %sext_ln1265" [attention.cpp:179]   --->   Operation 114 'getelementptr' 'attn_weights_0_V_ad' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 115 [2/2] (2.32ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 115 'load' 'attn_weights_0_V_lo' <Predicate = (!icmp_ln178)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp)" [attention.cpp:179]   --->   Operation 116 'specregionend' 'empty_107' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "br label %0" [attention.cpp:176]   --->   Operation 117 'br' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 118 [1/2] (2.32ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 118 'load' 'attn_weights_0_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %attn_weights_0_V_lo, i32 39)" [attention.cpp:179]   --->   Operation 119 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.22>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln2 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %attn_weights_0_V_lo, i16 0)" [attention.cpp:179]   --->   Operation 120 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i56 %shl_ln2 to i113" [attention.cpp:179]   --->   Operation 121 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [3/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:179]   --->   Operation 122 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.22>
ST_23 : Operation 123 [2/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:179]   --->   Operation 123 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.22>
ST_24 : Operation 124 [1/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:179]   --->   Operation 124 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_88 = call i39 @_ssdm_op_PartSelect.i39.i113.i32.i32(i113 %mul_ln1148, i32 74, i32 112)" [attention.cpp:179]   --->   Operation 125 'partselect' 'tmp_88' <Predicate = (!tmp_86)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.37>
ST_25 : Operation 126 [1/1] (4.92ns)   --->   "%sub_ln1148 = sub i113 0, %mul_ln1148" [attention.cpp:179]   --->   Operation 126 'sub' 'sub_ln1148' <Predicate = (tmp_86)> <Delay = 4.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_87 = call i39 @_ssdm_op_PartSelect.i39.i113.i32.i32(i113 %sub_ln1148, i32 74, i32 112)" [attention.cpp:179]   --->   Operation 127 'partselect' 'tmp_87' <Predicate = (tmp_86)> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (1.45ns)   --->   "%select_ln1148 = select i1 %tmp_86, i39 %tmp_87, i39 %tmp_88" [attention.cpp:179]   --->   Operation 128 'select' 'select_ln1148' <Predicate = true> <Delay = 1.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.71>
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str20) nounwind" [attention.cpp:179]   --->   Operation 129 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i39 %select_ln1148 to i40" [attention.cpp:179]   --->   Operation 130 'sext' 'sext_ln703' <Predicate = (tmp_86)> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (2.83ns)   --->   "%sub_ln703 = sub i40 0, %sext_ln703" [attention.cpp:179]   --->   Operation 131 'sub' 'sub_ln703' <Predicate = (tmp_86)> <Delay = 2.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i39 %select_ln1148 to i40" [attention.cpp:179]   --->   Operation 132 'sext' 'sext_ln703_6' <Predicate = (!tmp_86)> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (1.56ns)   --->   "%select_ln1148_2 = select i1 %tmp_86, i40 %sub_ln703, i40 %sext_ln703_6" [attention.cpp:179]   --->   Operation 133 'select' 'select_ln1148_2' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 134 [1/1] (2.32ns)   --->   "store i40 %select_ln1148_2, i40* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "br label %1" [attention.cpp:178]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 19> <Delay = 0.00>
ST_27 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 2, 6>"([12 x i40]* %attn_weights_0_V)" [attention.cpp:189]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 20> <Delay = 0.00>
ST_28 : Operation 137 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([12 x i40]* %attn_weights_0_V, [144 x i40]* %v_cache_upd_V, [24 x i40]* %attn_output_0)" [attention.cpp:193]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 21> <Delay = 1.76>
ST_29 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([12 x i40]* %attn_weights_0_V, [144 x i40]* %v_cache_upd_V, [24 x i40]* %attn_output_0)" [attention.cpp:193]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)" [attention.cpp:208]   --->   Operation 139 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 140 [1/1] (1.76ns)   --->   "br label %2" [attention.cpp:208]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 22> <Delay = 1.86>
ST_30 : Operation 141 [1/1] (0.00ns)   --->   "%h106_0_0 = phi i2 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln208, %ATTN_2D_LOOP_2_end ]" [attention.cpp:208]   --->   Operation 141 'phi' 'h106_0_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 142 [1/1] (0.95ns)   --->   "%icmp_ln208 = icmp eq i2 %h106_0_0, -2" [attention.cpp:208]   --->   Operation 142 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 143 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 143 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 144 [1/1] (1.56ns)   --->   "%add_ln208 = add i2 %h106_0_0, 1" [attention.cpp:208]   --->   Operation 144 'add' 'add_ln208' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2_begin" [attention.cpp:208]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str25) nounwind" [attention.cpp:209]   --->   Operation 146 'specloopname' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str25)" [attention.cpp:209]   --->   Operation 147 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i2 %h106_0_0 to i1" [attention.cpp:210]   --->   Operation 148 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln210, i4 0)" [attention.cpp:210]   --->   Operation 149 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i5 %shl_ln to i6" [attention.cpp:210]   --->   Operation 150 'zext' 'zext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln210_1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln210, i2 0)" [attention.cpp:210]   --->   Operation 151 'bitconcatenate' 'shl_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i3 %shl_ln210_1 to i6" [attention.cpp:210]   --->   Operation 152 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (1.78ns)   --->   "%sub_ln210 = sub i6 %zext_ln210, %zext_ln210_2" [attention.cpp:210]   --->   Operation 153 'sub' 'sub_ln210' <Predicate = (!icmp_ln208)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_69 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %h106_0_0, i4 0)" [attention.cpp:210]   --->   Operation 154 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %h106_0_0, i2 0)" [attention.cpp:210]   --->   Operation 155 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp_70 to i6" [attention.cpp:210]   --->   Operation 156 'zext' 'zext_ln203' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_30 : Operation 157 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i6 %tmp_69, %zext_ln203" [attention.cpp:210]   --->   Operation 157 'sub' 'sub_ln203' <Predicate = (!icmp_ln208)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [1/1] (1.76ns)   --->   "br label %3" [attention.cpp:209]   --->   Operation 158 'br' <Predicate = (!icmp_ln208)> <Delay = 1.76>
ST_30 : Operation 159 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %attn_output_2D_0_V, [24 x i40]* @ln_weight_V)" [attention.cpp:214]   --->   Operation 159 'call' <Predicate = (icmp_ln208)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 160 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %final_output_0_V)" [attention.cpp:231]   --->   Operation 160 'call' <Predicate = (icmp_ln208)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 23> <Delay = 4.14>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%d107_0_0 = phi i4 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln209, %4 ]" [attention.cpp:209]   --->   Operation 161 'phi' 'd107_0_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i4 %d107_0_0 to i6" [attention.cpp:209]   --->   Operation 162 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 163 [1/1] (1.30ns)   --->   "%icmp_ln209 = icmp eq i4 %d107_0_0, -4" [attention.cpp:209]   --->   Operation 163 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 164 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (1.73ns)   --->   "%add_ln209 = add i4 %d107_0_0, 1" [attention.cpp:209]   --->   Operation 165 'add' 'add_ln209' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %ATTN_2D_LOOP_2_end, label %4" [attention.cpp:209]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (1.82ns)   --->   "%add_ln210 = add i6 %zext_ln209, %sub_ln210" [attention.cpp:210]   --->   Operation 167 'add' 'add_ln210' <Predicate = (!icmp_ln209)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (1.82ns)   --->   "%add_ln203 = add i6 %sub_ln203, %zext_ln209" [attention.cpp:210]   --->   Operation 168 'add' 'add_ln203' <Predicate = (!icmp_ln209)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %add_ln203 to i64" [attention.cpp:210]   --->   Operation 169 'sext' 'sext_ln203' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [24 x i40]* %attn_output_0, i64 0, i64 %sext_ln203" [attention.cpp:210]   --->   Operation 170 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 171 [2/2] (2.32ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:210]   --->   Operation 171 'load' 'attn_output_0_load' <Predicate = (!icmp_ln209)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str25, i32 %tmp_19)" [attention.cpp:210]   --->   Operation 172 'specregionend' 'empty_111' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "br label %2" [attention.cpp:208]   --->   Operation 173 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 32 <SV = 24> <Delay = 4.64>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str26) nounwind" [attention.cpp:210]   --->   Operation 174 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i6 %add_ln210 to i32" [attention.cpp:210]   --->   Operation 175 'sext' 'sext_ln210' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i32 %sext_ln210 to i64" [attention.cpp:210]   --->   Operation 176 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/2] (2.32ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:210]   --->   Operation 177 'load' 'attn_output_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V_s = getelementptr [24 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln210_1" [attention.cpp:210]   --->   Operation 178 'getelementptr' 'attn_output_2D_0_V_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (2.32ns)   --->   "store i40 %attn_output_0_load, i40* %attn_output_2D_0_V_s, align 8" [attention.cpp:210]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "br label %3" [attention.cpp:209]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 23> <Delay = 0.00>
ST_33 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<24>"([24 x i40]* %attn_output_2D_0_V, [24 x i40]* @ln_weight_V)" [attention.cpp:214]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 182 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([24 x i40]* %final_output_0_V)" [attention.cpp:231]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 24> <Delay = 1.76>
ST_34 : Operation 183 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)" [attention.cpp:224]   --->   Operation 183 'call' 'final_scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 25> <Delay = 0.00>
ST_35 : Operation 184 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([24 x i40]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3)" [attention.cpp:224]   --->   Operation 184 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 26> <Delay = 8.75>
ST_36 : Operation 185 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [24 x i40]* %final_output_0_V, i40 %final_scales_0_V, [144 x i8]* @o_weights, i22 728135)" [attention.cpp:232]   --->   Operation 185 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 27> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp_s)" [attention.cpp:210]   --->   Operation 186 'specregionend' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [24 x i40]* %final_output_0_V, i40 %final_scales_0_V, [144 x i8]* @o_weights, i22 728135)" [attention.cpp:232]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "ret void" [attention.cpp:239]   --->   Operation 188 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.86ns
The critical path consists of the following:
	'alloca' operation ('q_proj_re[0].V', attention.cpp:104) [33]  (0 ns)
	'call' operation ('call_ln108', attention.cpp:108) to 'init_2d_mem' [53]  (1.86 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.77ns
The critical path consists of the following:
	'call' operation ('scales[0].V', attention.cpp:96) to 'quantize_activation' [52]  (1.77 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln112', attention.cpp:112) to 'linear_forward_no_mu' [56]  (8.75 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln119', attention.cpp:119) to 'linear_forward_no_mu' [57]  (8.75 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln126', attention.cpp:126) to 'linear_forward_no_mu' [58]  (8.75 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln140', attention.cpp:140) to 'reshape_2D_to_3D' [61]  (1.81 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', attention.cpp:176) [69]  (1.77 ns)

 <State 19>: 1.78ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', attention.cpp:176) [69]  (0 ns)
	'sub' operation ('sub_ln1265', attention.cpp:179) [79]  (1.78 ns)

 <State 20>: 4.1ns
The critical path consists of the following:
	'phi' operation ('d_0_0', attention.cpp:178) with incoming values : ('add_ln178', attention.cpp:178) [83]  (0 ns)
	'add' operation ('add_ln1265', attention.cpp:179) [91]  (1.78 ns)
	'getelementptr' operation ('attn_weights_0_V_ad', attention.cpp:179) [93]  (0 ns)
	'load' operation ('attn_weights_0_V_lo', attention.cpp:179) on array 'attn_weights[0].V', attention.cpp:162 [94]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'load' operation ('attn_weights_0_V_lo', attention.cpp:179) on array 'attn_weights[0].V', attention.cpp:162 [94]  (2.32 ns)

 <State 22>: 8.22ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', attention.cpp:179) [97]  (8.22 ns)

 <State 23>: 8.22ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', attention.cpp:179) [97]  (8.22 ns)

 <State 24>: 8.22ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', attention.cpp:179) [97]  (8.22 ns)

 <State 25>: 6.38ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', attention.cpp:179) [98]  (4.92 ns)
	'select' operation ('select_ln1148', attention.cpp:179) [102]  (1.45 ns)

 <State 26>: 6.72ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', attention.cpp:179) [104]  (2.84 ns)
	'select' operation ('select_ln1148_2', attention.cpp:179) [106]  (1.56 ns)
	'store' operation ('store_ln179', attention.cpp:179) of variable 'select_ln1148_2', attention.cpp:179 on array 'attn_weights[0].V', attention.cpp:162 [107]  (2.32 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h106_0_0', attention.cpp:208) with incoming values : ('add_ln208', attention.cpp:208) [118]  (1.77 ns)

 <State 30>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln231', attention.cpp:231) to 'init_2d_mem' [163]  (1.86 ns)

 <State 31>: 4.15ns
The critical path consists of the following:
	'phi' operation ('d107_0_0', attention.cpp:209) with incoming values : ('add_ln209', attention.cpp:209) [138]  (0 ns)
	'add' operation ('add_ln203', attention.cpp:210) [149]  (1.83 ns)
	'getelementptr' operation ('attn_output_0_addr', attention.cpp:210) [151]  (0 ns)
	'load' operation ('attn_output_0_load', attention.cpp:210) on array 'attn_output_0' [152]  (2.32 ns)

 <State 32>: 4.64ns
The critical path consists of the following:
	'load' operation ('attn_output_0_load', attention.cpp:210) on array 'attn_output_0' [152]  (2.32 ns)
	'store' operation ('store_ln210', attention.cpp:210) of variable 'attn_output_0_load', attention.cpp:210 on array 'attn_output_2D[0].V', attention.cpp:206 [154]  (2.32 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 1.77ns
The critical path consists of the following:
	'call' operation ('final_scales[0].V', attention.cpp:224) to 'quantize_activation' [162]  (1.77 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln232', attention.cpp:232) to 'linear_forward_no_mu' [164]  (8.75 ns)

 <State 37>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
