// Seed: 2738948850
module module_0 (
    output wor id_0,
    input  wor id_1
);
  assign id_0#(
      .id_1(1),
      .id_1((1)),
      .id_1(-1),
      .id_1(-1)
  ) = -1;
  logic id_3 = {1, id_3, 1, id_1};
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    output supply0 id_3,
    input tri id_4,
    input wor id_5
);
  assign id_0 = id_4;
  buf primCall (id_0, id_7);
  assign id_3 = 1'd0;
  logic [-1 : 1] id_7 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
endmodule
