/*
    <:copyright-BRCM:2022:DUAL/GPL:standard
    
       Copyright (c) 2022 Broadcom 
       All Rights Reserved
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
    :>
*/

#include "macsec_defs.h"
#include "soc/68880/bchp_regs_int.h"
#include "soc/68880/bchp_isec_port_0.h"
#include "soc/68880/bchp_isec_general.h"
#include "soc/68880/bchp_esec_port_0.h"
#include "soc/68880/bchp_esec_general.h"
#include "soc/68880/bchp_macsec_port_0.h"
#include "soc/68880/bchp_macsec_general.h"
#include "soc/68880/bchp_xport_xlmac_core_0.h"
#include "soc/68880/bchp_eth_r2sbus_bridge.h"
#include "macsec_macros.h"

unsigned char *virt_base;

/***************************************************************************
 *CORE_CNTRL - MACSec Core Control Register
 ***************************************************************************/
soc_ubus_field_s MACSEC_CNTRLreg_FLDS[BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_NUM_FLDS] =
{
    { ETH_PHY_TOP_REG_FIELD_MASK(MACSEC_CNTRL, true_ieee_std_802pt1ae_authentication_enable), ETH_PHY_TOP_REG_FIELD_SHIFT(MACSEC_CNTRL, true_ieee_std_802pt1ae_authentication_enable) },
    { ETH_PHY_TOP_REG_FIELD_MASK(MACSEC_CNTRL, egress_bypass_en), ETH_PHY_TOP_REG_FIELD_SHIFT(MACSEC_CNTRL, egress_bypass_en) },
    { ETH_PHY_TOP_REG_FIELD_MASK(MACSEC_CNTRL, ingress_bypass_en), ETH_PHY_TOP_REG_FIELD_SHIFT(MACSEC_CNTRL, ingress_bypass_en) },
    { ETH_PHY_TOP_REG_FIELD_MASK(MACSEC_CNTRL, fl0_to_ms_port_mode), ETH_PHY_TOP_REG_FIELD_SHIFT(MACSEC_CNTRL, fl0_to_ms_port_mode) },
    { ETH_PHY_TOP_REG_FIELD_MASK(MACSEC_CNTRL, fl0_to_ms_pkt_type), ETH_PHY_TOP_REG_FIELD_SHIFT(MACSEC_CNTRL, fl0_to_ms_pkt_type) },
    { ETH_PHY_TOP_REG_FIELD_MASK(MACSEC_CNTRL, fl0_to_ms_ep_port_mode), ETH_PHY_TOP_REG_FIELD_SHIFT(MACSEC_CNTRL, fl0_to_ms_ep_port_mode) },
};

soc_ubus_reg_s MACSEC_CNTRL = 
{
    BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL,
    BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_WIDTH,
    BCHP_ETH_PHY_TOP_REG_MACSEC_CNTRL_NUM_FLDS,
    &MACSEC_CNTRLreg_FLDS[0]
};

soc_ubus_reg_t MACSEC_CNTRLreg = &MACSEC_CNTRL;

/***************************************************************************
 *ISEC_PP_CTRL - Per-Port ISEC control Register
 ***************************************************************************/
soc_ubus_field_s ISEC_PP_CTRLreg_FLDS[BCHP_ISEC_PORT_0_ISEC_PP_CTRL_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, SECTAG_ETYPE_SEL), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, SECTAG_ETYPE_SEL) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, SECTAG_V), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, SECTAG_V) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, SECTAG_VLD_RULE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, SECTAG_VLD_RULE_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, TPID_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, TPID_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, MPLS_ETYPE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, MPLS_ETYPE_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, PBB_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, PBB_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, IPV4_ETYPE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, IPV4_ETYPE_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, IPV6_ETYPE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, IPV6_ETYPE_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, PTP_ETYPE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, PTP_ETYPE_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, NIV_ETYPE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, NIV_ETYPE_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, PE_ETYPE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, PE_ETYPE_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, UDP_PROTO_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, UDP_PROTO_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, TCP_PROTO_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, TCP_PROTO_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, PTP_DEST_PORT_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, PTP_DEST_PORT_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, PTP_MATCH_RULE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, PTP_MATCH_RULE_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, SECTAG_AFTER_IPV4_HDR_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, SECTAG_AFTER_IPV4_HDR_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, SECTAG_AFTER_IPV6_HDR_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, SECTAG_AFTER_IPV6_HDR_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, SECTAG_AFTER_TCP_HDR_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, SECTAG_AFTER_TCP_HDR_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, SECTAG_AFTER_UDP_HDR_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, SECTAG_AFTER_UDP_HDR_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, IPV4_CHKSUM_CHK_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, IPV4_CHKSUM_CHK_EN) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, VXLAN_IPV6_W_UDP_SPTCAM_UDF_PAYLD_SEL), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, VXLAN_IPV6_W_UDP_SPTCAM_UDF_PAYLD_SEL) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PP_CTRL, MTU), MACSEC_ISEC_PORT_FIELD_SHIFT(PP_CTRL, MTU) }
};

soc_ubus_reg_s ISEC_PP_CTRL = 
{
    BCHP_ISEC_PORT_0_ISEC_PP_CTRL,
    BCHP_ISEC_PORT_0_ISEC_PP_CTRL_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_PP_CTRL_NUM_FLDS,
    &ISEC_PP_CTRLreg_FLDS[0]
};

soc_ubus_reg_t ISEC_PP_CTRLreg = &ISEC_PP_CTRL;

/***************************************************************************
 *ISEC_RUD_MGMT_RULE_CTRL - Control register for the rules used in Rudimentry Management packet detection Register
 ***************************************************************************/
soc_ubus_field_s ISEC_RUD_MGMT_RULE_CTRLreg_FLDS[BCHP_ISEC_PORT_0_ISEC_RUD_MGMT_RULE_CTRL_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(RUD_MGMT_RULE_CTRL, RULE_SP_NUM), MACSEC_ISEC_PORT_FIELD_SHIFT(RUD_MGMT_RULE_CTRL, RULE_SP_NUM) },
    { MACSEC_ISEC_PORT_FIELD_MASK(RUD_MGMT_RULE_CTRL, RULE_EN), MACSEC_ISEC_PORT_FIELD_SHIFT(RUD_MGMT_RULE_CTRL, RULE_EN) }
};
soc_ubus_reg_s ISEC_RUD_MGMT_RULE_CTRL = 
{
    BCHP_ISEC_PORT_0_ISEC_RUD_MGMT_RULE_CTRL,
    BCHP_ISEC_PORT_0_ISEC_RUD_MGMT_RULE_CTRL_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_RUD_MGMT_RULE_CTRL_NUM_FLDS,
    &ISEC_RUD_MGMT_RULE_CTRLreg_FLDS[0]
};
soc_ubus_reg_t ISEC_RUD_MGMT_RULE_CTRLreg = &ISEC_RUD_MGMT_RULE_CTRL;

/***************************************************************************
 *ISEC_AES_ICV_FAIL_CNT - ICV fail counter: Number of packets for ICV failure. Clear on read. Register
 ***************************************************************************/
soc_ubus_field_s ISEC_AES_ICV_FAIL_CNTreg_FLDS[BCHP_ISEC_PORT_0_ISEC_AES_ICV_FAIL_CNT_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(AES_ICV_FAIL_CNT, ICV_FAIL_CNT), MACSEC_ISEC_PORT_FIELD_SHIFT(AES_ICV_FAIL_CNT, ICV_FAIL_CNT) },
};
soc_ubus_reg_s ISEC_AES_ICV_FAIL_CNT = 
{
    BCHP_ISEC_PORT_0_ISEC_AES_ICV_FAIL_CNT,
    BCHP_ISEC_PORT_0_ISEC_AES_ICV_FAIL_CNT_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_AES_ICV_FAIL_CNT_NUM_FLDS,
    &ISEC_AES_ICV_FAIL_CNTreg_FLDS[0]
};
soc_ubus_reg_t ISEC_AES_ICV_FAIL_CNTreg = &ISEC_AES_ICV_FAIL_CNT;

/***************************************************************************
 *ISEC_MTU_FAIL_CNT - MTU check fail counter: Number of MTU fail packets. Clear on read. Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MTU_FAIL_CNTreg_FLDS[BCHP_ISEC_PORT_0_ISEC_MTU_FAIL_CNT_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(MTU_FAIL_CNT, MTU_FAIL_CNT), MACSEC_ISEC_PORT_FIELD_SHIFT(MTU_FAIL_CNT, MTU_FAIL_CNT) },
};
soc_ubus_reg_s ISEC_MTU_FAIL_CNT = 
{
    BCHP_ISEC_PORT_0_ISEC_MTU_FAIL_CNT,
    BCHP_ISEC_PORT_0_ISEC_MTU_FAIL_CNT_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_MTU_FAIL_CNT_NUM_FLDS,
    &ISEC_MTU_FAIL_CNTreg_FLDS[0]
};
soc_ubus_reg_t ISEC_MTU_FAIL_CNTreg = &ISEC_MTU_FAIL_CNT;

/***************************************************************************
 *ISEC_PDF_STATUS - Ingress parser-data FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_PDF_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_PDF_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(PDF_STATUS, SINGLE_BIT_ERR),  MACSEC_ISEC_PORT_FIELD_SHIFT(PDF_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PDF_STATUS, DOUBLE_BIT_ERR),  MACSEC_ISEC_PORT_FIELD_SHIFT(PDF_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PDF_STATUS, OVERFLOW),        MACSEC_ISEC_PORT_FIELD_SHIFT(PDF_STATUS, OVERFLOW) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PDF_STATUS, EMPTY),           MACSEC_ISEC_PORT_FIELD_SHIFT(PDF_STATUS, EMPTY) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PDF_STATUS, CELL_CNT),        MACSEC_ISEC_PORT_FIELD_SHIFT(PDF_STATUS, CELL_CNT) },
};
soc_ubus_reg_s ISEC_PDF_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_PDF_STATUS,
    BCHP_ISEC_PORT_0_ISEC_PDF_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_PDF_STATUS_NUM_FLDS,
    &ISEC_PDF_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_PDF_STATUSreg = &ISEC_PDF_STATUS;

/***************************************************************************
 *ISEC_PCF_BANK0_STATUS - Ingress parser-control FIFO Bank 0 status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_PCF_BANK0_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_PCF_BANK0_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK0_STATUS, SINGLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK0_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK0_STATUS, DOUBLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK0_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK0_STATUS, OVERFLOW),       MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK0_STATUS, OVERFLOW) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK0_STATUS, EMPTY),          MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK0_STATUS, EMPTY) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK0_STATUS, CELL_CNT),       MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK0_STATUS, CELL_CNT) },
};
soc_ubus_reg_s ISEC_PCF_BANK0_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_PCF_BANK0_STATUS,
    BCHP_ISEC_PORT_0_ISEC_PCF_BANK0_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_PCF_BANK0_STATUS_NUM_FLDS,
    &ISEC_PCF_BANK0_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_PCF_BANK0_STATUSreg = &ISEC_PCF_BANK0_STATUS;

/***************************************************************************
 *ISEC_PCF_BANK1_STATUS - Ingress parser-control FIFO Bank 1 status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_PCF_BANK1_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_PCF_BANK0_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK1_STATUS, SINGLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK1_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK1_STATUS, DOUBLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK1_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK1_STATUS, OVERFLOW),       MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK1_STATUS, OVERFLOW) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK1_STATUS, EMPTY),          MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK1_STATUS, EMPTY) },
    { MACSEC_ISEC_PORT_FIELD_MASK(PCF_BANK1_STATUS, CELL_CNT),       MACSEC_ISEC_PORT_FIELD_SHIFT(PCF_BANK1_STATUS, CELL_CNT) },
};
soc_ubus_reg_s ISEC_PCF_BANK1_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_PCF_BANK1_STATUS,
    BCHP_ISEC_PORT_0_ISEC_PCF_BANK1_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_PCF_BANK1_STATUS_NUM_FLDS,
    &ISEC_PCF_BANK1_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_PCF_BANK1_STATUSreg = &ISEC_PCF_BANK1_STATUS;

/***************************************************************************
 *ISEC_CB_STR_FIFO_STATUS - Ingress internal Control Bus Storage FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_CB_STR_FIFO_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_CB_STR_FIFO_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(CB_STR_FIFO_STATUS, SINGLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(CB_STR_FIFO_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(CB_STR_FIFO_STATUS, DOUBLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(CB_STR_FIFO_STATUS, DOUBLE_BIT_ERR) },
};
soc_ubus_reg_s ISEC_CB_STR_FIFO_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_CB_STR_FIFO_STATUS,
    BCHP_ISEC_PORT_0_ISEC_CB_STR_FIFO_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_CB_STR_FIFO_STATUS_NUM_FLDS,
    &ISEC_CB_STR_FIFO_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_CB_STR_FIFO_STATUSreg = &ISEC_CB_STR_FIFO_STATUS;

/***************************************************************************
 *ISEC_IDF_STATUS - Ingress input-data FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_IDF_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_IDF_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(IDF_STATUS, SINGLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(IDF_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(IDF_STATUS, DOUBLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(IDF_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(IDF_STATUS, OVERFLOW),       MACSEC_ISEC_PORT_FIELD_SHIFT(IDF_STATUS, OVERFLOW) },
    { MACSEC_ISEC_PORT_FIELD_MASK(IDF_STATUS, EMPTY),          MACSEC_ISEC_PORT_FIELD_SHIFT(IDF_STATUS, EMPTY) },
    { MACSEC_ISEC_PORT_FIELD_MASK(IDF_STATUS, CELL_CNT),       MACSEC_ISEC_PORT_FIELD_SHIFT(IDF_STATUS, CELL_CNT) },
};
soc_ubus_reg_s ISEC_IDF_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_IDF_STATUS,
    BCHP_ISEC_PORT_0_ISEC_IDF_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_IDF_STATUS_NUM_FLDS,
    &ISEC_IDF_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_IDF_STATUSreg = &ISEC_IDF_STATUS;

/***************************************************************************
 *ISEC_ICF_STATUS - Ingress input-control FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_ICF_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_ICF_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(ICF_STATUS, SINGLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(ICF_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(ICF_STATUS, DOUBLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(ICF_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(ICF_STATUS, OVERFLOW),       MACSEC_ISEC_PORT_FIELD_SHIFT(ICF_STATUS, OVERFLOW) },
    { MACSEC_ISEC_PORT_FIELD_MASK(ICF_STATUS, EMPTY),          MACSEC_ISEC_PORT_FIELD_SHIFT(ICF_STATUS, EMPTY) },
    { MACSEC_ISEC_PORT_FIELD_MASK(ICF_STATUS, CELL_CNT),       MACSEC_ISEC_PORT_FIELD_SHIFT(ICF_STATUS, CELL_CNT) },
};
soc_ubus_reg_s ISEC_ICF_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_ICF_STATUS,
    BCHP_ISEC_PORT_0_ISEC_ICF_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_ICF_STATUS_NUM_FLDS,
    &ISEC_ICF_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_ICF_STATUSreg = &ISEC_ICF_STATUS;

/***************************************************************************
 *ISEC_ODF_STATUS - Ingress output-data FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_ODF_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_ODF_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(ODF_STATUS, SINGLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(ODF_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(ODF_STATUS, DOUBLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(ODF_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(ODF_STATUS, OVERFLOW),       MACSEC_ISEC_PORT_FIELD_SHIFT(ODF_STATUS, OVERFLOW) },
    { MACSEC_ISEC_PORT_FIELD_MASK(ODF_STATUS, EMPTY),          MACSEC_ISEC_PORT_FIELD_SHIFT(ODF_STATUS, EMPTY) },
    { MACSEC_ISEC_PORT_FIELD_MASK(ODF_STATUS, CELL_CNT),       MACSEC_ISEC_PORT_FIELD_SHIFT(ODF_STATUS, CELL_CNT) },
};
soc_ubus_reg_s ISEC_ODF_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_ODF_STATUS,
    BCHP_ISEC_PORT_0_ISEC_ODF_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_ODF_STATUS_NUM_FLDS,
    &ISEC_ODF_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_ODF_STATUSreg = &ISEC_ODF_STATUS;

/***************************************************************************
 *ISEC_TAG_FIFO_STATUS - Ingress tag-FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_TAG_FIFO_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_TAG_FIFO_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(TAG_FIFO_STATUS, SINGLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(TAG_FIFO_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(TAG_FIFO_STATUS, DOUBLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(TAG_FIFO_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(TAG_FIFO_STATUS, OVERFLOW),       MACSEC_ISEC_PORT_FIELD_SHIFT(TAG_FIFO_STATUS, OVERFLOW) },
    { MACSEC_ISEC_PORT_FIELD_MASK(TAG_FIFO_STATUS, EMPTY),          MACSEC_ISEC_PORT_FIELD_SHIFT(TAG_FIFO_STATUS, EMPTY) },
};
soc_ubus_reg_s ISEC_TAG_FIFO_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_TAG_FIFO_STATUS,
    BCHP_ISEC_PORT_0_ISEC_TAG_FIFO_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_TAG_FIFO_STATUS_NUM_FLDS,
    &ISEC_TAG_FIFO_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_TAG_FIFO_STATUSreg = &ISEC_TAG_FIFO_STATUS;

/***************************************************************************
 *ISEC_CW_FIFO_STATUS - Ingress CW FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ISEC_CW_FIFO_STATUSreg_FLDS[BCHP_ISEC_PORT_0_ISEC_CW_FIFO_STATUS_NUM_FLDS] =
{
    { MACSEC_ISEC_PORT_FIELD_MASK(CW_FIFO_STATUS, SINGLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(CW_FIFO_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(CW_FIFO_STATUS, DOUBLE_BIT_ERR), MACSEC_ISEC_PORT_FIELD_SHIFT(CW_FIFO_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ISEC_PORT_FIELD_MASK(CW_FIFO_STATUS, OVERFLOW),       MACSEC_ISEC_PORT_FIELD_SHIFT(CW_FIFO_STATUS, OVERFLOW) },
    { MACSEC_ISEC_PORT_FIELD_MASK(CW_FIFO_STATUS, EMPTY),          MACSEC_ISEC_PORT_FIELD_SHIFT(CW_FIFO_STATUS, EMPTY) },
    { MACSEC_ISEC_PORT_FIELD_MASK(CW_FIFO_STATUS, CELL_REQ_CNT),   MACSEC_ISEC_PORT_FIELD_SHIFT(CW_FIFO_STATUS, CELL_REQ_CNT) },
    { MACSEC_ISEC_PORT_FIELD_MASK(CW_FIFO_STATUS, CELL_CNT),       MACSEC_ISEC_PORT_FIELD_SHIFT(CW_FIFO_STATUS, CELL_CNT) },
    { MACSEC_ISEC_PORT_FIELD_MASK(CW_FIFO_STATUS, CREDIT_RESIDUE), MACSEC_ISEC_PORT_FIELD_SHIFT(CW_FIFO_STATUS, CREDIT_RESIDUE) },
};

soc_ubus_reg_s ISEC_CW_FIFO_STATUS = 
{
    BCHP_ISEC_PORT_0_ISEC_CW_FIFO_STATUS,
    BCHP_ISEC_PORT_0_ISEC_CW_FIFO_STATUS_WIDTH,
    BCHP_ISEC_PORT_0_ISEC_CW_FIFO_STATUS_NUM_FLDS,
    &ISEC_CW_FIFO_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ISEC_CW_FIFO_STATUSreg = &ISEC_CW_FIFO_STATUS;

/***************************************************************************
 *ISEC_RUD_MGMT_RULE_CTRL - Control register for the rules used in Rudimentry Management packet detection Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MGMTRULE_CFG_DA_0reg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_DA_0, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_DA_0, DA) },
};
soc_ubus_field_s ISEC_MGMTRULE_CFG_DA_1reg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_DA_1, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_DA_1, DA) },
};
soc_ubus_field_s ISEC_MGMTRULE_CFG_DA_2reg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_DA_2, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_DA_2, DA) },
};
soc_ubus_field_s ISEC_MGMTRULE_CFG_DA_3reg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_DA_3, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_DA_3, DA) },
};
soc_ubus_field_s ISEC_MGMTRULE_CFG_DA_4reg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_DA_4, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_DA_4, DA) },
};
soc_ubus_field_s ISEC_MGMTRULE_CFG_DA_5reg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_DA_5, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_DA_5, DA) },
};
soc_ubus_field_s ISEC_MGMTRULE_CFG_DA_6reg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_DA_6, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_DA_6, DA) },
};
soc_ubus_field_s ISEC_MGMTRULE_CFG_DA_7reg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_DA_7, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_DA_7, DA) },
};

soc_ubus_reg_s ISEC_MGMTRULE_CFG_DA_0 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_0_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_DA_0reg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_CFG_DA_0reg = &ISEC_MGMTRULE_CFG_DA_0;

soc_ubus_reg_s ISEC_MGMTRULE_CFG_DA_1 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_1_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_DA_1reg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_CFG_DA_1reg = &ISEC_MGMTRULE_CFG_DA_1;

soc_ubus_reg_s ISEC_MGMTRULE_CFG_DA_2 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_2_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_DA_2reg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_CFG_DA_2reg = &ISEC_MGMTRULE_CFG_DA_2;

soc_ubus_reg_s ISEC_MGMTRULE_CFG_DA_3 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_3_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_DA_3reg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_CFG_DA_3reg= &ISEC_MGMTRULE_CFG_DA_3;

soc_ubus_reg_s ISEC_MGMTRULE_CFG_DA_4 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_4_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_DA_4reg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_CFG_DA_4reg= &ISEC_MGMTRULE_CFG_DA_4;

soc_ubus_reg_s ISEC_MGMTRULE_CFG_DA_5 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_5_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_DA_5reg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_CFG_DA_5reg= &ISEC_MGMTRULE_CFG_DA_5;

soc_ubus_reg_s ISEC_MGMTRULE_CFG_DA_6 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_6_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_DA_6reg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_CFG_DA_6reg= &ISEC_MGMTRULE_CFG_DA_6;

soc_ubus_reg_s ISEC_MGMTRULE_CFG_DA_7 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_DA_7_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_DA_7reg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_CFG_DA_7reg= &ISEC_MGMTRULE_CFG_DA_7;

/***************************************************************************
 *ISEC_MGMTRULE_DA_RANGE_LOW - Programmable DA Address Range (LOWER Limit) for checking of Rudimentary Management Packet Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MGMTRULE_DA_RANGE_LOWreg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_DA_RANGE_LOW, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_DA_RANGE_LOW, DA) },
};

soc_ubus_reg_s ISEC_MGMTRULE_DA_RANGE_LOW = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_NUM_FLDS,
    &ISEC_MGMTRULE_DA_RANGE_LOWreg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_DA_RANGE_LOWreg= &ISEC_MGMTRULE_DA_RANGE_LOW;

/***************************************************************************
 *ISEC_MGMTRULE_DA_RANGE_HIGH - Programmable DA Address Range (HIGHER Limit) for checking of Rudimentary Management Packet Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MGMTRULE_DA_RANGE_HIGHreg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_LOW_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_DA_RANGE_HIGH, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_DA_RANGE_HIGH, DA) },
};

soc_ubus_reg_s ISEC_MGMTRULE_DA_RANGE_HIGH = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_RANGE_HIGH_NUM_FLDS,
    &ISEC_MGMTRULE_DA_RANGE_HIGHreg_FLDS[0]
};
soc_ubus_reg_t ISEC_MGMTRULE_DA_RANGE_HIGHreg= &ISEC_MGMTRULE_DA_RANGE_HIGH;

/***************************************************************************
 *ISEC_MGMTRULE_DA_ETYPE_1st - sets of DA and etherType for checking of Rudimentary Management Packet Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MGMTRULE_DA_ETYPE_1STreg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_DA_ETYPE_1st, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_DA_ETYPE_1st, DA) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_DA_ETYPE_1st, ETYPE), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_DA_ETYPE_1st, ETYPE) },
};

soc_ubus_reg_s ISEC_MGMTRULE_DA_ETYPE_1ST = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_1st_NUM_FLDS,
    &ISEC_MGMTRULE_DA_ETYPE_1STreg_FLDS[0]
};

soc_ubus_reg_t ISEC_MGMTRULE_DA_ETYPE_1STreg= &ISEC_MGMTRULE_DA_ETYPE_1ST;

/***************************************************************************
 *ISEC_MGMTRULE_DA_ETYPE_2nd - sets of DA and etherType for checking of Rudimentary Management Packet Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MGMTRULE_DA_ETYPE_2NDreg_FLDS[BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_DA_ETYPE_2nd, DA), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_DA_ETYPE_2nd, DA) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_DA_ETYPE_2nd, ETYPE), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_DA_ETYPE_2nd, ETYPE) },
};

soc_ubus_reg_s ISEC_MGMTRULE_DA_ETYPE_2ND = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_DA_ETYPE_2nd_NUM_FLDS,
    &ISEC_MGMTRULE_DA_ETYPE_2NDreg_FLDS[0]
};

soc_ubus_reg_t ISEC_MGMTRULE_DA_ETYPE_2NDreg= &ISEC_MGMTRULE_DA_ETYPE_2ND;

/***************************************************************************
 *ISEC_CTRL - GLOBAL ISEC control Register
 ***************************************************************************/
soc_ubus_field_s ISEC_CTRLreg_FLDS[BCHP_ISEC_GENERAL_ISEC_CTRL_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, SET_SVTAG_CPU_FOR_MGMT), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, SET_SVTAG_CPU_FOR_MGMT) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, SET_SVTAG_CPU_FOR_KAY), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, SET_SVTAG_CPU_FOR_KAY) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, C_E_ERROR_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, C_E_ERROR_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, MASK_EOP_ERROR_FOR_CPU_PKTS), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, MASK_EOP_ERROR_FOR_CPU_PKTS) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, SVTAG_SOP_ERROR_CODE_SET_CPU_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, SVTAG_SOP_ERROR_CODE_SET_CPU_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, SPNUM_SPTCAM_MIS), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, SPNUM_SPTCAM_MIS) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, INVALIDATE_SA_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, INVALIDATE_SA_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, validateBytesMibIEEE), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, validateBytesMibIEEE) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, USE_OUTER_DA_FOR_UMB_CAST_MIB), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, USE_OUTER_DA_FOR_UMB_CAST_MIB) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, USE_TYPE_LEN_FIELD_FOR_LLC_SNAP_FIXED_PARSER), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL,USE_TYPE_LEN_FIELD_FOR_LLC_SNAP_FIXED_PARSER) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, SVTAG_SOP_ERROR_CODE_PKT_FWD_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, SVTAG_SOP_ERROR_CODE_PKT_FWD_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_CTRL, IEEE_STD_CTRL_INOCTETS_MODE), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_CTRL, IEEE_STD_CTRL_INOCTETS_MODE) }
};

soc_ubus_reg_s ISEC_CTRL = 
{
    BCHP_ISEC_GENERAL_ISEC_CTRL,
    BCHP_ISEC_GENERAL_ISEC_CTRL_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_CTRL_NUM_FLDS,
    &ISEC_CTRLreg_FLDS[0]
};
soc_ubus_reg_t ISEC_CTRLreg= &ISEC_CTRL;

/***************************************************************************
 *ISEC_MISC_CTRL - Ingress Miscellaneous control Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MISC_CTRLreg_FLDS[BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MISC_CTRL, USE_PORTID_FOR_SVTAG_SC_INDEX), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MISC_CTRL, USE_PORTID_FOR_SVTAG_SC_INDEX) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MISC_CTRL, SA_HARD_EXPIRY_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MISC_CTRL, SA_HARD_EXPIRY_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MISC_CTRL, SA_SOFT_EXPIRY_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MISC_CTRL, SA_SOFT_EXPIRY_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MISC_CTRL, SA_MIN_THRESHOLD_EXPIRY_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MISC_CTRL, SA_MIN_THRESHOLD_EXPIRY_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MISC_CTRL, DISABLE_RCHK_DUP_SA_CACHE_LOGIC), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MISC_CTRL, DISABLE_RCHK_DUP_SA_CACHE_LOGIC) },
};

soc_ubus_reg_s ISEC_MISC_CTRL = 
{
    BCHP_ISEC_GENERAL_ISEC_MISC_CTRL,
    BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MISC_CTRL_NUM_FLDS,
    &ISEC_CTRLreg_FLDS[0]
};
soc_ubus_reg_t ISEC_MISC_CTRLreg= &ISEC_MISC_CTRL;

/***************************************************************************
 *ISEC_CTRL - GLOBAL ISEC control Register
 ***************************************************************************/
soc_ubus_field_s ISEC_SER_CONTROLreg_FLDS[BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SER_CONTROL, SP_TCAM_PARITY_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SER_CONTROL, SP_TCAM_PARITY_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SER_CONTROL, SP_TCAM_ONE_BIT_ERR_INJECT), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SER_CONTROL, SP_TCAM_ONE_BIT_ERR_INJECT) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SER_CONTROL, SP_TCAM_ATOMICITY_DISABLE), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SER_CONTROL, SP_TCAM_ATOMICITY_DISABLE) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SER_CONTROL, SP_TCAM_LPT), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SER_CONTROL, SP_TCAM_LPT) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SER_CONTROL, SC_TCAM_PARITY_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SER_CONTROL, SC_TCAM_PARITY_EN) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SER_CONTROL, SC_TCAM_ONE_BIT_ERR_INJECT), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SER_CONTROL, SC_TCAM_ONE_BIT_ERR_INJECT) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SER_CONTROL, SC_TCAM_ATOMICITY_DISABLE), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SER_CONTROL, SC_TCAM_ATOMICITY_DISABLE) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SER_CONTROL, SC_TCAM_LPT), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SER_CONTROL, SC_TCAM_LPT) },
};

soc_ubus_reg_s ISEC_SER_CONTROL = 
{
    BCHP_ISEC_GENERAL_ISEC_SER_CONTROL,
    BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_SER_CONTROL_NUM_FLDS,
    &ISEC_SER_CONTROLreg_FLDS[0]
};
soc_ubus_reg_t ISEC_SER_CONTROLreg= &ISEC_SER_CONTROL;

/***************************************************************************
 *ESEC_CONFIG - Global 0 configuration Register
 ***************************************************************************/
soc_ubus_field_s ESEC_CONFIGreg_FLDS[BCHP_ESEC_PORT_0_ESEC_CONFIG_NUM_FLDS] =
{
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CONFIG, DROP_OR_FORWARD_BAD_SVTAG_PKTS), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CONFIG, DROP_OR_FORWARD_BAD_SVTAG_PKTS) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CONFIG, EN_PORT_BASED_SC),               MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CONFIG, EN_PORT_BASED_SC) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CONFIG, LAG_FAILOVER_EN),                MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CONFIG, LAG_FAILOVER_EN) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CONFIG, TX_THRESHOLD),                   MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CONFIG, TX_THRESHOLD) }
};

soc_ubus_reg_s ESEC_CONFIG = 
{
    BCHP_ESEC_PORT_0_ESEC_CONFIG,
    BCHP_ESEC_PORT_0_ESEC_CONFIG_WIDTH,
    BCHP_ESEC_PORT_0_ESEC_CONFIG_NUM_FLDS,
    &ESEC_CONFIGreg_FLDS[0]
};
soc_ubus_reg_t ESEC_CONFIGreg = &ESEC_CONFIG;

/***************************************************************************
 *ESEC_STATUS - Egress status Register
 ***************************************************************************/
soc_ubus_field_s ESEC_STATUSreg_FLDS[BCHP_ESEC_PORT_0_ESEC_STATUS_NUM_FLDS] =
{
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_STATUS, LAG_FAILOVER_STATUS), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_STATUS, LAG_FAILOVER_STATUS) },
};

soc_ubus_reg_s ESEC_STATUS = 
{
    BCHP_ESEC_PORT_0_ESEC_STATUS,
    BCHP_ESEC_PORT_0_ESEC_STATUS_WIDTH,
    BCHP_ESEC_PORT_0_ESEC_STATUS_NUM_FLDS,
    &ESEC_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ESEC_STATUSreg = &ESEC_STATUS;

/***************************************************************************
 *ESEC_IDF_STATUS - Egress input-data FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ESEC_IDF_STATUSreg_FLDS[BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_NUM_FLDS] =
{
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_IDF_STATUS, SINGLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_IDF_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_IDF_STATUS, DOUBLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_IDF_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_IDF_STATUS, OVERFLOW),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_IDF_STATUS, OVERFLOW) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_IDF_STATUS, EMPTY),          MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_IDF_STATUS, EMPTY) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_IDF_STATUS, CELL_REQ_CNT),   MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_IDF_STATUS, CELL_REQ_CNT) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_IDF_STATUS, CELL_CNT),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_IDF_STATUS, CELL_CNT) },
};

soc_ubus_reg_s ESEC_IDF_STATUS = 
{
    BCHP_ESEC_PORT_0_ESEC_IDF_STATUS,
    BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_WIDTH,
    BCHP_ESEC_PORT_0_ESEC_IDF_STATUS_NUM_FLDS,
    &ESEC_IDF_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ESEC_IDF_STATUSreg = &ESEC_IDF_STATUS;

/***************************************************************************
 *ESEC_ICF_STATUS - Egress input-control FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ESEC_ICF_STATUSreg_FLDS[BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_NUM_FLDS] =
{
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ICF_STATUS, SINGLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ICF_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ICF_STATUS, DOUBLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ICF_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ICF_STATUS, OVERFLOW),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ICF_STATUS, OVERFLOW) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ICF_STATUS, EMPTY),          MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ICF_STATUS, EMPTY) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ICF_STATUS, CELL_CNT),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ICF_STATUS, CELL_CNT) },
};

soc_ubus_reg_s ESEC_ICF_STATUS = 
{
    BCHP_ESEC_PORT_0_ESEC_ICF_STATUS,
    BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_WIDTH,
    BCHP_ESEC_PORT_0_ESEC_ICF_STATUS_NUM_FLDS,
    &ESEC_ICF_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ESEC_ICF_STATUSreg = &ESEC_ICF_STATUS;

/***************************************************************************
 *ESEC_ODF_STATUS - Egress output-data FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ESEC_ODF_STATUSreg_FLDS[BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_NUM_FLDS] =
{
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ODF_STATUS, SINGLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ODF_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ODF_STATUS, DOUBLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ODF_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ODF_STATUS, OVERFLOW),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ODF_STATUS, OVERFLOW) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ODF_STATUS, EMPTY),          MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ODF_STATUS, EMPTY) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ODF_STATUS, CELL_REQ_CNT),   MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ODF_STATUS, CELL_REQ_CNT) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ODF_STATUS, CELL_CNT),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ODF_STATUS, CELL_CNT) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_ODF_STATUS, CREDIT_RESIDUE), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_ODF_STATUS, CREDIT_RESIDUE) },
};

soc_ubus_reg_s ESEC_ODF_STATUS = 
{
    BCHP_ESEC_PORT_0_ESEC_ODF_STATUS,
    BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_WIDTH,
    BCHP_ESEC_PORT_0_ESEC_ODF_STATUS_NUM_FLDS,
    &ESEC_ODF_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ESEC_ODF_STATUSreg = &ESEC_ODF_STATUS;

/***************************************************************************
 *ESEC_TAG_FIFO_STATUS - Egress tag-FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ESEC_TAG_FIFO_STATUSreg_FLDS[BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_NUM_FLDS] =
{
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_TAG_FIFO_STATUS, SINGLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_TAG_FIFO_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_TAG_FIFO_STATUS, DOUBLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_TAG_FIFO_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_TAG_FIFO_STATUS, OVERFLOW),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_TAG_FIFO_STATUS, OVERFLOW) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_TAG_FIFO_STATUS, EMPTY),          MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_TAG_FIFO_STATUS, EMPTY) },
};

soc_ubus_reg_s ESEC_TAG_FIFO_STATUS = 
{
    BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS,
    BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_WIDTH,
    BCHP_ESEC_PORT_0_ESEC_TAG_FIFO_STATUS_NUM_FLDS,
    &ESEC_TAG_FIFO_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ESEC_TAG_FIFO_STATUSreg = &ESEC_TAG_FIFO_STATUS;

/***************************************************************************
 *ESEC_CW_FIFO_STATUS - Egress CW FIFO status Register
 ***************************************************************************/
soc_ubus_field_s ESEC_CW_FIFO_STATUSreg_FLDS[BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_NUM_FLDS] =
{
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CW_FIFO_STATUS, SINGLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CW_FIFO_STATUS, SINGLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CW_FIFO_STATUS, DOUBLE_BIT_ERR), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CW_FIFO_STATUS, DOUBLE_BIT_ERR) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CW_FIFO_STATUS, OVERFLOW),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CW_FIFO_STATUS, OVERFLOW) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CW_FIFO_STATUS, EMPTY),          MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CW_FIFO_STATUS, EMPTY) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CW_FIFO_STATUS, CELL_REQ_CNT),   MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CW_FIFO_STATUS, CELL_REQ_CNT) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CW_FIFO_STATUS, CELL_CNT),       MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CW_FIFO_STATUS, CELL_CNT) },
    { MACSEC_ESEC_PORT_FIELD_MASK(ESEC_CW_FIFO_STATUS, CREDIT_RESIDUE), MACSEC_ESEC_PORT_FIELD_SHIFT(ESEC_CW_FIFO_STATUS, CREDIT_RESIDUE) },
};

soc_ubus_reg_s ESEC_CW_FIFO_STATUS = 
{
    BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS,
    BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_WIDTH,
    BCHP_ESEC_PORT_0_ESEC_CW_FIFO_STATUS_NUM_FLDS,
    &ESEC_CW_FIFO_STATUSreg_FLDS[0]
};
soc_ubus_reg_t ESEC_CW_FIFO_STATUSreg = &ESEC_CW_FIFO_STATUS;

#if 0
soc_ubus_field_s reg_FLDS[BCHP_ESEC_PORT_0__NUM_FLDS] =
{
    { MACSEC_ESEC_PORT_FIELD_MASK(, ), MACSEC_ESEC_PORT_FIELD_SHIFT(, ) },
};

soc_ubus_reg_s  = 
{
    BCHP_ESEC_PORT_0_,
    BCHP_ESEC_PORT_0__WIDTH,
    BCHP_ESEC_PORT_0__NUM_FLDS,
    &reg_FLDS[0]
};
soc_ubus_reg_t reg= &;
#endif

/***************************************************************************
 *PORT0_XLMAC_CTRL - MAC control for XLMAC0/port0
 ***************************************************************************/
soc_ubus_field_s XLMAC_CTRLreg_FLDS[BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_NUM_FLDS] =
{
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, TX_EN), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, TX_EN) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, RX_EN), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, RX_EN) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, LOCAL_LPBK), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, LOCAL_LPBK) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, RSVD_1), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, RSVD_1) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, REMOVE_FAILOVER_LPBK), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, REMOVE_FAILOVER_LPBK) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, LAG_FAILOVER_EN), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, LAG_FAILOVER_EN) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, SOFT_RESET), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, SOFT_RESET) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, RSVD_4), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, RSVD_4) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, LOCAL_LPBK_LEAK_ENB), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, LOCAL_LPBK_LEAK_ENB) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, RSVD_5), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, RSVD_5) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, RS_SOFT_RESET), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, RS_SOFT_RESET) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, XGMII_IPG_CHECK_DISABLE), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, XGMII_IPG_CHECK_DISABLE) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, SW_LINK_STATUS), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, SW_LINK_STATUS) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, LINK_STATUS_SELECT), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, LINK_STATUS_SELECT) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_CTRL, EXTENDED_HIG2_EN), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_CTRL, EXTENDED_HIG2_EN) },
};

soc_ubus_reg_s XLMAC_CTRL = 
{
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL,
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_WIDTH,
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_NUM_FLDS,
    &XLMAC_CTRLreg_FLDS[0]
};
soc_ubus_reg_t XLMAC_CTRLreg= &XLMAC_CTRL;

/***************************************************************************
 *PORT0_XLMAC_TX_CTRL - Transmit control for XLMAC0/port0 (NETPORT port0)
 ***************************************************************************/
soc_ubus_field_s XLMAC_TX_CTRLreg_FLDS[BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_NUM_FLDS] =
{
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, TX_THRESHOLD), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, TX_THRESHOLD) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, EP_DISCARD), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, EP_DISCARD) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, TX_PREAMBLE_LENGTH), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, TX_PREAMBLE_LENGTH) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, THROT_DENOM), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, THROT_DENOM) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, THROT_NUM), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, THROT_NUM) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, AVERAGE_IPG), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, AVERAGE_IPG) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, PAD_THRESHOLD), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, PAD_THRESHOLD) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, PAD_EN), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, PAD_EN) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, TX_ANY_START), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, TX_ANY_START) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, DISCARD), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, DISCARD) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_TX_CTRL, CRC_MODE), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_TX_CTRL, CRC_MODE) },
};

soc_ubus_reg_s XLMAC_TX_CTRL = 
{
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL,
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_WIDTH,
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_NUM_FLDS,
    &XLMAC_TX_CTRLreg_FLDS[0]
};
soc_ubus_reg_t XLMAC_TX_CTRLreg= &XLMAC_TX_CTRL;

/***************************************************************************
 *PORT0_XLMAC_RX_CTRL - Receive control for XLMAC0/port0 (NETPORT port0)
 ***************************************************************************/
soc_ubus_field_s XLMAC_RX_CTRLreg_FLDS[BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_NUM_FLDS] =
{
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, RSVD_1), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, RSVD_1) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, RX_ANY_START), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, RX_ANY_START) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, STRIP_CRC), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, STRIP_CRC) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, STRICT_PREAMBLE), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, STRICT_PREAMBLE) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, RUNT_THRESHOLD), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, RUNT_THRESHOLD) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, RSVD_2), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, RSVD_2) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, RSVD_3), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, RSVD_3) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, RX_PASS_CTRL), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, RX_PASS_CTRL) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, RX_PASS_PAUSE), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, RX_PASS_PAUSE) },
    { MACSEC_XLMAC_PORT_FIELD_MASK(XLMAC_RX_CTRL, RX_PASS_PFC), MACSEC_XLMAC_PORT_FIELD_SHIFT(XLMAC_RX_CTRL, RX_PASS_PFC) }
};

soc_ubus_reg_s XLMAC_RX_CTRL = 
{
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL,
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_WIDTH,
    BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_NUM_FLDS,
    &XLMAC_RX_CTRLreg_FLDS[0]
};
soc_ubus_reg_t XLMAC_RX_CTRLreg= &XLMAC_RX_CTRL;

/***************************************************************************
 *MACSEC_INTR_ENABLE - MACsec interrupt enable Register
 ***************************************************************************/
soc_ubus_reg_s MACSEC_INTR_ENABLE = 
{
    BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE,
    BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_WIDTH,
    BCHP_MACSEC_GENERAL_MACSEC_INTR_ENABLE_NUM_FLDS,
    NULL
};
soc_ubus_reg_t MACSEC_INTR_ENABLEreg= &MACSEC_INTR_ENABLE;

/***************************************************************************
 *ESEC_PN_THD - Threshold for triggering Egress Soft PN expiration event with non-XPN cipher suite Register
 ***************************************************************************/
soc_ubus_field_s ESEC_PN_THDreg_FLDS[ BCHP_ESEC_GENERAL_ESEC_PN_THD_NUM_FLDS] =
{
    { MACSEC_ESEC_GENERAL_FIELD_MASK(ESEC_PN_THD, PN_EXPIRE_THD), MACSEC_ESEC_GENERAL_FIELD_SHIFT(ESEC_PN_THD, PN_EXPIRE_THD) },
};

soc_ubus_reg_s ESEC_PN_THD = 
{
    BCHP_ESEC_GENERAL_ESEC_PN_THD,
    BCHP_ESEC_GENERAL_ESEC_PN_THD_WIDTH,
    BCHP_ESEC_GENERAL_ESEC_PN_THD_NUM_FLDS,
    &ESEC_PN_THDreg_FLDS[0]
};

soc_ubus_reg_t ESEC_PN_THDreg= &ESEC_PN_THD;

/***************************************************************************
 *ESEC_XPN_THD - Threshold for triggering Egress Soft PN expiration event with XPN cipher suite Register
 ***************************************************************************/
soc_ubus_field_s ESEC_XPN_THDreg_FLDS[ BCHP_ESEC_GENERAL_ESEC_XPN_THD_NUM_FLDS] =
{
    { MACSEC_ESEC_GENERAL_FIELD_MASK(ESEC_XPN_THD, XPN_EXPIRE_THD), MACSEC_ESEC_GENERAL_FIELD_SHIFT(ESEC_XPN_THD, XPN_EXPIRE_THD) },
};

soc_ubus_reg_s ESEC_XPN_THD = 
{
    BCHP_ESEC_GENERAL_ESEC_XPN_THD,
    BCHP_ESEC_GENERAL_ESEC_XPN_THD_WIDTH,
    BCHP_ESEC_GENERAL_ESEC_XPN_THD_NUM_FLDS,
    &ESEC_XPN_THDreg_FLDS[0]
};

soc_ubus_reg_t ESEC_XPN_THDreg= &ESEC_XPN_THD;

/***************************************************************************
 *ESEC_EGRESS_MTU_FOR_MGMT_PKT - Egress MTU for all egress management packets Register
 ***************************************************************************/
soc_ubus_field_s ESEC_EGRESS_MTU_FOR_MGMT_PKTreg_FLDS[ BCHP_ESEC_GENERAL_ESEC_EGRESS_MTU_FOR_MGMT_PKT_NUM_FLDS] =
{
    { MACSEC_ESEC_GENERAL_FIELD_MASK(ESEC_EGRESS_MTU_FOR_MGMT_PKT, MGMT_MTU), MACSEC_ESEC_GENERAL_FIELD_SHIFT(ESEC_EGRESS_MTU_FOR_MGMT_PKT, MGMT_MTU) },
};

soc_ubus_reg_s ESEC_EGRESS_MTU_FOR_MGMT_PKT = 
{
    BCHP_ESEC_GENERAL_ESEC_EGRESS_MTU_FOR_MGMT_PKT,
    BCHP_ESEC_GENERAL_ESEC_EGRESS_MTU_FOR_MGMT_PKT_WIDTH,
    BCHP_ESEC_GENERAL_ESEC_EGRESS_MTU_FOR_MGMT_PKT_NUM_FLDS,
    &ESEC_EGRESS_MTU_FOR_MGMT_PKTreg_FLDS[0]
};

soc_ubus_reg_t ESEC_EGRESS_MTU_FOR_MGMT_PKTreg= &ESEC_EGRESS_MTU_FOR_MGMT_PKT;

/***************************************************************************
 *ESEC_VXLANSEC_DEST_PORT_NO - TCP/UDP Destination Port Number for VXLANSEC Register
 ***************************************************************************/
soc_ubus_field_s ESEC_VXLANSEC_DEST_PORT_NOreg_FLDS[ BCHP_ESEC_GENERAL_ESEC_VXLANSEC_DEST_PORT_NO_NUM_FLDS] =
{
    { MACSEC_ESEC_GENERAL_FIELD_MASK(ESEC_VXLANSEC_DEST_PORT_NO, DEST_PORT_NO), MACSEC_ESEC_GENERAL_FIELD_SHIFT(ESEC_VXLANSEC_DEST_PORT_NO, DEST_PORT_NO) },
};


soc_ubus_reg_s ESEC_VXLANSEC_DEST_PORT_NO = 
{
    BCHP_ESEC_GENERAL_ESEC_VXLANSEC_DEST_PORT_NO,
    BCHP_ESEC_GENERAL_ESEC_VXLANSEC_DEST_PORT_NO_WIDTH,
    BCHP_ESEC_GENERAL_ESEC_VXLANSEC_DEST_PORT_NO_NUM_FLDS,
    &ESEC_VXLANSEC_DEST_PORT_NOreg_FLDS[0]
};


soc_ubus_reg_t ESEC_VXLANSEC_DEST_PORT_NOreg= &ESEC_VXLANSEC_DEST_PORT_NO;

/***************************************************************************
 *ESEC_SVTAG_ETYPE - The Ethertype for SVTAG (custom L2 header) Register
 ***************************************************************************/
soc_ubus_field_s ESEC_SVTAG_ETYPEreg_FLDS[ BCHP_ESEC_GENERAL_ESEC_SVTAG_ETYPE_NUM_FLDS] =
{
    { MACSEC_ESEC_GENERAL_FIELD_MASK(ESEC_SVTAG_ETYPE, ETYPE), MACSEC_ESEC_GENERAL_FIELD_SHIFT(ESEC_SVTAG_ETYPE, ETYPE) },
    { MACSEC_ESEC_GENERAL_FIELD_MASK(ESEC_SVTAG_ETYPE, ETYPE_MASK), MACSEC_ESEC_GENERAL_FIELD_SHIFT(ESEC_SVTAG_ETYPE, ETYPE_MASK) },
};

soc_ubus_reg_s ESEC_SVTAG_ETYPE = 
{
    BCHP_ESEC_GENERAL_ESEC_SVTAG_ETYPE,
    BCHP_ESEC_GENERAL_ESEC_SVTAG_ETYPE_WIDTH,
    BCHP_ESEC_GENERAL_ESEC_SVTAG_ETYPE_NUM_FLDS,
    &ESEC_SVTAG_ETYPEreg_FLDS[0]
};

soc_ubus_reg_t ESEC_SVTAG_ETYPEreg = &ESEC_SVTAG_ETYPE;

/***************************************************************************
 *ISEC_PN_EXPIRE_THD - Threshold for triggering Ingress Soft PN expiration event with non-XPN cipher suite Register
 ***************************************************************************/
soc_ubus_field_s ISEC_PN_EXPIRE_THDreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_PN_EXPIRE_THD, PN_EXPIRE_THD), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_PN_EXPIRE_THD, PN_EXPIRE_THD) },
};

soc_ubus_reg_s ISEC_PN_EXPIRE_THD = 
{
    BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD,
    BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_PN_EXPIRE_THD_NUM_FLDS,
    &ISEC_PN_EXPIRE_THDreg_FLDS[0]
};

soc_ubus_reg_t ISEC_PN_EXPIRE_THDreg = &ISEC_PN_EXPIRE_THD;

/***************************************************************************
 *ISEC_XPN_EXPIRE_THD - Threshold for triggering Ingress Soft PN expiration event with XPN cipher suite Register
 ***************************************************************************/
soc_ubus_field_s ISEC_XPN_EXPIRE_THDreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_XPN_EXPIRE_THD, XPN_EXPIRE_THD), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_XPN_EXPIRE_THD, XPN_EXPIRE_THD) },
};

soc_ubus_reg_s ISEC_XPN_EXPIRE_THD = 
{
    BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD,
    BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_XPN_EXPIRE_THD_NUM_FLDS,
    &ISEC_XPN_EXPIRE_THDreg_FLDS[0]
};

soc_ubus_reg_t ISEC_XPN_EXPIRE_THDreg = &ISEC_XPN_EXPIRE_THD;

/***************************************************************************
 *ESEC_VXLANSEC_DEST_PORT_NO - TCP/UDP Destination Port Number for VXLANSEC Register
 ***************************************************************************/
soc_ubus_field_s ISEC_VXLANSEC_DEST_PORT_NOreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_VXLANSEC_DEST_PORT_NO, DEST_PORT_NO), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_VXLANSEC_DEST_PORT_NO, DEST_PORT_NO) },
};


soc_ubus_reg_s ISEC_VXLANSEC_DEST_PORT_NO = 
{
    BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO,
    BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_VXLANSEC_DEST_PORT_NO_NUM_FLDS,
    &ISEC_VXLANSEC_DEST_PORT_NOreg_FLDS[0]
};

soc_ubus_reg_t ISEC_VXLANSEC_DEST_PORT_NOreg= &ISEC_VXLANSEC_DEST_PORT_NO;

/***************************************************************************
 *ISEC_SVTAG_CTRL - Special VLAN Tag (SVTAG) control Register
 ***************************************************************************/
soc_ubus_field_s ISEC_SVTAG_CTRLreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SVTAG_CTRL, TPID), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SVTAG_CTRL, TPID) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_SVTAG_CTRL, INS_EN), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_SVTAG_CTRL, INS_EN) },
};

soc_ubus_reg_s ISEC_SVTAG_CTRL = 
{
    BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL,
    BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_SVTAG_CTRL_NUM_FLDS,
    &ISEC_SVTAG_CTRLreg_FLDS[0]
};

soc_ubus_reg_t ISEC_SVTAG_CTRLreg= &ISEC_SVTAG_CTRL;

/***************************************************************************
 *ISEC_PTP_DEST_PORT_NO - TCP/UDP Destination Port Number for PTP Register
 ***************************************************************************/
soc_ubus_field_s ISEC_PTP_DEST_PORT_NOreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_PTP_DEST_PORT_NO, DEST_PORT_NO_1), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_PTP_DEST_PORT_NO, DEST_PORT_NO_1) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_PTP_DEST_PORT_NO, DEST_PORT_NO_2), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_PTP_DEST_PORT_NO, DEST_PORT_NO_2) },
};

soc_ubus_reg_s ISEC_PTP_DEST_PORT_NO = 
{
    BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO,
    BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_PTP_DEST_PORT_NO_NUM_FLDS,
    &ISEC_PTP_DEST_PORT_NOreg_FLDS[0]
};

soc_ubus_reg_t ISEC_PTP_DEST_PORT_NOreg= &ISEC_PTP_DEST_PORT_NO;

/***************************************************************************
 *ISEC_PBB_TPID - PBB Packet TPID values Register
 ***************************************************************************/
soc_ubus_field_s ISEC_PBB_TPIDreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_PBB_TPID_NUM_FLDS] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_PBB_TPID, B_TPID), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_PBB_TPID, B_TPID) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_PBB_TPID, I_TPID), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_PBB_TPID, I_TPID) },
};

soc_ubus_reg_s ISEC_PBB_TPID = 
{
    BCHP_ISEC_GENERAL_ISEC_PBB_TPID,
    BCHP_ISEC_GENERAL_ISEC_PBB_TPID_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_PBB_TPID_NUM_FLDS,
    &ISEC_PBB_TPIDreg_FLDS[0]
};

soc_ubus_reg_t ISEC_PBB_TPIDreg= &ISEC_PBB_TPID;

/***************************************************************************
 *ISEC_NIV_ETYPE - VNTAG Ether Type Register
 ***************************************************************************/
soc_ubus_field_s ISEC_NIV_ETYPEreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_NUM_FLDS ] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_NIV_ETYPE, ETYPE), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_NIV_ETYPE, ETYPE) },
};

soc_ubus_reg_s ISEC_NIV_ETYPE = 
{
    BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE,
    BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_NIV_ETYPE_NUM_FLDS,
    &ISEC_NIV_ETYPEreg_FLDS[0]
};

soc_ubus_reg_t ISEC_NIV_ETYPEreg= &ISEC_NIV_ETYPE;

/***************************************************************************
 *ISEC_PE_ETYPE - ETAG Ether Type Register
 ***************************************************************************/
soc_ubus_field_s ISEC_PE_ETYPEreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_NUM_FLDS ] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_PE_ETYPE, ETYPE), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_PE_ETYPE, ETYPE) },
};

soc_ubus_reg_s ISEC_PE_ETYPE = 
{
    BCHP_ISEC_GENERAL_ISEC_PE_ETYPE,
    BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_PE_ETYPE_NUM_FLDS,
    &ISEC_PE_ETYPEreg_FLDS[0]
};

soc_ubus_reg_t ISEC_PE_ETYPEreg= &ISEC_PE_ETYPE;

/***************************************************************************
 *ISEC_MGMTRULE_CFG_ETYPE_0 - Configurable EtherType register 0 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MGMTRULE_CFG_ETYPE_0reg_FLDS[ BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_NUM_FLDS ] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_ETYPE_0, ETYPE_0), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_ETYPE_0, ETYPE_0) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_ETYPE_0, ETYPE_1), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_ETYPE_0, ETYPE_1) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_ETYPE_0, ETYPE_2), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_ETYPE_0, ETYPE_2) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_ETYPE_0, ETYPE_3), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_ETYPE_0, ETYPE_3) },
};

soc_ubus_reg_s ISEC_MGMTRULE_CFG_ETYPE_0 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_0_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_ETYPE_0reg_FLDS[0]
};

soc_ubus_reg_t ISEC_MGMTRULE_CFG_ETYPE_0reg = &ISEC_MGMTRULE_CFG_ETYPE_0;

/***************************************************************************
 *ISEC_MGMTRULE_CFG_ETYPE_1 - Configurable EtherType register 1 for checking of Rudimentary Management Packet Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MGMTRULE_CFG_ETYPE_1reg_FLDS[ BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_NUM_FLDS ] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_ETYPE_1, ETYPE_0), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_ETYPE_1, ETYPE_0) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_ETYPE_1, ETYPE_1), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_ETYPE_1, ETYPE_1) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_ETYPE_1, ETYPE_2), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_ETYPE_1, ETYPE_2) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MGMTRULE_CFG_ETYPE_1, ETYPE_3), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MGMTRULE_CFG_ETYPE_1, ETYPE_3) },
};

soc_ubus_reg_s ISEC_MGMTRULE_CFG_ETYPE_1 = 
{
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MGMTRULE_CFG_ETYPE_1_NUM_FLDS,
    &ISEC_MGMTRULE_CFG_ETYPE_1reg_FLDS[0]
};

soc_ubus_reg_t ISEC_MGMTRULE_CFG_ETYPE_1reg = &ISEC_MGMTRULE_CFG_ETYPE_1;


/***************************************************************************
 *ISEC_OUT_DESTPORT_NO - TCP/UDP Destination Port Number for outgoing secure packet Register
 ***************************************************************************/
soc_ubus_field_s ISEC_OUT_DESTPORT_NOreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_NUM_FLDS ] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_OUT_DESTPORT_NO, DESTPORT_NO), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_OUT_DESTPORT_NO, DESTPORT_NO) },
};

soc_ubus_reg_s ISEC_OUT_DESTPORT_NO = 
{
    BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO,
    BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_OUT_DESTPORT_NO_NUM_FLDS,
    &ISEC_OUT_DESTPORT_NOreg_FLDS[0]
};

soc_ubus_reg_t ISEC_OUT_DESTPORT_NOreg = &ISEC_OUT_DESTPORT_NO;

/***************************************************************************
 *ISEC_MPLS_ETYPE - MPLS Ether Type values Register
 ***************************************************************************/
soc_ubus_field_s ISEC_MPLS_ETYPEreg_FLDS[ BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_NUM_FLDS ] =
{
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MPLS_ETYPE, ETYPE0), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MPLS_ETYPE, ETYPE0) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MPLS_ETYPE, ETYPE1), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MPLS_ETYPE, ETYPE1) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MPLS_ETYPE, ETYPE2), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MPLS_ETYPE, ETYPE2) },
    { MACSEC_ISEC_GENERAL_FIELD_MASK(ISEC_MPLS_ETYPE, ETYPE3), MACSEC_ISEC_GENERAL_FIELD_SHIFT(ISEC_MPLS_ETYPE, ETYPE3) },
};

soc_ubus_reg_s ISEC_MPLS_ETYPE = 
{
    BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE,
    BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_WIDTH,
    BCHP_ISEC_GENERAL_ISEC_MPLS_ETYPE_NUM_FLDS,
    &ISEC_MPLS_ETYPEreg_FLDS[0]
};

soc_ubus_reg_t ISEC_MPLS_ETYPEreg = &ISEC_MPLS_ETYPE;


/***************************************************************************
 *MACSEC_CTRL - MACsec control Register
 ***************************************************************************/
soc_ubus_field_s MACSEC_CTRLreg_FLDS[ BCHP_MACSEC_PORT_0_MACSEC_CTRL_NUM_FLDS ] =
{
    { MACSEC_FIELD_MASK(PORT_0_MACSEC_CTRL, SOFT_RESET), MACSEC_FIELD_SHIFT(PORT_0_MACSEC_CTRL, SOFT_RESET) },
    { MACSEC_FIELD_MASK(PORT_0_MACSEC_CTRL, BYPASS_EN), MACSEC_FIELD_SHIFT(PORT_0_MACSEC_CTRL, BYPASS_EN) },
};

soc_ubus_reg_s MACSEC_CTRL = 
{
    BCHP_MACSEC_PORT_0_MACSEC_CTRL,
    BCHP_MACSEC_PORT_0_MACSEC_CTRL_WIDTH,
    BCHP_MACSEC_PORT_0_MACSEC_CTRL_NUM_FLDS,
    &MACSEC_CTRLreg_FLDS[0]
};

soc_ubus_reg_t MACSEC_CTRLreg = &MACSEC_CTRL;

/***************************************************************************
 *MACSEC_ISEC_ESEC_STATUS - MACsec ESEC and ISEC status Register
 ***************************************************************************/
soc_ubus_field_s MACSEC_ESEC_ISEC_STATUSreg_FLDS[ BCHP_MACSEC_PORT_0_MACSEC_ESEC_ISEC_STATUS_NUM_FLDS ] =
{
    { MACSEC_FIELD_MASK(PORT_0_MACSEC_ESEC_ISEC_STATUS, ISEC_STATUS), MACSEC_FIELD_SHIFT(PORT_0_MACSEC_ESEC_ISEC_STATUS, ISEC_STATUS) },
    { MACSEC_FIELD_MASK(PORT_0_MACSEC_ESEC_ISEC_STATUS, ESEC_STATUS), MACSEC_FIELD_SHIFT(PORT_0_MACSEC_ESEC_ISEC_STATUS, ESEC_STATUS) },
};

soc_ubus_reg_s MACSEC_ESEC_ISEC_STATUS = 
{
    BCHP_MACSEC_PORT_0_MACSEC_ESEC_ISEC_STATUS,
    BCHP_MACSEC_PORT_0_MACSEC_ESEC_ISEC_STATUS_WIDTH,
    BCHP_MACSEC_PORT_0_MACSEC_ESEC_ISEC_STATUS_NUM_FLDS,
    &MACSEC_ESEC_ISEC_STATUSreg_FLDS[0]
};

soc_ubus_reg_t MACSEC_ESEC_ISEC_STATUSreg = &MACSEC_ESEC_ISEC_STATUS;


/***************************************************************************
 *MACSEC_HW_RESET_CONTROL - MACSEC Memory initialization Register
 ***************************************************************************/
soc_ubus_field_s MACSEC_HW_RESET_CONTROLreg_FLDS[ BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_NUM_FLDS ] =
{
    { MACSEC_GENERAL_FIELD_MASK(MACSEC_HW_RESET_CONTROL, MEM_TABLE_INIT), MACSEC_GENERAL_FIELD_SHIFT(MACSEC_HW_RESET_CONTROL, MEM_TABLE_INIT) },
    { MACSEC_GENERAL_FIELD_MASK(MACSEC_HW_RESET_CONTROL, MIB_INIT), MACSEC_GENERAL_FIELD_SHIFT(MACSEC_HW_RESET_CONTROL, MIB_INIT) },
    { MACSEC_GENERAL_FIELD_MASK(MACSEC_HW_RESET_CONTROL, TCAM_INIT), MACSEC_GENERAL_FIELD_SHIFT(MACSEC_HW_RESET_CONTROL, TCAM_INIT) },
    { MACSEC_GENERAL_FIELD_MASK(MACSEC_HW_RESET_CONTROL, ISEC_MIB_SA_INIT_DONE), MACSEC_GENERAL_FIELD_SHIFT(MACSEC_HW_RESET_CONTROL, ISEC_MIB_SA_INIT_DONE) },
};

soc_ubus_reg_s MACSEC_HW_RESET_CONTROL = 
{
    BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL,
    BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_WIDTH,
    BCHP_MACSEC_GENERAL_MACSEC_HW_RESET_CONTROL_NUM_FLDS,
    &MACSEC_HW_RESET_CONTROLreg_FLDS[0]
};

soc_ubus_reg_t MACSEC_HW_RESET_CONTROLreg = &MACSEC_HW_RESET_CONTROL;

/***************************************************************************
 *MACSEC_TDM_WRAP_PTR
 ***************************************************************************/
soc_ubus_field_s MACSEC_TDM_WRAP_PTRreg_FLDS[ BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_NUM_FLDS ] =
{
    { MACSEC_GENERAL_FIELD_MASK(MACSEC_TDM_WRAP_PTR, TDM_WRAP_PTR), MACSEC_GENERAL_FIELD_SHIFT(MACSEC_TDM_WRAP_PTR, TDM_WRAP_PTR) },
    { MACSEC_GENERAL_FIELD_MASK(MACSEC_TDM_WRAP_PTR, TDM_2_WRAP_PTR), MACSEC_GENERAL_FIELD_SHIFT(MACSEC_TDM_WRAP_PTR, TDM_2_WRAP_PTR) },
    { MACSEC_GENERAL_FIELD_MASK(MACSEC_TDM_WRAP_PTR, ACTIVE_TDM_CAL), MACSEC_GENERAL_FIELD_SHIFT(MACSEC_TDM_WRAP_PTR, ACTIVE_TDM_CAL) },
};

soc_ubus_reg_s MACSEC_TDM_WRAP_PTR = 
{
    BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR,
    BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_WIDTH,
    BCHP_MACSEC_GENERAL_MACSEC_TDM_WRAP_PTR_NUM_FLDS,
    &MACSEC_TDM_WRAP_PTRreg_FLDS[0]
};

soc_ubus_reg_t MACSEC_TDM_WRAP_PTRreg = &MACSEC_TDM_WRAP_PTR;
