<stg><name>chebyshev_openmp</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %data_in) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %data_out) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_out_addr = getelementptr [100 x i32]* %data_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_out_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @chebyshev_openmp_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:1  %icmp_ln48 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln48, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %data_out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln52 = icmp eq i7 %k_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln52, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln53 = zext i7 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_in_addr = getelementptr [100 x i16]* %data_in, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="data_in_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="7">
<![CDATA[
:2  %data_in_load = load i16* %data_in_addr, align 2

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="7">
<![CDATA[
:2  %data_in_load = load i16* %data_in_addr, align 2

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="16">
<![CDATA[
:3  %A = sext i16 %data_in_load to i32

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="28" op_0_bw="16">
<![CDATA[
:4  %sext_ln54 = sext i16 %data_in_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:5  %mul_ln54 = mul i28 %sext_ln54, %sext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:6  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %mul_ln54, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln54 = add nsw i32 %shl_ln, -20

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %mul_ln54_1 = mul i32 %A, %A

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln54_2 = mul i32 %add_ln54, %mul_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln54_1 = add nsw i32 %mul_ln54_2, 5

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln54_3 = mul nsw i32 %A, %add_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %data_out_addr_1 = getelementptr [100 x i32]* %data_out, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="data_out_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:13  store i32 %mul_ln54_3, i32* %data_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %data_out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="data_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="data_out" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="data_in" to="specbitsmap_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="59" from="data_out" to="specbitsmap_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="60" from="data_out" to="data_out_addr" fromId="54" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_61" to="data_out_addr" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_61" to="data_out_addr" fromId="61" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specbitsmap_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="70" from="chebyshev_openmp_str" to="spectopmodule_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="i_0" fromId="71" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="73" from="br_ln48" to="i_0" fromId="12" toId="13">
</dataflow>
<dataflow id="74" from="i" to="i_0" fromId="16" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="75" from="br_ln0" to="i_0" fromId="28" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="76" from="i_0" to="icmp_ln48" fromId="13" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_77" to="icmp_ln48" fromId="77" toId="14">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="79" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty" fromId="81" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_81" to="empty" fromId="81" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_81" to="empty" fromId="81" toId="15">
</dataflow>
<dataflow id="85" from="i_0" to="i" fromId="13" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_86" to="i" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="icmp_ln48" to="br_ln48" fromId="14" toId="17">
</dataflow>
<dataflow id="89" from="data_out_addr" to="v" fromId="9" toId="19">
</dataflow>
<dataflow id="90" from="k" to="k_0" fromId="23" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="91" from="br_ln52" to="k_0" fromId="41" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="92" from="StgValue_71" to="k_0" fromId="71" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="br_ln52" to="k_0" fromId="18" toId="20">
</dataflow>
<dataflow id="94" from="k_0" to="icmp_ln52" fromId="20" toId="21">
</dataflow>
<dataflow id="95" from="StgValue_77" to="icmp_ln52" fromId="77" toId="21">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="79" toId="22">
</dataflow>
<dataflow id="97" from="StgValue_81" to="empty_2" fromId="81" toId="22">
</dataflow>
<dataflow id="98" from="StgValue_81" to="empty_2" fromId="81" toId="22">
</dataflow>
<dataflow id="99" from="StgValue_81" to="empty_2" fromId="81" toId="22">
</dataflow>
<dataflow id="100" from="k_0" to="k" fromId="20" toId="23">
</dataflow>
<dataflow id="101" from="StgValue_86" to="k" fromId="86" toId="23">
</dataflow>
<dataflow id="102" from="icmp_ln52" to="br_ln52" fromId="21" toId="24">
</dataflow>
<dataflow id="103" from="k_0" to="zext_ln53" fromId="20" toId="25">
</dataflow>
<dataflow id="104" from="data_in" to="data_in_addr" fromId="53" toId="26">
</dataflow>
<dataflow id="105" from="StgValue_61" to="data_in_addr" fromId="61" toId="26">
</dataflow>
<dataflow id="106" from="zext_ln53" to="data_in_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="107" from="data_in_addr" to="data_in_load" fromId="26" toId="27">
</dataflow>
<dataflow id="108" from="data_in_addr" to="data_in_load" fromId="26" toId="29">
</dataflow>
<dataflow id="109" from="data_in_load" to="A" fromId="29" toId="30">
</dataflow>
<dataflow id="110" from="data_in_load" to="sext_ln54" fromId="29" toId="31">
</dataflow>
<dataflow id="111" from="sext_ln54" to="mul_ln54" fromId="31" toId="32">
</dataflow>
<dataflow id="112" from="sext_ln54" to="mul_ln54" fromId="31" toId="32">
</dataflow>
<dataflow id="114" from="_ssdm_op_BitConcatenate.i32.i28.i4" to="shl_ln" fromId="113" toId="33">
</dataflow>
<dataflow id="115" from="mul_ln54" to="shl_ln" fromId="32" toId="33">
</dataflow>
<dataflow id="117" from="StgValue_116" to="shl_ln" fromId="116" toId="33">
</dataflow>
<dataflow id="118" from="shl_ln" to="add_ln54" fromId="33" toId="34">
</dataflow>
<dataflow id="120" from="StgValue_119" to="add_ln54" fromId="119" toId="34">
</dataflow>
<dataflow id="121" from="A" to="mul_ln54_1" fromId="30" toId="35">
</dataflow>
<dataflow id="122" from="A" to="mul_ln54_1" fromId="30" toId="35">
</dataflow>
<dataflow id="123" from="add_ln54" to="mul_ln54_2" fromId="34" toId="36">
</dataflow>
<dataflow id="124" from="mul_ln54_1" to="mul_ln54_2" fromId="35" toId="36">
</dataflow>
<dataflow id="125" from="mul_ln54_2" to="add_ln54_1" fromId="36" toId="37">
</dataflow>
<dataflow id="127" from="StgValue_126" to="add_ln54_1" fromId="126" toId="37">
</dataflow>
<dataflow id="128" from="A" to="mul_ln54_3" fromId="30" toId="38">
</dataflow>
<dataflow id="129" from="add_ln54_1" to="mul_ln54_3" fromId="37" toId="38">
</dataflow>
<dataflow id="130" from="data_out" to="data_out_addr_1" fromId="54" toId="39">
</dataflow>
<dataflow id="131" from="StgValue_61" to="data_out_addr_1" fromId="61" toId="39">
</dataflow>
<dataflow id="132" from="zext_ln53" to="data_out_addr_1" fromId="25" toId="39">
</dataflow>
<dataflow id="133" from="mul_ln54_3" to="store_ln54" fromId="38" toId="40">
</dataflow>
<dataflow id="134" from="data_out_addr_1" to="store_ln54" fromId="39" toId="40">
</dataflow>
<dataflow id="135" from="data_out_addr" to="v" fromId="9" toId="42">
</dataflow>
<dataflow id="136" from="v" to="ret_ln67" fromId="42" toId="43">
</dataflow>
<dataflow id="137" from="icmp_ln48" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="138" from="icmp_ln52" to="StgValue_3" fromId="21" toId="3">
</dataflow>
</dataflows>


</stg>
