digraph "G" {
const0 [opcode=const, constVal="8"];
const1 [opcode=const, constVal="2560"];
i2_mul1 [opcode=mul];
i2_add1 [opcode=add];
i3_load [opcode=load];
const2 [opcode=const, constVal="3"];
i4_mul [opcode=mul];
c1 [opcode=input];
i5_load [opcode=load];
i6_mul [opcode=mul];
const3 [opcode=const, constVal="2"];
i7_ashr [opcode=ashr];
const4 [opcode=const, constVal="3584"];
i8_data_size1 [opcode=const, constVal="4"];
i8_mul1 [opcode=mul];
i8_add1 [opcode=add];
i9_load [opcode=load];
i10_mul [opcode=mul];
i11_ashr [opcode=ashr];
i12_mul [opcode=mul];
i13_mul [opcode=mul];
i14_mul [opcode=mul];
const5 [opcode=const, constVal="2816"];
i15_data_size1 [opcode=const, constVal="4"];
i15_mul1 [opcode=mul];
i15_add1 [opcode=add];
i16_store [opcode=store];
const6 [opcode=const, constVal="1"];
i17_add [opcode=add];
input0 [opcode=input];
i18_icmp [opcode=icmp];
i19_br [opcode="io_width_1", original_opcode=br];
const3_dup_1 [opcode=const, constVal="2"];
const0 -> i2_mul1 [operand=any2input];
const1 -> i2_add1 [operand=any2input];
i2_mul1 -> i2_add1 [operand=any2input];
i2_add1 -> i3_load [operand=addr];
i3_load -> i4_mul [operand=any2input];
i3_load -> i12_mul [operand=any2input];
const2 -> i4_mul [operand=any2input];
i4_mul -> i6_mul [operand=any2input];
i4_mul -> i10_mul [operand=any2input];
c1 -> i5_load [operand=addr];
i5_load -> i6_mul [operand=any2input];
i5_load -> i12_mul [operand=any2input];
i6_mul -> i7_ashr [operand=LHS];
const3 -> i7_ashr [operand=RHS];
i7_ashr -> i13_mul [operand=any2input];
const4 -> i8_add1 [operand=any2input];
i8_data_size1 -> i8_mul1 [operand=any2input];
i8_mul1 -> i8_add1 [operand=any2input];
i8_add1 -> i9_load [operand=addr];
i9_load -> i10_mul [operand=any2input];
i10_mul -> i11_ashr [operand=LHS];
i11_ashr -> i14_mul [operand=any2input];
i12_mul -> i13_mul [operand=any2input];
i13_mul -> i14_mul [operand=any2input];
i14_mul -> i16_store [operand=data];
const5 -> i15_add1 [operand=any2input];
i15_data_size1 -> i15_mul1 [operand=any2input];
i15_mul1 -> i15_add1 [operand=any2input];
i15_add1 -> i16_store [operand=addr];
const6 -> i17_add [operand=any2input];
i17_add -> i18_icmp [operand=LHS];
i17_add -> i2_mul1 [operand=any2input];
i17_add -> i8_mul1 [operand=any2input];
i17_add -> i15_mul1 [operand=any2input];
i17_add -> i17_add [operand=any2input];
input0 -> i18_icmp [operand=RHS];
i18_icmp -> i19_br [operand="branch_cond"];
const3_dup_1 -> i11_ashr [operand=RHS];
}
