// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : nexys4ddr.v
// Device     : xc7a100tcsg324-1
// LiteX sha1 : fa8e7833b
// Date       : 2025-12-04 16:30:13
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module nexys4ddr (
    (* dont_touch = "true" *)
    input  wire          clk100,
    input  wire          cpu_reset,
    output wire   [12:0] ddram_a,
    output wire    [2:0] ddram_ba,
    output wire          ddram_cas_n,
    output wire          ddram_cke,
    output wire          ddram_clk_n,
    output wire          ddram_clk_p,
    output wire          ddram_cs_n,
    output wire    [1:0] ddram_dm,
    inout  wire   [15:0] ddram_dq,
    inout  wire    [1:0] ddram_dqs_n,
    inout  wire    [1:0] ddram_dqs_p,
    output wire          ddram_odt,
    output wire          ddram_ras_n,
    output wire          ddram_we_n,
    (* dont_touch = "true" *)
    output wire          eth_clocks_ref_clk,
    input  wire          eth_crs_dv,
    input  wire          eth_int_n,
    output wire          eth_mdc,
    inout  wire          eth_mdio,
    output wire          eth_rst_n,
    input  wire    [1:0] eth_rx_data,
    input  wire          eth_rx_er,
    output wire    [1:0] eth_tx_data,
    output wire          eth_tx_en,
    input  wire          sdcard_cd,
    output wire          sdcard_clk,
    inout  wire          sdcard_cmd,
    inout  wire    [3:0] sdcard_data,
    output wire          sdcard_rst,
    input  wire          serial_rx,
    output reg           serial_tx,
    output reg           servo0,
    output reg           servo1,
    output reg           servo2,
    output reg           servo3,
    output wire          user_led0,
    output wire          user_led1,
    output wire          user_led10,
    output wire          user_led11,
    output wire          user_led12,
    output wire          user_led13,
    output wire          user_led14,
    output wire          user_led15,
    output wire          user_led2,
    output wire          user_led3,
    output wire          user_led4,
    output wire          user_led5,
    output wire          user_led6,
    output wire          user_led7,
    output wire          user_led8,
    output wire          user_led9,
    output wire    [3:0] vga_b,
    output wire    [3:0] vga_g,
    output wire          vga_hsync_n,
    output wire    [3:0] vga_r,
    output wire          vga_vsync_n
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
_SoCLinux
└─── crg (_CRG)
│    └─── pll (S7MMCM)
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [MMCME2_ADV]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    └─── idelayctrl (S7IDELAYCTRL)
│    │    └─── [IDELAYCTRL]
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (VexRiscvSMP)
│    └─── [VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1]
└─── dma_bus (SoCBusHandler)
│    └─── converter_0* (Converter)
│    │    └─── upconverter_0* (UpConverter)
│    └─── converter_1* (Converter)
│    │    └─── upconverter_0* (UpConverter)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── rom (SRAM)
└─── sram (SRAM)
└─── identifier (Identifier)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    └─── eventsourcelevel_1* (EventSourceLevel)
│    └─── phy (RS232PHY)
│    │    └─── tx (RS232PHYTX)
│    │    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    │    └─── fsm (FSM)
│    │    └─── rx (RS232PHYRX)
│    │    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    │    └─── fsm (FSM)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── ddrphy (A7DDRPHY)
│    └─── tappeddelayline_0* (TappedDelayLine)
│    └─── dqspattern_0* (DQSPattern)
│    └─── bitslip_0* (BitSlip)
│    └─── bitslip_1* (BitSlip)
│    └─── bitslip_2* (BitSlip)
│    └─── bitslip_3* (BitSlip)
│    └─── tappeddelayline_1* (TappedDelayLine)
│    └─── bitslip_4* (BitSlip)
│    └─── bitslip_5* (BitSlip)
│    └─── bitslip_6* (BitSlip)
│    └─── bitslip_7* (BitSlip)
│    └─── bitslip_8* (BitSlip)
│    └─── bitslip_9* (BitSlip)
│    └─── bitslip_10* (BitSlip)
│    └─── bitslip_11* (BitSlip)
│    └─── bitslip_12* (BitSlip)
│    └─── bitslip_13* (BitSlip)
│    └─── bitslip_14* (BitSlip)
│    └─── bitslip_15* (BitSlip)
│    └─── bitslip_16* (BitSlip)
│    └─── bitslip_17* (BitSlip)
│    └─── bitslip_18* (BitSlip)
│    └─── bitslip_19* (BitSlip)
│    └─── bitslip_20* (BitSlip)
│    └─── bitslip_21* (BitSlip)
│    └─── bitslip_22* (BitSlip)
│    └─── bitslip_23* (BitSlip)
│    └─── bitslip_24* (BitSlip)
│    └─── bitslip_25* (BitSlip)
│    └─── bitslip_26* (BitSlip)
│    └─── bitslip_27* (BitSlip)
│    └─── bitslip_28* (BitSlip)
│    └─── bitslip_29* (BitSlip)
│    └─── bitslip_30* (BitSlip)
│    └─── bitslip_31* (BitSlip)
│    └─── bitslip_32* (BitSlip)
│    └─── bitslip_33* (BitSlip)
│    └─── bitslip_34* (BitSlip)
│    └─── bitslip_35* (BitSlip)
│    └─── tappeddelayline_2* (TappedDelayLine)
│    └─── tappeddelayline_3* (TappedDelayLine)
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [OBUFDS]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IOBUFDS]
│    └─── [OSERDESE2]
│    └─── [IOBUFDS]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
└─── sdram (LiteDRAMCore)
│    └─── dfii (DFIInjector)
│    │    └─── pi0 (PhaseInjector)
│    │    └─── pi1 (PhaseInjector)
│    └─── controller (LiteDRAMController)
│    │    └─── refresher (Refresher)
│    │    │    └─── timer (RefreshTimer)
│    │    │    └─── postponer (RefreshPostponer)
│    │    │    └─── sequencer (RefreshSequencer)
│    │    │    │    └─── refreshexecuter_0* (RefreshExecuter)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_0* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_1* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_2* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_3* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_4* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_5* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_6* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_7* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── multiplexer (Multiplexer)
│    │    │    └─── choose_cmd (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── choose_req (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── _steerer_0* (_Steerer)
│    │    │    └─── trrdcon (tXXDController)
│    │    │    └─── tfawcon (tFAWController)
│    │    │    └─── tccdcon (tXXDController)
│    │    │    └─── twtrcon (tXXDController)
│    │    │    └─── fsm (FSM)
│    └─── crossbar (LiteDRAMCrossbar)
│    │    └─── roundrobin_0* (RoundRobin)
│    │    └─── roundrobin_1* (RoundRobin)
│    │    └─── roundrobin_2* (RoundRobin)
│    │    └─── roundrobin_3* (RoundRobin)
│    │    └─── roundrobin_4* (RoundRobin)
│    │    └─── roundrobin_5* (RoundRobin)
│    │    └─── roundrobin_6* (RoundRobin)
│    │    └─── roundrobin_7* (RoundRobin)
└─── ethphy (LiteEthPHYRMII)
│    └─── crg (LiteEthPHYRMIICRG)
│    │    └─── hw_reset (LiteEthPHYHWReset)
│    └─── tx (LiteEthPHYRMIITX)
│    │    └─── timer (LiteEthPHYRMIITimer)
│    │    └─── converter (Converter)
│    │    │    └─── _downconverter_0* (_DownConverter)
│    └─── rx (LiteEthPHYRMIIRX)
│    │    └─── timer (LiteEthPHYRMIITimer)
│    │    └─── converter (Converter)
│    │    │    └─── _upconverter_0* (_UpConverter)
│    │    └─── delay (Delay)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── buffer_1* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── pipeline_0* (Pipeline)
│    │    └─── speed_detect (LiteEthPHYRMIISpeedDetect)
│    │    │    └─── fsm (FSM)
│    └─── mdio (LiteEthPHYMDIO)
└─── ethmac (LiteEthMAC)
│    └─── core (LiteEthMACCore)
│    │    └─── tx_datapath (TXDatapath)
│    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _downconverter_0* (_DownConverter)
│    │    │    └─── liteethmactxlastbe_0* (LiteEthMACTXLastBE)
│    │    │    │    └─── last_handler (LiteEthLastHandler)
│    │    │    │    │    └─── fsm (FSM)
│    │    │    └─── liteethmacpaddinginserter_0* (LiteEthMACPaddingInserter)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── liteethmaccrc32inserter_0* (LiteEthMACCRC32Inserter)
│    │    │    │    └─── crc (LiteEthMACCRC32)
│    │    │    │    │    └─── liteethmaccrcengine_0* (LiteEthMACCRCEngine)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── liteethmacpreambleinserter_0* (LiteEthMACPreambleInserter)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── liteethmacgap_0* (LiteEthMACGap)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── pipeline_0* (Pipeline)
│    │    └─── rx_datapath (RXDatapath)
│    │    │    └─── liteethmacpreamblechecker_0* (LiteEthMACPreambleChecker)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    │    │    └─── liteethmaccrc32checker_0* (LiteEthMACCRC32Checker)
│    │    │    │    └─── crc (LiteEthMACCRC32Check)
│    │    │    │    │    └─── engine (LiteEthMACCRCEngine)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fsm (FSM)
│    │    │    │    └─── buffer_0* (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── pulsesynchronizer_1* (PulseSynchronizer)
│    │    │    └─── liteethmacpaddingchecker_0* (LiteEthMACPaddingChecker)
│    │    │    └─── liteethmacrxlastbe_0* (LiteEthMACRXLastBE)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    └─── pipeline_0* (Pipeline)
│    └─── interface (LiteEthMACWishboneInterface)
│    │    └─── sram (LiteEthMACSRAM)
│    │    │    └─── writer (LiteEthMACSRAMWriter)
│    │    │    │    └─── ev (EventManager)
│    │    │    │    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    │    │    └─── stat_fifo (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── reader (LiteEthMACSRAMReader)
│    │    │    │    └─── ev (EventManager)
│    │    │    │    │    └─── eventsourcepulse_0* (EventSourcePulse)
│    │    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── ev (SharedIRQ)
│    │    └─── sram_0* (SRAM)
│    │    └─── sram_1* (SRAM)
│    │    └─── decoder_0* (Decoder)
│    │    └─── sram_2* (SRAM)
│    │    └─── sram_3* (SRAM)
│    │    └─── decoder_1* (Decoder)
│    └─── ev (SharedIRQ)
└─── videophy (VideoVGAPHY)
└─── video_framebuffer_vtg (VideoTimingGenerator)
│    └─── fsm (FSM)
└─── video_framebuffer (VideoFrameBuffer)
│    └─── dma (LiteDRAMDMAReader)
│    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFO)
│    │    └─── syncfifo_1* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── fsm (FSM)
│    └─── conv (Converter)
│    │    └─── _downconverter_0* (_DownConverter)
│    └─── cdc (ClockDomainCrossing)
│    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    └─── graycounter_1* (GrayCounter)
│    └─── fsm_0* (FSM)
└─── leds (LedChaser)
│    └─── waittimer_0* (WaitTimer)
└─── servo0 (PWM)
└─── servo1 (PWM)
└─── servo2 (PWM)
└─── servo3 (PWM)
└─── sdcard (LiteSDCard)
│    └─── phy (SDPHY)
│    │    └─── clocker (SDPHYClocker)
│    │    └─── init (SDPHYInit)
│    │    │    └─── fsm (FSM)
│    │    └─── cmdw (SDPHYCMDW)
│    │    │    └─── fsm (FSM)
│    │    └─── cmdr (SDPHYCMDR)
│    │    │    └─── cmdr (SDPHYR)
│    │    │    │    └─── converter (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    │    └─── buf (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── fsm (FSM)
│    │    └─── dataw (SDPHYDATAW)
│    │    │    └─── crc (SDPHYR)
│    │    │    │    └─── converter (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    │    └─── buf (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── crc16 (CRC16)
│    │    │    │    └─── crc_0* (CRC)
│    │    │    │    └─── crc_1* (CRC)
│    │    │    │    └─── crc_2* (CRC)
│    │    │    │    └─── crc_3* (CRC)
│    │    │    └─── fsm (FSM)
│    │    └─── datar (SDPHYDATAR)
│    │    │    └─── crc16 (CRC16)
│    │    │    │    └─── crc_0* (CRC)
│    │    │    │    └─── crc_1* (CRC)
│    │    │    │    └─── crc_2* (CRC)
│    │    │    │    └─── crc_3* (CRC)
│    │    │    └─── datar_1x (SDPHYR)
│    │    │    │    └─── converter (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    │    └─── buf (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── datar_4x (SDPHYR)
│    │    │    │    └─── converter (Converter)
│    │    │    │    │    └─── _upconverter_0* (_UpConverter)
│    │    │    │    └─── buf (Buffer)
│    │    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── fsm (FSM)
│    │    └─── io (SDPHYIOGen)
│    └─── core (SDCore)
│    │    └─── crc7_inserter (CRC)
│    │    └─── fsm (FSM)
│    └─── block2mem (SDBlock2MemDMA)
│    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── converter_0* (Converter)
│    │    │    └─── _upconverter_0* (_UpConverter)
│    │    └─── dma (WishboneDMAWriter)
│    │    │    └─── fsm (FSM)
│    └─── mem2block (SDMem2BlockDMA)
│    │    └─── dma (WishboneDMAReader)
│    │    │    └─── fifo (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── fsm (FSM)
│    │    └─── converter_0* (Converter)
│    │    │    └─── _downconverter_0* (_DownConverter)
│    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    └─── ev (EventManager)
│    │    └─── eventsourcepulse_0* (EventSourcePulse)
│    │    └─── eventsourcepulse_1* (EventSourcePulse)
│    │    └─── eventsourcepulse_2* (EventSourcePulse)
│    │    └─── eventsourcelevel_0* (EventSourceLevel)
│    │    └─── eventsourcelevel_1* (EventSourceLevel)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_5* (CSRStatus)
│    │    └─── csrstatus_6* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_7* (CSRStatus)
│    │    └─── csrstatus_8* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_9* (CSRStatus)
│    │    └─── csrstatus_10* (CSRStatus)
│    │    └─── csrstatus_11* (CSRStatus)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── sram_0* (SRAM)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstorage_9* (CSRStorage)
│    │    └─── csrstorage_10* (CSRStorage)
│    │    └─── csrstorage_11* (CSRStorage)
│    │    └─── csrstatus_5* (CSRStatus)
│    │    └─── csrstorage_12* (CSRStorage)
│    │    └─── csrstatus_6* (CSRStatus)
│    │    └─── csrstorage_13* (CSRStorage)
│    │    └─── csrstorage_14* (CSRStorage)
│    │    └─── csrstorage_15* (CSRStorage)
│    │    └─── csrstatus_7* (CSRStatus)
│    │    └─── csrstorage_16* (CSRStorage)
│    │    └─── csrstatus_8* (CSRStatus)
│    │    └─── csrstatus_9* (CSRStatus)
│    │    └─── csrstatus_10* (CSRStatus)
│    │    └─── csrstorage_17* (CSRStorage)
│    └─── csrbank_6* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_7* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    └─── csrbank_8* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    └─── csrbank_9* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    └─── csrbank_10* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    └─── csrbank_11* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_12* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
│    └─── csrbank_13* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_14* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
└─── csr_interconnect (InterconnectShared)
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [ODDR]
└─── [FDPE]
└─── [FDPE]
└─── [ODDR]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [IDDR]
└─── [ODDR]
└─── [ODDR]
└─── [IDDR]
└─── [IDDR]
└─── [IDDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [IDDR]
└─── [IDDR]
└─── [IDDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [IOBUF]
└─── [IOBUF]
└─── [ODDR]
└─── [IOBUF]
└─── [IOBUF]
└─── [IOBUF]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [IDDR]
└─── [IDDR]
└─── [ODDR]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg     [2:0] bankmachine0_next_state = 3'd0;
reg     [2:0] bankmachine0_state = 3'd0;
reg     [2:0] bankmachine1_next_state = 3'd0;
reg     [2:0] bankmachine1_state = 3'd0;
reg     [2:0] bankmachine2_next_state = 3'd0;
reg     [2:0] bankmachine2_state = 3'd0;
reg     [2:0] bankmachine3_next_state = 3'd0;
reg     [2:0] bankmachine3_state = 3'd0;
reg     [2:0] bankmachine4_next_state = 3'd0;
reg     [2:0] bankmachine4_state = 3'd0;
reg     [2:0] bankmachine5_next_state = 3'd0;
reg     [2:0] bankmachine5_state = 3'd0;
reg     [2:0] bankmachine6_next_state = 3'd0;
reg     [2:0] bankmachine6_state = 3'd0;
reg     [2:0] bankmachine7_next_state = 3'd0;
reg     [2:0] bankmachine7_state = 3'd0;
reg     [1:0] clockdomainsrenamer_liteethmacsramreader_next_state = 2'd0;
reg     [1:0] clockdomainsrenamer_liteethmacsramreader_state = 2'd0;
reg     [2:0] clockdomainsrenamer_liteethmacsramwriter_next_state = 3'd0;
reg     [2:0] clockdomainsrenamer_liteethmacsramwriter_state = 3'd0;
reg           clockdomainsrenamer_next_state = 1'd0;
reg     [1:0] clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state = 2'd0;
reg     [1:0] clockdomainsrenamer_rxdatapath_bufferizeendpoints_state = 2'd0;
reg           clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_next_state = 1'd0;
reg           clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_state = 1'd0;
reg           clockdomainsrenamer_state = 1'd0;
reg     [1:0] clockdomainsrenamer_txdatapath_bufferizeendpoints_next_state = 2'd0;
reg     [1:0] clockdomainsrenamer_txdatapath_bufferizeendpoints_state = 2'd0;
reg           clockdomainsrenamer_txdatapath_liteethmacgap_next_state = 1'd0;
reg           clockdomainsrenamer_txdatapath_liteethmacgap_state = 1'd0;
reg           clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_next_state = 1'd0;
reg           clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_state = 1'd0;
reg     [1:0] clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_next_state = 2'd0;
reg     [1:0] clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state = 2'd0;
reg           clockdomainsrenamer_txdatapath_liteethmactxlastbe_next_state = 1'd0;
reg           clockdomainsrenamer_txdatapath_liteethmactxlastbe_state = 1'd0;
wire    [4:0] csr_bankarray_adr;
wire   [31:0] csr_bankarray_csrbank0_bus_errors_r;
reg           csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_bus_errors_w;
reg           csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_reset0_r;
reg           csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_reset0_w;
reg           csr_bankarray_csrbank0_reset0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scratch0_r;
reg           csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scratch0_w;
reg           csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire          csr_bankarray_csrbank0_sel;
wire          csr_bankarray_csrbank10_enable0_r;
reg           csr_bankarray_csrbank10_enable0_re = 1'd0;
wire          csr_bankarray_csrbank10_enable0_w;
reg           csr_bankarray_csrbank10_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_period0_r;
reg           csr_bankarray_csrbank10_period0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_period0_w;
reg           csr_bankarray_csrbank10_period0_we = 1'd0;
wire          csr_bankarray_csrbank10_sel;
wire   [31:0] csr_bankarray_csrbank10_width0_r;
reg           csr_bankarray_csrbank10_width0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank10_width0_w;
reg           csr_bankarray_csrbank10_width0_we = 1'd0;
wire          csr_bankarray_csrbank11_en0_r;
reg           csr_bankarray_csrbank11_en0_re = 1'd0;
wire          csr_bankarray_csrbank11_en0_w;
reg           csr_bankarray_csrbank11_en0_we = 1'd0;
wire          csr_bankarray_csrbank11_ev_enable0_r;
reg           csr_bankarray_csrbank11_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank11_ev_enable0_w;
reg           csr_bankarray_csrbank11_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank11_ev_pending_r;
reg           csr_bankarray_csrbank11_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank11_ev_pending_w;
reg           csr_bankarray_csrbank11_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank11_ev_status_r;
reg           csr_bankarray_csrbank11_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank11_ev_status_w;
reg           csr_bankarray_csrbank11_ev_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_load0_r;
reg           csr_bankarray_csrbank11_load0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_load0_w;
reg           csr_bankarray_csrbank11_load0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_reload0_r;
reg           csr_bankarray_csrbank11_reload0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_reload0_w;
reg           csr_bankarray_csrbank11_reload0_we = 1'd0;
wire          csr_bankarray_csrbank11_sel;
wire          csr_bankarray_csrbank11_update_value0_r;
reg           csr_bankarray_csrbank11_update_value0_re = 1'd0;
wire          csr_bankarray_csrbank11_update_value0_w;
reg           csr_bankarray_csrbank11_update_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_value_r;
reg           csr_bankarray_csrbank11_value_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_value_w;
reg           csr_bankarray_csrbank11_value_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank12_ev_enable0_r;
reg           csr_bankarray_csrbank12_ev_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank12_ev_enable0_w;
reg           csr_bankarray_csrbank12_ev_enable0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank12_ev_pending_r;
reg           csr_bankarray_csrbank12_ev_pending_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank12_ev_pending_w;
reg           csr_bankarray_csrbank12_ev_pending_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank12_ev_status_r;
reg           csr_bankarray_csrbank12_ev_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank12_ev_status_w;
reg           csr_bankarray_csrbank12_ev_status_we = 1'd0;
wire          csr_bankarray_csrbank12_rxempty_r;
reg           csr_bankarray_csrbank12_rxempty_re = 1'd0;
wire          csr_bankarray_csrbank12_rxempty_w;
reg           csr_bankarray_csrbank12_rxempty_we = 1'd0;
wire          csr_bankarray_csrbank12_rxfull_r;
reg           csr_bankarray_csrbank12_rxfull_re = 1'd0;
wire          csr_bankarray_csrbank12_rxfull_w;
reg           csr_bankarray_csrbank12_rxfull_we = 1'd0;
wire          csr_bankarray_csrbank12_sel;
wire          csr_bankarray_csrbank12_txempty_r;
reg           csr_bankarray_csrbank12_txempty_re = 1'd0;
wire          csr_bankarray_csrbank12_txempty_w;
reg           csr_bankarray_csrbank12_txempty_we = 1'd0;
wire          csr_bankarray_csrbank12_txfull_r;
reg           csr_bankarray_csrbank12_txfull_re = 1'd0;
wire          csr_bankarray_csrbank12_txfull_w;
reg           csr_bankarray_csrbank12_txfull_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_dma_base0_r;
reg           csr_bankarray_csrbank13_dma_base0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_dma_base0_w;
reg           csr_bankarray_csrbank13_dma_base0_we = 1'd0;
wire          csr_bankarray_csrbank13_dma_done_r;
reg           csr_bankarray_csrbank13_dma_done_re = 1'd0;
wire          csr_bankarray_csrbank13_dma_done_w;
reg           csr_bankarray_csrbank13_dma_done_we = 1'd0;
wire          csr_bankarray_csrbank13_dma_enable0_r;
reg           csr_bankarray_csrbank13_dma_enable0_re = 1'd0;
wire          csr_bankarray_csrbank13_dma_enable0_w;
reg           csr_bankarray_csrbank13_dma_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_dma_length0_r;
reg           csr_bankarray_csrbank13_dma_length0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_dma_length0_w;
reg           csr_bankarray_csrbank13_dma_length0_we = 1'd0;
wire          csr_bankarray_csrbank13_dma_loop0_r;
reg           csr_bankarray_csrbank13_dma_loop0_re = 1'd0;
wire          csr_bankarray_csrbank13_dma_loop0_w;
reg           csr_bankarray_csrbank13_dma_loop0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_dma_offset_r;
reg           csr_bankarray_csrbank13_dma_offset_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_dma_offset_w;
reg           csr_bankarray_csrbank13_dma_offset_we = 1'd0;
wire          csr_bankarray_csrbank13_sel;
wire          csr_bankarray_csrbank14_enable0_r;
reg           csr_bankarray_csrbank14_enable0_re = 1'd0;
wire          csr_bankarray_csrbank14_enable0_w;
reg           csr_bankarray_csrbank14_enable0_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_hres0_r;
reg           csr_bankarray_csrbank14_hres0_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_hres0_w;
reg           csr_bankarray_csrbank14_hres0_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_hscan0_r;
reg           csr_bankarray_csrbank14_hscan0_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_hscan0_w;
reg           csr_bankarray_csrbank14_hscan0_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_hsync_end0_r;
reg           csr_bankarray_csrbank14_hsync_end0_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_hsync_end0_w;
reg           csr_bankarray_csrbank14_hsync_end0_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_hsync_start0_r;
reg           csr_bankarray_csrbank14_hsync_start0_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_hsync_start0_w;
reg           csr_bankarray_csrbank14_hsync_start0_we = 1'd0;
wire          csr_bankarray_csrbank14_sel;
wire   [11:0] csr_bankarray_csrbank14_vres0_r;
reg           csr_bankarray_csrbank14_vres0_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_vres0_w;
reg           csr_bankarray_csrbank14_vres0_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_vscan0_r;
reg           csr_bankarray_csrbank14_vscan0_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_vscan0_w;
reg           csr_bankarray_csrbank14_vscan0_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_vsync_end0_r;
reg           csr_bankarray_csrbank14_vsync_end0_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_vsync_end0_w;
reg           csr_bankarray_csrbank14_vsync_end0_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_vsync_start0_r;
reg           csr_bankarray_csrbank14_vsync_start0_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank14_vsync_start0_w;
reg           csr_bankarray_csrbank14_vsync_start0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_dly_sel0_r;
reg           csr_bankarray_csrbank1_dly_sel0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_dly_sel0_w;
reg           csr_bankarray_csrbank1_dly_sel0_we = 1'd0;
wire    [4:0] csr_bankarray_csrbank1_half_sys8x_taps0_r;
reg           csr_bankarray_csrbank1_half_sys8x_taps0_re = 1'd0;
wire    [4:0] csr_bankarray_csrbank1_half_sys8x_taps0_w;
reg           csr_bankarray_csrbank1_half_sys8x_taps0_we = 1'd0;
wire          csr_bankarray_csrbank1_rdphase0_r;
reg           csr_bankarray_csrbank1_rdphase0_re = 1'd0;
wire          csr_bankarray_csrbank1_rdphase0_w;
reg           csr_bankarray_csrbank1_rdphase0_we = 1'd0;
wire          csr_bankarray_csrbank1_rst0_r;
reg           csr_bankarray_csrbank1_rst0_re = 1'd0;
wire          csr_bankarray_csrbank1_rst0_w;
reg           csr_bankarray_csrbank1_rst0_we = 1'd0;
wire          csr_bankarray_csrbank1_sel;
wire          csr_bankarray_csrbank1_wlevel_en0_r;
reg           csr_bankarray_csrbank1_wlevel_en0_re = 1'd0;
wire          csr_bankarray_csrbank1_wlevel_en0_w;
reg           csr_bankarray_csrbank1_wlevel_en0_we = 1'd0;
wire          csr_bankarray_csrbank1_wrphase0_r;
reg           csr_bankarray_csrbank1_wrphase0_re = 1'd0;
wire          csr_bankarray_csrbank1_wrphase0_w;
reg           csr_bankarray_csrbank1_wrphase0_we = 1'd0;
wire          csr_bankarray_csrbank2_preamble_crc_r;
reg           csr_bankarray_csrbank2_preamble_crc_re = 1'd0;
wire          csr_bankarray_csrbank2_preamble_crc_w;
reg           csr_bankarray_csrbank2_preamble_crc_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_rx_datapath_crc_errors_r;
reg           csr_bankarray_csrbank2_rx_datapath_crc_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_rx_datapath_crc_errors_w;
reg           csr_bankarray_csrbank2_rx_datapath_crc_errors_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_rx_datapath_preamble_errors_r;
reg           csr_bankarray_csrbank2_rx_datapath_preamble_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_rx_datapath_preamble_errors_w;
reg           csr_bankarray_csrbank2_rx_datapath_preamble_errors_we = 1'd0;
wire          csr_bankarray_csrbank2_sel;
wire          csr_bankarray_csrbank2_sram_reader_ev_enable0_r;
reg           csr_bankarray_csrbank2_sram_reader_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_ev_enable0_w;
reg           csr_bankarray_csrbank2_sram_reader_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_ev_pending_r;
reg           csr_bankarray_csrbank2_sram_reader_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_ev_pending_w;
reg           csr_bankarray_csrbank2_sram_reader_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_ev_status_r;
reg           csr_bankarray_csrbank2_sram_reader_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_ev_status_w;
reg           csr_bankarray_csrbank2_sram_reader_ev_status_we = 1'd0;
wire   [10:0] csr_bankarray_csrbank2_sram_reader_length0_r;
reg           csr_bankarray_csrbank2_sram_reader_length0_re = 1'd0;
wire   [10:0] csr_bankarray_csrbank2_sram_reader_length0_w;
reg           csr_bankarray_csrbank2_sram_reader_length0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank2_sram_reader_level_r;
reg           csr_bankarray_csrbank2_sram_reader_level_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank2_sram_reader_level_w;
reg           csr_bankarray_csrbank2_sram_reader_level_we = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_ready_r;
reg           csr_bankarray_csrbank2_sram_reader_ready_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_ready_w;
reg           csr_bankarray_csrbank2_sram_reader_ready_we = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_slot0_r;
reg           csr_bankarray_csrbank2_sram_reader_slot0_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_reader_slot0_w;
reg           csr_bankarray_csrbank2_sram_reader_slot0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_sram_writer_errors_r;
reg           csr_bankarray_csrbank2_sram_writer_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_sram_writer_errors_w;
reg           csr_bankarray_csrbank2_sram_writer_errors_we = 1'd0;
wire          csr_bankarray_csrbank2_sram_writer_ev_enable0_r;
reg           csr_bankarray_csrbank2_sram_writer_ev_enable0_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_writer_ev_enable0_w;
reg           csr_bankarray_csrbank2_sram_writer_ev_enable0_we = 1'd0;
wire          csr_bankarray_csrbank2_sram_writer_ev_pending_r;
reg           csr_bankarray_csrbank2_sram_writer_ev_pending_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_writer_ev_pending_w;
reg           csr_bankarray_csrbank2_sram_writer_ev_pending_we = 1'd0;
wire          csr_bankarray_csrbank2_sram_writer_ev_status_r;
reg           csr_bankarray_csrbank2_sram_writer_ev_status_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_writer_ev_status_w;
reg           csr_bankarray_csrbank2_sram_writer_ev_status_we = 1'd0;
wire   [10:0] csr_bankarray_csrbank2_sram_writer_length_r;
reg           csr_bankarray_csrbank2_sram_writer_length_re = 1'd0;
wire   [10:0] csr_bankarray_csrbank2_sram_writer_length_w;
reg           csr_bankarray_csrbank2_sram_writer_length_we = 1'd0;
wire          csr_bankarray_csrbank2_sram_writer_slot_r;
reg           csr_bankarray_csrbank2_sram_writer_slot_re = 1'd0;
wire          csr_bankarray_csrbank2_sram_writer_slot_w;
reg           csr_bankarray_csrbank2_sram_writer_slot_we = 1'd0;
wire          csr_bankarray_csrbank3_crg_reset0_r;
reg           csr_bankarray_csrbank3_crg_reset0_re = 1'd0;
wire          csr_bankarray_csrbank3_crg_reset0_w;
reg           csr_bankarray_csrbank3_crg_reset0_we = 1'd0;
wire          csr_bankarray_csrbank3_mdio_r_r;
reg           csr_bankarray_csrbank3_mdio_r_re = 1'd0;
wire          csr_bankarray_csrbank3_mdio_r_w;
reg           csr_bankarray_csrbank3_mdio_r_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank3_mdio_w0_r;
reg           csr_bankarray_csrbank3_mdio_w0_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank3_mdio_w0_w;
reg           csr_bankarray_csrbank3_mdio_w0_we = 1'd0;
wire          csr_bankarray_csrbank3_sel;
wire   [15:0] csr_bankarray_csrbank4_out0_r;
reg           csr_bankarray_csrbank4_out0_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank4_out0_w;
reg           csr_bankarray_csrbank4_out0_we = 1'd0;
wire          csr_bankarray_csrbank4_sel;
wire   [31:0] csr_bankarray_csrbank5_block2mem_dma_base0_r;
reg           csr_bankarray_csrbank5_block2mem_dma_base0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_block2mem_dma_base0_w;
reg           csr_bankarray_csrbank5_block2mem_dma_base0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_block2mem_dma_base1_r;
reg           csr_bankarray_csrbank5_block2mem_dma_base1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_block2mem_dma_base1_w;
reg           csr_bankarray_csrbank5_block2mem_dma_base1_we = 1'd0;
wire          csr_bankarray_csrbank5_block2mem_dma_done_r;
reg           csr_bankarray_csrbank5_block2mem_dma_done_re = 1'd0;
wire          csr_bankarray_csrbank5_block2mem_dma_done_w;
reg           csr_bankarray_csrbank5_block2mem_dma_done_we = 1'd0;
wire          csr_bankarray_csrbank5_block2mem_dma_enable0_r;
reg           csr_bankarray_csrbank5_block2mem_dma_enable0_re = 1'd0;
wire          csr_bankarray_csrbank5_block2mem_dma_enable0_w;
reg           csr_bankarray_csrbank5_block2mem_dma_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_block2mem_dma_length0_r;
reg           csr_bankarray_csrbank5_block2mem_dma_length0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_block2mem_dma_length0_w;
reg           csr_bankarray_csrbank5_block2mem_dma_length0_we = 1'd0;
wire          csr_bankarray_csrbank5_block2mem_dma_loop0_r;
reg           csr_bankarray_csrbank5_block2mem_dma_loop0_re = 1'd0;
wire          csr_bankarray_csrbank5_block2mem_dma_loop0_w;
reg           csr_bankarray_csrbank5_block2mem_dma_loop0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_block2mem_dma_offset_r;
reg           csr_bankarray_csrbank5_block2mem_dma_offset_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_block2mem_dma_offset_w;
reg           csr_bankarray_csrbank5_block2mem_dma_offset_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_block_count0_r;
reg           csr_bankarray_csrbank5_core_block_count0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_block_count0_w;
reg           csr_bankarray_csrbank5_core_block_count0_we = 1'd0;
wire    [9:0] csr_bankarray_csrbank5_core_block_length0_r;
reg           csr_bankarray_csrbank5_core_block_length0_re = 1'd0;
wire    [9:0] csr_bankarray_csrbank5_core_block_length0_w;
reg           csr_bankarray_csrbank5_core_block_length0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_argument0_r;
reg           csr_bankarray_csrbank5_core_cmd_argument0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_argument0_w;
reg           csr_bankarray_csrbank5_core_cmd_argument0_we = 1'd0;
wire   [13:0] csr_bankarray_csrbank5_core_cmd_command0_r;
reg           csr_bankarray_csrbank5_core_cmd_command0_re = 1'd0;
wire   [13:0] csr_bankarray_csrbank5_core_cmd_command0_w;
reg           csr_bankarray_csrbank5_core_cmd_command0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank5_core_cmd_event_r;
reg           csr_bankarray_csrbank5_core_cmd_event_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank5_core_cmd_event_w;
reg           csr_bankarray_csrbank5_core_cmd_event_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_response0_r;
reg           csr_bankarray_csrbank5_core_cmd_response0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_response0_w;
reg           csr_bankarray_csrbank5_core_cmd_response0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_response1_r;
reg           csr_bankarray_csrbank5_core_cmd_response1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_response1_w;
reg           csr_bankarray_csrbank5_core_cmd_response1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_response2_r;
reg           csr_bankarray_csrbank5_core_cmd_response2_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_response2_w;
reg           csr_bankarray_csrbank5_core_cmd_response2_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_response3_r;
reg           csr_bankarray_csrbank5_core_cmd_response3_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_core_cmd_response3_w;
reg           csr_bankarray_csrbank5_core_cmd_response3_we = 1'd0;
wire          csr_bankarray_csrbank5_core_cmd_send0_r;
reg           csr_bankarray_csrbank5_core_cmd_send0_re = 1'd0;
wire          csr_bankarray_csrbank5_core_cmd_send0_w;
reg           csr_bankarray_csrbank5_core_cmd_send0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank5_core_data_event_r;
reg           csr_bankarray_csrbank5_core_data_event_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank5_core_data_event_w;
reg           csr_bankarray_csrbank5_core_data_event_we = 1'd0;
wire    [4:0] csr_bankarray_csrbank5_ev_enable0_r;
reg           csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire    [4:0] csr_bankarray_csrbank5_ev_enable0_w;
reg           csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire    [4:0] csr_bankarray_csrbank5_ev_pending_r;
reg           csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire    [4:0] csr_bankarray_csrbank5_ev_pending_w;
reg           csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire    [4:0] csr_bankarray_csrbank5_ev_status_r;
reg           csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire    [4:0] csr_bankarray_csrbank5_ev_status_w;
reg           csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_mem2block_dma_base0_r;
reg           csr_bankarray_csrbank5_mem2block_dma_base0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_mem2block_dma_base0_w;
reg           csr_bankarray_csrbank5_mem2block_dma_base0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_mem2block_dma_base1_r;
reg           csr_bankarray_csrbank5_mem2block_dma_base1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_mem2block_dma_base1_w;
reg           csr_bankarray_csrbank5_mem2block_dma_base1_we = 1'd0;
wire          csr_bankarray_csrbank5_mem2block_dma_done_r;
reg           csr_bankarray_csrbank5_mem2block_dma_done_re = 1'd0;
wire          csr_bankarray_csrbank5_mem2block_dma_done_w;
reg           csr_bankarray_csrbank5_mem2block_dma_done_we = 1'd0;
wire          csr_bankarray_csrbank5_mem2block_dma_enable0_r;
reg           csr_bankarray_csrbank5_mem2block_dma_enable0_re = 1'd0;
wire          csr_bankarray_csrbank5_mem2block_dma_enable0_w;
reg           csr_bankarray_csrbank5_mem2block_dma_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_mem2block_dma_length0_r;
reg           csr_bankarray_csrbank5_mem2block_dma_length0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_mem2block_dma_length0_w;
reg           csr_bankarray_csrbank5_mem2block_dma_length0_we = 1'd0;
wire          csr_bankarray_csrbank5_mem2block_dma_loop0_r;
reg           csr_bankarray_csrbank5_mem2block_dma_loop0_re = 1'd0;
wire          csr_bankarray_csrbank5_mem2block_dma_loop0_w;
reg           csr_bankarray_csrbank5_mem2block_dma_loop0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_mem2block_dma_offset_r;
reg           csr_bankarray_csrbank5_mem2block_dma_offset_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_mem2block_dma_offset_w;
reg           csr_bankarray_csrbank5_mem2block_dma_offset_we = 1'd0;
wire          csr_bankarray_csrbank5_phy_card_detect_r;
reg           csr_bankarray_csrbank5_phy_card_detect_re = 1'd0;
wire          csr_bankarray_csrbank5_phy_card_detect_w;
reg           csr_bankarray_csrbank5_phy_card_detect_we = 1'd0;
wire    [8:0] csr_bankarray_csrbank5_phy_clocker_divider0_r;
reg           csr_bankarray_csrbank5_phy_clocker_divider0_re = 1'd0;
wire    [8:0] csr_bankarray_csrbank5_phy_clocker_divider0_w;
reg           csr_bankarray_csrbank5_phy_clocker_divider0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_phy_cmdr_timeout0_r;
reg           csr_bankarray_csrbank5_phy_cmdr_timeout0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_phy_cmdr_timeout0_w;
reg           csr_bankarray_csrbank5_phy_cmdr_timeout0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_phy_datar_timeout0_r;
reg           csr_bankarray_csrbank5_phy_datar_timeout0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_phy_datar_timeout0_w;
reg           csr_bankarray_csrbank5_phy_datar_timeout0_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank5_phy_dataw_status_r;
reg           csr_bankarray_csrbank5_phy_dataw_status_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank5_phy_dataw_status_w;
reg           csr_bankarray_csrbank5_phy_dataw_status_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank5_phy_settings0_r;
reg           csr_bankarray_csrbank5_phy_settings0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank5_phy_settings0_w;
reg           csr_bankarray_csrbank5_phy_settings0_we = 1'd0;
wire          csr_bankarray_csrbank5_sel;
wire    [3:0] csr_bankarray_csrbank6_dfii_control0_r;
reg           csr_bankarray_csrbank6_dfii_control0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank6_dfii_control0_w;
reg           csr_bankarray_csrbank6_dfii_control0_we = 1'd0;
wire   [12:0] csr_bankarray_csrbank6_dfii_pi0_address0_r;
reg           csr_bankarray_csrbank6_dfii_pi0_address0_re = 1'd0;
wire   [12:0] csr_bankarray_csrbank6_dfii_pi0_address0_w;
reg           csr_bankarray_csrbank6_dfii_pi0_address0_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank6_dfii_pi0_baddress0_r;
reg           csr_bankarray_csrbank6_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank6_dfii_pi0_baddress0_w;
reg           csr_bankarray_csrbank6_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank6_dfii_pi0_command0_r;
reg           csr_bankarray_csrbank6_dfii_pi0_command0_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank6_dfii_pi0_command0_w;
reg           csr_bankarray_csrbank6_dfii_pi0_command0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_dfii_pi0_rddata_r;
reg           csr_bankarray_csrbank6_dfii_pi0_rddata_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_dfii_pi0_rddata_w;
reg           csr_bankarray_csrbank6_dfii_pi0_rddata_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_dfii_pi0_wrdata0_r;
reg           csr_bankarray_csrbank6_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_dfii_pi0_wrdata0_w;
reg           csr_bankarray_csrbank6_dfii_pi0_wrdata0_we = 1'd0;
wire   [12:0] csr_bankarray_csrbank6_dfii_pi1_address0_r;
reg           csr_bankarray_csrbank6_dfii_pi1_address0_re = 1'd0;
wire   [12:0] csr_bankarray_csrbank6_dfii_pi1_address0_w;
reg           csr_bankarray_csrbank6_dfii_pi1_address0_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank6_dfii_pi1_baddress0_r;
reg           csr_bankarray_csrbank6_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank6_dfii_pi1_baddress0_w;
reg           csr_bankarray_csrbank6_dfii_pi1_baddress0_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank6_dfii_pi1_command0_r;
reg           csr_bankarray_csrbank6_dfii_pi1_command0_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank6_dfii_pi1_command0_w;
reg           csr_bankarray_csrbank6_dfii_pi1_command0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_dfii_pi1_rddata_r;
reg           csr_bankarray_csrbank6_dfii_pi1_rddata_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_dfii_pi1_rddata_w;
reg           csr_bankarray_csrbank6_dfii_pi1_rddata_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_dfii_pi1_wrdata0_r;
reg           csr_bankarray_csrbank6_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_dfii_pi1_wrdata0_w;
reg           csr_bankarray_csrbank6_dfii_pi1_wrdata0_we = 1'd0;
wire          csr_bankarray_csrbank6_sel;
wire          csr_bankarray_csrbank7_enable0_r;
reg           csr_bankarray_csrbank7_enable0_re = 1'd0;
wire          csr_bankarray_csrbank7_enable0_w;
reg           csr_bankarray_csrbank7_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank7_period0_r;
reg           csr_bankarray_csrbank7_period0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank7_period0_w;
reg           csr_bankarray_csrbank7_period0_we = 1'd0;
wire          csr_bankarray_csrbank7_sel;
wire   [31:0] csr_bankarray_csrbank7_width0_r;
reg           csr_bankarray_csrbank7_width0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank7_width0_w;
reg           csr_bankarray_csrbank7_width0_we = 1'd0;
wire          csr_bankarray_csrbank8_enable0_r;
reg           csr_bankarray_csrbank8_enable0_re = 1'd0;
wire          csr_bankarray_csrbank8_enable0_w;
reg           csr_bankarray_csrbank8_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_period0_r;
reg           csr_bankarray_csrbank8_period0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_period0_w;
reg           csr_bankarray_csrbank8_period0_we = 1'd0;
wire          csr_bankarray_csrbank8_sel;
wire   [31:0] csr_bankarray_csrbank8_width0_r;
reg           csr_bankarray_csrbank8_width0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_width0_w;
reg           csr_bankarray_csrbank8_width0_we = 1'd0;
wire          csr_bankarray_csrbank9_enable0_r;
reg           csr_bankarray_csrbank9_enable0_re = 1'd0;
wire          csr_bankarray_csrbank9_enable0_w;
reg           csr_bankarray_csrbank9_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank9_period0_r;
reg           csr_bankarray_csrbank9_period0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank9_period0_w;
reg           csr_bankarray_csrbank9_period0_we = 1'd0;
wire          csr_bankarray_csrbank9_sel;
wire   [31:0] csr_bankarray_csrbank9_width0_r;
reg           csr_bankarray_csrbank9_width0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank9_width0_w;
reg           csr_bankarray_csrbank9_width0_we = 1'd0;
wire    [7:0] csr_bankarray_dat_r;
wire   [13:0] csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface0_bank_bus_dat_w;
wire          csr_bankarray_interface0_bank_bus_re;
wire          csr_bankarray_interface0_bank_bus_we;
wire   [13:0] csr_bankarray_interface10_bank_bus_adr;
reg    [31:0] csr_bankarray_interface10_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface10_bank_bus_dat_w;
wire          csr_bankarray_interface10_bank_bus_re;
wire          csr_bankarray_interface10_bank_bus_we;
wire   [13:0] csr_bankarray_interface11_bank_bus_adr;
reg    [31:0] csr_bankarray_interface11_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface11_bank_bus_dat_w;
wire          csr_bankarray_interface11_bank_bus_re;
wire          csr_bankarray_interface11_bank_bus_we;
wire   [13:0] csr_bankarray_interface12_bank_bus_adr;
reg    [31:0] csr_bankarray_interface12_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface12_bank_bus_dat_w;
wire          csr_bankarray_interface12_bank_bus_re;
wire          csr_bankarray_interface12_bank_bus_we;
wire   [13:0] csr_bankarray_interface13_bank_bus_adr;
reg    [31:0] csr_bankarray_interface13_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface13_bank_bus_dat_w;
wire          csr_bankarray_interface13_bank_bus_re;
wire          csr_bankarray_interface13_bank_bus_we;
wire   [13:0] csr_bankarray_interface14_bank_bus_adr;
reg    [31:0] csr_bankarray_interface14_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface14_bank_bus_dat_w;
wire          csr_bankarray_interface14_bank_bus_re;
wire          csr_bankarray_interface14_bank_bus_we;
wire   [13:0] csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface1_bank_bus_dat_w;
wire          csr_bankarray_interface1_bank_bus_re;
wire          csr_bankarray_interface1_bank_bus_we;
wire   [13:0] csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface2_bank_bus_dat_w;
wire          csr_bankarray_interface2_bank_bus_re;
wire          csr_bankarray_interface2_bank_bus_we;
wire   [13:0] csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface3_bank_bus_dat_w;
wire          csr_bankarray_interface3_bank_bus_re;
wire          csr_bankarray_interface3_bank_bus_we;
wire   [13:0] csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface4_bank_bus_dat_w;
wire          csr_bankarray_interface4_bank_bus_re;
wire          csr_bankarray_interface4_bank_bus_we;
wire   [13:0] csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface5_bank_bus_dat_w;
wire          csr_bankarray_interface5_bank_bus_re;
wire          csr_bankarray_interface5_bank_bus_we;
wire   [13:0] csr_bankarray_interface6_bank_bus_adr;
reg    [31:0] csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface6_bank_bus_dat_w;
wire          csr_bankarray_interface6_bank_bus_re;
wire          csr_bankarray_interface6_bank_bus_we;
wire   [13:0] csr_bankarray_interface7_bank_bus_adr;
reg    [31:0] csr_bankarray_interface7_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface7_bank_bus_dat_w;
wire          csr_bankarray_interface7_bank_bus_re;
wire          csr_bankarray_interface7_bank_bus_we;
wire   [13:0] csr_bankarray_interface8_bank_bus_adr;
reg    [31:0] csr_bankarray_interface8_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface8_bank_bus_dat_w;
wire          csr_bankarray_interface8_bank_bus_re;
wire          csr_bankarray_interface8_bank_bus_we;
wire   [13:0] csr_bankarray_interface9_bank_bus_adr;
reg    [31:0] csr_bankarray_interface9_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface9_bank_bus_dat_w;
wire          csr_bankarray_interface9_bank_bus_re;
wire          csr_bankarray_interface9_bank_bus_we;
wire          csr_bankarray_sel;
reg           csr_bankarray_sel_r = 1'd0;
wire   [13:0] csr_bankarray_sram_bus_adr;
reg    [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_sram_bus_dat_w;
wire          csr_bankarray_sram_bus_re;
wire          csr_bankarray_sram_bus_we;
wire   [13:0] csr_interconnect_adr;
wire   [31:0] csr_interconnect_dat_r;
wire   [31:0] csr_interconnect_dat_w;
wire          csr_interconnect_re;
wire          csr_interconnect_we;
wire          eth_clk;
wire          eth_rst;
(* dont_touch = "true" *)
wire          eth_rx_clk;
wire          eth_rx_rst;
(* dont_touch = "true" *)
wire          eth_tx_clk;
wire          eth_tx_rst;
wire          idelay_clk;
wire          idelay_rst;
wire          impl0;
wire    [1:0] impl1;
wire          impl2;
wire          impl3;
wire    [3:0] impl4;
wire          impl_xilinxasyncresetsynchronizerimpl0;
wire          impl_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl1;
wire          impl_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl2;
wire          impl_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl3;
wire          impl_xilinxasyncresetsynchronizerimpl3_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl4;
wire          impl_xilinxasyncresetsynchronizerimpl4_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl5;
wire          impl_xilinxasyncresetsynchronizerimpl5_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl6_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl7_rst_meta;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl0_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl0_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl10_regs0 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl10_regs1 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl11_regs0 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl11_regs1 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl12_regs0 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl12_regs1 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl13_regs0 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl13_regs1 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl14_regs0 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl14_regs1 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl15_regs0 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl15_regs1 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl16_regs0 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl16_regs1 = 12'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl17_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl17_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl18_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl18_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl19_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl19_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl1_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl1_regs1 = 1'd0;
wire          impl_xilinxmultiregimpl20;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl20_regs = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl2_regs0 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl2_regs1 = 6'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl3_regs0 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl3_regs1 = 6'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl4_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl4_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl5_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl5_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl6_regs0 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl6_regs1 = 6'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl7_regs0 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl7_regs1 = 6'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl8_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl8_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl9_regs0 = 12'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [11:0] impl_xilinxmultiregimpl9_regs1 = 12'd0;
wire          impl_xilinxsdrtristateimpl0__i;
wire          impl_xilinxsdrtristateimpl0__o;
wire          impl_xilinxsdrtristateimpl0_oe_n;
wire    [3:0] impl_xilinxsdrtristateimpl1__i;
wire    [3:0] impl_xilinxsdrtristateimpl1__o;
wire    [3:0] impl_xilinxsdrtristateimpl1_oe_n;
reg           interface0_ack = 1'd0;
wire   [29:0] interface0_adr;
wire    [1:0] interface0_bte;
wire    [2:0] interface0_cti;
wire          interface0_cyc;
reg    [31:0] interface0_dat_r = 32'd0;
wire   [31:0] interface0_dat_w;
reg           interface0_err = 1'd0;
wire    [3:0] interface0_sel;
wire          interface0_stb;
wire          interface0_we;
reg    [13:0] interface1_adr = 14'd0;
reg    [13:0] interface1_adr_wishbone2csr_next_value1 = 14'd0;
reg           interface1_adr_wishbone2csr_next_value_ce1 = 1'd0;
wire   [31:0] interface1_dat_r;
reg    [31:0] interface1_dat_w = 32'd0;
reg    [31:0] interface1_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           interface1_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg           interface1_re = 1'd0;
reg           interface1_re_wishbone2csr_next_value2 = 1'd0;
reg           interface1_re_wishbone2csr_next_value_ce2 = 1'd0;
reg           interface1_we = 1'd0;
reg           interface1_we_wishbone2csr_next_value3 = 1'd0;
reg           interface1_we_wishbone2csr_next_value_ce3 = 1'd0;
reg     [1:0] litedramdmareader_next_state = 2'd0;
reg     [1:0] litedramdmareader_state = 2'd0;
reg     [1:0] liteethphyrmii_next_state = 2'd0;
reg     [1:0] liteethphyrmii_state = 2'd0;
reg           locked0 = 1'd0;
reg           locked1 = 1'd0;
reg           locked10 = 1'd0;
reg           locked11 = 1'd0;
reg           locked12 = 1'd0;
reg           locked13 = 1'd0;
reg           locked14 = 1'd0;
reg           locked15 = 1'd0;
reg           locked16 = 1'd0;
reg           locked17 = 1'd0;
reg           locked18 = 1'd0;
reg           locked19 = 1'd0;
reg           locked2 = 1'd0;
reg           locked20 = 1'd0;
reg           locked21 = 1'd0;
reg           locked22 = 1'd0;
reg           locked23 = 1'd0;
reg           locked3 = 1'd0;
reg           locked4 = 1'd0;
reg           locked5 = 1'd0;
reg           locked6 = 1'd0;
reg           locked7 = 1'd0;
reg           locked8 = 1'd0;
reg           locked9 = 1'd0;
wire          main_a7ddrphy0;
wire          main_a7ddrphy1;
reg     [7:0] main_a7ddrphy_bitslip00 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip01 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip02 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip03;
reg     [7:0] main_a7ddrphy_bitslip04 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r1 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r2 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip0_r3 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip0_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value1 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value2 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip0_value3 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip10 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip100 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip101;
reg     [7:0] main_a7ddrphy_bitslip102 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip10_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip10_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip10_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip10_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip11 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip110 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip111;
reg     [7:0] main_a7ddrphy_bitslip112 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip11_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip11_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip11_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip11_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip12 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip120 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip121;
reg     [7:0] main_a7ddrphy_bitslip122 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip12_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip12_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip12_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip12_value1 = 3'd7;
wire    [7:0] main_a7ddrphy_bitslip13;
reg     [7:0] main_a7ddrphy_bitslip130 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip131;
reg     [7:0] main_a7ddrphy_bitslip132 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip13_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip13_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip13_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip13_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip14 = 8'd0;
reg     [7:0] main_a7ddrphy_bitslip140 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip141;
reg     [7:0] main_a7ddrphy_bitslip142 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip14_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip14_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip14_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip14_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip150 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip151;
reg     [7:0] main_a7ddrphy_bitslip152 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip15_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip15_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip15_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip15_value1 = 3'd7;
reg    [15:0] main_a7ddrphy_bitslip1_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r1 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r2 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip1_r3 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip1_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value1 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value2 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip1_value3 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip20 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip21;
reg     [7:0] main_a7ddrphy_bitslip22 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip2_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip2_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip2_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip2_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip30 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip31;
reg     [7:0] main_a7ddrphy_bitslip32 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip3_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip3_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip3_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip3_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip40 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip41;
reg     [7:0] main_a7ddrphy_bitslip42 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip4_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip4_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip4_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip4_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip50 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip51;
reg     [7:0] main_a7ddrphy_bitslip52 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip5_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip5_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip5_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip5_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip60 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip61;
reg     [7:0] main_a7ddrphy_bitslip62 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip6_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip6_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip6_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip6_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip70 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip71;
reg     [7:0] main_a7ddrphy_bitslip72 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip7_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip7_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip7_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip7_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip80 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip81;
reg     [7:0] main_a7ddrphy_bitslip82 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip8_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip8_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip8_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip8_value1 = 3'd7;
reg     [7:0] main_a7ddrphy_bitslip90 = 8'd0;
wire    [7:0] main_a7ddrphy_bitslip91;
reg     [7:0] main_a7ddrphy_bitslip92 = 8'd0;
reg    [15:0] main_a7ddrphy_bitslip9_r0 = 16'd0;
reg    [15:0] main_a7ddrphy_bitslip9_r1 = 16'd0;
reg     [2:0] main_a7ddrphy_bitslip9_value0 = 3'd7;
reg     [2:0] main_a7ddrphy_bitslip9_value1 = 3'd7;
reg           main_a7ddrphy_cmd_latency_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_cmd_latency_tappeddelayline1 = 1'd0;
reg           main_a7ddrphy_cmd_latency_tappeddelayline2 = 1'd0;
reg           main_a7ddrphy_cmd_latency_tappeddelayline3 = 1'd0;
reg           main_a7ddrphy_cmd_latency_tappeddelayline4 = 1'd0;
reg           main_a7ddrphy_cmd_latency_tappeddelayline5 = 1'd0;
reg           main_a7ddrphy_cmd_latency_tappeddelayline6 = 1'd0;
reg           main_a7ddrphy_cmd_latency_tappeddelayline7 = 1'd0;
wire          main_a7ddrphy_dfi_p0_act_n;
wire   [12:0] main_a7ddrphy_dfi_p0_address;
wire    [2:0] main_a7ddrphy_dfi_p0_bank;
wire          main_a7ddrphy_dfi_p0_cas_n;
wire          main_a7ddrphy_dfi_p0_cke;
wire          main_a7ddrphy_dfi_p0_cs_n;
wire          main_a7ddrphy_dfi_p0_odt;
wire          main_a7ddrphy_dfi_p0_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p0_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p0_rddata_en;
wire          main_a7ddrphy_dfi_p0_rddata_valid;
wire          main_a7ddrphy_dfi_p0_reset_n;
wire          main_a7ddrphy_dfi_p0_we_n;
wire   [31:0] main_a7ddrphy_dfi_p0_wrdata;
wire          main_a7ddrphy_dfi_p0_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p0_wrdata_mask;
wire          main_a7ddrphy_dfi_p1_act_n;
wire   [12:0] main_a7ddrphy_dfi_p1_address;
wire    [2:0] main_a7ddrphy_dfi_p1_bank;
wire          main_a7ddrphy_dfi_p1_cas_n;
wire          main_a7ddrphy_dfi_p1_cke;
wire          main_a7ddrphy_dfi_p1_cs_n;
wire          main_a7ddrphy_dfi_p1_odt;
wire          main_a7ddrphy_dfi_p1_ras_n;
reg    [31:0] main_a7ddrphy_dfi_p1_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p1_rddata_en;
wire          main_a7ddrphy_dfi_p1_rddata_valid;
wire          main_a7ddrphy_dfi_p1_reset_n;
wire          main_a7ddrphy_dfi_p1_we_n;
wire   [31:0] main_a7ddrphy_dfi_p1_wrdata;
wire          main_a7ddrphy_dfi_p1_wrdata_en;
wire    [3:0] main_a7ddrphy_dfi_p1_wrdata_mask;
reg    [12:0] main_a7ddrphy_dfi_p2_address = 13'd0;
reg     [2:0] main_a7ddrphy_dfi_p2_bank = 3'd0;
reg           main_a7ddrphy_dfi_p2_cas_n = 1'd1;
reg           main_a7ddrphy_dfi_p2_cke = 1'd0;
reg           main_a7ddrphy_dfi_p2_cs_n = 1'd1;
reg           main_a7ddrphy_dfi_p2_odt = 1'd0;
reg           main_a7ddrphy_dfi_p2_ras_n = 1'd1;
reg    [31:0] main_a7ddrphy_dfi_p2_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p2_rddata_valid;
reg           main_a7ddrphy_dfi_p2_we_n = 1'd1;
reg    [31:0] main_a7ddrphy_dfi_p2_wrdata = 32'd0;
reg     [3:0] main_a7ddrphy_dfi_p2_wrdata_mask = 4'd0;
reg    [12:0] main_a7ddrphy_dfi_p3_address = 13'd0;
reg     [2:0] main_a7ddrphy_dfi_p3_bank = 3'd0;
reg           main_a7ddrphy_dfi_p3_cas_n = 1'd1;
reg           main_a7ddrphy_dfi_p3_cke = 1'd0;
reg           main_a7ddrphy_dfi_p3_cs_n = 1'd1;
reg           main_a7ddrphy_dfi_p3_odt = 1'd0;
reg           main_a7ddrphy_dfi_p3_ras_n = 1'd1;
reg    [31:0] main_a7ddrphy_dfi_p3_rddata = 32'd0;
wire          main_a7ddrphy_dfi_p3_rddata_valid;
reg           main_a7ddrphy_dfi_p3_we_n = 1'd1;
reg    [31:0] main_a7ddrphy_dfi_p3_wrdata = 32'd0;
reg     [3:0] main_a7ddrphy_dfi_p3_wrdata_mask = 4'd0;
reg           main_a7ddrphy_dly_sel_re = 1'd0;
reg     [1:0] main_a7ddrphy_dly_sel_storage = 2'd0;
wire          main_a7ddrphy_dq_i_delayed0;
wire          main_a7ddrphy_dq_i_delayed1;
wire          main_a7ddrphy_dq_i_delayed10;
wire          main_a7ddrphy_dq_i_delayed11;
wire          main_a7ddrphy_dq_i_delayed12;
wire          main_a7ddrphy_dq_i_delayed13;
wire          main_a7ddrphy_dq_i_delayed14;
wire          main_a7ddrphy_dq_i_delayed15;
wire          main_a7ddrphy_dq_i_delayed2;
wire          main_a7ddrphy_dq_i_delayed3;
wire          main_a7ddrphy_dq_i_delayed4;
wire          main_a7ddrphy_dq_i_delayed5;
wire          main_a7ddrphy_dq_i_delayed6;
wire          main_a7ddrphy_dq_i_delayed7;
wire          main_a7ddrphy_dq_i_delayed8;
wire          main_a7ddrphy_dq_i_delayed9;
wire          main_a7ddrphy_dq_i_nodelay0;
wire          main_a7ddrphy_dq_i_nodelay1;
wire          main_a7ddrphy_dq_i_nodelay10;
wire          main_a7ddrphy_dq_i_nodelay11;
wire          main_a7ddrphy_dq_i_nodelay12;
wire          main_a7ddrphy_dq_i_nodelay13;
wire          main_a7ddrphy_dq_i_nodelay14;
wire          main_a7ddrphy_dq_i_nodelay15;
wire          main_a7ddrphy_dq_i_nodelay2;
wire          main_a7ddrphy_dq_i_nodelay3;
wire          main_a7ddrphy_dq_i_nodelay4;
wire          main_a7ddrphy_dq_i_nodelay5;
wire          main_a7ddrphy_dq_i_nodelay6;
wire          main_a7ddrphy_dq_i_nodelay7;
wire          main_a7ddrphy_dq_i_nodelay8;
wire          main_a7ddrphy_dq_i_nodelay9;
wire          main_a7ddrphy_dq_o_nodelay0;
wire          main_a7ddrphy_dq_o_nodelay1;
wire          main_a7ddrphy_dq_o_nodelay10;
wire          main_a7ddrphy_dq_o_nodelay11;
wire          main_a7ddrphy_dq_o_nodelay12;
wire          main_a7ddrphy_dq_o_nodelay13;
wire          main_a7ddrphy_dq_o_nodelay14;
wire          main_a7ddrphy_dq_o_nodelay15;
wire          main_a7ddrphy_dq_o_nodelay2;
wire          main_a7ddrphy_dq_o_nodelay3;
wire          main_a7ddrphy_dq_o_nodelay4;
wire          main_a7ddrphy_dq_o_nodelay5;
wire          main_a7ddrphy_dq_o_nodelay6;
wire          main_a7ddrphy_dq_o_nodelay7;
wire          main_a7ddrphy_dq_o_nodelay8;
wire          main_a7ddrphy_dq_o_nodelay9;
wire          main_a7ddrphy_dq_oe;
wire          main_a7ddrphy_dq_oe_delay_tappeddelayline;
reg           main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline = 1'd0;
wire          main_a7ddrphy_dq_t0;
wire          main_a7ddrphy_dq_t1;
wire          main_a7ddrphy_dq_t10;
wire          main_a7ddrphy_dq_t11;
wire          main_a7ddrphy_dq_t12;
wire          main_a7ddrphy_dq_t13;
wire          main_a7ddrphy_dq_t14;
wire          main_a7ddrphy_dq_t15;
wire          main_a7ddrphy_dq_t2;
wire          main_a7ddrphy_dq_t3;
wire          main_a7ddrphy_dq_t4;
wire          main_a7ddrphy_dq_t5;
wire          main_a7ddrphy_dq_t6;
wire          main_a7ddrphy_dq_t7;
wire          main_a7ddrphy_dq_t8;
wire          main_a7ddrphy_dq_t9;
wire          main_a7ddrphy_dqs_o_no_delay0;
wire          main_a7ddrphy_dqs_o_no_delay1;
reg           main_a7ddrphy_dqs_oe = 1'd0;
wire          main_a7ddrphy_dqs_oe_delay_tappeddelayline;
reg           main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline = 1'd0;
wire          main_a7ddrphy_dqs_postamble;
wire          main_a7ddrphy_dqs_preamble;
wire          main_a7ddrphy_dqs_t0;
wire          main_a7ddrphy_dqs_t1;
reg           main_a7ddrphy_dqspattern0 = 1'd0;
reg           main_a7ddrphy_dqspattern1 = 1'd0;
reg     [7:0] main_a7ddrphy_dqspattern_o0 = 8'd0;
reg     [7:0] main_a7ddrphy_dqspattern_o1 = 8'd0;
reg           main_a7ddrphy_half_sys8x_taps_re = 1'd0;
reg     [4:0] main_a7ddrphy_half_sys8x_taps_storage = 5'd21;
wire    [2:0] main_a7ddrphy_pads_ba;
wire          main_a7ddrphy_rdly_dq_bitslip_r;
reg           main_a7ddrphy_rdly_dq_bitslip_re = 1'd0;
wire          main_a7ddrphy_rdly_dq_bitslip_rst_r;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_bitslip_we = 1'd0;
wire          main_a7ddrphy_rdly_dq_inc_r;
reg           main_a7ddrphy_rdly_dq_inc_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_inc_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_inc_we = 1'd0;
wire          main_a7ddrphy_rdly_dq_rst_r;
reg           main_a7ddrphy_rdly_dq_rst_re = 1'd0;
reg           main_a7ddrphy_rdly_dq_rst_w = 1'd0;
reg           main_a7ddrphy_rdly_dq_rst_we = 1'd0;
reg           main_a7ddrphy_rdphase_re = 1'd0;
reg           main_a7ddrphy_rdphase_storage = 1'd1;
reg           main_a7ddrphy_rst_re = 1'd0;
reg           main_a7ddrphy_rst_storage = 1'd0;
wire          main_a7ddrphy_sd_clk_se_nodelay;
wire          main_a7ddrphy_wdly_dq_bitslip_r;
reg           main_a7ddrphy_wdly_dq_bitslip_re = 1'd0;
wire          main_a7ddrphy_wdly_dq_bitslip_rst_r;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_re = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_w = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_rst_we = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_w = 1'd0;
reg           main_a7ddrphy_wdly_dq_bitslip_we = 1'd0;
reg           main_a7ddrphy_wlevel_en_re = 1'd0;
reg           main_a7ddrphy_wlevel_en_storage = 1'd0;
wire          main_a7ddrphy_wlevel_strobe_r;
reg           main_a7ddrphy_wlevel_strobe_re = 1'd0;
reg           main_a7ddrphy_wlevel_strobe_w = 1'd0;
reg           main_a7ddrphy_wlevel_strobe_we = 1'd0;
reg           main_a7ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           main_a7ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           main_a7ddrphy_wrphase_re = 1'd0;
reg           main_a7ddrphy_wrphase_storage = 1'd0;
reg    [15:0] main_chaser = 16'd0;
wire          main_core_bufferizeendpoints_pipe_valid_sink_first;
wire          main_core_bufferizeendpoints_pipe_valid_sink_last;
wire    [7:0] main_core_bufferizeendpoints_pipe_valid_sink_payload_data;
wire          main_core_bufferizeendpoints_pipe_valid_sink_payload_error;
wire          main_core_bufferizeendpoints_pipe_valid_sink_payload_last_be;
wire          main_core_bufferizeendpoints_pipe_valid_sink_ready;
wire          main_core_bufferizeendpoints_pipe_valid_sink_valid;
reg           main_core_bufferizeendpoints_pipe_valid_source_first = 1'd0;
reg           main_core_bufferizeendpoints_pipe_valid_source_last = 1'd0;
reg     [7:0] main_core_bufferizeendpoints_pipe_valid_source_payload_data = 8'd0;
reg           main_core_bufferizeendpoints_pipe_valid_source_payload_error = 1'd0;
reg           main_core_bufferizeendpoints_pipe_valid_source_payload_last_be = 1'd0;
wire          main_core_bufferizeendpoints_pipe_valid_source_ready;
reg           main_core_bufferizeendpoints_pipe_valid_source_valid = 1'd0;
wire          main_core_bufferizeendpoints_sink_sink_first;
wire          main_core_bufferizeendpoints_sink_sink_last;
wire    [7:0] main_core_bufferizeendpoints_sink_sink_payload_data;
wire          main_core_bufferizeendpoints_sink_sink_payload_error;
wire          main_core_bufferizeendpoints_sink_sink_payload_last_be;
wire          main_core_bufferizeendpoints_sink_sink_ready;
wire          main_core_bufferizeendpoints_sink_sink_valid;
wire          main_core_bufferizeendpoints_source_source_first;
wire          main_core_bufferizeendpoints_source_source_last;
wire    [7:0] main_core_bufferizeendpoints_source_source_payload_data;
wire          main_core_bufferizeendpoints_source_source_payload_error;
wire          main_core_bufferizeendpoints_source_source_payload_last_be;
wire          main_core_bufferizeendpoints_source_source_ready;
wire          main_core_bufferizeendpoints_source_source_valid;
reg           main_core_crc_errors_re = 1'd0;
reg    [31:0] main_core_crc_errors_status = 32'd0;
wire          main_core_crc_errors_we;
wire          main_core_liteethmaccrc32checker_crc_be;
reg           main_core_liteethmaccrc32checker_crc_ce = 1'd0;
reg    [31:0] main_core_liteethmaccrc32checker_crc_crc_next = 32'd0;
wire   [31:0] main_core_liteethmaccrc32checker_crc_crc_prev;
wire    [7:0] main_core_liteethmaccrc32checker_crc_data0;
reg     [7:0] main_core_liteethmaccrc32checker_crc_data1 = 8'd0;
reg           main_core_liteethmaccrc32checker_crc_error0 = 1'd0;
reg           main_core_liteethmaccrc32checker_crc_error1 = 1'd0;
reg           main_core_liteethmaccrc32checker_crc_error1_clockdomainsrenamer0_next_value1 = 1'd0;
reg           main_core_liteethmaccrc32checker_crc_error1_clockdomainsrenamer0_next_value_ce1 = 1'd0;
reg    [31:0] main_core_liteethmaccrc32checker_crc_reg = 32'd4294967295;
reg           main_core_liteethmaccrc32checker_crc_reset = 1'd0;
reg           main_core_liteethmaccrc32checker_error = 1'd0;
wire          main_core_liteethmaccrc32checker_fifo_full;
wire          main_core_liteethmaccrc32checker_fifo_in;
wire          main_core_liteethmaccrc32checker_fifo_out;
reg           main_core_liteethmaccrc32checker_fifo_reset = 1'd0;
reg           main_core_liteethmaccrc32checker_last_be = 1'd0;
reg           main_core_liteethmaccrc32checker_last_be_clockdomainsrenamer0_next_value0 = 1'd0;
reg           main_core_liteethmaccrc32checker_last_be_clockdomainsrenamer0_next_value_ce0 = 1'd0;
wire          main_core_liteethmaccrc32checker_sink_sink_first;
wire          main_core_liteethmaccrc32checker_sink_sink_last;
wire    [7:0] main_core_liteethmaccrc32checker_sink_sink_payload_data;
wire          main_core_liteethmaccrc32checker_sink_sink_payload_error;
wire          main_core_liteethmaccrc32checker_sink_sink_payload_last_be;
reg           main_core_liteethmaccrc32checker_sink_sink_ready = 1'd0;
wire          main_core_liteethmaccrc32checker_sink_sink_valid;
wire          main_core_liteethmaccrc32checker_source_source_first;
reg           main_core_liteethmaccrc32checker_source_source_last = 1'd0;
wire    [7:0] main_core_liteethmaccrc32checker_source_source_payload_data;
reg           main_core_liteethmaccrc32checker_source_source_payload_error = 1'd0;
reg           main_core_liteethmaccrc32checker_source_source_payload_last_be = 1'd0;
wire          main_core_liteethmaccrc32checker_source_source_ready;
reg           main_core_liteethmaccrc32checker_source_source_valid = 1'd0;
reg     [2:0] main_core_liteethmaccrc32checker_syncfifo_consume = 3'd0;
wire          main_core_liteethmaccrc32checker_syncfifo_do_read;
wire          main_core_liteethmaccrc32checker_syncfifo_fifo_in_first;
wire          main_core_liteethmaccrc32checker_syncfifo_fifo_in_last;
wire    [7:0] main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data;
wire          main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error;
wire          main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be;
wire          main_core_liteethmaccrc32checker_syncfifo_fifo_out_first;
wire          main_core_liteethmaccrc32checker_syncfifo_fifo_out_last;
wire    [7:0] main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
wire          main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
wire          main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
reg     [2:0] main_core_liteethmaccrc32checker_syncfifo_level = 3'd0;
reg     [2:0] main_core_liteethmaccrc32checker_syncfifo_produce = 3'd0;
wire    [2:0] main_core_liteethmaccrc32checker_syncfifo_rdport_adr;
wire   [11:0] main_core_liteethmaccrc32checker_syncfifo_rdport_dat_r;
reg           main_core_liteethmaccrc32checker_syncfifo_replace = 1'd0;
wire          main_core_liteethmaccrc32checker_syncfifo_sink_first;
wire          main_core_liteethmaccrc32checker_syncfifo_sink_last;
wire    [7:0] main_core_liteethmaccrc32checker_syncfifo_sink_payload_data;
wire          main_core_liteethmaccrc32checker_syncfifo_sink_payload_error;
wire          main_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
wire          main_core_liteethmaccrc32checker_syncfifo_sink_ready;
reg           main_core_liteethmaccrc32checker_syncfifo_sink_valid = 1'd0;
wire          main_core_liteethmaccrc32checker_syncfifo_source_first;
wire          main_core_liteethmaccrc32checker_syncfifo_source_last;
wire    [7:0] main_core_liteethmaccrc32checker_syncfifo_source_payload_data;
wire          main_core_liteethmaccrc32checker_syncfifo_source_payload_error;
wire          main_core_liteethmaccrc32checker_syncfifo_source_payload_last_be;
reg           main_core_liteethmaccrc32checker_syncfifo_source_ready = 1'd0;
wire          main_core_liteethmaccrc32checker_syncfifo_source_valid;
wire   [11:0] main_core_liteethmaccrc32checker_syncfifo_syncfifo_din;
wire   [11:0] main_core_liteethmaccrc32checker_syncfifo_syncfifo_dout;
wire          main_core_liteethmaccrc32checker_syncfifo_syncfifo_re;
wire          main_core_liteethmaccrc32checker_syncfifo_syncfifo_readable;
wire          main_core_liteethmaccrc32checker_syncfifo_syncfifo_we;
wire          main_core_liteethmaccrc32checker_syncfifo_syncfifo_writable;
reg     [2:0] main_core_liteethmaccrc32checker_syncfifo_wrport_adr = 3'd0;
wire   [11:0] main_core_liteethmaccrc32checker_syncfifo_wrport_dat_r;
wire   [11:0] main_core_liteethmaccrc32checker_syncfifo_wrport_dat_w;
wire          main_core_liteethmaccrc32checker_syncfifo_wrport_we;
reg           main_core_preamble_errors_re = 1'd0;
reg    [31:0] main_core_preamble_errors_status = 32'd0;
wire          main_core_preamble_errors_we;
wire          main_core_pulsesynchronizer0_i;
wire          main_core_pulsesynchronizer0_o;
reg           main_core_pulsesynchronizer0_toggle_i = 1'd0;
wire          main_core_pulsesynchronizer0_toggle_o;
reg           main_core_pulsesynchronizer0_toggle_o_r = 1'd0;
wire          main_core_pulsesynchronizer1_i;
wire          main_core_pulsesynchronizer1_o;
reg           main_core_pulsesynchronizer1_toggle_i = 1'd0;
wire          main_core_pulsesynchronizer1_toggle_o;
reg           main_core_pulsesynchronizer1_toggle_o_r = 1'd0;
reg           main_core_re = 1'd0;
wire   [41:0] main_core_rx_cdc_cdc_asyncfifo_din;
wire   [41:0] main_core_rx_cdc_cdc_asyncfifo_dout;
wire          main_core_rx_cdc_cdc_asyncfifo_re;
wire          main_core_rx_cdc_cdc_asyncfifo_readable;
wire          main_core_rx_cdc_cdc_asyncfifo_we;
wire          main_core_rx_cdc_cdc_asyncfifo_writable;
wire    [5:0] main_core_rx_cdc_cdc_consume_wdomain;
wire          main_core_rx_cdc_cdc_fifo_in_first;
wire          main_core_rx_cdc_cdc_fifo_in_last;
wire   [31:0] main_core_rx_cdc_cdc_fifo_in_payload_data;
wire    [3:0] main_core_rx_cdc_cdc_fifo_in_payload_error;
wire    [3:0] main_core_rx_cdc_cdc_fifo_in_payload_last_be;
wire          main_core_rx_cdc_cdc_fifo_out_first;
wire          main_core_rx_cdc_cdc_fifo_out_last;
wire   [31:0] main_core_rx_cdc_cdc_fifo_out_payload_data;
wire    [3:0] main_core_rx_cdc_cdc_fifo_out_payload_error;
wire    [3:0] main_core_rx_cdc_cdc_fifo_out_payload_last_be;
wire          main_core_rx_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [5:0] main_core_rx_cdc_cdc_graycounter0_q = 6'd0;
reg     [5:0] main_core_rx_cdc_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] main_core_rx_cdc_cdc_graycounter0_q_next;
reg     [5:0] main_core_rx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire          main_core_rx_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [5:0] main_core_rx_cdc_cdc_graycounter1_q = 6'd0;
reg     [5:0] main_core_rx_cdc_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] main_core_rx_cdc_cdc_graycounter1_q_next;
reg     [5:0] main_core_rx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] main_core_rx_cdc_cdc_produce_rdomain;
wire    [4:0] main_core_rx_cdc_cdc_rdport_adr;
wire   [41:0] main_core_rx_cdc_cdc_rdport_dat_r;
wire          main_core_rx_cdc_cdc_sink_first;
wire          main_core_rx_cdc_cdc_sink_last;
wire   [31:0] main_core_rx_cdc_cdc_sink_payload_data;
wire    [3:0] main_core_rx_cdc_cdc_sink_payload_error;
wire    [3:0] main_core_rx_cdc_cdc_sink_payload_last_be;
wire          main_core_rx_cdc_cdc_sink_ready;
wire          main_core_rx_cdc_cdc_sink_valid;
wire          main_core_rx_cdc_cdc_source_first;
wire          main_core_rx_cdc_cdc_source_last;
wire   [31:0] main_core_rx_cdc_cdc_source_payload_data;
wire    [3:0] main_core_rx_cdc_cdc_source_payload_error;
wire    [3:0] main_core_rx_cdc_cdc_source_payload_last_be;
wire          main_core_rx_cdc_cdc_source_ready;
wire          main_core_rx_cdc_cdc_source_valid;
wire    [4:0] main_core_rx_cdc_cdc_wrport_adr;
wire   [41:0] main_core_rx_cdc_cdc_wrport_dat_r;
wire   [41:0] main_core_rx_cdc_cdc_wrport_dat_w;
wire          main_core_rx_cdc_cdc_wrport_we;
wire          main_core_rx_cdc_sink_sink_first;
wire          main_core_rx_cdc_sink_sink_last;
wire   [31:0] main_core_rx_cdc_sink_sink_payload_data;
wire    [3:0] main_core_rx_cdc_sink_sink_payload_error;
wire    [3:0] main_core_rx_cdc_sink_sink_payload_last_be;
wire          main_core_rx_cdc_sink_sink_ready;
wire          main_core_rx_cdc_sink_sink_valid;
wire          main_core_rx_cdc_source_source_first;
wire          main_core_rx_cdc_source_source_last;
wire   [31:0] main_core_rx_cdc_source_source_payload_data;
wire    [3:0] main_core_rx_cdc_source_source_payload_error;
wire    [3:0] main_core_rx_cdc_source_source_payload_last_be;
wire          main_core_rx_cdc_source_source_ready;
wire          main_core_rx_cdc_source_source_valid;
reg     [1:0] main_core_rx_converter_converter_demux = 2'd0;
wire          main_core_rx_converter_converter_load_part;
wire          main_core_rx_converter_converter_sink_first;
wire          main_core_rx_converter_converter_sink_last;
wire    [9:0] main_core_rx_converter_converter_sink_payload_data;
wire          main_core_rx_converter_converter_sink_ready;
wire          main_core_rx_converter_converter_sink_valid;
reg           main_core_rx_converter_converter_source_first = 1'd0;
reg           main_core_rx_converter_converter_source_last = 1'd0;
reg    [39:0] main_core_rx_converter_converter_source_payload_data = 40'd0;
reg     [2:0] main_core_rx_converter_converter_source_payload_valid_token_count = 3'd0;
wire          main_core_rx_converter_converter_source_ready;
wire          main_core_rx_converter_converter_source_valid;
reg           main_core_rx_converter_converter_strobe_all = 1'd0;
wire          main_core_rx_converter_sink_first;
wire          main_core_rx_converter_sink_last;
wire    [7:0] main_core_rx_converter_sink_payload_data;
wire          main_core_rx_converter_sink_payload_error;
wire          main_core_rx_converter_sink_payload_last_be;
wire          main_core_rx_converter_sink_ready;
wire          main_core_rx_converter_sink_valid;
wire          main_core_rx_converter_source_first;
wire          main_core_rx_converter_source_last;
reg    [31:0] main_core_rx_converter_source_payload_data = 32'd0;
reg     [3:0] main_core_rx_converter_source_payload_error = 4'd0;
reg     [3:0] main_core_rx_converter_source_payload_last_be = 4'd0;
wire          main_core_rx_converter_source_ready;
wire          main_core_rx_converter_source_source_first;
wire          main_core_rx_converter_source_source_last;
wire   [39:0] main_core_rx_converter_source_source_payload_data;
wire          main_core_rx_converter_source_source_ready;
wire          main_core_rx_converter_source_source_valid;
wire          main_core_rx_converter_source_valid;
wire          main_core_rx_last_be_sink_first;
wire          main_core_rx_last_be_sink_last;
wire    [7:0] main_core_rx_last_be_sink_payload_data;
wire          main_core_rx_last_be_sink_payload_error;
wire          main_core_rx_last_be_sink_payload_last_be;
wire          main_core_rx_last_be_sink_ready;
wire          main_core_rx_last_be_sink_valid;
wire          main_core_rx_last_be_source_first;
wire          main_core_rx_last_be_source_last;
wire    [7:0] main_core_rx_last_be_source_payload_data;
wire          main_core_rx_last_be_source_payload_error;
reg           main_core_rx_last_be_source_payload_last_be = 1'd0;
wire          main_core_rx_last_be_source_ready;
wire          main_core_rx_last_be_source_valid;
reg    [10:0] main_core_rx_padding_length = 11'd0;
reg     [3:0] main_core_rx_padding_length_inc = 4'd0;
wire          main_core_rx_padding_sink_first;
wire          main_core_rx_padding_sink_last;
wire    [7:0] main_core_rx_padding_sink_payload_data;
wire          main_core_rx_padding_sink_payload_error;
wire          main_core_rx_padding_sink_payload_last_be;
wire          main_core_rx_padding_sink_ready;
wire          main_core_rx_padding_sink_valid;
wire          main_core_rx_padding_source_first;
wire          main_core_rx_padding_source_last;
wire    [7:0] main_core_rx_padding_source_payload_data;
reg           main_core_rx_padding_source_payload_error = 1'd0;
wire          main_core_rx_padding_source_payload_last_be;
wire          main_core_rx_padding_source_ready;
wire          main_core_rx_padding_source_valid;
reg           main_core_rx_preamble_error = 1'd0;
reg    [63:0] main_core_rx_preamble_preamble = 64'd15372286728091293013;
wire          main_core_rx_preamble_sink_first;
wire          main_core_rx_preamble_sink_last;
wire    [7:0] main_core_rx_preamble_sink_payload_data;
wire          main_core_rx_preamble_sink_payload_error;
wire          main_core_rx_preamble_sink_payload_last_be;
reg           main_core_rx_preamble_sink_ready = 1'd0;
wire          main_core_rx_preamble_sink_valid;
reg           main_core_rx_preamble_source_first = 1'd0;
reg           main_core_rx_preamble_source_last = 1'd0;
wire    [7:0] main_core_rx_preamble_source_payload_data;
reg           main_core_rx_preamble_source_payload_error = 1'd0;
wire          main_core_rx_preamble_source_payload_last_be;
wire          main_core_rx_preamble_source_ready;
reg           main_core_rx_preamble_source_valid = 1'd0;
wire          main_core_sink_first;
wire          main_core_sink_last;
wire   [31:0] main_core_sink_payload_data;
wire    [3:0] main_core_sink_payload_error;
wire    [3:0] main_core_sink_payload_last_be;
wire          main_core_sink_ready;
wire          main_core_sink_valid;
wire          main_core_source_first;
wire          main_core_source_last;
wire   [31:0] main_core_source_payload_data;
wire    [3:0] main_core_source_payload_error;
wire    [3:0] main_core_source_payload_last_be;
wire          main_core_source_ready;
wire          main_core_source_valid;
reg           main_core_status = 1'd1;
wire   [41:0] main_core_tx_cdc_cdc_asyncfifo_din;
wire   [41:0] main_core_tx_cdc_cdc_asyncfifo_dout;
wire          main_core_tx_cdc_cdc_asyncfifo_re;
wire          main_core_tx_cdc_cdc_asyncfifo_readable;
wire          main_core_tx_cdc_cdc_asyncfifo_we;
wire          main_core_tx_cdc_cdc_asyncfifo_writable;
wire    [5:0] main_core_tx_cdc_cdc_consume_wdomain;
wire          main_core_tx_cdc_cdc_fifo_in_first;
wire          main_core_tx_cdc_cdc_fifo_in_last;
wire   [31:0] main_core_tx_cdc_cdc_fifo_in_payload_data;
wire    [3:0] main_core_tx_cdc_cdc_fifo_in_payload_error;
wire    [3:0] main_core_tx_cdc_cdc_fifo_in_payload_last_be;
wire          main_core_tx_cdc_cdc_fifo_out_first;
wire          main_core_tx_cdc_cdc_fifo_out_last;
wire   [31:0] main_core_tx_cdc_cdc_fifo_out_payload_data;
wire    [3:0] main_core_tx_cdc_cdc_fifo_out_payload_error;
wire    [3:0] main_core_tx_cdc_cdc_fifo_out_payload_last_be;
wire          main_core_tx_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [5:0] main_core_tx_cdc_cdc_graycounter0_q = 6'd0;
reg     [5:0] main_core_tx_cdc_cdc_graycounter0_q_binary = 6'd0;
wire    [5:0] main_core_tx_cdc_cdc_graycounter0_q_next;
reg     [5:0] main_core_tx_cdc_cdc_graycounter0_q_next_binary = 6'd0;
wire          main_core_tx_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [5:0] main_core_tx_cdc_cdc_graycounter1_q = 6'd0;
reg     [5:0] main_core_tx_cdc_cdc_graycounter1_q_binary = 6'd0;
wire    [5:0] main_core_tx_cdc_cdc_graycounter1_q_next;
reg     [5:0] main_core_tx_cdc_cdc_graycounter1_q_next_binary = 6'd0;
wire    [5:0] main_core_tx_cdc_cdc_produce_rdomain;
wire    [4:0] main_core_tx_cdc_cdc_rdport_adr;
wire   [41:0] main_core_tx_cdc_cdc_rdport_dat_r;
wire          main_core_tx_cdc_cdc_sink_first;
wire          main_core_tx_cdc_cdc_sink_last;
wire   [31:0] main_core_tx_cdc_cdc_sink_payload_data;
wire    [3:0] main_core_tx_cdc_cdc_sink_payload_error;
wire    [3:0] main_core_tx_cdc_cdc_sink_payload_last_be;
wire          main_core_tx_cdc_cdc_sink_ready;
wire          main_core_tx_cdc_cdc_sink_valid;
wire          main_core_tx_cdc_cdc_source_first;
wire          main_core_tx_cdc_cdc_source_last;
wire   [31:0] main_core_tx_cdc_cdc_source_payload_data;
wire    [3:0] main_core_tx_cdc_cdc_source_payload_error;
wire    [3:0] main_core_tx_cdc_cdc_source_payload_last_be;
wire          main_core_tx_cdc_cdc_source_ready;
wire          main_core_tx_cdc_cdc_source_valid;
wire    [4:0] main_core_tx_cdc_cdc_wrport_adr;
wire   [41:0] main_core_tx_cdc_cdc_wrport_dat_r;
wire   [41:0] main_core_tx_cdc_cdc_wrport_dat_w;
wire          main_core_tx_cdc_cdc_wrport_we;
wire          main_core_tx_cdc_sink_sink_first;
wire          main_core_tx_cdc_sink_sink_last;
wire   [31:0] main_core_tx_cdc_sink_sink_payload_data;
wire    [3:0] main_core_tx_cdc_sink_sink_payload_error;
wire    [3:0] main_core_tx_cdc_sink_sink_payload_last_be;
wire          main_core_tx_cdc_sink_sink_ready;
wire          main_core_tx_cdc_sink_sink_valid;
wire          main_core_tx_cdc_source_source_first;
wire          main_core_tx_cdc_source_source_last;
wire   [31:0] main_core_tx_cdc_source_source_payload_data;
wire    [3:0] main_core_tx_cdc_source_source_payload_error;
wire    [3:0] main_core_tx_cdc_source_source_payload_last_be;
wire          main_core_tx_cdc_source_source_ready;
wire          main_core_tx_cdc_source_source_valid;
wire          main_core_tx_converter_converter_first;
wire          main_core_tx_converter_converter_last;
reg     [1:0] main_core_tx_converter_converter_mux = 2'd0;
wire          main_core_tx_converter_converter_sink_first;
wire          main_core_tx_converter_converter_sink_last;
reg    [39:0] main_core_tx_converter_converter_sink_payload_data = 40'd0;
wire          main_core_tx_converter_converter_sink_ready;
wire          main_core_tx_converter_converter_sink_valid;
wire          main_core_tx_converter_converter_source_first;
wire          main_core_tx_converter_converter_source_last;
reg     [9:0] main_core_tx_converter_converter_source_payload_data = 10'd0;
wire          main_core_tx_converter_converter_source_payload_valid_token_count;
wire          main_core_tx_converter_converter_source_ready;
wire          main_core_tx_converter_converter_source_valid;
wire          main_core_tx_converter_sink_first;
wire          main_core_tx_converter_sink_last;
wire   [31:0] main_core_tx_converter_sink_payload_data;
wire    [3:0] main_core_tx_converter_sink_payload_error;
wire    [3:0] main_core_tx_converter_sink_payload_last_be;
wire          main_core_tx_converter_sink_ready;
wire          main_core_tx_converter_sink_valid;
wire          main_core_tx_converter_source_first;
wire          main_core_tx_converter_source_last;
wire    [7:0] main_core_tx_converter_source_payload_data;
wire          main_core_tx_converter_source_payload_error;
wire          main_core_tx_converter_source_payload_last_be;
wire          main_core_tx_converter_source_ready;
wire          main_core_tx_converter_source_source_first;
wire          main_core_tx_converter_source_source_last;
wire    [9:0] main_core_tx_converter_source_source_payload_data;
wire          main_core_tx_converter_source_source_ready;
wire          main_core_tx_converter_source_source_valid;
wire          main_core_tx_converter_source_valid;
wire          main_core_tx_crc_be;
reg           main_core_tx_crc_ce = 1'd0;
reg     [1:0] main_core_tx_crc_cnt = 2'd3;
wire          main_core_tx_crc_cnt_done;
reg    [31:0] main_core_tx_crc_crc_next = 32'd0;
wire   [31:0] main_core_tx_crc_crc_prev;
wire    [7:0] main_core_tx_crc_data0;
wire    [7:0] main_core_tx_crc_data1;
reg    [31:0] main_core_tx_crc_description = 32'd0;
reg    [31:0] main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value0 = 32'd0;
reg           main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce0 = 1'd0;
reg           main_core_tx_crc_error = 1'd0;
reg           main_core_tx_crc_fsm = 1'd0;
reg           main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value1 = 1'd0;
reg           main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce1 = 1'd0;
reg           main_core_tx_crc_fsm_is_ongoing0 = 1'd0;
reg           main_core_tx_crc_fsm_is_ongoing1 = 1'd0;
wire          main_core_tx_crc_pipe_valid_sink_first;
wire          main_core_tx_crc_pipe_valid_sink_last;
wire    [7:0] main_core_tx_crc_pipe_valid_sink_payload_data;
wire          main_core_tx_crc_pipe_valid_sink_payload_error;
wire          main_core_tx_crc_pipe_valid_sink_payload_last_be;
wire          main_core_tx_crc_pipe_valid_sink_ready;
wire          main_core_tx_crc_pipe_valid_sink_valid;
reg           main_core_tx_crc_pipe_valid_source_first = 1'd0;
reg           main_core_tx_crc_pipe_valid_source_last = 1'd0;
reg     [7:0] main_core_tx_crc_pipe_valid_source_payload_data = 8'd0;
reg           main_core_tx_crc_pipe_valid_source_payload_error = 1'd0;
reg           main_core_tx_crc_pipe_valid_source_payload_last_be = 1'd0;
wire          main_core_tx_crc_pipe_valid_source_ready;
reg           main_core_tx_crc_pipe_valid_source_valid = 1'd0;
reg    [31:0] main_core_tx_crc_reg = 32'd4294967295;
reg           main_core_tx_crc_reset = 1'd0;
wire          main_core_tx_crc_sink_first;
wire          main_core_tx_crc_sink_last;
wire    [7:0] main_core_tx_crc_sink_payload_data;
wire          main_core_tx_crc_sink_payload_error;
wire          main_core_tx_crc_sink_payload_last_be;
reg           main_core_tx_crc_sink_ready = 1'd0;
wire          main_core_tx_crc_sink_sink_first;
wire          main_core_tx_crc_sink_sink_last;
wire    [7:0] main_core_tx_crc_sink_sink_payload_data;
wire          main_core_tx_crc_sink_sink_payload_error;
wire          main_core_tx_crc_sink_sink_payload_last_be;
wire          main_core_tx_crc_sink_sink_ready;
wire          main_core_tx_crc_sink_sink_valid;
wire          main_core_tx_crc_sink_valid;
reg           main_core_tx_crc_source_first = 1'd0;
reg           main_core_tx_crc_source_last = 1'd0;
reg     [7:0] main_core_tx_crc_source_payload_data = 8'd0;
reg           main_core_tx_crc_source_payload_error = 1'd0;
reg           main_core_tx_crc_source_payload_last_be = 1'd0;
wire          main_core_tx_crc_source_ready;
wire          main_core_tx_crc_source_source_first;
wire          main_core_tx_crc_source_source_last;
wire    [7:0] main_core_tx_crc_source_source_payload_data;
wire          main_core_tx_crc_source_source_payload_error;
wire          main_core_tx_crc_source_source_payload_last_be;
wire          main_core_tx_crc_source_source_ready;
wire          main_core_tx_crc_source_source_valid;
reg           main_core_tx_crc_source_valid = 1'd0;
reg    [31:0] main_core_tx_crc_value = 32'd0;
reg     [3:0] main_core_tx_gap_counter = 4'd0;
reg     [3:0] main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value = 4'd0;
reg           main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value_ce = 1'd0;
wire          main_core_tx_gap_sink_first;
wire          main_core_tx_gap_sink_last;
wire    [7:0] main_core_tx_gap_sink_payload_data;
wire          main_core_tx_gap_sink_payload_error;
wire          main_core_tx_gap_sink_payload_last_be;
reg           main_core_tx_gap_sink_ready = 1'd0;
wire          main_core_tx_gap_sink_valid;
reg           main_core_tx_gap_source_first = 1'd0;
reg           main_core_tx_gap_source_last = 1'd0;
reg     [7:0] main_core_tx_gap_source_payload_data = 8'd0;
reg           main_core_tx_gap_source_payload_error = 1'd0;
reg           main_core_tx_gap_source_payload_last_be = 1'd0;
wire          main_core_tx_gap_source_ready;
reg           main_core_tx_gap_source_valid = 1'd0;
wire          main_core_tx_last_be_last_handler_sink_first;
wire          main_core_tx_last_be_last_handler_sink_last;
wire    [7:0] main_core_tx_last_be_last_handler_sink_payload_data;
wire          main_core_tx_last_be_last_handler_sink_payload_error;
wire          main_core_tx_last_be_last_handler_sink_payload_last_be;
reg           main_core_tx_last_be_last_handler_sink_ready = 1'd0;
wire          main_core_tx_last_be_last_handler_sink_valid;
reg           main_core_tx_last_be_last_handler_source_first = 1'd0;
reg           main_core_tx_last_be_last_handler_source_last = 1'd0;
reg     [7:0] main_core_tx_last_be_last_handler_source_payload_data = 8'd0;
reg           main_core_tx_last_be_last_handler_source_payload_error = 1'd0;
reg           main_core_tx_last_be_last_handler_source_payload_last_be = 1'd0;
wire          main_core_tx_last_be_last_handler_source_ready;
reg           main_core_tx_last_be_last_handler_source_valid = 1'd0;
wire          main_core_tx_last_be_sink_sink_first;
wire          main_core_tx_last_be_sink_sink_last;
wire    [7:0] main_core_tx_last_be_sink_sink_payload_data;
wire          main_core_tx_last_be_sink_sink_payload_error;
wire          main_core_tx_last_be_sink_sink_payload_last_be;
wire          main_core_tx_last_be_sink_sink_ready;
wire          main_core_tx_last_be_sink_sink_valid;
wire          main_core_tx_last_be_source_source_first;
wire          main_core_tx_last_be_source_source_last;
wire    [7:0] main_core_tx_last_be_source_source_payload_data;
wire          main_core_tx_last_be_source_source_payload_error;
wire          main_core_tx_last_be_source_source_payload_last_be;
wire          main_core_tx_last_be_source_source_ready;
wire          main_core_tx_last_be_source_source_valid;
reg    [15:0] main_core_tx_padding_counter = 16'd0;
reg    [15:0] main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value = 16'd0;
reg           main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value_ce = 1'd0;
wire          main_core_tx_padding_counter_done;
wire          main_core_tx_padding_sink_first;
wire          main_core_tx_padding_sink_last;
wire    [7:0] main_core_tx_padding_sink_payload_data;
wire          main_core_tx_padding_sink_payload_error;
wire          main_core_tx_padding_sink_payload_last_be;
reg           main_core_tx_padding_sink_ready = 1'd0;
wire          main_core_tx_padding_sink_valid;
reg           main_core_tx_padding_source_first = 1'd0;
reg           main_core_tx_padding_source_last = 1'd0;
reg     [7:0] main_core_tx_padding_source_payload_data = 8'd0;
reg           main_core_tx_padding_source_payload_error = 1'd0;
reg           main_core_tx_padding_source_payload_last_be = 1'd0;
wire          main_core_tx_padding_source_ready;
reg           main_core_tx_padding_source_valid = 1'd0;
reg     [2:0] main_core_tx_preamble_count = 3'd0;
reg     [2:0] main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value = 3'd0;
reg           main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value_ce = 1'd0;
reg    [63:0] main_core_tx_preamble_preamble = 64'd15372286728091293013;
wire          main_core_tx_preamble_sink_first;
wire          main_core_tx_preamble_sink_last;
wire    [7:0] main_core_tx_preamble_sink_payload_data;
wire          main_core_tx_preamble_sink_payload_error;
wire          main_core_tx_preamble_sink_payload_last_be;
reg           main_core_tx_preamble_sink_ready = 1'd0;
wire          main_core_tx_preamble_sink_valid;
reg           main_core_tx_preamble_source_first = 1'd0;
reg           main_core_tx_preamble_source_last = 1'd0;
reg     [7:0] main_core_tx_preamble_source_payload_data = 8'd0;
reg           main_core_tx_preamble_source_payload_error = 1'd0;
wire          main_core_tx_preamble_source_payload_last_be;
wire          main_core_tx_preamble_source_ready;
reg           main_core_tx_preamble_source_valid = 1'd0;
wire          main_core_we;
reg    [21:0] main_count = 22'd2343750;
(* dont_touch = "true" *)
wire          main_crg_clkin;
wire          main_crg_clkout0;
wire          main_crg_clkout1;
wire          main_crg_clkout2;
wire          main_crg_clkout3;
wire          main_crg_clkout4;
wire          main_crg_clkout5;
wire          main_crg_clkout_buf0;
wire          main_crg_clkout_buf1;
wire          main_crg_clkout_buf2;
wire          main_crg_clkout_buf3;
wire          main_crg_clkout_buf4;
wire          main_crg_clkout_buf5;
reg           main_crg_ic_reset = 1'd1;
wire          main_crg_locked;
reg           main_crg_power_down = 1'd0;
wire          main_crg_reset;
reg     [3:0] main_crg_reset_counter = 4'd15;
reg           main_crg_rst = 1'd0;
reg           main_dbus_cmd_first = 1'd0;
reg           main_dbus_cmd_last = 1'd0;
wire   [31:0] main_dbus_cmd_payload_addr;
wire          main_dbus_cmd_payload_we;
wire          main_dbus_cmd_ready;
wire          main_dbus_cmd_valid;
wire          main_dbus_rdata_first;
wire          main_dbus_rdata_last;
wire   [63:0] main_dbus_rdata_payload_data;
wire          main_dbus_rdata_ready;
wire          main_dbus_rdata_valid;
reg           main_dbus_wdata_first = 1'd0;
reg           main_dbus_wdata_last = 1'd0;
wire   [63:0] main_dbus_wdata_payload_data;
wire    [7:0] main_dbus_wdata_payload_we;
wire          main_dbus_wdata_ready;
wire          main_dbus_wdata_valid;
wire          main_done;
reg           main_ethphy__r_re = 1'd0;
reg           main_ethphy__r_status = 1'd0;
wire          main_ethphy__r_we;
reg           main_ethphy__w_re = 1'd0;
reg     [2:0] main_ethphy__w_storage = 3'd0;
reg     [8:0] main_ethphy_counter = 9'd0;
wire          main_ethphy_counter_ce;
wire          main_ethphy_counter_done;
wire          main_ethphy_data_oe;
wire          main_ethphy_data_r;
wire          main_ethphy_data_w;
wire          main_ethphy_liteethphyrmiirx_ce;
reg     [1:0] main_ethphy_liteethphyrmiirx_converter_demux = 2'd0;
wire          main_ethphy_liteethphyrmiirx_converter_load_part;
reg           main_ethphy_liteethphyrmiirx_converter_sink_first = 1'd0;
reg           main_ethphy_liteethphyrmiirx_converter_sink_last = 1'd0;
wire    [1:0] main_ethphy_liteethphyrmiirx_converter_sink_payload_data;
wire          main_ethphy_liteethphyrmiirx_converter_sink_ready;
reg           main_ethphy_liteethphyrmiirx_converter_sink_valid = 1'd0;
reg           main_ethphy_liteethphyrmiirx_converter_source_first = 1'd0;
reg           main_ethphy_liteethphyrmiirx_converter_source_last = 1'd0;
reg     [7:0] main_ethphy_liteethphyrmiirx_converter_source_payload_data = 8'd0;
reg     [2:0] main_ethphy_liteethphyrmiirx_converter_source_payload_valid_token_count = 3'd0;
wire          main_ethphy_liteethphyrmiirx_converter_source_ready;
wire          main_ethphy_liteethphyrmiirx_converter_source_valid;
reg           main_ethphy_liteethphyrmiirx_converter_strobe_all = 1'd0;
reg     [9:0] main_ethphy_liteethphyrmiirx_count = 10'd0;
reg     [9:0] main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value0 = 10'd0;
reg           main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value_ce0 = 1'd0;
reg           main_ethphy_liteethphyrmiirx_crs_dv = 1'd0;
reg           main_ethphy_liteethphyrmiirx_crs_dv_d = 1'd0;
wire          main_ethphy_liteethphyrmiirx_crs_dv_i;
reg           main_ethphy_liteethphyrmiirx_crs_first = 1'd0;
reg           main_ethphy_liteethphyrmiirx_crs_last = 1'd0;
reg           main_ethphy_liteethphyrmiirx_crs_run = 1'd0;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_first;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_last;
wire    [1:0] main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_payload_data;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_ready;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_valid;
reg           main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_first = 1'd0;
reg           main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_last = 1'd0;
reg     [1:0] main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_payload_data = 2'd0;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_ready;
reg           main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_valid = 1'd0;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_first;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_last;
wire    [1:0] main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_payload_data;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_ready;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_valid;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_first;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_last;
wire    [1:0] main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_payload_data;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_ready;
wire          main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_valid;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_first;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_last;
wire    [1:0] main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_payload_data;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_ready;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_valid;
reg           main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_first = 1'd0;
reg           main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_last = 1'd0;
reg     [1:0] main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_payload_data = 2'd0;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_ready;
reg           main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_valid = 1'd0;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_first;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_last;
wire    [1:0] main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_payload_data;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_ready;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_valid;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_first;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_last;
wire    [1:0] main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_payload_data;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_ready;
wire          main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_valid;
reg           main_ethphy_liteethphyrmiirx_delay_sink_first = 1'd0;
reg           main_ethphy_liteethphyrmiirx_delay_sink_last = 1'd0;
wire    [1:0] main_ethphy_liteethphyrmiirx_delay_sink_payload_data;
wire          main_ethphy_liteethphyrmiirx_delay_sink_ready;
wire          main_ethphy_liteethphyrmiirx_delay_sink_valid;
wire          main_ethphy_liteethphyrmiirx_delay_source_first;
wire          main_ethphy_liteethphyrmiirx_delay_source_last;
wire    [1:0] main_ethphy_liteethphyrmiirx_delay_source_payload_data;
reg           main_ethphy_liteethphyrmiirx_delay_source_ready = 1'd0;
wire          main_ethphy_liteethphyrmiirx_delay_source_valid;
reg           main_ethphy_liteethphyrmiirx_rst = 1'd0;
reg     [1:0] main_ethphy_liteethphyrmiirx_rx_data = 2'd0;
wire    [1:0] main_ethphy_liteethphyrmiirx_rx_data_i;
wire          main_ethphy_liteethphyrmiirx_rx_er_i;
wire          main_ethphy_liteethphyrmiirx_source_source_first0;
wire          main_ethphy_liteethphyrmiirx_source_source_first1;
wire          main_ethphy_liteethphyrmiirx_source_source_last0;
wire          main_ethphy_liteethphyrmiirx_source_source_last1;
wire    [7:0] main_ethphy_liteethphyrmiirx_source_source_payload_data0;
wire    [7:0] main_ethphy_liteethphyrmiirx_source_source_payload_data1;
reg           main_ethphy_liteethphyrmiirx_source_source_payload_error = 1'd0;
reg           main_ethphy_liteethphyrmiirx_source_source_payload_last_be = 1'd0;
wire          main_ethphy_liteethphyrmiirx_source_source_ready0;
wire          main_ethphy_liteethphyrmiirx_source_source_ready1;
wire          main_ethphy_liteethphyrmiirx_source_source_valid0;
wire          main_ethphy_liteethphyrmiirx_source_source_valid1;
wire          main_ethphy_liteethphyrmiirx_speed0;
reg           main_ethphy_liteethphyrmiirx_speed1 = 1'd0;
reg           main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value1 = 1'd0;
reg           main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value_ce1 = 1'd0;
reg     [3:0] main_ethphy_liteethphyrmiirx_timer = 4'd0;
wire          main_ethphy_liteethphyrmiitx_ce;
wire          main_ethphy_liteethphyrmiitx_converter_first;
wire          main_ethphy_liteethphyrmiitx_converter_last;
reg     [1:0] main_ethphy_liteethphyrmiitx_converter_mux = 2'd0;
reg           main_ethphy_liteethphyrmiitx_converter_sink_first = 1'd0;
reg           main_ethphy_liteethphyrmiitx_converter_sink_last = 1'd0;
wire    [7:0] main_ethphy_liteethphyrmiitx_converter_sink_payload_data;
wire          main_ethphy_liteethphyrmiitx_converter_sink_ready;
wire          main_ethphy_liteethphyrmiitx_converter_sink_valid;
wire          main_ethphy_liteethphyrmiitx_converter_source_first;
wire          main_ethphy_liteethphyrmiitx_converter_source_last;
reg     [1:0] main_ethphy_liteethphyrmiitx_converter_source_payload_data = 2'd0;
wire          main_ethphy_liteethphyrmiitx_converter_source_payload_valid_token_count;
wire          main_ethphy_liteethphyrmiitx_converter_source_ready;
wire          main_ethphy_liteethphyrmiitx_converter_source_valid;
wire          main_ethphy_liteethphyrmiitx_rst;
wire          main_ethphy_liteethphyrmiitx_sink_first;
wire          main_ethphy_liteethphyrmiitx_sink_last;
wire    [7:0] main_ethphy_liteethphyrmiitx_sink_payload_data;
wire          main_ethphy_liteethphyrmiitx_sink_payload_error;
wire          main_ethphy_liteethphyrmiitx_sink_payload_last_be;
wire          main_ethphy_liteethphyrmiitx_sink_ready;
wire          main_ethphy_liteethphyrmiitx_sink_valid;
wire          main_ethphy_liteethphyrmiitx_source_source_first;
wire          main_ethphy_liteethphyrmiitx_source_source_last;
wire    [1:0] main_ethphy_liteethphyrmiitx_source_source_payload_data;
wire          main_ethphy_liteethphyrmiitx_source_source_ready;
wire          main_ethphy_liteethphyrmiitx_source_source_valid;
wire          main_ethphy_liteethphyrmiitx_speed;
reg     [3:0] main_ethphy_liteethphyrmiitx_timer = 4'd0;
wire          main_ethphy_mdc;
wire          main_ethphy_oe;
reg           main_ethphy_r = 1'd0;
wire          main_ethphy_reset0;
wire          main_ethphy_reset1;
reg           main_ethphy_reset_re = 1'd0;
reg           main_ethphy_reset_storage = 1'd0;
wire          main_ethphy_w;
reg           main_ibus_cmd_first = 1'd0;
reg           main_ibus_cmd_last = 1'd0;
wire   [31:0] main_ibus_cmd_payload_addr;
wire          main_ibus_cmd_payload_we;
wire          main_ibus_cmd_ready;
wire          main_ibus_cmd_valid;
wire          main_ibus_rdata_first;
wire          main_ibus_rdata_last;
wire   [63:0] main_ibus_rdata_payload_data;
wire          main_ibus_rdata_ready;
wire          main_ibus_rdata_valid;
reg           main_ibus_wdata_first = 1'd0;
reg           main_ibus_wdata_last = 1'd0;
wire   [63:0] main_ibus_wdata_payload_data;
wire    [7:0] main_ibus_wdata_payload_we;
wire          main_ibus_wdata_ready;
wire          main_ibus_wdata_valid;
reg    [15:0] main_leds = 16'd0;
wire          main_litedramcrossbar_cmd_last;
wire   [23:0] main_litedramcrossbar_cmd_payload_addr;
wire          main_litedramcrossbar_cmd_payload_we;
wire          main_litedramcrossbar_cmd_ready;
wire          main_litedramcrossbar_cmd_valid;
reg           main_litedramcrossbar_rdata_first = 1'd0;
reg           main_litedramcrossbar_rdata_last = 1'd0;
wire   [63:0] main_litedramcrossbar_rdata_payload_data;
wire          main_litedramcrossbar_rdata_ready;
wire          main_litedramcrossbar_rdata_valid;
reg    [63:0] main_litedramcrossbar_wdata_payload_data = 64'd0;
reg     [7:0] main_litedramcrossbar_wdata_payload_we = 8'd0;
wire          main_litedramcrossbar_wdata_ready;
wire          main_litedramnativeport0_cmd_first;
wire          main_litedramnativeport0_cmd_last;
wire   [23:0] main_litedramnativeport0_cmd_payload_addr;
wire          main_litedramnativeport0_cmd_payload_we;
wire          main_litedramnativeport0_cmd_ready;
wire          main_litedramnativeport0_cmd_valid;
reg           main_litedramnativeport0_rdata_first = 1'd0;
reg           main_litedramnativeport0_rdata_last = 1'd0;
wire   [63:0] main_litedramnativeport0_rdata_payload_data;
wire          main_litedramnativeport0_rdata_ready;
wire          main_litedramnativeport0_rdata_valid;
wire          main_litedramnativeport0_wdata_first;
wire          main_litedramnativeport0_wdata_last;
wire   [63:0] main_litedramnativeport0_wdata_payload_data;
wire    [7:0] main_litedramnativeport0_wdata_payload_we;
wire          main_litedramnativeport0_wdata_ready;
wire          main_litedramnativeport0_wdata_valid;
wire          main_litedramnativeport1_cmd_first;
wire          main_litedramnativeport1_cmd_last;
wire   [23:0] main_litedramnativeport1_cmd_payload_addr;
wire          main_litedramnativeport1_cmd_payload_we;
wire          main_litedramnativeport1_cmd_ready;
wire          main_litedramnativeport1_cmd_valid;
reg           main_litedramnativeport1_rdata_first = 1'd0;
reg           main_litedramnativeport1_rdata_last = 1'd0;
wire   [63:0] main_litedramnativeport1_rdata_payload_data;
wire          main_litedramnativeport1_rdata_ready;
wire          main_litedramnativeport1_rdata_valid;
wire          main_litedramnativeport1_wdata_first;
wire          main_litedramnativeport1_wdata_last;
wire   [63:0] main_litedramnativeport1_wdata_payload_data;
wire    [7:0] main_litedramnativeport1_wdata_payload_we;
wire          main_litedramnativeport1_wdata_ready;
wire          main_litedramnativeport1_wdata_valid;
reg           main_mode = 1'd0;
reg           main_re = 1'd0;
reg           main_sdram_bankmachine0_auto_precharge = 1'd0;
reg    [12:0] main_sdram_bankmachine0_cmd_payload_a = 13'd0;
wire    [2:0] main_sdram_bankmachine0_cmd_payload_ba;
reg           main_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine0_cmd_ready = 1'd0;
reg           main_sdram_bankmachine0_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine0_consume = 3'd0;
wire          main_sdram_bankmachine0_do_read;
wire          main_sdram_bankmachine0_fifo_in_first;
wire          main_sdram_bankmachine0_fifo_in_last;
wire   [20:0] main_sdram_bankmachine0_fifo_in_payload_addr;
wire          main_sdram_bankmachine0_fifo_in_payload_we;
wire          main_sdram_bankmachine0_fifo_out_first;
wire          main_sdram_bankmachine0_fifo_out_last;
wire   [20:0] main_sdram_bankmachine0_fifo_out_payload_addr;
wire          main_sdram_bankmachine0_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine0_level = 4'd0;
wire          main_sdram_bankmachine0_pipe_valid_sink_first;
wire          main_sdram_bankmachine0_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine0_pipe_valid_sink_ready;
wire          main_sdram_bankmachine0_pipe_valid_sink_valid;
reg           main_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine0_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine0_pipe_valid_source_ready;
reg           main_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine0_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine0_rdport_adr;
wire   [23:0] main_sdram_bankmachine0_rdport_dat_r;
reg           main_sdram_bankmachine0_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine0_refresh_req;
reg           main_sdram_bankmachine0_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine0_req_addr;
wire          main_sdram_bankmachine0_req_lock;
reg           main_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine0_req_ready;
wire          main_sdram_bankmachine0_req_valid;
reg           main_sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine0_req_we;
reg    [12:0] main_sdram_bankmachine0_row = 13'd0;
reg           main_sdram_bankmachine0_row_close = 1'd0;
reg           main_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine0_row_hit;
reg           main_sdram_bankmachine0_row_open = 1'd0;
reg           main_sdram_bankmachine0_row_opened = 1'd0;
reg           main_sdram_bankmachine0_sink_first = 1'd0;
reg           main_sdram_bankmachine0_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine0_sink_payload_addr;
wire          main_sdram_bankmachine0_sink_payload_we;
wire          main_sdram_bankmachine0_sink_ready;
wire          main_sdram_bankmachine0_sink_sink_first;
wire          main_sdram_bankmachine0_sink_sink_last;
wire   [20:0] main_sdram_bankmachine0_sink_sink_payload_addr;
wire          main_sdram_bankmachine0_sink_sink_payload_we;
wire          main_sdram_bankmachine0_sink_sink_ready;
wire          main_sdram_bankmachine0_sink_sink_valid;
wire          main_sdram_bankmachine0_sink_valid;
wire          main_sdram_bankmachine0_source_first;
wire          main_sdram_bankmachine0_source_last;
wire   [20:0] main_sdram_bankmachine0_source_payload_addr;
wire          main_sdram_bankmachine0_source_payload_we;
wire          main_sdram_bankmachine0_source_ready;
wire          main_sdram_bankmachine0_source_source_first;
wire          main_sdram_bankmachine0_source_source_last;
wire   [20:0] main_sdram_bankmachine0_source_source_payload_addr;
wire          main_sdram_bankmachine0_source_source_payload_we;
wire          main_sdram_bankmachine0_source_source_ready;
wire          main_sdram_bankmachine0_source_source_valid;
wire          main_sdram_bankmachine0_source_valid;
wire   [23:0] main_sdram_bankmachine0_syncfifo0_din;
wire   [23:0] main_sdram_bankmachine0_syncfifo0_dout;
wire          main_sdram_bankmachine0_syncfifo0_re;
wire          main_sdram_bankmachine0_syncfifo0_readable;
wire          main_sdram_bankmachine0_syncfifo0_we;
wire          main_sdram_bankmachine0_syncfifo0_writable;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_trascon_ready = 1'd1;
wire          main_sdram_bankmachine0_trascon_valid;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_trccon_ready = 1'd1;
wire          main_sdram_bankmachine0_trccon_valid;
reg     [1:0] main_sdram_bankmachine0_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine0_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine0_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine0_wrport_dat_w;
wire          main_sdram_bankmachine0_wrport_we;
reg           main_sdram_bankmachine1_auto_precharge = 1'd0;
reg    [12:0] main_sdram_bankmachine1_cmd_payload_a = 13'd0;
wire    [2:0] main_sdram_bankmachine1_cmd_payload_ba;
reg           main_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine1_cmd_ready = 1'd0;
reg           main_sdram_bankmachine1_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine1_consume = 3'd0;
wire          main_sdram_bankmachine1_do_read;
wire          main_sdram_bankmachine1_fifo_in_first;
wire          main_sdram_bankmachine1_fifo_in_last;
wire   [20:0] main_sdram_bankmachine1_fifo_in_payload_addr;
wire          main_sdram_bankmachine1_fifo_in_payload_we;
wire          main_sdram_bankmachine1_fifo_out_first;
wire          main_sdram_bankmachine1_fifo_out_last;
wire   [20:0] main_sdram_bankmachine1_fifo_out_payload_addr;
wire          main_sdram_bankmachine1_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine1_level = 4'd0;
wire          main_sdram_bankmachine1_pipe_valid_sink_first;
wire          main_sdram_bankmachine1_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine1_pipe_valid_sink_ready;
wire          main_sdram_bankmachine1_pipe_valid_sink_valid;
reg           main_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine1_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine1_pipe_valid_source_ready;
reg           main_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine1_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine1_rdport_adr;
wire   [23:0] main_sdram_bankmachine1_rdport_dat_r;
reg           main_sdram_bankmachine1_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine1_refresh_req;
reg           main_sdram_bankmachine1_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine1_req_addr;
wire          main_sdram_bankmachine1_req_lock;
reg           main_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine1_req_ready;
wire          main_sdram_bankmachine1_req_valid;
reg           main_sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine1_req_we;
reg    [12:0] main_sdram_bankmachine1_row = 13'd0;
reg           main_sdram_bankmachine1_row_close = 1'd0;
reg           main_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine1_row_hit;
reg           main_sdram_bankmachine1_row_open = 1'd0;
reg           main_sdram_bankmachine1_row_opened = 1'd0;
reg           main_sdram_bankmachine1_sink_first = 1'd0;
reg           main_sdram_bankmachine1_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine1_sink_payload_addr;
wire          main_sdram_bankmachine1_sink_payload_we;
wire          main_sdram_bankmachine1_sink_ready;
wire          main_sdram_bankmachine1_sink_sink_first;
wire          main_sdram_bankmachine1_sink_sink_last;
wire   [20:0] main_sdram_bankmachine1_sink_sink_payload_addr;
wire          main_sdram_bankmachine1_sink_sink_payload_we;
wire          main_sdram_bankmachine1_sink_sink_ready;
wire          main_sdram_bankmachine1_sink_sink_valid;
wire          main_sdram_bankmachine1_sink_valid;
wire          main_sdram_bankmachine1_source_first;
wire          main_sdram_bankmachine1_source_last;
wire   [20:0] main_sdram_bankmachine1_source_payload_addr;
wire          main_sdram_bankmachine1_source_payload_we;
wire          main_sdram_bankmachine1_source_ready;
wire          main_sdram_bankmachine1_source_source_first;
wire          main_sdram_bankmachine1_source_source_last;
wire   [20:0] main_sdram_bankmachine1_source_source_payload_addr;
wire          main_sdram_bankmachine1_source_source_payload_we;
wire          main_sdram_bankmachine1_source_source_ready;
wire          main_sdram_bankmachine1_source_source_valid;
wire          main_sdram_bankmachine1_source_valid;
wire   [23:0] main_sdram_bankmachine1_syncfifo1_din;
wire   [23:0] main_sdram_bankmachine1_syncfifo1_dout;
wire          main_sdram_bankmachine1_syncfifo1_re;
wire          main_sdram_bankmachine1_syncfifo1_readable;
wire          main_sdram_bankmachine1_syncfifo1_we;
wire          main_sdram_bankmachine1_syncfifo1_writable;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_trascon_ready = 1'd1;
wire          main_sdram_bankmachine1_trascon_valid;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_trccon_ready = 1'd1;
wire          main_sdram_bankmachine1_trccon_valid;
reg     [1:0] main_sdram_bankmachine1_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine1_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine1_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine1_wrport_dat_w;
wire          main_sdram_bankmachine1_wrport_we;
reg           main_sdram_bankmachine2_auto_precharge = 1'd0;
reg    [12:0] main_sdram_bankmachine2_cmd_payload_a = 13'd0;
wire    [2:0] main_sdram_bankmachine2_cmd_payload_ba;
reg           main_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine2_cmd_ready = 1'd0;
reg           main_sdram_bankmachine2_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine2_consume = 3'd0;
wire          main_sdram_bankmachine2_do_read;
wire          main_sdram_bankmachine2_fifo_in_first;
wire          main_sdram_bankmachine2_fifo_in_last;
wire   [20:0] main_sdram_bankmachine2_fifo_in_payload_addr;
wire          main_sdram_bankmachine2_fifo_in_payload_we;
wire          main_sdram_bankmachine2_fifo_out_first;
wire          main_sdram_bankmachine2_fifo_out_last;
wire   [20:0] main_sdram_bankmachine2_fifo_out_payload_addr;
wire          main_sdram_bankmachine2_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine2_level = 4'd0;
wire          main_sdram_bankmachine2_pipe_valid_sink_first;
wire          main_sdram_bankmachine2_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine2_pipe_valid_sink_ready;
wire          main_sdram_bankmachine2_pipe_valid_sink_valid;
reg           main_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine2_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine2_pipe_valid_source_ready;
reg           main_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine2_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine2_rdport_adr;
wire   [23:0] main_sdram_bankmachine2_rdport_dat_r;
reg           main_sdram_bankmachine2_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine2_refresh_req;
reg           main_sdram_bankmachine2_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine2_req_addr;
wire          main_sdram_bankmachine2_req_lock;
reg           main_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine2_req_ready;
wire          main_sdram_bankmachine2_req_valid;
reg           main_sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine2_req_we;
reg    [12:0] main_sdram_bankmachine2_row = 13'd0;
reg           main_sdram_bankmachine2_row_close = 1'd0;
reg           main_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine2_row_hit;
reg           main_sdram_bankmachine2_row_open = 1'd0;
reg           main_sdram_bankmachine2_row_opened = 1'd0;
reg           main_sdram_bankmachine2_sink_first = 1'd0;
reg           main_sdram_bankmachine2_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine2_sink_payload_addr;
wire          main_sdram_bankmachine2_sink_payload_we;
wire          main_sdram_bankmachine2_sink_ready;
wire          main_sdram_bankmachine2_sink_sink_first;
wire          main_sdram_bankmachine2_sink_sink_last;
wire   [20:0] main_sdram_bankmachine2_sink_sink_payload_addr;
wire          main_sdram_bankmachine2_sink_sink_payload_we;
wire          main_sdram_bankmachine2_sink_sink_ready;
wire          main_sdram_bankmachine2_sink_sink_valid;
wire          main_sdram_bankmachine2_sink_valid;
wire          main_sdram_bankmachine2_source_first;
wire          main_sdram_bankmachine2_source_last;
wire   [20:0] main_sdram_bankmachine2_source_payload_addr;
wire          main_sdram_bankmachine2_source_payload_we;
wire          main_sdram_bankmachine2_source_ready;
wire          main_sdram_bankmachine2_source_source_first;
wire          main_sdram_bankmachine2_source_source_last;
wire   [20:0] main_sdram_bankmachine2_source_source_payload_addr;
wire          main_sdram_bankmachine2_source_source_payload_we;
wire          main_sdram_bankmachine2_source_source_ready;
wire          main_sdram_bankmachine2_source_source_valid;
wire          main_sdram_bankmachine2_source_valid;
wire   [23:0] main_sdram_bankmachine2_syncfifo2_din;
wire   [23:0] main_sdram_bankmachine2_syncfifo2_dout;
wire          main_sdram_bankmachine2_syncfifo2_re;
wire          main_sdram_bankmachine2_syncfifo2_readable;
wire          main_sdram_bankmachine2_syncfifo2_we;
wire          main_sdram_bankmachine2_syncfifo2_writable;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_trascon_ready = 1'd1;
wire          main_sdram_bankmachine2_trascon_valid;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_trccon_ready = 1'd1;
wire          main_sdram_bankmachine2_trccon_valid;
reg     [1:0] main_sdram_bankmachine2_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine2_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine2_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine2_wrport_dat_w;
wire          main_sdram_bankmachine2_wrport_we;
reg           main_sdram_bankmachine3_auto_precharge = 1'd0;
reg    [12:0] main_sdram_bankmachine3_cmd_payload_a = 13'd0;
wire    [2:0] main_sdram_bankmachine3_cmd_payload_ba;
reg           main_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine3_cmd_ready = 1'd0;
reg           main_sdram_bankmachine3_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine3_consume = 3'd0;
wire          main_sdram_bankmachine3_do_read;
wire          main_sdram_bankmachine3_fifo_in_first;
wire          main_sdram_bankmachine3_fifo_in_last;
wire   [20:0] main_sdram_bankmachine3_fifo_in_payload_addr;
wire          main_sdram_bankmachine3_fifo_in_payload_we;
wire          main_sdram_bankmachine3_fifo_out_first;
wire          main_sdram_bankmachine3_fifo_out_last;
wire   [20:0] main_sdram_bankmachine3_fifo_out_payload_addr;
wire          main_sdram_bankmachine3_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine3_level = 4'd0;
wire          main_sdram_bankmachine3_pipe_valid_sink_first;
wire          main_sdram_bankmachine3_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine3_pipe_valid_sink_ready;
wire          main_sdram_bankmachine3_pipe_valid_sink_valid;
reg           main_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine3_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine3_pipe_valid_source_ready;
reg           main_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine3_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine3_rdport_adr;
wire   [23:0] main_sdram_bankmachine3_rdport_dat_r;
reg           main_sdram_bankmachine3_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine3_refresh_req;
reg           main_sdram_bankmachine3_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine3_req_addr;
wire          main_sdram_bankmachine3_req_lock;
reg           main_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine3_req_ready;
wire          main_sdram_bankmachine3_req_valid;
reg           main_sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine3_req_we;
reg    [12:0] main_sdram_bankmachine3_row = 13'd0;
reg           main_sdram_bankmachine3_row_close = 1'd0;
reg           main_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine3_row_hit;
reg           main_sdram_bankmachine3_row_open = 1'd0;
reg           main_sdram_bankmachine3_row_opened = 1'd0;
reg           main_sdram_bankmachine3_sink_first = 1'd0;
reg           main_sdram_bankmachine3_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine3_sink_payload_addr;
wire          main_sdram_bankmachine3_sink_payload_we;
wire          main_sdram_bankmachine3_sink_ready;
wire          main_sdram_bankmachine3_sink_sink_first;
wire          main_sdram_bankmachine3_sink_sink_last;
wire   [20:0] main_sdram_bankmachine3_sink_sink_payload_addr;
wire          main_sdram_bankmachine3_sink_sink_payload_we;
wire          main_sdram_bankmachine3_sink_sink_ready;
wire          main_sdram_bankmachine3_sink_sink_valid;
wire          main_sdram_bankmachine3_sink_valid;
wire          main_sdram_bankmachine3_source_first;
wire          main_sdram_bankmachine3_source_last;
wire   [20:0] main_sdram_bankmachine3_source_payload_addr;
wire          main_sdram_bankmachine3_source_payload_we;
wire          main_sdram_bankmachine3_source_ready;
wire          main_sdram_bankmachine3_source_source_first;
wire          main_sdram_bankmachine3_source_source_last;
wire   [20:0] main_sdram_bankmachine3_source_source_payload_addr;
wire          main_sdram_bankmachine3_source_source_payload_we;
wire          main_sdram_bankmachine3_source_source_ready;
wire          main_sdram_bankmachine3_source_source_valid;
wire          main_sdram_bankmachine3_source_valid;
wire   [23:0] main_sdram_bankmachine3_syncfifo3_din;
wire   [23:0] main_sdram_bankmachine3_syncfifo3_dout;
wire          main_sdram_bankmachine3_syncfifo3_re;
wire          main_sdram_bankmachine3_syncfifo3_readable;
wire          main_sdram_bankmachine3_syncfifo3_we;
wire          main_sdram_bankmachine3_syncfifo3_writable;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_trascon_ready = 1'd1;
wire          main_sdram_bankmachine3_trascon_valid;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_trccon_ready = 1'd1;
wire          main_sdram_bankmachine3_trccon_valid;
reg     [1:0] main_sdram_bankmachine3_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine3_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine3_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine3_wrport_dat_w;
wire          main_sdram_bankmachine3_wrport_we;
reg           main_sdram_bankmachine4_auto_precharge = 1'd0;
reg    [12:0] main_sdram_bankmachine4_cmd_payload_a = 13'd0;
wire    [2:0] main_sdram_bankmachine4_cmd_payload_ba;
reg           main_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine4_cmd_ready = 1'd0;
reg           main_sdram_bankmachine4_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine4_consume = 3'd0;
wire          main_sdram_bankmachine4_do_read;
wire          main_sdram_bankmachine4_fifo_in_first;
wire          main_sdram_bankmachine4_fifo_in_last;
wire   [20:0] main_sdram_bankmachine4_fifo_in_payload_addr;
wire          main_sdram_bankmachine4_fifo_in_payload_we;
wire          main_sdram_bankmachine4_fifo_out_first;
wire          main_sdram_bankmachine4_fifo_out_last;
wire   [20:0] main_sdram_bankmachine4_fifo_out_payload_addr;
wire          main_sdram_bankmachine4_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine4_level = 4'd0;
wire          main_sdram_bankmachine4_pipe_valid_sink_first;
wire          main_sdram_bankmachine4_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine4_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine4_pipe_valid_sink_ready;
wire          main_sdram_bankmachine4_pipe_valid_sink_valid;
reg           main_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine4_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine4_pipe_valid_source_ready;
reg           main_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine4_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine4_rdport_adr;
wire   [23:0] main_sdram_bankmachine4_rdport_dat_r;
reg           main_sdram_bankmachine4_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine4_refresh_req;
reg           main_sdram_bankmachine4_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine4_req_addr;
wire          main_sdram_bankmachine4_req_lock;
reg           main_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine4_req_ready;
wire          main_sdram_bankmachine4_req_valid;
reg           main_sdram_bankmachine4_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine4_req_we;
reg    [12:0] main_sdram_bankmachine4_row = 13'd0;
reg           main_sdram_bankmachine4_row_close = 1'd0;
reg           main_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine4_row_hit;
reg           main_sdram_bankmachine4_row_open = 1'd0;
reg           main_sdram_bankmachine4_row_opened = 1'd0;
reg           main_sdram_bankmachine4_sink_first = 1'd0;
reg           main_sdram_bankmachine4_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine4_sink_payload_addr;
wire          main_sdram_bankmachine4_sink_payload_we;
wire          main_sdram_bankmachine4_sink_ready;
wire          main_sdram_bankmachine4_sink_sink_first;
wire          main_sdram_bankmachine4_sink_sink_last;
wire   [20:0] main_sdram_bankmachine4_sink_sink_payload_addr;
wire          main_sdram_bankmachine4_sink_sink_payload_we;
wire          main_sdram_bankmachine4_sink_sink_ready;
wire          main_sdram_bankmachine4_sink_sink_valid;
wire          main_sdram_bankmachine4_sink_valid;
wire          main_sdram_bankmachine4_source_first;
wire          main_sdram_bankmachine4_source_last;
wire   [20:0] main_sdram_bankmachine4_source_payload_addr;
wire          main_sdram_bankmachine4_source_payload_we;
wire          main_sdram_bankmachine4_source_ready;
wire          main_sdram_bankmachine4_source_source_first;
wire          main_sdram_bankmachine4_source_source_last;
wire   [20:0] main_sdram_bankmachine4_source_source_payload_addr;
wire          main_sdram_bankmachine4_source_source_payload_we;
wire          main_sdram_bankmachine4_source_source_ready;
wire          main_sdram_bankmachine4_source_source_valid;
wire          main_sdram_bankmachine4_source_valid;
wire   [23:0] main_sdram_bankmachine4_syncfifo4_din;
wire   [23:0] main_sdram_bankmachine4_syncfifo4_dout;
wire          main_sdram_bankmachine4_syncfifo4_re;
wire          main_sdram_bankmachine4_syncfifo4_readable;
wire          main_sdram_bankmachine4_syncfifo4_we;
wire          main_sdram_bankmachine4_syncfifo4_writable;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_trascon_ready = 1'd1;
wire          main_sdram_bankmachine4_trascon_valid;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_trccon_ready = 1'd1;
wire          main_sdram_bankmachine4_trccon_valid;
reg     [1:0] main_sdram_bankmachine4_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine4_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine4_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine4_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine4_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine4_wrport_dat_w;
wire          main_sdram_bankmachine4_wrport_we;
reg           main_sdram_bankmachine5_auto_precharge = 1'd0;
reg    [12:0] main_sdram_bankmachine5_cmd_payload_a = 13'd0;
wire    [2:0] main_sdram_bankmachine5_cmd_payload_ba;
reg           main_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine5_cmd_ready = 1'd0;
reg           main_sdram_bankmachine5_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine5_consume = 3'd0;
wire          main_sdram_bankmachine5_do_read;
wire          main_sdram_bankmachine5_fifo_in_first;
wire          main_sdram_bankmachine5_fifo_in_last;
wire   [20:0] main_sdram_bankmachine5_fifo_in_payload_addr;
wire          main_sdram_bankmachine5_fifo_in_payload_we;
wire          main_sdram_bankmachine5_fifo_out_first;
wire          main_sdram_bankmachine5_fifo_out_last;
wire   [20:0] main_sdram_bankmachine5_fifo_out_payload_addr;
wire          main_sdram_bankmachine5_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine5_level = 4'd0;
wire          main_sdram_bankmachine5_pipe_valid_sink_first;
wire          main_sdram_bankmachine5_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine5_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine5_pipe_valid_sink_ready;
wire          main_sdram_bankmachine5_pipe_valid_sink_valid;
reg           main_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine5_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine5_pipe_valid_source_ready;
reg           main_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine5_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine5_rdport_adr;
wire   [23:0] main_sdram_bankmachine5_rdport_dat_r;
reg           main_sdram_bankmachine5_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine5_refresh_req;
reg           main_sdram_bankmachine5_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine5_req_addr;
wire          main_sdram_bankmachine5_req_lock;
reg           main_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine5_req_ready;
wire          main_sdram_bankmachine5_req_valid;
reg           main_sdram_bankmachine5_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine5_req_we;
reg    [12:0] main_sdram_bankmachine5_row = 13'd0;
reg           main_sdram_bankmachine5_row_close = 1'd0;
reg           main_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine5_row_hit;
reg           main_sdram_bankmachine5_row_open = 1'd0;
reg           main_sdram_bankmachine5_row_opened = 1'd0;
reg           main_sdram_bankmachine5_sink_first = 1'd0;
reg           main_sdram_bankmachine5_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine5_sink_payload_addr;
wire          main_sdram_bankmachine5_sink_payload_we;
wire          main_sdram_bankmachine5_sink_ready;
wire          main_sdram_bankmachine5_sink_sink_first;
wire          main_sdram_bankmachine5_sink_sink_last;
wire   [20:0] main_sdram_bankmachine5_sink_sink_payload_addr;
wire          main_sdram_bankmachine5_sink_sink_payload_we;
wire          main_sdram_bankmachine5_sink_sink_ready;
wire          main_sdram_bankmachine5_sink_sink_valid;
wire          main_sdram_bankmachine5_sink_valid;
wire          main_sdram_bankmachine5_source_first;
wire          main_sdram_bankmachine5_source_last;
wire   [20:0] main_sdram_bankmachine5_source_payload_addr;
wire          main_sdram_bankmachine5_source_payload_we;
wire          main_sdram_bankmachine5_source_ready;
wire          main_sdram_bankmachine5_source_source_first;
wire          main_sdram_bankmachine5_source_source_last;
wire   [20:0] main_sdram_bankmachine5_source_source_payload_addr;
wire          main_sdram_bankmachine5_source_source_payload_we;
wire          main_sdram_bankmachine5_source_source_ready;
wire          main_sdram_bankmachine5_source_source_valid;
wire          main_sdram_bankmachine5_source_valid;
wire   [23:0] main_sdram_bankmachine5_syncfifo5_din;
wire   [23:0] main_sdram_bankmachine5_syncfifo5_dout;
wire          main_sdram_bankmachine5_syncfifo5_re;
wire          main_sdram_bankmachine5_syncfifo5_readable;
wire          main_sdram_bankmachine5_syncfifo5_we;
wire          main_sdram_bankmachine5_syncfifo5_writable;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_trascon_ready = 1'd1;
wire          main_sdram_bankmachine5_trascon_valid;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_trccon_ready = 1'd1;
wire          main_sdram_bankmachine5_trccon_valid;
reg     [1:0] main_sdram_bankmachine5_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine5_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine5_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine5_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine5_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine5_wrport_dat_w;
wire          main_sdram_bankmachine5_wrport_we;
reg           main_sdram_bankmachine6_auto_precharge = 1'd0;
reg    [12:0] main_sdram_bankmachine6_cmd_payload_a = 13'd0;
wire    [2:0] main_sdram_bankmachine6_cmd_payload_ba;
reg           main_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine6_cmd_ready = 1'd0;
reg           main_sdram_bankmachine6_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine6_consume = 3'd0;
wire          main_sdram_bankmachine6_do_read;
wire          main_sdram_bankmachine6_fifo_in_first;
wire          main_sdram_bankmachine6_fifo_in_last;
wire   [20:0] main_sdram_bankmachine6_fifo_in_payload_addr;
wire          main_sdram_bankmachine6_fifo_in_payload_we;
wire          main_sdram_bankmachine6_fifo_out_first;
wire          main_sdram_bankmachine6_fifo_out_last;
wire   [20:0] main_sdram_bankmachine6_fifo_out_payload_addr;
wire          main_sdram_bankmachine6_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine6_level = 4'd0;
wire          main_sdram_bankmachine6_pipe_valid_sink_first;
wire          main_sdram_bankmachine6_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine6_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine6_pipe_valid_sink_ready;
wire          main_sdram_bankmachine6_pipe_valid_sink_valid;
reg           main_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine6_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine6_pipe_valid_source_ready;
reg           main_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine6_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine6_rdport_adr;
wire   [23:0] main_sdram_bankmachine6_rdport_dat_r;
reg           main_sdram_bankmachine6_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine6_refresh_req;
reg           main_sdram_bankmachine6_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine6_req_addr;
wire          main_sdram_bankmachine6_req_lock;
reg           main_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine6_req_ready;
wire          main_sdram_bankmachine6_req_valid;
reg           main_sdram_bankmachine6_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine6_req_we;
reg    [12:0] main_sdram_bankmachine6_row = 13'd0;
reg           main_sdram_bankmachine6_row_close = 1'd0;
reg           main_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine6_row_hit;
reg           main_sdram_bankmachine6_row_open = 1'd0;
reg           main_sdram_bankmachine6_row_opened = 1'd0;
reg           main_sdram_bankmachine6_sink_first = 1'd0;
reg           main_sdram_bankmachine6_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine6_sink_payload_addr;
wire          main_sdram_bankmachine6_sink_payload_we;
wire          main_sdram_bankmachine6_sink_ready;
wire          main_sdram_bankmachine6_sink_sink_first;
wire          main_sdram_bankmachine6_sink_sink_last;
wire   [20:0] main_sdram_bankmachine6_sink_sink_payload_addr;
wire          main_sdram_bankmachine6_sink_sink_payload_we;
wire          main_sdram_bankmachine6_sink_sink_ready;
wire          main_sdram_bankmachine6_sink_sink_valid;
wire          main_sdram_bankmachine6_sink_valid;
wire          main_sdram_bankmachine6_source_first;
wire          main_sdram_bankmachine6_source_last;
wire   [20:0] main_sdram_bankmachine6_source_payload_addr;
wire          main_sdram_bankmachine6_source_payload_we;
wire          main_sdram_bankmachine6_source_ready;
wire          main_sdram_bankmachine6_source_source_first;
wire          main_sdram_bankmachine6_source_source_last;
wire   [20:0] main_sdram_bankmachine6_source_source_payload_addr;
wire          main_sdram_bankmachine6_source_source_payload_we;
wire          main_sdram_bankmachine6_source_source_ready;
wire          main_sdram_bankmachine6_source_source_valid;
wire          main_sdram_bankmachine6_source_valid;
wire   [23:0] main_sdram_bankmachine6_syncfifo6_din;
wire   [23:0] main_sdram_bankmachine6_syncfifo6_dout;
wire          main_sdram_bankmachine6_syncfifo6_re;
wire          main_sdram_bankmachine6_syncfifo6_readable;
wire          main_sdram_bankmachine6_syncfifo6_we;
wire          main_sdram_bankmachine6_syncfifo6_writable;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_trascon_ready = 1'd1;
wire          main_sdram_bankmachine6_trascon_valid;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_trccon_ready = 1'd1;
wire          main_sdram_bankmachine6_trccon_valid;
reg     [1:0] main_sdram_bankmachine6_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine6_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine6_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine6_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine6_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine6_wrport_dat_w;
wire          main_sdram_bankmachine6_wrport_we;
reg           main_sdram_bankmachine7_auto_precharge = 1'd0;
reg    [12:0] main_sdram_bankmachine7_cmd_payload_a = 13'd0;
wire    [2:0] main_sdram_bankmachine7_cmd_payload_ba;
reg           main_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           main_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           main_sdram_bankmachine7_cmd_ready = 1'd0;
reg           main_sdram_bankmachine7_cmd_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine7_consume = 3'd0;
wire          main_sdram_bankmachine7_do_read;
wire          main_sdram_bankmachine7_fifo_in_first;
wire          main_sdram_bankmachine7_fifo_in_last;
wire   [20:0] main_sdram_bankmachine7_fifo_in_payload_addr;
wire          main_sdram_bankmachine7_fifo_in_payload_we;
wire          main_sdram_bankmachine7_fifo_out_first;
wire          main_sdram_bankmachine7_fifo_out_last;
wire   [20:0] main_sdram_bankmachine7_fifo_out_payload_addr;
wire          main_sdram_bankmachine7_fifo_out_payload_we;
reg     [3:0] main_sdram_bankmachine7_level = 4'd0;
wire          main_sdram_bankmachine7_pipe_valid_sink_first;
wire          main_sdram_bankmachine7_pipe_valid_sink_last;
wire   [20:0] main_sdram_bankmachine7_pipe_valid_sink_payload_addr;
wire          main_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire          main_sdram_bankmachine7_pipe_valid_sink_ready;
wire          main_sdram_bankmachine7_pipe_valid_sink_valid;
reg           main_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           main_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg    [20:0] main_sdram_bankmachine7_pipe_valid_source_payload_addr = 21'd0;
reg           main_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
wire          main_sdram_bankmachine7_pipe_valid_source_ready;
reg           main_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
reg     [2:0] main_sdram_bankmachine7_produce = 3'd0;
wire    [2:0] main_sdram_bankmachine7_rdport_adr;
wire   [23:0] main_sdram_bankmachine7_rdport_dat_r;
reg           main_sdram_bankmachine7_refresh_gnt = 1'd0;
wire          main_sdram_bankmachine7_refresh_req;
reg           main_sdram_bankmachine7_replace = 1'd0;
wire   [20:0] main_sdram_bankmachine7_req_addr;
wire          main_sdram_bankmachine7_req_lock;
reg           main_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          main_sdram_bankmachine7_req_ready;
wire          main_sdram_bankmachine7_req_valid;
reg           main_sdram_bankmachine7_req_wdata_ready = 1'd0;
wire          main_sdram_bankmachine7_req_we;
reg    [12:0] main_sdram_bankmachine7_row = 13'd0;
reg           main_sdram_bankmachine7_row_close = 1'd0;
reg           main_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          main_sdram_bankmachine7_row_hit;
reg           main_sdram_bankmachine7_row_open = 1'd0;
reg           main_sdram_bankmachine7_row_opened = 1'd0;
reg           main_sdram_bankmachine7_sink_first = 1'd0;
reg           main_sdram_bankmachine7_sink_last = 1'd0;
wire   [20:0] main_sdram_bankmachine7_sink_payload_addr;
wire          main_sdram_bankmachine7_sink_payload_we;
wire          main_sdram_bankmachine7_sink_ready;
wire          main_sdram_bankmachine7_sink_sink_first;
wire          main_sdram_bankmachine7_sink_sink_last;
wire   [20:0] main_sdram_bankmachine7_sink_sink_payload_addr;
wire          main_sdram_bankmachine7_sink_sink_payload_we;
wire          main_sdram_bankmachine7_sink_sink_ready;
wire          main_sdram_bankmachine7_sink_sink_valid;
wire          main_sdram_bankmachine7_sink_valid;
wire          main_sdram_bankmachine7_source_first;
wire          main_sdram_bankmachine7_source_last;
wire   [20:0] main_sdram_bankmachine7_source_payload_addr;
wire          main_sdram_bankmachine7_source_payload_we;
wire          main_sdram_bankmachine7_source_ready;
wire          main_sdram_bankmachine7_source_source_first;
wire          main_sdram_bankmachine7_source_source_last;
wire   [20:0] main_sdram_bankmachine7_source_source_payload_addr;
wire          main_sdram_bankmachine7_source_source_payload_we;
wire          main_sdram_bankmachine7_source_source_ready;
wire          main_sdram_bankmachine7_source_source_valid;
wire          main_sdram_bankmachine7_source_valid;
wire   [23:0] main_sdram_bankmachine7_syncfifo7_din;
wire   [23:0] main_sdram_bankmachine7_syncfifo7_dout;
wire          main_sdram_bankmachine7_syncfifo7_re;
wire          main_sdram_bankmachine7_syncfifo7_readable;
wire          main_sdram_bankmachine7_syncfifo7_we;
wire          main_sdram_bankmachine7_syncfifo7_writable;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_trascon_ready = 1'd1;
wire          main_sdram_bankmachine7_trascon_valid;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_trccon_ready = 1'd1;
wire          main_sdram_bankmachine7_trccon_valid;
reg     [1:0] main_sdram_bankmachine7_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_bankmachine7_twtpcon_ready = 1'd0;
wire          main_sdram_bankmachine7_twtpcon_valid;
reg     [2:0] main_sdram_bankmachine7_wrport_adr = 3'd0;
wire   [23:0] main_sdram_bankmachine7_wrport_dat_r;
wire   [23:0] main_sdram_bankmachine7_wrport_dat_w;
wire          main_sdram_bankmachine7_wrport_we;
wire          main_sdram_cas_allowed;
wire          main_sdram_choose_cmd_ce;
wire   [12:0] main_sdram_choose_cmd_cmd_payload_a;
wire    [2:0] main_sdram_choose_cmd_cmd_payload_ba;
reg           main_sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          main_sdram_choose_cmd_cmd_payload_is_cmd;
wire          main_sdram_choose_cmd_cmd_payload_is_read;
wire          main_sdram_choose_cmd_cmd_payload_is_write;
reg           main_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           main_sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           main_sdram_choose_cmd_cmd_ready = 1'd0;
wire          main_sdram_choose_cmd_cmd_valid;
reg     [2:0] main_sdram_choose_cmd_grant = 3'd0;
wire    [7:0] main_sdram_choose_cmd_request;
reg     [7:0] main_sdram_choose_cmd_requests = 8'd0;
reg           main_sdram_choose_cmd_want_activates = 1'd0;
reg           main_sdram_choose_cmd_want_cmds = 1'd0;
reg           main_sdram_choose_cmd_want_reads = 1'd0;
reg           main_sdram_choose_cmd_want_writes = 1'd0;
wire          main_sdram_choose_req_ce;
wire   [12:0] main_sdram_choose_req_cmd_payload_a;
wire    [2:0] main_sdram_choose_req_cmd_payload_ba;
reg           main_sdram_choose_req_cmd_payload_cas = 1'd0;
wire          main_sdram_choose_req_cmd_payload_is_cmd;
wire          main_sdram_choose_req_cmd_payload_is_read;
wire          main_sdram_choose_req_cmd_payload_is_write;
reg           main_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           main_sdram_choose_req_cmd_payload_we = 1'd0;
reg           main_sdram_choose_req_cmd_ready = 1'd0;
wire          main_sdram_choose_req_cmd_valid;
reg     [2:0] main_sdram_choose_req_grant = 3'd0;
wire    [7:0] main_sdram_choose_req_request;
reg     [7:0] main_sdram_choose_req_requests = 8'd0;
reg           main_sdram_choose_req_want_activates = 1'd0;
reg           main_sdram_choose_req_want_cmds = 1'd0;
reg           main_sdram_choose_req_want_reads = 1'd0;
reg           main_sdram_choose_req_want_writes = 1'd0;
wire          main_sdram_cke;
reg           main_sdram_cmd_last = 1'd0;
reg    [12:0] main_sdram_cmd_payload_a = 13'd0;
reg     [2:0] main_sdram_cmd_payload_ba = 3'd0;
reg           main_sdram_cmd_payload_cas = 1'd0;
reg           main_sdram_cmd_payload_is_read = 1'd0;
reg           main_sdram_cmd_payload_is_write = 1'd0;
reg           main_sdram_cmd_payload_ras = 1'd0;
reg           main_sdram_cmd_payload_we = 1'd0;
reg           main_sdram_cmd_ready = 1'd0;
reg           main_sdram_cmd_valid = 1'd0;
reg           main_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [12:0] main_sdram_csr_dfi_p0_address;
wire    [2:0] main_sdram_csr_dfi_p0_bank;
reg           main_sdram_csr_dfi_p0_cas_n = 1'd1;
wire          main_sdram_csr_dfi_p0_cke;
reg           main_sdram_csr_dfi_p0_cs_n = 1'd1;
wire          main_sdram_csr_dfi_p0_odt;
reg           main_sdram_csr_dfi_p0_ras_n = 1'd1;
reg    [31:0] main_sdram_csr_dfi_p0_rddata = 32'd0;
wire          main_sdram_csr_dfi_p0_rddata_en;
reg           main_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p0_reset_n;
reg           main_sdram_csr_dfi_p0_we_n = 1'd1;
wire   [31:0] main_sdram_csr_dfi_p0_wrdata;
wire          main_sdram_csr_dfi_p0_wrdata_en;
wire    [3:0] main_sdram_csr_dfi_p0_wrdata_mask;
reg           main_sdram_csr_dfi_p1_act_n = 1'd1;
wire   [12:0] main_sdram_csr_dfi_p1_address;
wire    [2:0] main_sdram_csr_dfi_p1_bank;
reg           main_sdram_csr_dfi_p1_cas_n = 1'd1;
wire          main_sdram_csr_dfi_p1_cke;
reg           main_sdram_csr_dfi_p1_cs_n = 1'd1;
wire          main_sdram_csr_dfi_p1_odt;
reg           main_sdram_csr_dfi_p1_ras_n = 1'd1;
reg    [31:0] main_sdram_csr_dfi_p1_rddata = 32'd0;
wire          main_sdram_csr_dfi_p1_rddata_en;
reg           main_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire          main_sdram_csr_dfi_p1_reset_n;
reg           main_sdram_csr_dfi_p1_we_n = 1'd1;
wire   [31:0] main_sdram_csr_dfi_p1_wrdata;
wire          main_sdram_csr_dfi_p1_wrdata_en;
wire    [3:0] main_sdram_csr_dfi_p1_wrdata_mask;
reg           main_sdram_dfi_p0_act_n = 1'd1;
reg    [12:0] main_sdram_dfi_p0_address = 13'd0;
reg     [2:0] main_sdram_dfi_p0_bank = 3'd0;
reg           main_sdram_dfi_p0_cas_n = 1'd1;
wire          main_sdram_dfi_p0_cke;
reg           main_sdram_dfi_p0_cs_n = 1'd1;
wire          main_sdram_dfi_p0_odt;
reg           main_sdram_dfi_p0_ras_n = 1'd1;
wire   [31:0] main_sdram_dfi_p0_rddata;
reg           main_sdram_dfi_p0_rddata_en = 1'd0;
wire          main_sdram_dfi_p0_rddata_valid;
wire          main_sdram_dfi_p0_reset_n;
reg           main_sdram_dfi_p0_we_n = 1'd1;
wire   [31:0] main_sdram_dfi_p0_wrdata;
reg           main_sdram_dfi_p0_wrdata_en = 1'd0;
wire    [3:0] main_sdram_dfi_p0_wrdata_mask;
reg           main_sdram_dfi_p1_act_n = 1'd1;
reg    [12:0] main_sdram_dfi_p1_address = 13'd0;
reg     [2:0] main_sdram_dfi_p1_bank = 3'd0;
reg           main_sdram_dfi_p1_cas_n = 1'd1;
wire          main_sdram_dfi_p1_cke;
reg           main_sdram_dfi_p1_cs_n = 1'd1;
wire          main_sdram_dfi_p1_odt;
reg           main_sdram_dfi_p1_ras_n = 1'd1;
wire   [31:0] main_sdram_dfi_p1_rddata;
reg           main_sdram_dfi_p1_rddata_en = 1'd0;
wire          main_sdram_dfi_p1_rddata_valid;
wire          main_sdram_dfi_p1_reset_n;
reg           main_sdram_dfi_p1_we_n = 1'd1;
wire   [31:0] main_sdram_dfi_p1_wrdata;
reg           main_sdram_dfi_p1_wrdata_en = 1'd0;
wire    [3:0] main_sdram_dfi_p1_wrdata_mask;
reg           main_sdram_en0 = 1'd0;
reg           main_sdram_en1 = 1'd0;
reg           main_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [12:0] main_sdram_ext_dfi_p0_address = 13'd0;
reg     [2:0] main_sdram_ext_dfi_p0_bank = 3'd0;
reg           main_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p0_cke = 1'd0;
reg           main_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p0_odt = 1'd0;
reg           main_sdram_ext_dfi_p0_ras_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p0_rddata = 32'd0;
reg           main_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p0_we_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p0_wrdata = 32'd0;
reg           main_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg     [3:0] main_sdram_ext_dfi_p0_wrdata_mask = 4'd0;
reg           main_sdram_ext_dfi_p1_act_n = 1'd1;
reg    [12:0] main_sdram_ext_dfi_p1_address = 13'd0;
reg     [2:0] main_sdram_ext_dfi_p1_bank = 3'd0;
reg           main_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           main_sdram_ext_dfi_p1_cke = 1'd0;
reg           main_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           main_sdram_ext_dfi_p1_odt = 1'd0;
reg           main_sdram_ext_dfi_p1_ras_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p1_rddata = 32'd0;
reg           main_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg           main_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg           main_sdram_ext_dfi_p1_reset_n = 1'd0;
reg           main_sdram_ext_dfi_p1_we_n = 1'd1;
reg    [31:0] main_sdram_ext_dfi_p1_wrdata = 32'd0;
reg           main_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg     [3:0] main_sdram_ext_dfi_p1_wrdata_mask = 4'd0;
reg           main_sdram_ext_dfi_sel = 1'd0;
wire          main_sdram_go_to_refresh;
wire          main_sdram_interface;
wire   [20:0] main_sdram_interface_bank0_addr;
wire          main_sdram_interface_bank0_lock;
wire          main_sdram_interface_bank0_rdata_valid;
wire          main_sdram_interface_bank0_ready;
wire          main_sdram_interface_bank0_valid;
wire          main_sdram_interface_bank0_wdata_ready;
wire          main_sdram_interface_bank0_we;
wire   [20:0] main_sdram_interface_bank1_addr;
wire          main_sdram_interface_bank1_lock;
wire          main_sdram_interface_bank1_rdata_valid;
wire          main_sdram_interface_bank1_ready;
wire          main_sdram_interface_bank1_valid;
wire          main_sdram_interface_bank1_wdata_ready;
wire          main_sdram_interface_bank1_we;
wire   [20:0] main_sdram_interface_bank2_addr;
wire          main_sdram_interface_bank2_lock;
wire          main_sdram_interface_bank2_rdata_valid;
wire          main_sdram_interface_bank2_ready;
wire          main_sdram_interface_bank2_valid;
wire          main_sdram_interface_bank2_wdata_ready;
wire          main_sdram_interface_bank2_we;
wire   [20:0] main_sdram_interface_bank3_addr;
wire          main_sdram_interface_bank3_lock;
wire          main_sdram_interface_bank3_rdata_valid;
wire          main_sdram_interface_bank3_ready;
wire          main_sdram_interface_bank3_valid;
wire          main_sdram_interface_bank3_wdata_ready;
wire          main_sdram_interface_bank3_we;
wire   [20:0] main_sdram_interface_bank4_addr;
wire          main_sdram_interface_bank4_lock;
wire          main_sdram_interface_bank4_rdata_valid;
wire          main_sdram_interface_bank4_ready;
wire          main_sdram_interface_bank4_valid;
wire          main_sdram_interface_bank4_wdata_ready;
wire          main_sdram_interface_bank4_we;
wire   [20:0] main_sdram_interface_bank5_addr;
wire          main_sdram_interface_bank5_lock;
wire          main_sdram_interface_bank5_rdata_valid;
wire          main_sdram_interface_bank5_ready;
wire          main_sdram_interface_bank5_valid;
wire          main_sdram_interface_bank5_wdata_ready;
wire          main_sdram_interface_bank5_we;
wire   [20:0] main_sdram_interface_bank6_addr;
wire          main_sdram_interface_bank6_lock;
wire          main_sdram_interface_bank6_rdata_valid;
wire          main_sdram_interface_bank6_ready;
wire          main_sdram_interface_bank6_valid;
wire          main_sdram_interface_bank6_wdata_ready;
wire          main_sdram_interface_bank6_we;
wire   [20:0] main_sdram_interface_bank7_addr;
wire          main_sdram_interface_bank7_lock;
wire          main_sdram_interface_bank7_rdata_valid;
wire          main_sdram_interface_bank7_ready;
wire          main_sdram_interface_bank7_valid;
wire          main_sdram_interface_bank7_wdata_ready;
wire          main_sdram_interface_bank7_we;
wire   [63:0] main_sdram_interface_rdata;
reg    [63:0] main_sdram_interface_wdata = 64'd0;
reg     [7:0] main_sdram_interface_wdata_we = 8'd0;
reg           main_sdram_master_p0_act_n = 1'd1;
reg    [12:0] main_sdram_master_p0_address = 13'd0;
reg     [2:0] main_sdram_master_p0_bank = 3'd0;
reg           main_sdram_master_p0_cas_n = 1'd1;
reg           main_sdram_master_p0_cke = 1'd0;
reg           main_sdram_master_p0_cs_n = 1'd1;
reg           main_sdram_master_p0_odt = 1'd0;
reg           main_sdram_master_p0_ras_n = 1'd1;
wire   [31:0] main_sdram_master_p0_rddata;
reg           main_sdram_master_p0_rddata_en = 1'd0;
wire          main_sdram_master_p0_rddata_valid;
reg           main_sdram_master_p0_reset_n = 1'd0;
reg           main_sdram_master_p0_we_n = 1'd1;
reg    [31:0] main_sdram_master_p0_wrdata = 32'd0;
reg           main_sdram_master_p0_wrdata_en = 1'd0;
reg     [3:0] main_sdram_master_p0_wrdata_mask = 4'd0;
reg           main_sdram_master_p1_act_n = 1'd1;
reg    [12:0] main_sdram_master_p1_address = 13'd0;
reg     [2:0] main_sdram_master_p1_bank = 3'd0;
reg           main_sdram_master_p1_cas_n = 1'd1;
reg           main_sdram_master_p1_cke = 1'd0;
reg           main_sdram_master_p1_cs_n = 1'd1;
reg           main_sdram_master_p1_odt = 1'd0;
reg           main_sdram_master_p1_ras_n = 1'd1;
wire   [31:0] main_sdram_master_p1_rddata;
reg           main_sdram_master_p1_rddata_en = 1'd0;
wire          main_sdram_master_p1_rddata_valid;
reg           main_sdram_master_p1_reset_n = 1'd0;
reg           main_sdram_master_p1_we_n = 1'd1;
reg    [31:0] main_sdram_master_p1_wrdata = 32'd0;
reg           main_sdram_master_p1_wrdata_en = 1'd0;
reg     [3:0] main_sdram_master_p1_wrdata_mask = 4'd0;
wire          main_sdram_max_time0;
wire          main_sdram_max_time1;
reg    [12:0] main_sdram_nop_a = 13'd0;
reg     [2:0] main_sdram_nop_ba = 3'd0;
wire          main_sdram_odt;
reg           main_sdram_phaseinjector0_address_re = 1'd0;
reg    [12:0] main_sdram_phaseinjector0_address_storage = 13'd0;
reg           main_sdram_phaseinjector0_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector0_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector0_command_issue_r;
reg           main_sdram_phaseinjector0_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector0_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector0_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector0_command_storage = 8'd0;
wire          main_sdram_phaseinjector0_csrfield_cas;
wire          main_sdram_phaseinjector0_csrfield_cs;
wire          main_sdram_phaseinjector0_csrfield_cs_bottom;
wire          main_sdram_phaseinjector0_csrfield_cs_top;
wire          main_sdram_phaseinjector0_csrfield_ras;
wire          main_sdram_phaseinjector0_csrfield_rden;
wire          main_sdram_phaseinjector0_csrfield_we;
wire          main_sdram_phaseinjector0_csrfield_wren;
reg           main_sdram_phaseinjector0_rddata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector0_rddata_status = 32'd0;
wire          main_sdram_phaseinjector0_rddata_we;
reg           main_sdram_phaseinjector0_wrdata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector0_wrdata_storage = 32'd0;
reg           main_sdram_phaseinjector1_address_re = 1'd0;
reg    [12:0] main_sdram_phaseinjector1_address_storage = 13'd0;
reg           main_sdram_phaseinjector1_baddress_re = 1'd0;
reg     [2:0] main_sdram_phaseinjector1_baddress_storage = 3'd0;
wire          main_sdram_phaseinjector1_command_issue_r;
reg           main_sdram_phaseinjector1_command_issue_re = 1'd0;
reg           main_sdram_phaseinjector1_command_issue_w = 1'd0;
reg           main_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           main_sdram_phaseinjector1_command_re = 1'd0;
reg     [7:0] main_sdram_phaseinjector1_command_storage = 8'd0;
wire          main_sdram_phaseinjector1_csrfield_cas;
wire          main_sdram_phaseinjector1_csrfield_cs;
wire          main_sdram_phaseinjector1_csrfield_cs_bottom;
wire          main_sdram_phaseinjector1_csrfield_cs_top;
wire          main_sdram_phaseinjector1_csrfield_ras;
wire          main_sdram_phaseinjector1_csrfield_rden;
wire          main_sdram_phaseinjector1_csrfield_we;
wire          main_sdram_phaseinjector1_csrfield_wren;
reg           main_sdram_phaseinjector1_rddata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector1_rddata_status = 32'd0;
wire          main_sdram_phaseinjector1_rddata_we;
reg           main_sdram_phaseinjector1_wrdata_re = 1'd0;
reg    [31:0] main_sdram_phaseinjector1_wrdata_storage = 32'd0;
reg           main_sdram_postponer_count = 1'd0;
wire          main_sdram_postponer_req_i;
reg           main_sdram_postponer_req_o = 1'd0;
wire          main_sdram_ras_allowed;
reg           main_sdram_re = 1'd0;
wire          main_sdram_read_available;
wire          main_sdram_reset_n;
wire          main_sdram_sel;
reg           main_sdram_sequencer_count = 1'd0;
wire          main_sdram_sequencer_done0;
reg           main_sdram_sequencer_done1 = 1'd0;
reg           main_sdram_sequencer_start0 = 1'd0;
wire          main_sdram_sequencer_start1;
reg     [3:0] main_sdram_sequencer_trigger = 4'd0;
wire          main_sdram_settings;
wire          main_sdram_slave_p0_act_n;
wire   [12:0] main_sdram_slave_p0_address;
wire    [2:0] main_sdram_slave_p0_bank;
wire          main_sdram_slave_p0_cas_n;
wire          main_sdram_slave_p0_cke;
wire          main_sdram_slave_p0_cs_n;
wire          main_sdram_slave_p0_odt;
wire          main_sdram_slave_p0_ras_n;
reg    [31:0] main_sdram_slave_p0_rddata = 32'd0;
wire          main_sdram_slave_p0_rddata_en;
reg           main_sdram_slave_p0_rddata_valid = 1'd0;
wire          main_sdram_slave_p0_reset_n;
wire          main_sdram_slave_p0_we_n;
wire   [31:0] main_sdram_slave_p0_wrdata;
wire          main_sdram_slave_p0_wrdata_en;
wire    [3:0] main_sdram_slave_p0_wrdata_mask;
wire          main_sdram_slave_p1_act_n;
wire   [12:0] main_sdram_slave_p1_address;
wire    [2:0] main_sdram_slave_p1_bank;
wire          main_sdram_slave_p1_cas_n;
wire          main_sdram_slave_p1_cke;
wire          main_sdram_slave_p1_cs_n;
wire          main_sdram_slave_p1_odt;
wire          main_sdram_slave_p1_ras_n;
reg    [31:0] main_sdram_slave_p1_rddata = 32'd0;
wire          main_sdram_slave_p1_rddata_en;
reg           main_sdram_slave_p1_rddata_valid = 1'd0;
wire          main_sdram_slave_p1_reset_n;
wire          main_sdram_slave_p1_we_n;
wire   [31:0] main_sdram_slave_p1_wrdata;
wire          main_sdram_slave_p1_wrdata_en;
wire    [3:0] main_sdram_slave_p1_wrdata_mask;
reg           main_sdram_steerer0 = 1'd1;
reg           main_sdram_steerer1 = 1'd1;
reg           main_sdram_steerer2 = 1'd1;
reg           main_sdram_steerer3 = 1'd1;
reg     [1:0] main_sdram_steerer_sel0 = 2'd0;
reg     [1:0] main_sdram_steerer_sel1 = 2'd0;
reg     [3:0] main_sdram_storage = 4'd1;
reg           main_sdram_tccdcon_count = 1'd0;
(* dont_touch = "true" *)
reg           main_sdram_tccdcon_ready = 1'd0;
wire          main_sdram_tccdcon_valid;
(* dont_touch = "true" *)
reg           main_sdram_tfawcon_ready = 1'd1;
wire          main_sdram_tfawcon_valid;
reg     [4:0] main_sdram_time0 = 5'd0;
reg     [3:0] main_sdram_time1 = 4'd0;
wire    [9:0] main_sdram_timer_count0;
reg     [9:0] main_sdram_timer_count1 = 10'd585;
wire          main_sdram_timer_done0;
wire          main_sdram_timer_done1;
wire          main_sdram_timer_wait;
(* dont_touch = "true" *)
reg           main_sdram_trrdcon_ready = 1'd1;
wire          main_sdram_trrdcon_valid;
reg     [1:0] main_sdram_twtrcon_count = 2'd0;
(* dont_touch = "true" *)
reg           main_sdram_twtrcon_ready = 1'd0;
wire          main_sdram_twtrcon_valid;
wire          main_sdram_wants_refresh;
wire          main_sdram_write_available;
wire          main_sink_first;
wire          main_sink_last;
wire    [7:0] main_sink_payload_b;
wire          main_sink_payload_de;
wire    [7:0] main_sink_payload_g;
wire          main_sink_payload_hsync;
wire    [7:0] main_sink_payload_r;
wire          main_sink_payload_vsync;
wire          main_sink_ready;
wire          main_sink_valid;
wire          main_soclinux_bus_error;
reg    [31:0] main_soclinux_bus_errors = 32'd0;
reg           main_soclinux_bus_errors_re = 1'd0;
wire   [31:0] main_soclinux_bus_errors_status;
wire          main_soclinux_bus_errors_we;
wire          main_soclinux_clintbus_ack;
wire   [29:0] main_soclinux_clintbus_adr;
wire    [1:0] main_soclinux_clintbus_bte;
wire    [2:0] main_soclinux_clintbus_cti;
wire          main_soclinux_clintbus_cyc;
wire   [31:0] main_soclinux_clintbus_dat_r;
wire   [31:0] main_soclinux_clintbus_dat_w;
reg           main_soclinux_clintbus_err = 1'd0;
wire    [3:0] main_soclinux_clintbus_sel;
wire          main_soclinux_clintbus_stb;
wire          main_soclinux_clintbus_we;
wire          main_soclinux_cpu_rst;
wire          main_soclinux_dma_bus_ack;
wire   [28:0] main_soclinux_dma_bus_adr;
wire    [1:0] main_soclinux_dma_bus_bte;
wire    [2:0] main_soclinux_dma_bus_cti;
wire          main_soclinux_dma_bus_cyc;
wire   [63:0] main_soclinux_dma_bus_dat_r;
wire   [63:0] main_soclinux_dma_bus_dat_w;
reg           main_soclinux_dma_bus_err = 1'd0;
reg           main_soclinux_dma_bus_inhibit = 1'd0;
wire    [7:0] main_soclinux_dma_bus_sel;
wire          main_soclinux_dma_bus_stall;
wire          main_soclinux_dma_bus_stb;
wire          main_soclinux_dma_bus_we;
reg    [31:0] main_soclinux_interrupt = 32'd0;
reg           main_soclinux_jtag_capture = 1'd0;
reg           main_soclinux_jtag_clk = 1'd0;
reg           main_soclinux_jtag_enable = 1'd0;
reg           main_soclinux_jtag_reset = 1'd0;
reg           main_soclinux_jtag_shift = 1'd0;
reg           main_soclinux_jtag_tdi = 1'd0;
wire          main_soclinux_jtag_tdo;
reg           main_soclinux_jtag_update = 1'd0;
wire          main_soclinux_pbus_ack;
wire   [29:0] main_soclinux_pbus_adr;
wire    [1:0] main_soclinux_pbus_bte;
wire    [2:0] main_soclinux_pbus_cti;
wire          main_soclinux_pbus_cyc;
wire   [31:0] main_soclinux_pbus_dat_r;
wire   [31:0] main_soclinux_pbus_dat_w;
wire          main_soclinux_pbus_err;
wire    [3:0] main_soclinux_pbus_sel;
wire          main_soclinux_pbus_stb;
wire          main_soclinux_pbus_we;
wire          main_soclinux_plicbus_ack;
wire   [29:0] main_soclinux_plicbus_adr;
wire    [1:0] main_soclinux_plicbus_bte;
wire    [2:0] main_soclinux_plicbus_cti;
wire          main_soclinux_plicbus_cyc;
wire   [31:0] main_soclinux_plicbus_dat_r;
wire   [31:0] main_soclinux_plicbus_dat_w;
reg           main_soclinux_plicbus_err = 1'd0;
wire    [3:0] main_soclinux_plicbus_sel;
wire          main_soclinux_plicbus_stb;
wire          main_soclinux_plicbus_we;
wire   [10:0] main_soclinux_ram_adr;
reg           main_soclinux_ram_adr_burst = 1'd0;
reg           main_soclinux_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] main_soclinux_ram_bus_ram_bus_adr;
wire    [1:0] main_soclinux_ram_bus_ram_bus_bte;
wire    [2:0] main_soclinux_ram_bus_ram_bus_cti;
wire          main_soclinux_ram_bus_ram_bus_cyc;
wire   [31:0] main_soclinux_ram_bus_ram_bus_dat_r;
wire   [31:0] main_soclinux_ram_bus_ram_bus_dat_w;
reg           main_soclinux_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] main_soclinux_ram_bus_ram_bus_sel;
wire          main_soclinux_ram_bus_ram_bus_stb;
wire          main_soclinux_ram_bus_ram_bus_we;
wire   [31:0] main_soclinux_ram_dat_r;
wire   [31:0] main_soclinux_ram_dat_w;
reg     [3:0] main_soclinux_ram_we = 4'd0;
wire          main_soclinux_reset;
reg           main_soclinux_reset_re = 1'd0;
reg     [1:0] main_soclinux_reset_storage = 2'd0;
reg     [3:0] main_soclinux_rx_count = 4'd0;
reg     [3:0] main_soclinux_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           main_soclinux_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] main_soclinux_rx_data = 8'd0;
reg     [7:0] main_soclinux_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           main_soclinux_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           main_soclinux_rx_enable = 1'd0;
reg    [31:0] main_soclinux_rx_phase = 32'd0;
wire          main_soclinux_rx_rx;
reg           main_soclinux_rx_rx_d = 1'd0;
reg           main_soclinux_rx_source_first = 1'd0;
reg           main_soclinux_rx_source_last = 1'd0;
reg     [7:0] main_soclinux_rx_source_payload_data = 8'd0;
wire          main_soclinux_rx_source_ready;
reg           main_soclinux_rx_source_valid = 1'd0;
reg           main_soclinux_rx_tick = 1'd0;
reg           main_soclinux_scratch_re = 1'd0;
reg    [31:0] main_soclinux_scratch_storage = 32'd305419896;
reg           main_soclinux_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           main_soclinux_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg           main_soclinux_soc_rst = 1'd0;
wire   [13:0] main_soclinux_soclinux_adr;
reg           main_soclinux_soclinux_adr_burst = 1'd0;
wire   [31:0] main_soclinux_soclinux_dat_r;
reg           main_soclinux_soclinux_ram_bus_ack = 1'd0;
wire   [29:0] main_soclinux_soclinux_ram_bus_adr;
wire    [1:0] main_soclinux_soclinux_ram_bus_bte;
wire    [2:0] main_soclinux_soclinux_ram_bus_cti;
wire          main_soclinux_soclinux_ram_bus_cyc;
wire   [31:0] main_soclinux_soclinux_ram_bus_dat_r;
wire   [31:0] main_soclinux_soclinux_ram_bus_dat_w;
reg           main_soclinux_soclinux_ram_bus_err = 1'd0;
wire    [3:0] main_soclinux_soclinux_ram_bus_sel;
wire          main_soclinux_soclinux_ram_bus_stb;
wire          main_soclinux_soclinux_ram_bus_we;
reg           main_soclinux_timer_en_re = 1'd0;
reg           main_soclinux_timer_en_storage = 1'd0;
reg           main_soclinux_timer_enable_re = 1'd0;
reg           main_soclinux_timer_enable_storage = 1'd0;
wire          main_soclinux_timer_irq;
reg           main_soclinux_timer_load_re = 1'd0;
reg    [31:0] main_soclinux_timer_load_storage = 32'd0;
reg           main_soclinux_timer_pending_r = 1'd0;
reg           main_soclinux_timer_pending_re = 1'd0;
wire          main_soclinux_timer_pending_status;
wire          main_soclinux_timer_pending_we;
reg           main_soclinux_timer_reload_re = 1'd0;
reg    [31:0] main_soclinux_timer_reload_storage = 32'd0;
reg           main_soclinux_timer_status_re = 1'd0;
wire          main_soclinux_timer_status_status;
wire          main_soclinux_timer_status_we;
reg           main_soclinux_timer_update_value_re = 1'd0;
reg           main_soclinux_timer_update_value_storage = 1'd0;
reg    [31:0] main_soclinux_timer_value = 32'd0;
reg           main_soclinux_timer_value_re = 1'd0;
reg    [31:0] main_soclinux_timer_value_status = 32'd0;
wire          main_soclinux_timer_value_we;
wire          main_soclinux_timer_zero0;
wire          main_soclinux_timer_zero1;
wire          main_soclinux_timer_zero2;
reg           main_soclinux_timer_zero_clear = 1'd0;
reg           main_soclinux_timer_zero_pending = 1'd0;
wire          main_soclinux_timer_zero_status;
wire          main_soclinux_timer_zero_trigger;
reg           main_soclinux_timer_zero_trigger_d = 1'd0;
reg     [3:0] main_soclinux_tx_count = 4'd0;
reg     [3:0] main_soclinux_tx_count_rs232phytx_next_value0 = 4'd0;
reg           main_soclinux_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] main_soclinux_tx_data = 8'd0;
reg     [7:0] main_soclinux_tx_data_rs232phytx_next_value2 = 8'd0;
reg           main_soclinux_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           main_soclinux_tx_enable = 1'd0;
reg    [31:0] main_soclinux_tx_phase = 32'd0;
wire          main_soclinux_tx_sink_first;
wire          main_soclinux_tx_sink_last;
wire    [7:0] main_soclinux_tx_sink_payload_data;
reg           main_soclinux_tx_sink_ready = 1'd0;
wire          main_soclinux_tx_sink_valid;
reg           main_soclinux_tx_tick = 1'd0;
reg           main_soclinux_uart_enable_re = 1'd0;
reg     [1:0] main_soclinux_uart_enable_storage = 2'd0;
wire          main_soclinux_uart_irq;
reg     [1:0] main_soclinux_uart_pending_r = 2'd0;
reg           main_soclinux_uart_pending_re = 1'd0;
reg     [1:0] main_soclinux_uart_pending_status = 2'd0;
wire          main_soclinux_uart_pending_we;
wire          main_soclinux_uart_rx0;
wire          main_soclinux_uart_rx1;
wire          main_soclinux_uart_rx2;
reg           main_soclinux_uart_rx_clear = 1'd0;
reg     [3:0] main_soclinux_uart_rx_fifo_consume = 4'd0;
wire          main_soclinux_uart_rx_fifo_do_read;
wire          main_soclinux_uart_rx_fifo_fifo_in_first;
wire          main_soclinux_uart_rx_fifo_fifo_in_last;
wire    [7:0] main_soclinux_uart_rx_fifo_fifo_in_payload_data;
wire          main_soclinux_uart_rx_fifo_fifo_out_first;
wire          main_soclinux_uart_rx_fifo_fifo_out_last;
wire    [7:0] main_soclinux_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] main_soclinux_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] main_soclinux_uart_rx_fifo_level1;
reg     [3:0] main_soclinux_uart_rx_fifo_produce = 4'd0;
wire    [3:0] main_soclinux_uart_rx_fifo_rdport_adr;
wire    [9:0] main_soclinux_uart_rx_fifo_rdport_dat_r;
wire          main_soclinux_uart_rx_fifo_rdport_re;
wire          main_soclinux_uart_rx_fifo_re;
reg           main_soclinux_uart_rx_fifo_readable = 1'd0;
reg           main_soclinux_uart_rx_fifo_replace = 1'd0;
wire          main_soclinux_uart_rx_fifo_sink_first;
wire          main_soclinux_uart_rx_fifo_sink_last;
wire    [7:0] main_soclinux_uart_rx_fifo_sink_payload_data;
wire          main_soclinux_uart_rx_fifo_sink_ready;
wire          main_soclinux_uart_rx_fifo_sink_valid;
wire          main_soclinux_uart_rx_fifo_source_first;
wire          main_soclinux_uart_rx_fifo_source_last;
wire    [7:0] main_soclinux_uart_rx_fifo_source_payload_data;
wire          main_soclinux_uart_rx_fifo_source_ready;
wire          main_soclinux_uart_rx_fifo_source_valid;
wire    [9:0] main_soclinux_uart_rx_fifo_syncfifo_din;
wire    [9:0] main_soclinux_uart_rx_fifo_syncfifo_dout;
wire          main_soclinux_uart_rx_fifo_syncfifo_re;
wire          main_soclinux_uart_rx_fifo_syncfifo_readable;
wire          main_soclinux_uart_rx_fifo_syncfifo_we;
wire          main_soclinux_uart_rx_fifo_syncfifo_writable;
reg     [3:0] main_soclinux_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_soclinux_uart_rx_fifo_wrport_dat_r;
wire    [9:0] main_soclinux_uart_rx_fifo_wrport_dat_w;
wire          main_soclinux_uart_rx_fifo_wrport_we;
wire          main_soclinux_uart_rx_pending;
wire          main_soclinux_uart_rx_status;
wire          main_soclinux_uart_rx_trigger;
reg           main_soclinux_uart_rxempty_re = 1'd0;
wire          main_soclinux_uart_rxempty_status;
wire          main_soclinux_uart_rxempty_we;
reg           main_soclinux_uart_rxfull_re = 1'd0;
wire          main_soclinux_uart_rxfull_status;
wire          main_soclinux_uart_rxfull_we;
wire    [7:0] main_soclinux_uart_rxtx_r;
reg           main_soclinux_uart_rxtx_re = 1'd0;
wire    [7:0] main_soclinux_uart_rxtx_w;
reg           main_soclinux_uart_rxtx_we = 1'd0;
reg           main_soclinux_uart_status_re = 1'd0;
reg     [1:0] main_soclinux_uart_status_status = 2'd0;
wire          main_soclinux_uart_status_we;
wire          main_soclinux_uart_tx0;
wire          main_soclinux_uart_tx1;
wire          main_soclinux_uart_tx2;
reg           main_soclinux_uart_tx_clear = 1'd0;
reg     [3:0] main_soclinux_uart_tx_fifo_consume = 4'd0;
wire          main_soclinux_uart_tx_fifo_do_read;
wire          main_soclinux_uart_tx_fifo_fifo_in_first;
wire          main_soclinux_uart_tx_fifo_fifo_in_last;
wire    [7:0] main_soclinux_uart_tx_fifo_fifo_in_payload_data;
wire          main_soclinux_uart_tx_fifo_fifo_out_first;
wire          main_soclinux_uart_tx_fifo_fifo_out_last;
wire    [7:0] main_soclinux_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] main_soclinux_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] main_soclinux_uart_tx_fifo_level1;
reg     [3:0] main_soclinux_uart_tx_fifo_produce = 4'd0;
wire    [3:0] main_soclinux_uart_tx_fifo_rdport_adr;
wire    [9:0] main_soclinux_uart_tx_fifo_rdport_dat_r;
wire          main_soclinux_uart_tx_fifo_rdport_re;
wire          main_soclinux_uart_tx_fifo_re;
reg           main_soclinux_uart_tx_fifo_readable = 1'd0;
reg           main_soclinux_uart_tx_fifo_replace = 1'd0;
reg           main_soclinux_uart_tx_fifo_sink_first = 1'd0;
reg           main_soclinux_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] main_soclinux_uart_tx_fifo_sink_payload_data;
wire          main_soclinux_uart_tx_fifo_sink_ready;
wire          main_soclinux_uart_tx_fifo_sink_valid;
wire          main_soclinux_uart_tx_fifo_source_first;
wire          main_soclinux_uart_tx_fifo_source_last;
wire    [7:0] main_soclinux_uart_tx_fifo_source_payload_data;
wire          main_soclinux_uart_tx_fifo_source_ready;
wire          main_soclinux_uart_tx_fifo_source_valid;
wire    [9:0] main_soclinux_uart_tx_fifo_syncfifo_din;
wire    [9:0] main_soclinux_uart_tx_fifo_syncfifo_dout;
wire          main_soclinux_uart_tx_fifo_syncfifo_re;
wire          main_soclinux_uart_tx_fifo_syncfifo_readable;
wire          main_soclinux_uart_tx_fifo_syncfifo_we;
wire          main_soclinux_uart_tx_fifo_syncfifo_writable;
reg     [3:0] main_soclinux_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_soclinux_uart_tx_fifo_wrport_dat_r;
wire    [9:0] main_soclinux_uart_tx_fifo_wrport_dat_w;
wire          main_soclinux_uart_tx_fifo_wrport_we;
wire          main_soclinux_uart_tx_pending;
wire          main_soclinux_uart_tx_status;
wire          main_soclinux_uart_tx_trigger;
reg           main_soclinux_uart_txempty_re = 1'd0;
wire          main_soclinux_uart_txempty_status;
wire          main_soclinux_uart_txempty_we;
reg           main_soclinux_uart_txfull_re = 1'd0;
wire          main_soclinux_uart_txfull_status;
wire          main_soclinux_uart_txfull_we;
wire          main_soclinux_uart_uart_sink_first;
wire          main_soclinux_uart_uart_sink_last;
wire    [7:0] main_soclinux_uart_uart_sink_payload_data;
wire          main_soclinux_uart_uart_sink_ready;
wire          main_soclinux_uart_uart_sink_valid;
wire          main_soclinux_uart_uart_source_first;
wire          main_soclinux_uart_uart_source_last;
wire    [7:0] main_soclinux_uart_uart_source_payload_data;
wire          main_soclinux_uart_uart_source_ready;
wire          main_soclinux_uart_uart_source_valid;
reg    [15:0] main_storage = 16'd0;
wire   [33:0] main_vfb_cdc_cdc_asyncfifo_din;
wire   [33:0] main_vfb_cdc_cdc_asyncfifo_dout;
wire          main_vfb_cdc_cdc_asyncfifo_re;
wire          main_vfb_cdc_cdc_asyncfifo_readable;
wire          main_vfb_cdc_cdc_asyncfifo_we;
wire          main_vfb_cdc_cdc_asyncfifo_writable;
wire    [2:0] main_vfb_cdc_cdc_consume_wdomain;
wire          main_vfb_cdc_cdc_fifo_in_first;
wire          main_vfb_cdc_cdc_fifo_in_last;
wire   [31:0] main_vfb_cdc_cdc_fifo_in_payload_data;
wire          main_vfb_cdc_cdc_fifo_out_first;
wire          main_vfb_cdc_cdc_fifo_out_last;
wire   [31:0] main_vfb_cdc_cdc_fifo_out_payload_data;
wire          main_vfb_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] main_vfb_cdc_cdc_graycounter0_q = 3'd0;
reg     [2:0] main_vfb_cdc_cdc_graycounter0_q_binary = 3'd0;
wire    [2:0] main_vfb_cdc_cdc_graycounter0_q_next;
reg     [2:0] main_vfb_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          main_vfb_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] main_vfb_cdc_cdc_graycounter1_q = 3'd0;
reg     [2:0] main_vfb_cdc_cdc_graycounter1_q_binary = 3'd0;
wire    [2:0] main_vfb_cdc_cdc_graycounter1_q_next;
reg     [2:0] main_vfb_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] main_vfb_cdc_cdc_produce_rdomain;
wire    [1:0] main_vfb_cdc_cdc_rdport_adr;
wire   [33:0] main_vfb_cdc_cdc_rdport_dat_r;
wire          main_vfb_cdc_cdc_sink_first;
wire          main_vfb_cdc_cdc_sink_last;
wire   [31:0] main_vfb_cdc_cdc_sink_payload_data;
wire          main_vfb_cdc_cdc_sink_ready;
wire          main_vfb_cdc_cdc_sink_valid;
wire          main_vfb_cdc_cdc_source_first;
wire          main_vfb_cdc_cdc_source_last;
wire   [31:0] main_vfb_cdc_cdc_source_payload_data;
wire          main_vfb_cdc_cdc_source_ready;
wire          main_vfb_cdc_cdc_source_valid;
wire    [1:0] main_vfb_cdc_cdc_wrport_adr;
wire   [33:0] main_vfb_cdc_cdc_wrport_dat_r;
wire   [33:0] main_vfb_cdc_cdc_wrport_dat_w;
wire          main_vfb_cdc_cdc_wrport_we;
wire          main_vfb_cdc_sink_sink_first;
wire          main_vfb_cdc_sink_sink_last;
wire   [31:0] main_vfb_cdc_sink_sink_payload_data;
wire          main_vfb_cdc_sink_sink_ready;
wire          main_vfb_cdc_sink_sink_valid;
wire          main_vfb_cdc_source_source_first;
wire          main_vfb_cdc_source_source_last;
wire   [31:0] main_vfb_cdc_source_source_payload_data;
reg           main_vfb_cdc_source_source_ready = 1'd0;
wire          main_vfb_cdc_source_source_valid;
wire          main_vfb_conv_converter_first;
wire          main_vfb_conv_converter_last;
reg           main_vfb_conv_converter_mux = 1'd0;
wire          main_vfb_conv_converter_sink_first;
wire          main_vfb_conv_converter_sink_last;
wire   [63:0] main_vfb_conv_converter_sink_payload_data;
wire          main_vfb_conv_converter_sink_ready;
wire          main_vfb_conv_converter_sink_valid;
wire          main_vfb_conv_converter_source_first;
wire          main_vfb_conv_converter_source_last;
reg    [31:0] main_vfb_conv_converter_source_payload_data = 32'd0;
wire          main_vfb_conv_converter_source_payload_valid_token_count;
wire          main_vfb_conv_converter_source_ready;
wire          main_vfb_conv_converter_source_valid;
wire          main_vfb_conv_source_source_first;
wire          main_vfb_conv_source_source_last;
wire   [31:0] main_vfb_conv_source_source_payload_data;
wire          main_vfb_conv_source_source_ready;
wire          main_vfb_conv_source_source_valid;
wire          main_vfb_dma_enable;
reg    [12:0] main_vfb_dma_fifo_consume = 13'd0;
wire          main_vfb_dma_fifo_do_read;
wire          main_vfb_dma_fifo_fifo_in_first;
wire          main_vfb_dma_fifo_fifo_in_last;
wire   [63:0] main_vfb_dma_fifo_fifo_in_payload_data;
wire          main_vfb_dma_fifo_fifo_out_first;
wire          main_vfb_dma_fifo_fifo_out_last;
wire   [63:0] main_vfb_dma_fifo_fifo_out_payload_data;
reg    [13:0] main_vfb_dma_fifo_level0 = 14'd0;
wire   [13:0] main_vfb_dma_fifo_level1;
reg    [12:0] main_vfb_dma_fifo_produce = 13'd0;
wire   [12:0] main_vfb_dma_fifo_rdport_adr;
wire   [65:0] main_vfb_dma_fifo_rdport_dat_r;
wire          main_vfb_dma_fifo_rdport_re;
wire          main_vfb_dma_fifo_re;
reg           main_vfb_dma_fifo_readable = 1'd0;
reg           main_vfb_dma_fifo_replace = 1'd0;
wire          main_vfb_dma_fifo_sink_first;
wire          main_vfb_dma_fifo_sink_last;
wire   [63:0] main_vfb_dma_fifo_sink_payload_data;
wire          main_vfb_dma_fifo_sink_ready;
wire          main_vfb_dma_fifo_sink_valid;
wire          main_vfb_dma_fifo_source_first;
wire          main_vfb_dma_fifo_source_last;
wire   [63:0] main_vfb_dma_fifo_source_payload_data;
wire          main_vfb_dma_fifo_source_ready;
wire          main_vfb_dma_fifo_source_valid;
wire   [65:0] main_vfb_dma_fifo_syncfifo_din;
wire   [65:0] main_vfb_dma_fifo_syncfifo_dout;
wire          main_vfb_dma_fifo_syncfifo_re;
wire          main_vfb_dma_fifo_syncfifo_readable;
wire          main_vfb_dma_fifo_syncfifo_we;
wire          main_vfb_dma_fifo_syncfifo_writable;
reg    [12:0] main_vfb_dma_fifo_wrport_adr = 13'd0;
wire   [65:0] main_vfb_dma_fifo_wrport_dat_r;
wire   [65:0] main_vfb_dma_fifo_wrport_dat_w;
wire          main_vfb_dma_fifo_wrport_we;
reg    [12:0] main_vfb_dma_res_fifo_consume = 13'd0;
wire          main_vfb_dma_res_fifo_do_read;
wire          main_vfb_dma_res_fifo_fifo_in_first;
wire          main_vfb_dma_res_fifo_fifo_in_last;
wire          main_vfb_dma_res_fifo_fifo_in_payload_dummy;
wire          main_vfb_dma_res_fifo_fifo_out_first;
wire          main_vfb_dma_res_fifo_fifo_out_last;
wire          main_vfb_dma_res_fifo_fifo_out_payload_dummy;
reg    [13:0] main_vfb_dma_res_fifo_level = 14'd0;
reg    [12:0] main_vfb_dma_res_fifo_produce = 13'd0;
wire   [12:0] main_vfb_dma_res_fifo_rdport_adr;
wire    [2:0] main_vfb_dma_res_fifo_rdport_dat_r;
reg           main_vfb_dma_res_fifo_replace = 1'd0;
reg           main_vfb_dma_res_fifo_sink_first = 1'd0;
wire          main_vfb_dma_res_fifo_sink_last;
reg           main_vfb_dma_res_fifo_sink_payload_dummy = 1'd0;
wire          main_vfb_dma_res_fifo_sink_ready;
wire          main_vfb_dma_res_fifo_sink_valid;
wire          main_vfb_dma_res_fifo_source_first;
wire          main_vfb_dma_res_fifo_source_last;
wire          main_vfb_dma_res_fifo_source_payload_dummy;
wire          main_vfb_dma_res_fifo_source_ready;
wire          main_vfb_dma_res_fifo_source_valid;
wire    [2:0] main_vfb_dma_res_fifo_syncfifo_din;
wire    [2:0] main_vfb_dma_res_fifo_syncfifo_dout;
wire          main_vfb_dma_res_fifo_syncfifo_re;
wire          main_vfb_dma_res_fifo_syncfifo_readable;
wire          main_vfb_dma_res_fifo_syncfifo_we;
wire          main_vfb_dma_res_fifo_syncfifo_writable;
reg    [12:0] main_vfb_dma_res_fifo_wrport_adr = 13'd0;
wire    [2:0] main_vfb_dma_res_fifo_wrport_dat_r;
wire    [2:0] main_vfb_dma_res_fifo_wrport_dat_w;
wire          main_vfb_dma_res_fifo_wrport_we;
reg           main_vfb_dma_sink_sink_last = 1'd0;
reg    [23:0] main_vfb_dma_sink_sink_payload_address = 24'd0;
wire          main_vfb_dma_sink_sink_ready;
reg           main_vfb_dma_sink_sink_valid = 1'd0;
wire          main_vfb_dma_source_source_first;
reg           main_vfb_dma_source_source_last = 1'd0;
wire   [63:0] main_vfb_dma_source_source_payload_data;
wire          main_vfb_dma_source_source_ready;
reg           main_vfb_dma_source_source_valid = 1'd0;
reg           main_vfb_first = 1'd0;
reg           main_vfb_first_resetinserter_next_value = 1'd0;
reg           main_vfb_first_resetinserter_next_value_ce = 1'd0;
wire          main_vfb_fsm_reset;
wire   [23:0] main_vfb_litedramdmareader_base;
reg           main_vfb_litedramdmareader_base_re = 1'd0;
reg    [31:0] main_vfb_litedramdmareader_base_storage = 32'd1086324736;
reg           main_vfb_litedramdmareader_done_re = 1'd0;
reg           main_vfb_litedramdmareader_done_status = 1'd0;
wire          main_vfb_litedramdmareader_done_we;
reg           main_vfb_litedramdmareader_enable_re = 1'd0;
reg           main_vfb_litedramdmareader_enable_storage = 1'd0;
wire   [23:0] main_vfb_litedramdmareader_length;
reg           main_vfb_litedramdmareader_length_re = 1'd0;
reg    [31:0] main_vfb_litedramdmareader_length_storage = 32'd1920000;
reg           main_vfb_litedramdmareader_loop_re = 1'd0;
reg           main_vfb_litedramdmareader_loop_storage = 1'd1;
reg    [23:0] main_vfb_litedramdmareader_offset = 24'd0;
reg    [23:0] main_vfb_litedramdmareader_offset_litedramdmareader_next_value = 24'd0;
reg           main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce = 1'd0;
reg           main_vfb_litedramdmareader_offset_re = 1'd0;
wire   [31:0] main_vfb_litedramdmareader_offset_status;
wire          main_vfb_litedramdmareader_offset_we;
wire          main_vfb_litedramdmareader_reset;
reg           main_vfb_source_first = 1'd0;
reg           main_vfb_source_last = 1'd0;
wire    [7:0] main_vfb_source_payload_b;
reg           main_vfb_source_payload_de = 1'd0;
wire    [7:0] main_vfb_source_payload_g;
reg           main_vfb_source_payload_hsync = 1'd0;
wire    [7:0] main_vfb_source_payload_r;
reg           main_vfb_source_payload_vsync = 1'd0;
wire          main_vfb_source_ready;
reg           main_vfb_source_valid = 1'd0;
wire          main_vfb_underflow;
wire          main_vfb_vtg_sink_first;
wire          main_vfb_vtg_sink_last;
wire          main_vfb_vtg_sink_payload_de;
wire   [11:0] main_vfb_vtg_sink_payload_hcount;
wire   [11:0] main_vfb_vtg_sink_payload_hres;
wire          main_vfb_vtg_sink_payload_hsync;
wire   [11:0] main_vfb_vtg_sink_payload_vcount;
wire   [11:0] main_vfb_vtg_sink_payload_vres;
wire          main_vfb_vtg_sink_payload_vsync;
reg           main_vfb_vtg_sink_ready = 1'd0;
wire          main_vfb_vtg_sink_valid;
wire          main_vtg_enable;
reg           main_vtg_enable_re = 1'd0;
reg           main_vtg_enable_storage = 1'd1;
reg           main_vtg_hactive = 1'd0;
reg           main_vtg_hactive_clockdomainsrenamer1_next_value0 = 1'd0;
reg           main_vtg_hactive_clockdomainsrenamer1_next_value_ce0 = 1'd0;
wire   [11:0] main_vtg_hres;
reg           main_vtg_hres_re = 1'd0;
reg    [11:0] main_vtg_hres_storage = 12'd800;
wire   [11:0] main_vtg_hscan;
reg           main_vtg_hscan_re = 1'd0;
reg    [11:0] main_vtg_hscan_storage = 12'd1055;
wire   [11:0] main_vtg_hsync_end;
reg           main_vtg_hsync_end_re = 1'd0;
reg    [11:0] main_vtg_hsync_end_storage = 12'd968;
wire   [11:0] main_vtg_hsync_start;
reg           main_vtg_hsync_start_re = 1'd0;
reg    [11:0] main_vtg_hsync_start_storage = 12'd840;
wire          main_vtg_reset;
reg           main_vtg_source_first = 1'd0;
reg           main_vtg_source_last = 1'd0;
wire          main_vtg_source_payload_de;
reg    [11:0] main_vtg_source_payload_hcount = 12'd0;
reg    [11:0] main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value4 = 12'd0;
reg           main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4 = 1'd0;
reg    [11:0] main_vtg_source_payload_hres = 12'd0;
reg    [11:0] main_vtg_source_payload_hres_clockdomainsrenamer1_next_value2 = 12'd0;
reg           main_vtg_source_payload_hres_clockdomainsrenamer1_next_value_ce2 = 1'd0;
reg           main_vtg_source_payload_hsync = 1'd0;
reg           main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value6 = 1'd0;
reg           main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value_ce6 = 1'd0;
reg    [11:0] main_vtg_source_payload_vcount = 12'd0;
reg    [11:0] main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value5 = 12'd0;
reg           main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value_ce5 = 1'd0;
reg    [11:0] main_vtg_source_payload_vres = 12'd0;
reg    [11:0] main_vtg_source_payload_vres_clockdomainsrenamer1_next_value3 = 12'd0;
reg           main_vtg_source_payload_vres_clockdomainsrenamer1_next_value_ce3 = 1'd0;
reg           main_vtg_source_payload_vsync = 1'd0;
reg           main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value7 = 1'd0;
reg           main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value_ce7 = 1'd0;
wire          main_vtg_source_ready;
reg           main_vtg_source_valid = 1'd0;
reg           main_vtg_vactive = 1'd0;
reg           main_vtg_vactive_clockdomainsrenamer1_next_value1 = 1'd0;
reg           main_vtg_vactive_clockdomainsrenamer1_next_value_ce1 = 1'd0;
wire   [11:0] main_vtg_vres;
reg           main_vtg_vres_re = 1'd0;
reg    [11:0] main_vtg_vres_storage = 12'd600;
wire   [11:0] main_vtg_vscan;
reg           main_vtg_vscan_re = 1'd0;
reg    [11:0] main_vtg_vscan_storage = 12'd627;
wire   [11:0] main_vtg_vsync_end;
reg           main_vtg_vsync_end_re = 1'd0;
reg    [11:0] main_vtg_vsync_end_storage = 12'd605;
wire   [11:0] main_vtg_vsync_start;
reg           main_vtg_vsync_start_re = 1'd0;
reg    [11:0] main_vtg_vsync_start_storage = 12'd601;
wire          main_wait;
wire          main_wishbone_interface_bus_rx_ack;
wire   [29:0] main_wishbone_interface_bus_rx_adr;
wire    [1:0] main_wishbone_interface_bus_rx_bte;
wire    [2:0] main_wishbone_interface_bus_rx_cti;
wire          main_wishbone_interface_bus_rx_cyc;
wire   [31:0] main_wishbone_interface_bus_rx_dat_r;
wire   [31:0] main_wishbone_interface_bus_rx_dat_w;
wire          main_wishbone_interface_bus_rx_err;
wire    [3:0] main_wishbone_interface_bus_rx_sel;
wire          main_wishbone_interface_bus_rx_stb;
wire          main_wishbone_interface_bus_rx_we;
wire          main_wishbone_interface_bus_tx_ack;
wire   [29:0] main_wishbone_interface_bus_tx_adr;
wire    [1:0] main_wishbone_interface_bus_tx_bte;
wire    [2:0] main_wishbone_interface_bus_tx_cti;
wire          main_wishbone_interface_bus_tx_cyc;
wire   [31:0] main_wishbone_interface_bus_tx_dat_r;
wire   [31:0] main_wishbone_interface_bus_tx_dat_w;
wire          main_wishbone_interface_bus_tx_err;
wire    [3:0] main_wishbone_interface_bus_tx_sel;
wire          main_wishbone_interface_bus_tx_stb;
wire          main_wishbone_interface_bus_tx_we;
reg     [1:0] main_wishbone_interface_decoder0_master = 2'd0;
reg     [1:0] main_wishbone_interface_decoder0_slaves = 2'd0;
reg     [1:0] main_wishbone_interface_decoder1_master = 2'd0;
reg     [1:0] main_wishbone_interface_decoder1_slaves = 2'd0;
wire          main_wishbone_interface_ev_irq;
reg           main_wishbone_interface_interface0_ack = 1'd0;
wire   [29:0] main_wishbone_interface_interface0_adr;
wire    [1:0] main_wishbone_interface_interface0_bte;
wire    [2:0] main_wishbone_interface_interface0_cti;
wire          main_wishbone_interface_interface0_cyc;
wire   [31:0] main_wishbone_interface_interface0_dat_r;
wire   [31:0] main_wishbone_interface_interface0_dat_w;
reg           main_wishbone_interface_interface0_err = 1'd0;
wire    [3:0] main_wishbone_interface_interface0_sel;
wire          main_wishbone_interface_interface0_stb;
wire          main_wishbone_interface_interface0_we;
reg           main_wishbone_interface_interface1_ack = 1'd0;
wire   [29:0] main_wishbone_interface_interface1_adr;
wire    [1:0] main_wishbone_interface_interface1_bte;
wire    [2:0] main_wishbone_interface_interface1_cti;
wire          main_wishbone_interface_interface1_cyc;
wire   [31:0] main_wishbone_interface_interface1_dat_r;
wire   [31:0] main_wishbone_interface_interface1_dat_w;
reg           main_wishbone_interface_interface1_err = 1'd0;
wire    [3:0] main_wishbone_interface_interface1_sel;
wire          main_wishbone_interface_interface1_stb;
wire          main_wishbone_interface_interface1_we;
reg           main_wishbone_interface_interface2_ack = 1'd0;
wire   [29:0] main_wishbone_interface_interface2_adr;
wire    [1:0] main_wishbone_interface_interface2_bte;
wire    [2:0] main_wishbone_interface_interface2_cti;
wire          main_wishbone_interface_interface2_cyc;
wire   [31:0] main_wishbone_interface_interface2_dat_r;
wire   [31:0] main_wishbone_interface_interface2_dat_w;
reg           main_wishbone_interface_interface2_err = 1'd0;
wire    [3:0] main_wishbone_interface_interface2_sel;
wire          main_wishbone_interface_interface2_stb;
wire          main_wishbone_interface_interface2_we;
reg           main_wishbone_interface_interface3_ack = 1'd0;
wire   [29:0] main_wishbone_interface_interface3_adr;
wire    [1:0] main_wishbone_interface_interface3_bte;
wire    [2:0] main_wishbone_interface_interface3_cti;
wire          main_wishbone_interface_interface3_cyc;
wire   [31:0] main_wishbone_interface_interface3_dat_r;
wire   [31:0] main_wishbone_interface_interface3_dat_w;
reg           main_wishbone_interface_interface3_err = 1'd0;
wire    [3:0] main_wishbone_interface_interface3_sel;
wire          main_wishbone_interface_interface3_stb;
wire          main_wishbone_interface_interface3_we;
reg           main_wishbone_interface_reader_cmd_fifo_consume = 1'd0;
wire          main_wishbone_interface_reader_cmd_fifo_do_read;
wire          main_wishbone_interface_reader_cmd_fifo_fifo_in_first;
wire          main_wishbone_interface_reader_cmd_fifo_fifo_in_last;
wire   [10:0] main_wishbone_interface_reader_cmd_fifo_fifo_in_payload_length;
wire          main_wishbone_interface_reader_cmd_fifo_fifo_in_payload_slot;
wire          main_wishbone_interface_reader_cmd_fifo_fifo_out_first;
wire          main_wishbone_interface_reader_cmd_fifo_fifo_out_last;
wire   [10:0] main_wishbone_interface_reader_cmd_fifo_fifo_out_payload_length;
wire          main_wishbone_interface_reader_cmd_fifo_fifo_out_payload_slot;
reg     [1:0] main_wishbone_interface_reader_cmd_fifo_level = 2'd0;
reg           main_wishbone_interface_reader_cmd_fifo_produce = 1'd0;
wire          main_wishbone_interface_reader_cmd_fifo_rdport_adr;
wire   [13:0] main_wishbone_interface_reader_cmd_fifo_rdport_dat_r;
reg           main_wishbone_interface_reader_cmd_fifo_replace = 1'd0;
reg           main_wishbone_interface_reader_cmd_fifo_sink_first = 1'd0;
reg           main_wishbone_interface_reader_cmd_fifo_sink_last = 1'd0;
wire   [10:0] main_wishbone_interface_reader_cmd_fifo_sink_payload_length;
wire          main_wishbone_interface_reader_cmd_fifo_sink_payload_slot;
wire          main_wishbone_interface_reader_cmd_fifo_sink_ready;
wire          main_wishbone_interface_reader_cmd_fifo_sink_valid;
wire          main_wishbone_interface_reader_cmd_fifo_source_first;
wire          main_wishbone_interface_reader_cmd_fifo_source_last;
wire   [10:0] main_wishbone_interface_reader_cmd_fifo_source_payload_length;
wire          main_wishbone_interface_reader_cmd_fifo_source_payload_slot;
reg           main_wishbone_interface_reader_cmd_fifo_source_ready = 1'd0;
wire          main_wishbone_interface_reader_cmd_fifo_source_valid;
wire   [13:0] main_wishbone_interface_reader_cmd_fifo_syncfifo_din;
wire   [13:0] main_wishbone_interface_reader_cmd_fifo_syncfifo_dout;
wire          main_wishbone_interface_reader_cmd_fifo_syncfifo_re;
wire          main_wishbone_interface_reader_cmd_fifo_syncfifo_readable;
wire          main_wishbone_interface_reader_cmd_fifo_syncfifo_we;
wire          main_wishbone_interface_reader_cmd_fifo_syncfifo_writable;
reg           main_wishbone_interface_reader_cmd_fifo_wrport_adr = 1'd0;
wire   [13:0] main_wishbone_interface_reader_cmd_fifo_wrport_dat_r;
wire   [13:0] main_wishbone_interface_reader_cmd_fifo_wrport_dat_w;
wire          main_wishbone_interface_reader_cmd_fifo_wrport_we;
reg           main_wishbone_interface_reader_enable_re = 1'd0;
reg           main_wishbone_interface_reader_enable_storage = 1'd0;
wire          main_wishbone_interface_reader_event00;
wire          main_wishbone_interface_reader_event01;
wire          main_wishbone_interface_reader_event02;
reg           main_wishbone_interface_reader_eventsourcepulse_clear = 1'd0;
reg           main_wishbone_interface_reader_eventsourcepulse_pending = 1'd0;
wire          main_wishbone_interface_reader_eventsourcepulse_status;
reg           main_wishbone_interface_reader_eventsourcepulse_trigger = 1'd0;
wire          main_wishbone_interface_reader_irq;
reg    [10:0] main_wishbone_interface_reader_length = 11'd0;
reg    [10:0] main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value = 11'd0;
reg           main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value_ce = 1'd0;
reg           main_wishbone_interface_reader_length_re = 1'd0;
reg    [10:0] main_wishbone_interface_reader_length_storage = 11'd0;
reg           main_wishbone_interface_reader_level_re = 1'd0;
wire    [1:0] main_wishbone_interface_reader_level_status;
wire          main_wishbone_interface_reader_level_we;
wire    [8:0] main_wishbone_interface_reader_memory0_adr;
wire   [31:0] main_wishbone_interface_reader_memory0_dat_r;
wire          main_wishbone_interface_reader_memory0_re;
wire    [8:0] main_wishbone_interface_reader_memory1_adr;
wire   [31:0] main_wishbone_interface_reader_memory1_dat_r;
wire          main_wishbone_interface_reader_memory1_re;
reg           main_wishbone_interface_reader_pending_r = 1'd0;
reg           main_wishbone_interface_reader_pending_re = 1'd0;
wire          main_wishbone_interface_reader_pending_status;
wire          main_wishbone_interface_reader_pending_we;
reg    [31:0] main_wishbone_interface_reader_rd_data = 32'd0;
reg           main_wishbone_interface_reader_read = 1'd0;
reg           main_wishbone_interface_reader_ready_re = 1'd0;
wire          main_wishbone_interface_reader_ready_status;
wire          main_wishbone_interface_reader_ready_we;
reg           main_wishbone_interface_reader_slot_re = 1'd0;
reg           main_wishbone_interface_reader_slot_storage = 1'd0;
reg           main_wishbone_interface_reader_source_source_first = 1'd0;
reg           main_wishbone_interface_reader_source_source_last = 1'd0;
wire   [31:0] main_wishbone_interface_reader_source_source_payload_data;
reg     [3:0] main_wishbone_interface_reader_source_source_payload_error = 4'd0;
reg     [3:0] main_wishbone_interface_reader_source_source_payload_last_be = 4'd0;
wire          main_wishbone_interface_reader_source_source_ready;
reg           main_wishbone_interface_reader_source_source_valid = 1'd0;
wire          main_wishbone_interface_reader_start_r;
reg           main_wishbone_interface_reader_start_re = 1'd0;
reg           main_wishbone_interface_reader_start_w = 1'd0;
reg           main_wishbone_interface_reader_start_we = 1'd0;
reg           main_wishbone_interface_reader_status_re = 1'd0;
wire          main_wishbone_interface_reader_status_status;
wire          main_wishbone_interface_reader_status_we;
wire          main_wishbone_interface_sink_first;
wire          main_wishbone_interface_sink_last;
wire   [31:0] main_wishbone_interface_sink_payload_data;
wire    [3:0] main_wishbone_interface_sink_payload_error;
wire    [3:0] main_wishbone_interface_sink_payload_last_be;
wire          main_wishbone_interface_sink_ready;
wire          main_wishbone_interface_sink_valid;
wire          main_wishbone_interface_source_first;
wire          main_wishbone_interface_source_last;
wire   [31:0] main_wishbone_interface_source_payload_data;
wire    [3:0] main_wishbone_interface_source_payload_error;
wire    [3:0] main_wishbone_interface_source_payload_last_be;
wire          main_wishbone_interface_source_ready;
wire          main_wishbone_interface_source_valid;
wire    [8:0] main_wishbone_interface_sram0_adr;
reg           main_wishbone_interface_sram0_adr_burst = 1'd0;
wire   [31:0] main_wishbone_interface_sram0_dat_r;
wire    [8:0] main_wishbone_interface_sram1_adr;
reg           main_wishbone_interface_sram1_adr_burst = 1'd0;
wire   [31:0] main_wishbone_interface_sram1_dat_r;
wire    [8:0] main_wishbone_interface_sram2_adr;
reg           main_wishbone_interface_sram2_adr_burst = 1'd0;
wire   [31:0] main_wishbone_interface_sram2_dat_r;
wire   [31:0] main_wishbone_interface_sram2_dat_w;
reg     [3:0] main_wishbone_interface_sram2_we = 4'd0;
wire    [8:0] main_wishbone_interface_sram3_adr;
reg           main_wishbone_interface_sram3_adr_burst = 1'd0;
wire   [31:0] main_wishbone_interface_sram3_dat_r;
wire   [31:0] main_wishbone_interface_sram3_dat_w;
reg     [3:0] main_wishbone_interface_sram3_we = 4'd0;
wire          main_wishbone_interface_writer_available0;
wire          main_wishbone_interface_writer_available1;
wire          main_wishbone_interface_writer_available2;
reg           main_wishbone_interface_writer_available_clear = 1'd0;
wire          main_wishbone_interface_writer_available_pending;
wire          main_wishbone_interface_writer_available_status;
wire          main_wishbone_interface_writer_available_trigger;
reg           main_wishbone_interface_writer_enable_re = 1'd0;
reg           main_wishbone_interface_writer_enable_storage = 1'd0;
reg           main_wishbone_interface_writer_errors_re = 1'd0;
reg    [31:0] main_wishbone_interface_writer_errors_status = 32'd0;
reg    [31:0] main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value = 32'd0;
reg           main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value_ce = 1'd0;
wire          main_wishbone_interface_writer_errors_we;
wire          main_wishbone_interface_writer_irq;
reg    [10:0] main_wishbone_interface_writer_length = 11'd0;
reg    [10:0] main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value = 11'd0;
reg           main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value_ce = 1'd0;
reg     [3:0] main_wishbone_interface_writer_length_inc = 4'd0;
reg           main_wishbone_interface_writer_length_re = 1'd0;
wire   [10:0] main_wishbone_interface_writer_length_status;
wire          main_wishbone_interface_writer_length_we;
wire    [8:0] main_wishbone_interface_writer_memory0_adr;
wire   [31:0] main_wishbone_interface_writer_memory0_dat_r;
wire   [31:0] main_wishbone_interface_writer_memory0_dat_w;
reg           main_wishbone_interface_writer_memory0_we = 1'd0;
wire    [8:0] main_wishbone_interface_writer_memory1_adr;
wire   [31:0] main_wishbone_interface_writer_memory1_dat_r;
wire   [31:0] main_wishbone_interface_writer_memory1_dat_w;
reg           main_wishbone_interface_writer_memory1_we = 1'd0;
reg           main_wishbone_interface_writer_pending_r = 1'd0;
reg           main_wishbone_interface_writer_pending_re = 1'd0;
wire          main_wishbone_interface_writer_pending_status;
wire          main_wishbone_interface_writer_pending_we;
wire          main_wishbone_interface_writer_sink_sink_first;
wire          main_wishbone_interface_writer_sink_sink_last;
wire   [31:0] main_wishbone_interface_writer_sink_sink_payload_data;
wire    [3:0] main_wishbone_interface_writer_sink_sink_payload_error;
wire    [3:0] main_wishbone_interface_writer_sink_sink_payload_last_be;
reg           main_wishbone_interface_writer_sink_sink_ready = 1'd1;
wire          main_wishbone_interface_writer_sink_sink_valid;
reg           main_wishbone_interface_writer_slot = 1'd0;
reg           main_wishbone_interface_writer_slot_clockdomainsrenamer0_liteethmacsramwriter_next_value = 1'd0;
reg           main_wishbone_interface_writer_slot_clockdomainsrenamer0_liteethmacsramwriter_next_value_ce = 1'd0;
reg           main_wishbone_interface_writer_slot_re = 1'd0;
wire          main_wishbone_interface_writer_slot_status;
wire          main_wishbone_interface_writer_slot_we;
reg           main_wishbone_interface_writer_stat_fifo_consume = 1'd0;
wire          main_wishbone_interface_writer_stat_fifo_do_read;
wire          main_wishbone_interface_writer_stat_fifo_fifo_in_first;
wire          main_wishbone_interface_writer_stat_fifo_fifo_in_last;
wire   [10:0] main_wishbone_interface_writer_stat_fifo_fifo_in_payload_length;
wire          main_wishbone_interface_writer_stat_fifo_fifo_in_payload_slot;
wire          main_wishbone_interface_writer_stat_fifo_fifo_out_first;
wire          main_wishbone_interface_writer_stat_fifo_fifo_out_last;
wire   [10:0] main_wishbone_interface_writer_stat_fifo_fifo_out_payload_length;
wire          main_wishbone_interface_writer_stat_fifo_fifo_out_payload_slot;
reg     [1:0] main_wishbone_interface_writer_stat_fifo_level = 2'd0;
reg           main_wishbone_interface_writer_stat_fifo_produce = 1'd0;
wire          main_wishbone_interface_writer_stat_fifo_rdport_adr;
wire   [13:0] main_wishbone_interface_writer_stat_fifo_rdport_dat_r;
reg           main_wishbone_interface_writer_stat_fifo_replace = 1'd0;
reg           main_wishbone_interface_writer_stat_fifo_sink_first = 1'd0;
reg           main_wishbone_interface_writer_stat_fifo_sink_last = 1'd0;
reg    [10:0] main_wishbone_interface_writer_stat_fifo_sink_payload_length = 11'd0;
reg           main_wishbone_interface_writer_stat_fifo_sink_payload_slot = 1'd0;
wire          main_wishbone_interface_writer_stat_fifo_sink_ready;
reg           main_wishbone_interface_writer_stat_fifo_sink_valid = 1'd0;
wire          main_wishbone_interface_writer_stat_fifo_source_first;
wire          main_wishbone_interface_writer_stat_fifo_source_last;
wire   [10:0] main_wishbone_interface_writer_stat_fifo_source_payload_length;
wire          main_wishbone_interface_writer_stat_fifo_source_payload_slot;
wire          main_wishbone_interface_writer_stat_fifo_source_ready;
wire          main_wishbone_interface_writer_stat_fifo_source_valid;
wire   [13:0] main_wishbone_interface_writer_stat_fifo_syncfifo_din;
wire   [13:0] main_wishbone_interface_writer_stat_fifo_syncfifo_dout;
wire          main_wishbone_interface_writer_stat_fifo_syncfifo_re;
wire          main_wishbone_interface_writer_stat_fifo_syncfifo_readable;
wire          main_wishbone_interface_writer_stat_fifo_syncfifo_we;
wire          main_wishbone_interface_writer_stat_fifo_syncfifo_writable;
reg           main_wishbone_interface_writer_stat_fifo_wrport_adr = 1'd0;
wire   [13:0] main_wishbone_interface_writer_stat_fifo_wrport_dat_r;
wire   [13:0] main_wishbone_interface_writer_stat_fifo_wrport_dat_w;
wire          main_wishbone_interface_writer_stat_fifo_wrport_we;
reg           main_wishbone_interface_writer_status_re = 1'd0;
wire          main_wishbone_interface_writer_status_status;
wire          main_wishbone_interface_writer_status_we;
wire   [31:0] main_wishbone_interface_writer_wr_data;
reg           main_wishbone_interface_writer_write = 1'd0;
wire          mmcm_fb;
reg     [3:0] multiplexer_next_state = 4'd0;
reg     [3:0] multiplexer_state = 4'd0;
reg           new_master_rdata_valid0 = 1'd0;
reg           new_master_rdata_valid1 = 1'd0;
reg           new_master_rdata_valid10 = 1'd0;
reg           new_master_rdata_valid11 = 1'd0;
reg           new_master_rdata_valid12 = 1'd0;
reg           new_master_rdata_valid13 = 1'd0;
reg           new_master_rdata_valid14 = 1'd0;
reg           new_master_rdata_valid15 = 1'd0;
reg           new_master_rdata_valid16 = 1'd0;
reg           new_master_rdata_valid17 = 1'd0;
reg           new_master_rdata_valid18 = 1'd0;
reg           new_master_rdata_valid19 = 1'd0;
reg           new_master_rdata_valid2 = 1'd0;
reg           new_master_rdata_valid20 = 1'd0;
reg           new_master_rdata_valid21 = 1'd0;
reg           new_master_rdata_valid22 = 1'd0;
reg           new_master_rdata_valid23 = 1'd0;
reg           new_master_rdata_valid24 = 1'd0;
reg           new_master_rdata_valid25 = 1'd0;
reg           new_master_rdata_valid26 = 1'd0;
reg           new_master_rdata_valid3 = 1'd0;
reg           new_master_rdata_valid4 = 1'd0;
reg           new_master_rdata_valid5 = 1'd0;
reg           new_master_rdata_valid6 = 1'd0;
reg           new_master_rdata_valid7 = 1'd0;
reg           new_master_rdata_valid8 = 1'd0;
reg           new_master_rdata_valid9 = 1'd0;
reg           new_master_wdata_ready0 = 1'd0;
reg           new_master_wdata_ready1 = 1'd0;
reg           new_master_wdata_ready2 = 1'd0;
reg     [1:0] refresher_next_state = 2'd0;
reg     [1:0] refresher_state = 2'd0;
wire          reset0;
wire          reset1;
wire          reset2;
wire          reset3;
wire          reset4;
wire          reset5;
wire          reset6;
wire          reset7;
reg           resetinserter_next_state = 1'd0;
reg           resetinserter_state = 1'd0;
reg    [29:0] rhs_self0 = 30'd0;
reg    [31:0] rhs_self1 = 32'd0;
reg     [7:0] rhs_self10 = 8'd0;
reg           rhs_self11 = 1'd0;
reg           rhs_self12 = 1'd0;
reg           rhs_self13 = 1'd0;
reg     [2:0] rhs_self14 = 3'd0;
reg     [1:0] rhs_self15 = 2'd0;
reg           rhs_self16 = 1'd0;
reg    [12:0] rhs_self17 = 13'd0;
reg     [2:0] rhs_self18 = 3'd0;
reg           rhs_self19 = 1'd0;
reg     [3:0] rhs_self2 = 4'd0;
reg           rhs_self20 = 1'd0;
reg           rhs_self21 = 1'd0;
reg           rhs_self22 = 1'd0;
reg    [12:0] rhs_self23 = 13'd0;
reg     [2:0] rhs_self24 = 3'd0;
reg           rhs_self25 = 1'd0;
reg           rhs_self26 = 1'd0;
reg           rhs_self27 = 1'd0;
reg    [20:0] rhs_self28 = 21'd0;
reg           rhs_self29 = 1'd0;
reg           rhs_self3 = 1'd0;
reg           rhs_self30 = 1'd0;
reg    [20:0] rhs_self31 = 21'd0;
reg           rhs_self32 = 1'd0;
reg           rhs_self33 = 1'd0;
reg    [20:0] rhs_self34 = 21'd0;
reg           rhs_self35 = 1'd0;
reg           rhs_self36 = 1'd0;
reg    [20:0] rhs_self37 = 21'd0;
reg           rhs_self38 = 1'd0;
reg           rhs_self39 = 1'd0;
reg           rhs_self4 = 1'd0;
reg    [20:0] rhs_self40 = 21'd0;
reg           rhs_self41 = 1'd0;
reg           rhs_self42 = 1'd0;
reg    [20:0] rhs_self43 = 21'd0;
reg           rhs_self44 = 1'd0;
reg           rhs_self45 = 1'd0;
reg    [20:0] rhs_self46 = 21'd0;
reg           rhs_self47 = 1'd0;
reg           rhs_self48 = 1'd0;
reg    [20:0] rhs_self49 = 21'd0;
reg           rhs_self5 = 1'd0;
reg           rhs_self50 = 1'd0;
reg           rhs_self51 = 1'd0;
reg     [2:0] rhs_self6 = 3'd0;
reg     [1:0] rhs_self7 = 2'd0;
reg    [28:0] rhs_self8 = 29'd0;
reg    [63:0] rhs_self9 = 64'd0;
wire          roundrobin0_ce;
reg     [1:0] roundrobin0_grant = 2'd0;
wire    [2:0] roundrobin0_request;
wire          roundrobin1_ce;
reg     [1:0] roundrobin1_grant = 2'd0;
wire    [2:0] roundrobin1_request;
wire          roundrobin2_ce;
reg     [1:0] roundrobin2_grant = 2'd0;
wire    [2:0] roundrobin2_request;
wire          roundrobin3_ce;
reg     [1:0] roundrobin3_grant = 2'd0;
wire    [2:0] roundrobin3_request;
wire          roundrobin4_ce;
reg     [1:0] roundrobin4_grant = 2'd0;
wire    [2:0] roundrobin4_request;
wire          roundrobin5_ce;
reg     [1:0] roundrobin5_grant = 2'd0;
wire    [2:0] roundrobin5_request;
wire          roundrobin6_ce;
reg     [1:0] roundrobin6_grant = 2'd0;
wire    [2:0] roundrobin6_request;
wire          roundrobin7_ce;
reg     [1:0] roundrobin7_grant = 2'd0;
wire    [2:0] roundrobin7_request;
reg           rs232phyrx_next_state = 1'd0;
reg           rs232phyrx_state = 1'd0;
reg           rs232phytx_next_state = 1'd0;
reg           rs232phytx_state = 1'd0;
reg     [1:0] sdblock2memdma_next_state = 2'd0;
reg     [1:0] sdblock2memdma_state = 2'd0;
reg     [2:0] sdcore_next_state = 3'd0;
reg     [2:0] sdcore_state = 3'd0;
reg     [1:0] sdmem2blockdma_next_state = 2'd0;
reg     [1:0] sdmem2blockdma_state = 2'd0;
reg     [2:0] sdphycmdr_next_state = 3'd0;
reg     [2:0] sdphycmdr_state = 3'd0;
reg     [1:0] sdphycmdw_next_state = 2'd0;
reg     [1:0] sdphycmdw_state = 2'd0;
reg     [2:0] sdphydatar_next_state = 3'd0;
reg     [2:0] sdphydatar_state = 3'd0;
reg     [3:0] sdphydataw_next_state = 4'd0;
reg     [3:0] sdphydataw_state = 4'd0;
reg           sdphyinit_next_state = 1'd0;
reg           sdphyinit_state = 1'd0;
reg     [2:0] self0 = 3'd0;
reg    [12:0] self1 = 13'd0;
reg           self10 = 1'd0;
reg           self11 = 1'd0;
reg           self12 = 1'd0;
reg           self13 = 1'd0;
reg           self2 = 1'd0;
reg           self3 = 1'd0;
reg           self4 = 1'd0;
reg           self5 = 1'd0;
reg           self6 = 1'd0;
reg     [2:0] self7 = 3'd0;
reg    [12:0] self8 = 13'd0;
reg           self9 = 1'd0;
reg    [19:0] socbushandler0_count = 20'd1000000;
wire          socbushandler0_done;
reg           socbushandler0_error = 1'd0;
reg           socbushandler0_grant = 1'd0;
wire          socbushandler0_master;
wire    [1:0] socbushandler0_request;
reg           socbushandler0_shared_ack = 1'd0;
wire   [28:0] socbushandler0_shared_adr;
wire    [1:0] socbushandler0_shared_bte;
wire    [2:0] socbushandler0_shared_cti;
wire          socbushandler0_shared_cyc;
reg    [63:0] socbushandler0_shared_dat_r = 64'd0;
wire   [63:0] socbushandler0_shared_dat_w;
wire          socbushandler0_shared_err;
wire    [7:0] socbushandler0_shared_sel;
wire          socbushandler0_shared_stb;
wire          socbushandler0_shared_we;
reg           socbushandler0_slaves = 1'd0;
wire          socbushandler0_wait;
reg    [19:0] socbushandler1_count = 20'd1000000;
wire          socbushandler1_done;
reg           socbushandler1_error = 1'd0;
wire          socbushandler1_grant;
reg     [6:0] socbushandler1_master = 7'd0;
wire          socbushandler1_request;
reg           socbushandler1_shared_ack = 1'd0;
wire   [29:0] socbushandler1_shared_adr;
wire    [1:0] socbushandler1_shared_bte;
wire    [2:0] socbushandler1_shared_cti;
wire          socbushandler1_shared_cyc;
reg    [31:0] socbushandler1_shared_dat_r = 32'd0;
wire   [31:0] socbushandler1_shared_dat_w;
wire          socbushandler1_shared_err;
wire    [3:0] socbushandler1_shared_sel;
wire          socbushandler1_shared_stb;
wire          socbushandler1_shared_we;
reg     [6:0] socbushandler1_slaves = 7'd0;
wire          socbushandler1_wait;
reg           soclinux_block2mem_connect = 1'd0;
reg     [1:0] soclinux_block2mem_converter_demux = 2'd0;
wire          soclinux_block2mem_converter_load_part;
wire          soclinux_block2mem_converter_sink_first;
wire          soclinux_block2mem_converter_sink_last;
wire    [7:0] soclinux_block2mem_converter_sink_payload_data;
wire          soclinux_block2mem_converter_sink_ready;
wire          soclinux_block2mem_converter_sink_valid;
reg           soclinux_block2mem_converter_source_first = 1'd0;
reg           soclinux_block2mem_converter_source_last = 1'd0;
reg    [31:0] soclinux_block2mem_converter_source_payload_data = 32'd0;
reg     [2:0] soclinux_block2mem_converter_source_payload_valid_token_count = 3'd0;
wire          soclinux_block2mem_converter_source_ready;
wire          soclinux_block2mem_converter_source_valid;
reg           soclinux_block2mem_converter_strobe_all = 1'd0;
reg           soclinux_block2mem_dma_clear = 1'd0;
reg           soclinux_block2mem_dma_pending = 1'd0;
wire          soclinux_block2mem_dma_status;
wire          soclinux_block2mem_dma_trigger;
reg           soclinux_block2mem_done_d = 1'd0;
reg     [8:0] soclinux_block2mem_fifo_consume = 9'd0;
wire          soclinux_block2mem_fifo_do_read;
wire          soclinux_block2mem_fifo_fifo_in_first;
wire          soclinux_block2mem_fifo_fifo_in_last;
wire    [7:0] soclinux_block2mem_fifo_fifo_in_payload_data;
wire          soclinux_block2mem_fifo_fifo_out_first;
wire          soclinux_block2mem_fifo_fifo_out_last;
wire    [7:0] soclinux_block2mem_fifo_fifo_out_payload_data;
reg     [9:0] soclinux_block2mem_fifo_level0 = 10'd0;
wire    [9:0] soclinux_block2mem_fifo_level1;
reg     [8:0] soclinux_block2mem_fifo_produce = 9'd0;
wire    [8:0] soclinux_block2mem_fifo_rdport_adr;
wire    [9:0] soclinux_block2mem_fifo_rdport_dat_r;
wire          soclinux_block2mem_fifo_rdport_re;
wire          soclinux_block2mem_fifo_re;
reg           soclinux_block2mem_fifo_readable = 1'd0;
reg           soclinux_block2mem_fifo_replace = 1'd0;
reg           soclinux_block2mem_fifo_sink_first = 1'd0;
reg           soclinux_block2mem_fifo_sink_last = 1'd0;
reg     [7:0] soclinux_block2mem_fifo_sink_payload_data = 8'd0;
wire          soclinux_block2mem_fifo_sink_ready;
reg           soclinux_block2mem_fifo_sink_valid = 1'd0;
wire          soclinux_block2mem_fifo_source_first;
wire          soclinux_block2mem_fifo_source_last;
wire    [7:0] soclinux_block2mem_fifo_source_payload_data;
wire          soclinux_block2mem_fifo_source_ready;
wire          soclinux_block2mem_fifo_source_valid;
wire    [9:0] soclinux_block2mem_fifo_syncfifo_din;
wire    [9:0] soclinux_block2mem_fifo_syncfifo_dout;
wire          soclinux_block2mem_fifo_syncfifo_re;
wire          soclinux_block2mem_fifo_syncfifo_readable;
wire          soclinux_block2mem_fifo_syncfifo_we;
wire          soclinux_block2mem_fifo_syncfifo_writable;
reg     [8:0] soclinux_block2mem_fifo_wrport_adr = 9'd0;
wire    [9:0] soclinux_block2mem_fifo_wrport_dat_r;
wire    [9:0] soclinux_block2mem_fifo_wrport_dat_w;
wire          soclinux_block2mem_fifo_wrport_we;
reg           soclinux_block2mem_irq = 1'd0;
wire          soclinux_block2mem_sink_sink_first;
wire          soclinux_block2mem_sink_sink_last0;
reg           soclinux_block2mem_sink_sink_last1 = 1'd0;
reg    [31:0] soclinux_block2mem_sink_sink_payload_address = 32'd0;
wire    [7:0] soclinux_block2mem_sink_sink_payload_data0;
reg    [31:0] soclinux_block2mem_sink_sink_payload_data1 = 32'd0;
reg           soclinux_block2mem_sink_sink_ready0 = 1'd0;
wire          soclinux_block2mem_sink_sink_ready1;
wire          soclinux_block2mem_sink_sink_valid0;
reg           soclinux_block2mem_sink_sink_valid1 = 1'd0;
wire          soclinux_block2mem_source_source_first;
wire          soclinux_block2mem_source_source_last;
wire   [31:0] soclinux_block2mem_source_source_payload_data;
wire          soclinux_block2mem_source_source_ready;
wire          soclinux_block2mem_source_source_valid;
wire          soclinux_block2mem_start;
wire   [63:0] soclinux_block2mem_wishbonedmawriter_base0;
wire   [31:0] soclinux_block2mem_wishbonedmawriter_base1;
reg           soclinux_block2mem_wishbonedmawriter_base_re = 1'd0;
reg    [63:0] soclinux_block2mem_wishbonedmawriter_base_storage = 64'd0;
reg           soclinux_block2mem_wishbonedmawriter_done = 1'd0;
reg           soclinux_block2mem_wishbonedmawriter_done_re = 1'd0;
wire          soclinux_block2mem_wishbonedmawriter_done_status;
wire          soclinux_block2mem_wishbonedmawriter_done_we;
wire          soclinux_block2mem_wishbonedmawriter_enable;
reg           soclinux_block2mem_wishbonedmawriter_enable_re = 1'd0;
reg           soclinux_block2mem_wishbonedmawriter_enable_storage = 1'd0;
wire   [31:0] soclinux_block2mem_wishbonedmawriter_length0;
wire   [31:0] soclinux_block2mem_wishbonedmawriter_length1;
reg           soclinux_block2mem_wishbonedmawriter_length_re = 1'd0;
reg    [31:0] soclinux_block2mem_wishbonedmawriter_length_storage = 32'd0;
wire          soclinux_block2mem_wishbonedmawriter_loop;
reg           soclinux_block2mem_wishbonedmawriter_loop_re = 1'd0;
reg           soclinux_block2mem_wishbonedmawriter_loop_storage = 1'd0;
wire   [31:0] soclinux_block2mem_wishbonedmawriter_offset0;
reg    [31:0] soclinux_block2mem_wishbonedmawriter_offset1 = 32'd0;
reg    [31:0] soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value = 32'd0;
reg           soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce = 1'd0;
reg           soclinux_block2mem_wishbonedmawriter_offset_re = 1'd0;
wire   [31:0] soclinux_block2mem_wishbonedmawriter_offset_status;
wire          soclinux_block2mem_wishbonedmawriter_offset_we;
wire          soclinux_block2mem_wishbonedmawriter_reset;
wire          soclinux_block2mem_wishbonedmawriter_sink_first;
wire          soclinux_block2mem_wishbonedmawriter_sink_last;
wire   [31:0] soclinux_block2mem_wishbonedmawriter_sink_payload_data;
reg           soclinux_block2mem_wishbonedmawriter_sink_ready = 1'd0;
wire          soclinux_block2mem_wishbonedmawriter_sink_valid;
reg           soclinux_card_detect_clear = 1'd0;
reg           soclinux_card_detect_d = 1'd0;
reg           soclinux_card_detect_irq = 1'd0;
reg           soclinux_card_detect_pending = 1'd0;
reg           soclinux_card_detect_re = 1'd0;
wire          soclinux_card_detect_status0;
wire          soclinux_card_detect_status1;
wire          soclinux_card_detect_trigger;
wire          soclinux_card_detect_we;
wire          soclinux_clk_i;
reg           soclinux_clk_i_d = 1'd0;
wire          soclinux_clocker_ce;
reg           soclinux_clocker_ce_delayed = 1'd0;
reg           soclinux_clocker_ce_latched = 1'd0;
wire          soclinux_clocker_clk0;
reg           soclinux_clocker_clk1 = 1'd0;
reg           soclinux_clocker_clk_d = 1'd0;
wire          soclinux_clocker_clk_en;
reg     [9:0] soclinux_clocker_count = 10'd0;
wire    [9:0] soclinux_clocker_half;
reg           soclinux_clocker_re = 1'd0;
wire          soclinux_clocker_stop;
reg     [8:0] soclinux_clocker_storage = 9'd256;
reg           soclinux_cmd_done_clear = 1'd0;
wire          soclinux_cmd_done_pending;
wire          soclinux_cmd_done_status;
wire          soclinux_cmd_done_trigger;
wire          soclinux_cmdr_cmdr_buf_pipe_valid_sink_first;
wire          soclinux_cmdr_cmdr_buf_pipe_valid_sink_last;
wire    [7:0] soclinux_cmdr_cmdr_buf_pipe_valid_sink_payload_data;
wire          soclinux_cmdr_cmdr_buf_pipe_valid_sink_ready;
wire          soclinux_cmdr_cmdr_buf_pipe_valid_sink_valid;
reg           soclinux_cmdr_cmdr_buf_pipe_valid_source_first = 1'd0;
reg           soclinux_cmdr_cmdr_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] soclinux_cmdr_cmdr_buf_pipe_valid_source_payload_data = 8'd0;
wire          soclinux_cmdr_cmdr_buf_pipe_valid_source_ready;
reg           soclinux_cmdr_cmdr_buf_pipe_valid_source_valid = 1'd0;
wire          soclinux_cmdr_cmdr_buf_sink_sink_first;
wire          soclinux_cmdr_cmdr_buf_sink_sink_last;
wire    [7:0] soclinux_cmdr_cmdr_buf_sink_sink_payload_data;
wire          soclinux_cmdr_cmdr_buf_sink_sink_ready;
wire          soclinux_cmdr_cmdr_buf_sink_sink_valid;
wire          soclinux_cmdr_cmdr_buf_source_source_first;
wire          soclinux_cmdr_cmdr_buf_source_source_last;
wire    [7:0] soclinux_cmdr_cmdr_buf_source_source_payload_data;
wire          soclinux_cmdr_cmdr_buf_source_source_ready;
wire          soclinux_cmdr_cmdr_buf_source_source_valid;
reg     [2:0] soclinux_cmdr_cmdr_converter_converter_demux = 3'd0;
wire          soclinux_cmdr_cmdr_converter_converter_load_part;
reg           soclinux_cmdr_cmdr_converter_converter_sink_first = 1'd0;
reg           soclinux_cmdr_cmdr_converter_converter_sink_last = 1'd0;
wire          soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
wire          soclinux_cmdr_cmdr_converter_converter_sink_ready;
wire          soclinux_cmdr_cmdr_converter_converter_sink_valid;
reg           soclinux_cmdr_cmdr_converter_converter_source_first = 1'd0;
reg           soclinux_cmdr_cmdr_converter_converter_source_last = 1'd0;
reg     [7:0] soclinux_cmdr_cmdr_converter_converter_source_payload_data = 8'd0;
reg     [3:0] soclinux_cmdr_cmdr_converter_converter_source_payload_valid_token_count = 4'd0;
wire          soclinux_cmdr_cmdr_converter_converter_source_ready;
wire          soclinux_cmdr_cmdr_converter_converter_source_valid;
reg           soclinux_cmdr_cmdr_converter_converter_strobe_all = 1'd0;
wire          soclinux_cmdr_cmdr_converter_source_source_first;
wire          soclinux_cmdr_cmdr_converter_source_source_last;
wire    [7:0] soclinux_cmdr_cmdr_converter_source_source_payload_data;
wire          soclinux_cmdr_cmdr_converter_source_source_ready;
wire          soclinux_cmdr_cmdr_converter_source_source_valid;
wire          soclinux_cmdr_cmdr_pads_in_first;
wire          soclinux_cmdr_cmdr_pads_in_last;
wire          soclinux_cmdr_cmdr_pads_in_payload_clk;
wire          soclinux_cmdr_cmdr_pads_in_payload_cmd_i;
wire          soclinux_cmdr_cmdr_pads_in_payload_cmd_o;
wire          soclinux_cmdr_cmdr_pads_in_payload_cmd_oe;
wire    [3:0] soclinux_cmdr_cmdr_pads_in_payload_data_i;
wire          soclinux_cmdr_cmdr_pads_in_payload_data_i_ce;
wire    [3:0] soclinux_cmdr_cmdr_pads_in_payload_data_o;
wire          soclinux_cmdr_cmdr_pads_in_payload_data_oe;
reg           soclinux_cmdr_cmdr_pads_in_ready = 1'd0;
wire          soclinux_cmdr_cmdr_pads_in_valid;
reg           soclinux_cmdr_cmdr_reset = 1'd0;
reg           soclinux_cmdr_cmdr_reset_sdphycmdr_next_value2 = 1'd0;
reg           soclinux_cmdr_cmdr_reset_sdphycmdr_next_value_ce2 = 1'd0;
reg           soclinux_cmdr_cmdr_run = 1'd0;
wire          soclinux_cmdr_cmdr_source_first;
wire          soclinux_cmdr_cmdr_source_last;
wire    [7:0] soclinux_cmdr_cmdr_source_payload_data;
reg           soclinux_cmdr_cmdr_source_ready = 1'd0;
wire          soclinux_cmdr_cmdr_source_valid;
wire          soclinux_cmdr_cmdr_start;
reg     [7:0] soclinux_cmdr_count = 8'd0;
reg     [7:0] soclinux_cmdr_count_sdphycmdr_next_value1 = 8'd0;
reg           soclinux_cmdr_count_sdphycmdr_next_value_ce1 = 1'd0;
reg     [7:0] soclinux_cmdr_last_data = 8'd0;
reg     [7:0] soclinux_cmdr_last_data_sdphycmdr_next_value3 = 8'd0;
reg           soclinux_cmdr_last_data_sdphycmdr_next_value_ce3 = 1'd0;
reg           soclinux_cmdr_pads_in_pads_in_first = 1'd0;
reg           soclinux_cmdr_pads_in_pads_in_last = 1'd0;
reg           soclinux_cmdr_pads_in_pads_in_payload_clk = 1'd0;
wire          soclinux_cmdr_pads_in_pads_in_payload_cmd_i;
reg           soclinux_cmdr_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           soclinux_cmdr_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] soclinux_cmdr_pads_in_pads_in_payload_data_i;
reg           soclinux_cmdr_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] soclinux_cmdr_pads_in_pads_in_payload_data_o = 4'd0;
reg           soclinux_cmdr_pads_in_pads_in_payload_data_oe = 1'd0;
wire          soclinux_cmdr_pads_in_pads_in_ready;
wire          soclinux_cmdr_pads_in_pads_in_valid;
reg           soclinux_cmdr_pads_out_payload_clk = 1'd0;
reg           soclinux_cmdr_pads_out_payload_cmd_o = 1'd0;
reg           soclinux_cmdr_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] soclinux_cmdr_pads_out_payload_data_o = 4'd0;
reg           soclinux_cmdr_pads_out_payload_data_oe = 1'd0;
wire          soclinux_cmdr_pads_out_ready;
reg     [1:0] soclinux_cmdr_sink_payload_cmd_type = 2'd0;
reg     [1:0] soclinux_cmdr_sink_payload_data_type = 2'd0;
reg     [7:0] soclinux_cmdr_sink_payload_length = 8'd0;
reg           soclinux_cmdr_sink_ready = 1'd0;
reg           soclinux_cmdr_sink_valid = 1'd0;
reg           soclinux_cmdr_source_source_last = 1'd0;
reg     [7:0] soclinux_cmdr_source_source_payload_data = 8'd0;
reg     [2:0] soclinux_cmdr_source_source_payload_status = 3'd0;
reg           soclinux_cmdr_source_source_ready = 1'd0;
reg           soclinux_cmdr_source_source_valid = 1'd0;
reg    [31:0] soclinux_cmdr_timeout = 32'd0;
reg           soclinux_cmdr_timeout_re = 1'd0;
reg    [31:0] soclinux_cmdr_timeout_sdphycmdr_next_value0 = 32'd0;
reg           soclinux_cmdr_timeout_sdphycmdr_next_value_ce0 = 1'd0;
reg    [31:0] soclinux_cmdr_timeout_storage = 32'd75000000;
reg     [7:0] soclinux_cmdw_count = 8'd0;
reg     [7:0] soclinux_cmdw_count_sdphycmdw_next_value = 8'd0;
reg           soclinux_cmdw_count_sdphycmdw_next_value_ce = 1'd0;
reg           soclinux_cmdw_done = 1'd0;
wire          soclinux_cmdw_pads_in_payload_cmd_i;
wire    [3:0] soclinux_cmdw_pads_in_payload_data_i;
wire          soclinux_cmdw_pads_in_valid;
reg           soclinux_cmdw_pads_out_payload_clk = 1'd0;
reg           soclinux_cmdw_pads_out_payload_cmd_o = 1'd0;
reg           soclinux_cmdw_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] soclinux_cmdw_pads_out_payload_data_o = 4'd0;
reg           soclinux_cmdw_pads_out_payload_data_oe = 1'd0;
wire          soclinux_cmdw_pads_out_ready;
reg           soclinux_cmdw_sink_last = 1'd0;
reg     [1:0] soclinux_cmdw_sink_payload_cmd_type = 2'd0;
reg     [7:0] soclinux_cmdw_sink_payload_data = 8'd0;
reg           soclinux_cmdw_sink_ready = 1'd0;
reg           soclinux_cmdw_sink_valid = 1'd0;
reg           soclinux_core_block_count_re = 1'd0;
reg    [31:0] soclinux_core_block_count_storage = 32'd0;
reg           soclinux_core_block_length_re = 1'd0;
reg     [9:0] soclinux_core_block_length_storage = 10'd0;
wire    [5:0] soclinux_core_cmd;
reg           soclinux_core_cmd_argument_re = 1'd0;
reg    [31:0] soclinux_core_cmd_argument_storage = 32'd0;
reg           soclinux_core_cmd_command_re = 1'd0;
reg    [13:0] soclinux_core_cmd_command_storage = 14'd0;
reg     [2:0] soclinux_core_cmd_count = 3'd0;
reg     [2:0] soclinux_core_cmd_count_sdcore_next_value2 = 3'd0;
reg           soclinux_core_cmd_count_sdcore_next_value_ce2 = 1'd0;
reg           soclinux_core_cmd_crc = 1'd0;
wire          soclinux_core_cmd_crc_en;
reg           soclinux_core_cmd_crc_sdcore_next_value6 = 1'd0;
reg           soclinux_core_cmd_crc_sdcore_next_value_ce6 = 1'd0;
reg           soclinux_core_cmd_done = 1'd0;
reg           soclinux_core_cmd_done_sdcore_next_value0 = 1'd0;
reg           soclinux_core_cmd_done_sdcore_next_value_ce0 = 1'd0;
reg           soclinux_core_cmd_error = 1'd0;
reg           soclinux_core_cmd_error_sdcore_next_value4 = 1'd0;
reg           soclinux_core_cmd_error_sdcore_next_value_ce4 = 1'd0;
reg           soclinux_core_cmd_event_re = 1'd0;
reg     [3:0] soclinux_core_cmd_event_status = 4'd0;
wire          soclinux_core_cmd_event_we;
reg           soclinux_core_cmd_response_re = 1'd0;
reg   [127:0] soclinux_core_cmd_response_status = 128'd0;
reg   [127:0] soclinux_core_cmd_response_status_sdcore_next_value10 = 128'd0;
reg           soclinux_core_cmd_response_status_sdcore_next_value_ce10 = 1'd0;
wire          soclinux_core_cmd_response_we;
reg           soclinux_core_cmd_send_re = 1'd0;
reg           soclinux_core_cmd_send_storage = 1'd0;
reg           soclinux_core_cmd_timeout = 1'd0;
reg           soclinux_core_cmd_timeout_sdcore_next_value5 = 1'd0;
reg           soclinux_core_cmd_timeout_sdcore_next_value_ce5 = 1'd0;
wire    [1:0] soclinux_core_cmd_type;
reg     [8:0] soclinux_core_count = 9'd0;
wire    [6:0] soclinux_core_crc7_inserter_crc;
reg     [7:0] soclinux_core_crc7_inserter_din = 8'd0;
reg           soclinux_core_crc7_inserter_enable = 1'd0;
reg     [6:0] soclinux_core_crc7_inserter_reg0 = 7'd0;
wire    [6:0] soclinux_core_crc7_inserter_reg1;
wire    [6:0] soclinux_core_crc7_inserter_reg2;
wire    [6:0] soclinux_core_crc7_inserter_reg3;
wire    [6:0] soclinux_core_crc7_inserter_reg4;
wire    [6:0] soclinux_core_crc7_inserter_reg5;
wire    [6:0] soclinux_core_crc7_inserter_reg6;
wire    [6:0] soclinux_core_crc7_inserter_reg7;
wire    [6:0] soclinux_core_crc7_inserter_reg8;
reg           soclinux_core_crc7_inserter_reset = 1'd0;
wire    [5:0] soclinux_core_csrfield_cmd;
wire    [1:0] soclinux_core_csrfield_cmd_type;
wire          soclinux_core_csrfield_crc0;
wire          soclinux_core_csrfield_crc1;
wire          soclinux_core_csrfield_crc2;
wire    [1:0] soclinux_core_csrfield_data_type;
wire          soclinux_core_csrfield_done0;
wire          soclinux_core_csrfield_done1;
wire          soclinux_core_csrfield_error0;
wire          soclinux_core_csrfield_error1;
wire          soclinux_core_csrfield_timeout0;
wire          soclinux_core_csrfield_timeout1;
reg    [31:0] soclinux_core_data_count = 32'd0;
reg    [31:0] soclinux_core_data_count_sdcore_next_value3 = 32'd0;
reg           soclinux_core_data_count_sdcore_next_value_ce3 = 1'd0;
reg           soclinux_core_data_crc = 1'd0;
reg           soclinux_core_data_crc_sdcore_next_value9 = 1'd0;
reg           soclinux_core_data_crc_sdcore_next_value_ce9 = 1'd0;
reg           soclinux_core_data_done = 1'd0;
reg           soclinux_core_data_done_sdcore_next_value1 = 1'd0;
reg           soclinux_core_data_done_sdcore_next_value_ce1 = 1'd0;
reg           soclinux_core_data_error = 1'd0;
reg           soclinux_core_data_error_sdcore_next_value7 = 1'd0;
reg           soclinux_core_data_error_sdcore_next_value_ce7 = 1'd0;
reg           soclinux_core_data_event_re = 1'd0;
reg     [3:0] soclinux_core_data_event_status = 4'd0;
wire          soclinux_core_data_event_we;
reg           soclinux_core_data_timeout = 1'd0;
reg           soclinux_core_data_timeout_sdcore_next_value8 = 1'd0;
reg           soclinux_core_data_timeout_sdcore_next_value_ce8 = 1'd0;
wire    [1:0] soclinux_core_data_type;
reg           soclinux_core_done_d = 1'd0;
reg           soclinux_core_irq = 1'd0;
wire          soclinux_core_sink_first;
reg           soclinux_core_sink_last = 1'd0;
wire    [7:0] soclinux_core_sink_payload_data;
reg           soclinux_core_sink_ready = 1'd0;
wire          soclinux_core_sink_valid;
reg           soclinux_core_source_first = 1'd0;
reg           soclinux_core_source_last = 1'd0;
reg     [7:0] soclinux_core_source_payload_data = 8'd0;
wire          soclinux_core_source_ready;
reg           soclinux_core_source_valid = 1'd0;
reg           soclinux_data_done_clear = 1'd0;
wire          soclinux_data_done_pending;
wire          soclinux_data_done_status;
wire          soclinux_data_done_trigger;
wire    [1:0] soclinux_data_width0;
wire    [1:0] soclinux_data_width1;
reg     [9:0] soclinux_datar_count = 10'd0;
reg     [9:0] soclinux_datar_count_sdphydatar_next_value0 = 10'd0;
reg           soclinux_datar_count_sdphydatar_next_value_ce0 = 1'd0;
wire   [15:0] soclinux_datar_crc16_crc0_crc;
wire          soclinux_datar_crc16_crc0_din;
wire          soclinux_datar_crc16_crc0_enable;
reg    [15:0] soclinux_datar_crc16_crc0_reg0 = 16'd0;
wire   [15:0] soclinux_datar_crc16_crc0_reg1;
wire          soclinux_datar_crc16_crc0_reset;
wire   [15:0] soclinux_datar_crc16_crc1_crc;
wire          soclinux_datar_crc16_crc1_din;
wire          soclinux_datar_crc16_crc1_enable;
reg    [15:0] soclinux_datar_crc16_crc1_reg0 = 16'd0;
wire   [15:0] soclinux_datar_crc16_crc1_reg1;
wire          soclinux_datar_crc16_crc1_reset;
wire   [15:0] soclinux_datar_crc16_crc2_crc;
wire          soclinux_datar_crc16_crc2_din;
wire          soclinux_datar_crc16_crc2_enable;
reg    [15:0] soclinux_datar_crc16_crc2_reg0 = 16'd0;
wire   [15:0] soclinux_datar_crc16_crc2_reg1;
wire          soclinux_datar_crc16_crc2_reset;
wire   [15:0] soclinux_datar_crc16_crc3_crc;
wire          soclinux_datar_crc16_crc3_din;
wire          soclinux_datar_crc16_crc3_enable;
reg    [15:0] soclinux_datar_crc16_crc3_reg0 = 16'd0;
wire   [15:0] soclinux_datar_crc16_crc3_reg1;
wire          soclinux_datar_crc16_crc3_reset;
reg     [3:0] soclinux_datar_crc16_data_pads_out = 4'd0;
wire          soclinux_datar_crc16_enable;
wire          soclinux_datar_crc16_reset;
reg           soclinux_datar_crc_correct = 1'd0;
reg     [4:0] soclinux_datar_crc_count = 5'd0;
reg     [4:0] soclinux_datar_crc_count_sdphydatar_next_value1 = 5'd0;
reg           soclinux_datar_crc_count_sdphydatar_next_value_ce1 = 1'd0;
reg           soclinux_datar_crc_error = 1'd0;
reg           soclinux_datar_crc_error_sdphydatar_next_value3 = 1'd0;
reg           soclinux_datar_crc_error_sdphydatar_next_value_ce3 = 1'd0;
reg     [4:0] soclinux_datar_crc_len = 5'd0;
reg    [15:0] soclinux_datar_data_count = 16'd0;
wire          soclinux_datar_data_done;
reg     [3:0] soclinux_datar_data_len = 4'd0;
wire          soclinux_datar_datar_1x_buf_pipe_valid_sink_first;
wire          soclinux_datar_datar_1x_buf_pipe_valid_sink_last;
wire    [7:0] soclinux_datar_datar_1x_buf_pipe_valid_sink_payload_data;
wire          soclinux_datar_datar_1x_buf_pipe_valid_sink_ready;
wire          soclinux_datar_datar_1x_buf_pipe_valid_sink_valid;
reg           soclinux_datar_datar_1x_buf_pipe_valid_source_first = 1'd0;
reg           soclinux_datar_datar_1x_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] soclinux_datar_datar_1x_buf_pipe_valid_source_payload_data = 8'd0;
wire          soclinux_datar_datar_1x_buf_pipe_valid_source_ready;
reg           soclinux_datar_datar_1x_buf_pipe_valid_source_valid = 1'd0;
wire          soclinux_datar_datar_1x_buf_sink_sink_first;
wire          soclinux_datar_datar_1x_buf_sink_sink_last;
wire    [7:0] soclinux_datar_datar_1x_buf_sink_sink_payload_data;
wire          soclinux_datar_datar_1x_buf_sink_sink_ready;
wire          soclinux_datar_datar_1x_buf_sink_sink_valid;
wire          soclinux_datar_datar_1x_buf_source_source_first;
wire          soclinux_datar_datar_1x_buf_source_source_last;
wire    [7:0] soclinux_datar_datar_1x_buf_source_source_payload_data;
wire          soclinux_datar_datar_1x_buf_source_source_ready;
wire          soclinux_datar_datar_1x_buf_source_source_valid;
reg     [2:0] soclinux_datar_datar_1x_converter_converter_demux = 3'd0;
wire          soclinux_datar_datar_1x_converter_converter_load_part;
reg           soclinux_datar_datar_1x_converter_converter_sink_first = 1'd0;
reg           soclinux_datar_datar_1x_converter_converter_sink_last = 1'd0;
wire          soclinux_datar_datar_1x_converter_converter_sink_payload_data;
wire          soclinux_datar_datar_1x_converter_converter_sink_ready;
wire          soclinux_datar_datar_1x_converter_converter_sink_valid;
reg           soclinux_datar_datar_1x_converter_converter_source_first = 1'd0;
reg           soclinux_datar_datar_1x_converter_converter_source_last = 1'd0;
reg     [7:0] soclinux_datar_datar_1x_converter_converter_source_payload_data = 8'd0;
reg     [3:0] soclinux_datar_datar_1x_converter_converter_source_payload_valid_token_count = 4'd0;
wire          soclinux_datar_datar_1x_converter_converter_source_ready;
wire          soclinux_datar_datar_1x_converter_converter_source_valid;
reg           soclinux_datar_datar_1x_converter_converter_strobe_all = 1'd0;
wire          soclinux_datar_datar_1x_converter_source_source_first;
wire          soclinux_datar_datar_1x_converter_source_source_last;
wire    [7:0] soclinux_datar_datar_1x_converter_source_source_payload_data;
wire          soclinux_datar_datar_1x_converter_source_source_ready;
wire          soclinux_datar_datar_1x_converter_source_source_valid;
wire          soclinux_datar_datar_1x_pads_in_first;
wire          soclinux_datar_datar_1x_pads_in_last;
wire          soclinux_datar_datar_1x_pads_in_payload_clk;
wire          soclinux_datar_datar_1x_pads_in_payload_cmd_i;
wire          soclinux_datar_datar_1x_pads_in_payload_cmd_o;
wire          soclinux_datar_datar_1x_pads_in_payload_cmd_oe;
wire    [3:0] soclinux_datar_datar_1x_pads_in_payload_data_i;
wire          soclinux_datar_datar_1x_pads_in_payload_data_i_ce;
wire    [3:0] soclinux_datar_datar_1x_pads_in_payload_data_o;
wire          soclinux_datar_datar_1x_pads_in_payload_data_oe;
reg           soclinux_datar_datar_1x_pads_in_ready = 1'd0;
wire          soclinux_datar_datar_1x_pads_in_valid;
wire          soclinux_datar_datar_1x_reset;
reg           soclinux_datar_datar_1x_run = 1'd0;
wire          soclinux_datar_datar_1x_source_first;
wire          soclinux_datar_datar_1x_source_last;
wire    [7:0] soclinux_datar_datar_1x_source_payload_data;
reg           soclinux_datar_datar_1x_source_ready = 1'd0;
wire          soclinux_datar_datar_1x_source_valid;
wire          soclinux_datar_datar_1x_start;
wire          soclinux_datar_datar_4x_buf_pipe_valid_sink_first;
wire          soclinux_datar_datar_4x_buf_pipe_valid_sink_last;
wire    [7:0] soclinux_datar_datar_4x_buf_pipe_valid_sink_payload_data;
wire          soclinux_datar_datar_4x_buf_pipe_valid_sink_ready;
wire          soclinux_datar_datar_4x_buf_pipe_valid_sink_valid;
reg           soclinux_datar_datar_4x_buf_pipe_valid_source_first = 1'd0;
reg           soclinux_datar_datar_4x_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] soclinux_datar_datar_4x_buf_pipe_valid_source_payload_data = 8'd0;
wire          soclinux_datar_datar_4x_buf_pipe_valid_source_ready;
reg           soclinux_datar_datar_4x_buf_pipe_valid_source_valid = 1'd0;
wire          soclinux_datar_datar_4x_buf_sink_sink_first;
wire          soclinux_datar_datar_4x_buf_sink_sink_last;
wire    [7:0] soclinux_datar_datar_4x_buf_sink_sink_payload_data;
wire          soclinux_datar_datar_4x_buf_sink_sink_ready;
wire          soclinux_datar_datar_4x_buf_sink_sink_valid;
wire          soclinux_datar_datar_4x_buf_source_source_first;
wire          soclinux_datar_datar_4x_buf_source_source_last;
wire    [7:0] soclinux_datar_datar_4x_buf_source_source_payload_data;
wire          soclinux_datar_datar_4x_buf_source_source_ready;
wire          soclinux_datar_datar_4x_buf_source_source_valid;
reg           soclinux_datar_datar_4x_converter_converter_demux = 1'd0;
wire          soclinux_datar_datar_4x_converter_converter_load_part;
reg           soclinux_datar_datar_4x_converter_converter_sink_first = 1'd0;
reg           soclinux_datar_datar_4x_converter_converter_sink_last = 1'd0;
wire    [3:0] soclinux_datar_datar_4x_converter_converter_sink_payload_data;
wire          soclinux_datar_datar_4x_converter_converter_sink_ready;
wire          soclinux_datar_datar_4x_converter_converter_sink_valid;
reg           soclinux_datar_datar_4x_converter_converter_source_first = 1'd0;
reg           soclinux_datar_datar_4x_converter_converter_source_last = 1'd0;
reg     [7:0] soclinux_datar_datar_4x_converter_converter_source_payload_data = 8'd0;
reg     [1:0] soclinux_datar_datar_4x_converter_converter_source_payload_valid_token_count = 2'd0;
wire          soclinux_datar_datar_4x_converter_converter_source_ready;
wire          soclinux_datar_datar_4x_converter_converter_source_valid;
reg           soclinux_datar_datar_4x_converter_converter_strobe_all = 1'd0;
wire          soclinux_datar_datar_4x_converter_source_source_first;
wire          soclinux_datar_datar_4x_converter_source_source_last;
wire    [7:0] soclinux_datar_datar_4x_converter_source_source_payload_data;
wire          soclinux_datar_datar_4x_converter_source_source_ready;
wire          soclinux_datar_datar_4x_converter_source_source_valid;
wire          soclinux_datar_datar_4x_pads_in_first;
wire          soclinux_datar_datar_4x_pads_in_last;
wire          soclinux_datar_datar_4x_pads_in_payload_clk;
wire          soclinux_datar_datar_4x_pads_in_payload_cmd_i;
wire          soclinux_datar_datar_4x_pads_in_payload_cmd_o;
wire          soclinux_datar_datar_4x_pads_in_payload_cmd_oe;
wire    [3:0] soclinux_datar_datar_4x_pads_in_payload_data_i;
wire          soclinux_datar_datar_4x_pads_in_payload_data_i_ce;
wire    [3:0] soclinux_datar_datar_4x_pads_in_payload_data_o;
wire          soclinux_datar_datar_4x_pads_in_payload_data_oe;
reg           soclinux_datar_datar_4x_pads_in_ready = 1'd0;
wire          soclinux_datar_datar_4x_pads_in_valid;
wire          soclinux_datar_datar_4x_reset;
reg           soclinux_datar_datar_4x_run = 1'd0;
wire          soclinux_datar_datar_4x_source_first;
wire          soclinux_datar_datar_4x_source_last;
wire    [7:0] soclinux_datar_datar_4x_source_payload_data;
reg           soclinux_datar_datar_4x_source_ready = 1'd0;
wire          soclinux_datar_datar_4x_source_valid;
wire          soclinux_datar_datar_4x_start;
reg           soclinux_datar_datar_reset = 1'd0;
reg           soclinux_datar_datar_reset_sdphydatar_next_value4 = 1'd0;
reg           soclinux_datar_datar_reset_sdphydatar_next_value_ce4 = 1'd0;
reg           soclinux_datar_datar_source_first = 1'd0;
reg           soclinux_datar_datar_source_last = 1'd0;
reg     [7:0] soclinux_datar_datar_source_payload_data = 8'd0;
reg           soclinux_datar_datar_source_ready = 1'd0;
reg           soclinux_datar_datar_source_valid = 1'd0;
reg           soclinux_datar_datar_valid = 1'd0;
reg           soclinux_datar_pads_in_pads_in_first = 1'd0;
reg           soclinux_datar_pads_in_pads_in_last = 1'd0;
reg           soclinux_datar_pads_in_pads_in_payload_clk = 1'd0;
wire          soclinux_datar_pads_in_pads_in_payload_cmd_i;
reg           soclinux_datar_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           soclinux_datar_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] soclinux_datar_pads_in_pads_in_payload_data_i;
reg           soclinux_datar_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] soclinux_datar_pads_in_pads_in_payload_data_o = 4'd0;
reg           soclinux_datar_pads_in_pads_in_payload_data_oe = 1'd0;
reg           soclinux_datar_pads_in_pads_in_ready = 1'd0;
wire          soclinux_datar_pads_in_pads_in_valid;
reg           soclinux_datar_pads_out_payload_clk = 1'd0;
reg           soclinux_datar_pads_out_payload_cmd_o = 1'd0;
reg           soclinux_datar_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] soclinux_datar_pads_out_payload_data_o = 4'd0;
reg           soclinux_datar_pads_out_payload_data_oe = 1'd0;
wire          soclinux_datar_pads_out_ready;
reg           soclinux_datar_sink_last = 1'd0;
reg     [9:0] soclinux_datar_sink_payload_block_length = 10'd0;
reg           soclinux_datar_sink_ready = 1'd0;
reg           soclinux_datar_sink_valid = 1'd0;
reg           soclinux_datar_source_source_first = 1'd0;
reg           soclinux_datar_source_source_last = 1'd0;
reg     [7:0] soclinux_datar_source_source_payload_data = 8'd0;
reg           soclinux_datar_source_source_payload_drop = 1'd0;
reg     [2:0] soclinux_datar_source_source_payload_status = 3'd0;
reg           soclinux_datar_source_source_ready = 1'd0;
reg           soclinux_datar_source_source_valid = 1'd0;
reg           soclinux_datar_stop = 1'd0;
reg    [31:0] soclinux_datar_timeout = 32'd0;
reg           soclinux_datar_timeout_re = 1'd0;
reg    [31:0] soclinux_datar_timeout_sdphydatar_next_value2 = 32'd0;
reg           soclinux_datar_timeout_sdphydatar_next_value_ce2 = 1'd0;
reg    [31:0] soclinux_datar_timeout_storage = 32'd75000000;
wire          soclinux_dataw_accepted0;
reg           soclinux_dataw_accepted1 = 1'd0;
reg           soclinux_dataw_accepted1_sdphydataw_next_value1 = 1'd0;
reg           soclinux_dataw_accepted1_sdphydataw_next_value_ce1 = 1'd0;
reg     [7:0] soclinux_dataw_count = 8'd0;
reg     [7:0] soclinux_dataw_count_sdphydataw_next_value0 = 8'd0;
reg           soclinux_dataw_count_sdphydataw_next_value_ce0 = 1'd0;
wire   [15:0] soclinux_dataw_crc16_crc0_crc;
wire          soclinux_dataw_crc16_crc0_din;
wire          soclinux_dataw_crc16_crc0_enable;
reg    [15:0] soclinux_dataw_crc16_crc0_reg0 = 16'd0;
wire   [15:0] soclinux_dataw_crc16_crc0_reg1;
wire          soclinux_dataw_crc16_crc0_reset;
wire   [15:0] soclinux_dataw_crc16_crc1_crc;
wire          soclinux_dataw_crc16_crc1_din;
wire          soclinux_dataw_crc16_crc1_enable;
reg    [15:0] soclinux_dataw_crc16_crc1_reg0 = 16'd0;
wire   [15:0] soclinux_dataw_crc16_crc1_reg1;
wire          soclinux_dataw_crc16_crc1_reset;
wire   [15:0] soclinux_dataw_crc16_crc2_crc;
wire          soclinux_dataw_crc16_crc2_din;
wire          soclinux_dataw_crc16_crc2_enable;
reg    [15:0] soclinux_dataw_crc16_crc2_reg0 = 16'd0;
wire   [15:0] soclinux_dataw_crc16_crc2_reg1;
wire          soclinux_dataw_crc16_crc2_reset;
wire   [15:0] soclinux_dataw_crc16_crc3_crc;
wire          soclinux_dataw_crc16_crc3_din;
wire          soclinux_dataw_crc16_crc3_enable;
reg    [15:0] soclinux_dataw_crc16_crc3_reg0 = 16'd0;
wire   [15:0] soclinux_dataw_crc16_crc3_reg1;
wire          soclinux_dataw_crc16_crc3_reset;
reg     [3:0] soclinux_dataw_crc16_data_pads_out = 4'd0;
reg           soclinux_dataw_crc16_enable = 1'd0;
reg           soclinux_dataw_crc16_reset = 1'd0;
wire          soclinux_dataw_crc_buf_pipe_valid_sink_first;
wire          soclinux_dataw_crc_buf_pipe_valid_sink_last;
wire    [7:0] soclinux_dataw_crc_buf_pipe_valid_sink_payload_data;
wire          soclinux_dataw_crc_buf_pipe_valid_sink_ready;
wire          soclinux_dataw_crc_buf_pipe_valid_sink_valid;
reg           soclinux_dataw_crc_buf_pipe_valid_source_first = 1'd0;
reg           soclinux_dataw_crc_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] soclinux_dataw_crc_buf_pipe_valid_source_payload_data = 8'd0;
wire          soclinux_dataw_crc_buf_pipe_valid_source_ready;
reg           soclinux_dataw_crc_buf_pipe_valid_source_valid = 1'd0;
wire          soclinux_dataw_crc_buf_sink_sink_first;
wire          soclinux_dataw_crc_buf_sink_sink_last;
wire    [7:0] soclinux_dataw_crc_buf_sink_sink_payload_data;
wire          soclinux_dataw_crc_buf_sink_sink_ready;
wire          soclinux_dataw_crc_buf_sink_sink_valid;
wire          soclinux_dataw_crc_buf_source_source_first;
wire          soclinux_dataw_crc_buf_source_source_last;
wire    [7:0] soclinux_dataw_crc_buf_source_source_payload_data;
wire          soclinux_dataw_crc_buf_source_source_ready;
wire          soclinux_dataw_crc_buf_source_source_valid;
reg     [2:0] soclinux_dataw_crc_converter_converter_demux = 3'd0;
wire          soclinux_dataw_crc_converter_converter_load_part;
reg           soclinux_dataw_crc_converter_converter_sink_first = 1'd0;
reg           soclinux_dataw_crc_converter_converter_sink_last = 1'd0;
wire          soclinux_dataw_crc_converter_converter_sink_payload_data;
wire          soclinux_dataw_crc_converter_converter_sink_ready;
wire          soclinux_dataw_crc_converter_converter_sink_valid;
reg           soclinux_dataw_crc_converter_converter_source_first = 1'd0;
reg           soclinux_dataw_crc_converter_converter_source_last = 1'd0;
reg     [7:0] soclinux_dataw_crc_converter_converter_source_payload_data = 8'd0;
reg     [3:0] soclinux_dataw_crc_converter_converter_source_payload_valid_token_count = 4'd0;
wire          soclinux_dataw_crc_converter_converter_source_ready;
wire          soclinux_dataw_crc_converter_converter_source_valid;
reg           soclinux_dataw_crc_converter_converter_strobe_all = 1'd0;
wire          soclinux_dataw_crc_converter_source_source_first;
wire          soclinux_dataw_crc_converter_source_source_last;
wire    [7:0] soclinux_dataw_crc_converter_source_source_payload_data;
wire          soclinux_dataw_crc_converter_source_source_ready;
wire          soclinux_dataw_crc_converter_source_source_valid;
wire          soclinux_dataw_crc_error0;
reg           soclinux_dataw_crc_error1 = 1'd0;
reg           soclinux_dataw_crc_error1_sdphydataw_next_value2 = 1'd0;
reg           soclinux_dataw_crc_error1_sdphydataw_next_value_ce2 = 1'd0;
wire          soclinux_dataw_crc_pads_in_first;
wire          soclinux_dataw_crc_pads_in_last;
wire          soclinux_dataw_crc_pads_in_payload_clk;
wire          soclinux_dataw_crc_pads_in_payload_cmd_i;
wire          soclinux_dataw_crc_pads_in_payload_cmd_o;
wire          soclinux_dataw_crc_pads_in_payload_cmd_oe;
wire    [3:0] soclinux_dataw_crc_pads_in_payload_data_i;
wire          soclinux_dataw_crc_pads_in_payload_data_i_ce;
wire    [3:0] soclinux_dataw_crc_pads_in_payload_data_o;
wire          soclinux_dataw_crc_pads_in_payload_data_oe;
wire          soclinux_dataw_crc_pads_in_ready;
wire          soclinux_dataw_crc_pads_in_valid;
reg           soclinux_dataw_crc_reset = 1'd0;
reg           soclinux_dataw_crc_run = 1'd0;
wire          soclinux_dataw_crc_source_first;
wire          soclinux_dataw_crc_source_last;
wire    [7:0] soclinux_dataw_crc_source_payload_data;
reg           soclinux_dataw_crc_source_ready = 1'd0;
wire          soclinux_dataw_crc_source_valid;
wire          soclinux_dataw_crc_start;
reg           soclinux_dataw_pads_in_pads_in_first = 1'd0;
reg           soclinux_dataw_pads_in_pads_in_last = 1'd0;
reg           soclinux_dataw_pads_in_pads_in_payload_clk = 1'd0;
wire          soclinux_dataw_pads_in_pads_in_payload_cmd_i;
reg           soclinux_dataw_pads_in_pads_in_payload_cmd_o = 1'd0;
reg           soclinux_dataw_pads_in_pads_in_payload_cmd_oe = 1'd0;
wire    [3:0] soclinux_dataw_pads_in_pads_in_payload_data_i;
reg           soclinux_dataw_pads_in_pads_in_payload_data_i_ce = 1'd0;
reg     [3:0] soclinux_dataw_pads_in_pads_in_payload_data_o = 4'd0;
reg           soclinux_dataw_pads_in_pads_in_payload_data_oe = 1'd0;
reg           soclinux_dataw_pads_in_pads_in_ready = 1'd0;
wire          soclinux_dataw_pads_in_pads_in_valid;
reg           soclinux_dataw_pads_out_payload_clk = 1'd0;
reg           soclinux_dataw_pads_out_payload_cmd_o = 1'd0;
reg           soclinux_dataw_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] soclinux_dataw_pads_out_payload_data_o = 4'd0;
reg           soclinux_dataw_pads_out_payload_data_oe = 1'd0;
wire          soclinux_dataw_pads_out_ready;
reg           soclinux_dataw_re = 1'd0;
reg           soclinux_dataw_sink_first = 1'd0;
reg           soclinux_dataw_sink_last = 1'd0;
reg     [7:0] soclinux_dataw_sink_payload_data = 8'd0;
reg           soclinux_dataw_sink_payload_last_block = 1'd0;
reg           soclinux_dataw_sink_ready = 1'd0;
reg           soclinux_dataw_sink_valid = 1'd0;
reg     [2:0] soclinux_dataw_source_source_payload_status = 3'd0;
reg           soclinux_dataw_source_source_ready = 1'd0;
reg           soclinux_dataw_source_source_valid = 1'd0;
reg     [2:0] soclinux_dataw_status = 3'd0;
reg           soclinux_dataw_stop = 1'd0;
wire          soclinux_dataw_we;
wire          soclinux_dataw_write_error0;
reg           soclinux_dataw_write_error1 = 1'd0;
reg           soclinux_dataw_write_error1_sdphydataw_next_value3 = 1'd0;
reg           soclinux_dataw_write_error1_sdphydataw_next_value_ce3 = 1'd0;
wire          soclinux_ev_irq;
wire          soclinux_eventmanager_block2mem_dma0;
wire          soclinux_eventmanager_block2mem_dma1;
wire          soclinux_eventmanager_block2mem_dma2;
wire          soclinux_eventmanager_card_detect0;
wire          soclinux_eventmanager_card_detect1;
wire          soclinux_eventmanager_card_detect2;
wire          soclinux_eventmanager_cmd_done0;
wire          soclinux_eventmanager_cmd_done1;
wire          soclinux_eventmanager_cmd_done2;
wire          soclinux_eventmanager_data_done0;
wire          soclinux_eventmanager_data_done1;
wire          soclinux_eventmanager_data_done2;
reg           soclinux_eventmanager_enable_re = 1'd0;
reg     [4:0] soclinux_eventmanager_enable_storage = 5'd0;
wire          soclinux_eventmanager_mem2block_dma0;
wire          soclinux_eventmanager_mem2block_dma1;
wire          soclinux_eventmanager_mem2block_dma2;
reg     [4:0] soclinux_eventmanager_pending_r = 5'd0;
reg           soclinux_eventmanager_pending_re = 1'd0;
reg     [4:0] soclinux_eventmanager_pending_status = 5'd0;
wire          soclinux_eventmanager_pending_we;
reg           soclinux_eventmanager_status_re = 1'd0;
reg     [4:0] soclinux_eventmanager_status_status = 5'd0;
wire          soclinux_eventmanager_status_we;
reg     [7:0] soclinux_init_count = 8'd0;
reg     [7:0] soclinux_init_count_sdphyinit_next_value = 8'd0;
reg           soclinux_init_count_sdphyinit_next_value_ce = 1'd0;
wire          soclinux_init_initialize_r;
reg           soclinux_init_initialize_re = 1'd0;
reg           soclinux_init_initialize_w = 1'd0;
reg           soclinux_init_initialize_we = 1'd0;
wire          soclinux_init_pads_in_payload_cmd_i;
wire    [3:0] soclinux_init_pads_in_payload_data_i;
wire          soclinux_init_pads_in_valid;
reg           soclinux_init_pads_out_payload_clk = 1'd0;
reg           soclinux_init_pads_out_payload_cmd_o = 1'd0;
reg           soclinux_init_pads_out_payload_cmd_oe = 1'd0;
reg     [3:0] soclinux_init_pads_out_payload_data_o = 4'd0;
reg           soclinux_init_pads_out_payload_data_oe = 1'd0;
wire          soclinux_init_pads_out_ready;
wire          soclinux_interface0_adapted_interface_ack;
reg    [28:0] soclinux_interface0_adapted_interface_adr = 29'd0;
wire    [1:0] soclinux_interface0_adapted_interface_bte;
wire    [2:0] soclinux_interface0_adapted_interface_cti;
wire          soclinux_interface0_adapted_interface_cyc;
wire   [63:0] soclinux_interface0_adapted_interface_dat_r;
reg    [63:0] soclinux_interface0_adapted_interface_dat_w = 64'd0;
wire          soclinux_interface0_adapted_interface_err;
reg     [7:0] soclinux_interface0_adapted_interface_sel = 8'd0;
wire          soclinux_interface0_adapted_interface_stb;
wire          soclinux_interface0_adapted_interface_we;
wire          soclinux_interface0_bus_ack;
wire   [31:0] soclinux_interface0_bus_adr;
reg     [1:0] soclinux_interface0_bus_bte = 2'd0;
reg     [2:0] soclinux_interface0_bus_cti = 3'd0;
wire          soclinux_interface0_bus_cyc;
reg    [31:0] soclinux_interface0_bus_dat_r = 32'd0;
wire   [31:0] soclinux_interface0_bus_dat_w;
wire          soclinux_interface0_bus_err;
wire    [3:0] soclinux_interface0_bus_sel;
wire          soclinux_interface0_bus_stb;
wire          soclinux_interface0_bus_we;
wire          soclinux_interface1_adapted_interface_ack;
reg    [28:0] soclinux_interface1_adapted_interface_adr = 29'd0;
wire    [1:0] soclinux_interface1_adapted_interface_bte;
wire    [2:0] soclinux_interface1_adapted_interface_cti;
wire          soclinux_interface1_adapted_interface_cyc;
wire   [63:0] soclinux_interface1_adapted_interface_dat_r;
reg    [63:0] soclinux_interface1_adapted_interface_dat_w = 64'd0;
wire          soclinux_interface1_adapted_interface_err;
reg     [7:0] soclinux_interface1_adapted_interface_sel = 8'd0;
wire          soclinux_interface1_adapted_interface_stb;
wire          soclinux_interface1_adapted_interface_we;
wire          soclinux_interface1_bus_ack;
wire   [31:0] soclinux_interface1_bus_adr;
reg     [1:0] soclinux_interface1_bus_bte = 2'd0;
reg     [2:0] soclinux_interface1_bus_cti = 3'd0;
wire          soclinux_interface1_bus_cyc;
reg    [31:0] soclinux_interface1_bus_dat_r = 32'd0;
reg    [31:0] soclinux_interface1_bus_dat_w = 32'd0;
wire          soclinux_interface1_bus_err;
wire    [3:0] soclinux_interface1_bus_sel;
wire          soclinux_interface1_bus_stb;
wire          soclinux_interface1_bus_we;
wire          soclinux_mem2block_converter_converter_first;
wire          soclinux_mem2block_converter_converter_last;
reg     [1:0] soclinux_mem2block_converter_converter_mux = 2'd0;
wire          soclinux_mem2block_converter_converter_sink_first;
wire          soclinux_mem2block_converter_converter_sink_last;
wire   [31:0] soclinux_mem2block_converter_converter_sink_payload_data;
wire          soclinux_mem2block_converter_converter_sink_ready;
wire          soclinux_mem2block_converter_converter_sink_valid;
wire          soclinux_mem2block_converter_converter_source_first;
wire          soclinux_mem2block_converter_converter_source_last;
reg     [7:0] soclinux_mem2block_converter_converter_source_payload_data = 8'd0;
wire          soclinux_mem2block_converter_converter_source_payload_valid_token_count;
wire          soclinux_mem2block_converter_converter_source_ready;
wire          soclinux_mem2block_converter_converter_source_valid;
wire          soclinux_mem2block_converter_source_source_first;
wire          soclinux_mem2block_converter_source_source_last;
wire    [7:0] soclinux_mem2block_converter_source_source_payload_data;
wire          soclinux_mem2block_converter_source_source_ready;
wire          soclinux_mem2block_converter_source_source_valid;
wire   [63:0] soclinux_mem2block_dma_base0;
wire   [31:0] soclinux_mem2block_dma_base1;
reg           soclinux_mem2block_dma_base_re = 1'd0;
reg    [63:0] soclinux_mem2block_dma_base_storage = 64'd0;
reg           soclinux_mem2block_dma_clear = 1'd0;
reg           soclinux_mem2block_dma_done = 1'd0;
reg           soclinux_mem2block_dma_done_re = 1'd0;
wire          soclinux_mem2block_dma_done_status;
wire          soclinux_mem2block_dma_done_we;
wire          soclinux_mem2block_dma_enable;
reg           soclinux_mem2block_dma_enable_re = 1'd0;
reg           soclinux_mem2block_dma_enable_storage = 1'd0;
reg     [3:0] soclinux_mem2block_dma_fifo_consume = 4'd0;
wire          soclinux_mem2block_dma_fifo_do_read;
wire          soclinux_mem2block_dma_fifo_fifo_in_first;
wire          soclinux_mem2block_dma_fifo_fifo_in_last;
wire   [31:0] soclinux_mem2block_dma_fifo_fifo_in_payload_data;
wire          soclinux_mem2block_dma_fifo_fifo_out_first;
wire          soclinux_mem2block_dma_fifo_fifo_out_last;
wire   [31:0] soclinux_mem2block_dma_fifo_fifo_out_payload_data;
reg     [4:0] soclinux_mem2block_dma_fifo_level = 5'd0;
reg     [3:0] soclinux_mem2block_dma_fifo_produce = 4'd0;
wire    [3:0] soclinux_mem2block_dma_fifo_rdport_adr;
wire   [33:0] soclinux_mem2block_dma_fifo_rdport_dat_r;
reg           soclinux_mem2block_dma_fifo_replace = 1'd0;
reg           soclinux_mem2block_dma_fifo_sink_first = 1'd0;
wire          soclinux_mem2block_dma_fifo_sink_last;
wire   [31:0] soclinux_mem2block_dma_fifo_sink_payload_data;
wire          soclinux_mem2block_dma_fifo_sink_ready;
reg           soclinux_mem2block_dma_fifo_sink_valid = 1'd0;
wire          soclinux_mem2block_dma_fifo_source_first;
wire          soclinux_mem2block_dma_fifo_source_last;
wire   [31:0] soclinux_mem2block_dma_fifo_source_payload_data;
wire          soclinux_mem2block_dma_fifo_source_ready;
wire          soclinux_mem2block_dma_fifo_source_valid;
wire   [33:0] soclinux_mem2block_dma_fifo_syncfifo_din;
wire   [33:0] soclinux_mem2block_dma_fifo_syncfifo_dout;
wire          soclinux_mem2block_dma_fifo_syncfifo_re;
wire          soclinux_mem2block_dma_fifo_syncfifo_readable;
wire          soclinux_mem2block_dma_fifo_syncfifo_we;
wire          soclinux_mem2block_dma_fifo_syncfifo_writable;
reg     [3:0] soclinux_mem2block_dma_fifo_wrport_adr = 4'd0;
wire   [33:0] soclinux_mem2block_dma_fifo_wrport_dat_r;
wire   [33:0] soclinux_mem2block_dma_fifo_wrport_dat_w;
wire          soclinux_mem2block_dma_fifo_wrport_we;
wire   [31:0] soclinux_mem2block_dma_length0;
wire   [31:0] soclinux_mem2block_dma_length1;
reg           soclinux_mem2block_dma_length_re = 1'd0;
reg    [31:0] soclinux_mem2block_dma_length_storage = 32'd0;
wire          soclinux_mem2block_dma_loop;
reg           soclinux_mem2block_dma_loop_re = 1'd0;
reg           soclinux_mem2block_dma_loop_storage = 1'd0;
wire   [31:0] soclinux_mem2block_dma_offset0;
reg    [31:0] soclinux_mem2block_dma_offset1 = 32'd0;
reg    [31:0] soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value = 32'd0;
reg           soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value_ce = 1'd0;
reg           soclinux_mem2block_dma_offset_re = 1'd0;
wire   [31:0] soclinux_mem2block_dma_offset_status;
wire          soclinux_mem2block_dma_offset_we;
reg           soclinux_mem2block_dma_pending = 1'd0;
wire          soclinux_mem2block_dma_reset;
reg           soclinux_mem2block_dma_sink_sink_last = 1'd0;
reg    [31:0] soclinux_mem2block_dma_sink_sink_payload_address = 32'd0;
reg           soclinux_mem2block_dma_sink_sink_ready = 1'd0;
reg           soclinux_mem2block_dma_sink_sink_valid = 1'd0;
wire          soclinux_mem2block_dma_source_source_first;
wire          soclinux_mem2block_dma_source_source_last;
wire   [31:0] soclinux_mem2block_dma_source_source_payload_data;
wire          soclinux_mem2block_dma_source_source_ready;
wire          soclinux_mem2block_dma_source_source_valid;
wire          soclinux_mem2block_dma_status;
wire          soclinux_mem2block_dma_trigger;
reg           soclinux_mem2block_done_d = 1'd0;
reg     [8:0] soclinux_mem2block_fifo_consume = 9'd0;
wire          soclinux_mem2block_fifo_do_read;
wire          soclinux_mem2block_fifo_fifo_in_first;
wire          soclinux_mem2block_fifo_fifo_in_last;
wire    [7:0] soclinux_mem2block_fifo_fifo_in_payload_data;
wire          soclinux_mem2block_fifo_fifo_out_first;
wire          soclinux_mem2block_fifo_fifo_out_last;
wire    [7:0] soclinux_mem2block_fifo_fifo_out_payload_data;
reg     [9:0] soclinux_mem2block_fifo_level0 = 10'd0;
wire    [9:0] soclinux_mem2block_fifo_level1;
reg     [8:0] soclinux_mem2block_fifo_produce = 9'd0;
wire    [8:0] soclinux_mem2block_fifo_rdport_adr;
wire    [9:0] soclinux_mem2block_fifo_rdport_dat_r;
wire          soclinux_mem2block_fifo_rdport_re;
wire          soclinux_mem2block_fifo_re;
reg           soclinux_mem2block_fifo_readable = 1'd0;
reg           soclinux_mem2block_fifo_replace = 1'd0;
wire          soclinux_mem2block_fifo_sink_first;
wire          soclinux_mem2block_fifo_sink_last;
wire    [7:0] soclinux_mem2block_fifo_sink_payload_data;
wire          soclinux_mem2block_fifo_sink_ready;
wire          soclinux_mem2block_fifo_sink_valid;
wire          soclinux_mem2block_fifo_source_first;
wire          soclinux_mem2block_fifo_source_last;
wire    [7:0] soclinux_mem2block_fifo_source_payload_data;
wire          soclinux_mem2block_fifo_source_ready;
wire          soclinux_mem2block_fifo_source_valid;
wire    [9:0] soclinux_mem2block_fifo_syncfifo_din;
wire    [9:0] soclinux_mem2block_fifo_syncfifo_dout;
wire          soclinux_mem2block_fifo_syncfifo_re;
wire          soclinux_mem2block_fifo_syncfifo_readable;
wire          soclinux_mem2block_fifo_syncfifo_we;
wire          soclinux_mem2block_fifo_syncfifo_writable;
reg     [8:0] soclinux_mem2block_fifo_wrport_adr = 9'd0;
wire    [9:0] soclinux_mem2block_fifo_wrport_dat_r;
wire    [9:0] soclinux_mem2block_fifo_wrport_dat_w;
wire          soclinux_mem2block_fifo_wrport_we;
reg           soclinux_mem2block_irq = 1'd0;
wire          soclinux_mem2block_source_source_first;
wire          soclinux_mem2block_source_source_last;
wire    [7:0] soclinux_mem2block_source_source_payload_data;
wire          soclinux_mem2block_source_source_ready;
wire          soclinux_mem2block_source_source_valid;
reg    [31:0] soclinux_pwm0_counter = 32'd0;
wire          soclinux_pwm0_enable;
reg           soclinux_pwm0_enable_re = 1'd0;
reg           soclinux_pwm0_enable_storage = 1'd0;
wire   [31:0] soclinux_pwm0_period;
reg           soclinux_pwm0_period_re = 1'd0;
reg    [31:0] soclinux_pwm0_period_storage = 32'd0;
reg           soclinux_pwm0_reset = 1'd0;
wire   [31:0] soclinux_pwm0_width;
reg           soclinux_pwm0_width_re = 1'd0;
reg    [31:0] soclinux_pwm0_width_storage = 32'd0;
reg    [31:0] soclinux_pwm1_counter = 32'd0;
wire          soclinux_pwm1_enable;
reg           soclinux_pwm1_enable_re = 1'd0;
reg           soclinux_pwm1_enable_storage = 1'd0;
wire   [31:0] soclinux_pwm1_period;
reg           soclinux_pwm1_period_re = 1'd0;
reg    [31:0] soclinux_pwm1_period_storage = 32'd0;
reg           soclinux_pwm1_reset = 1'd0;
wire   [31:0] soclinux_pwm1_width;
reg           soclinux_pwm1_width_re = 1'd0;
reg    [31:0] soclinux_pwm1_width_storage = 32'd0;
reg    [31:0] soclinux_pwm2_counter = 32'd0;
wire          soclinux_pwm2_enable;
reg           soclinux_pwm2_enable_re = 1'd0;
reg           soclinux_pwm2_enable_storage = 1'd0;
wire   [31:0] soclinux_pwm2_period;
reg           soclinux_pwm2_period_re = 1'd0;
reg    [31:0] soclinux_pwm2_period_storage = 32'd0;
reg           soclinux_pwm2_reset = 1'd0;
wire   [31:0] soclinux_pwm2_width;
reg           soclinux_pwm2_width_re = 1'd0;
reg    [31:0] soclinux_pwm2_width_storage = 32'd0;
reg    [31:0] soclinux_pwm3_counter = 32'd0;
wire          soclinux_pwm3_enable;
reg           soclinux_pwm3_enable_re = 1'd0;
reg           soclinux_pwm3_enable_storage = 1'd0;
wire   [31:0] soclinux_pwm3_period;
reg           soclinux_pwm3_period_re = 1'd0;
reg    [31:0] soclinux_pwm3_period_storage = 32'd0;
reg           soclinux_pwm3_reset = 1'd0;
wire   [31:0] soclinux_pwm3_width;
reg           soclinux_pwm3_width_re = 1'd0;
reg    [31:0] soclinux_pwm3_width_storage = 32'd0;
wire          soclinux_sdpads_clk;
wire          soclinux_sdpads_cmd_i;
wire          soclinux_sdpads_cmd_o;
wire          soclinux_sdpads_cmd_oe;
wire    [3:0] soclinux_sdpads_data_i;
wire          soclinux_sdpads_data_i_ce;
wire    [3:0] soclinux_sdpads_data_o;
wire          soclinux_sdpads_data_oe;
reg           soclinux_settings_re = 1'd0;
reg     [1:0] soclinux_settings_storage = 2'd1;
wire          sys2x_clk;
wire          sys2x_dqs_clk;
wire          sys2x_dqs_rst;
wire          sys2x_rst;
(* dont_touch = "true" *)
wire          sys_clk;
wire          sys_rst;
reg           t_self0 = 1'd0;
reg           t_self1 = 1'd0;
reg           t_self2 = 1'd0;
reg           t_self3 = 1'd0;
reg           t_self4 = 1'd0;
reg           t_self5 = 1'd0;
wire          vga_clk;
wire          vga_rst;
reg     [1:0] wishbone2csr_next_state = 2'd0;
reg     [1:0] wishbone2csr_state = 2'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign main_soclinux_reset = (main_soclinux_soc_rst | main_soclinux_cpu_rst);
assign main_litedramnativeport0_cmd_valid = main_ibus_cmd_valid;
assign main_ibus_cmd_ready = main_litedramnativeport0_cmd_ready;
assign main_litedramnativeport0_cmd_first = main_ibus_cmd_first;
assign main_litedramnativeport0_cmd_last = main_ibus_cmd_last;
assign main_litedramnativeport0_cmd_payload_we = main_ibus_cmd_payload_we;
assign main_litedramnativeport0_cmd_payload_addr = main_ibus_cmd_payload_addr;
assign main_litedramnativeport0_wdata_valid = main_ibus_wdata_valid;
assign main_ibus_wdata_ready = main_litedramnativeport0_wdata_ready;
assign main_litedramnativeport0_wdata_first = main_ibus_wdata_first;
assign main_litedramnativeport0_wdata_last = main_ibus_wdata_last;
assign main_litedramnativeport0_wdata_payload_data = main_ibus_wdata_payload_data;
assign main_litedramnativeport0_wdata_payload_we = main_ibus_wdata_payload_we;
assign main_ibus_rdata_valid = main_litedramnativeport0_rdata_valid;
assign main_litedramnativeport0_rdata_ready = main_ibus_rdata_ready;
assign main_ibus_rdata_first = main_litedramnativeport0_rdata_first;
assign main_ibus_rdata_last = main_litedramnativeport0_rdata_last;
assign main_ibus_rdata_payload_data = main_litedramnativeport0_rdata_payload_data;
assign main_litedramnativeport1_cmd_valid = main_dbus_cmd_valid;
assign main_dbus_cmd_ready = main_litedramnativeport1_cmd_ready;
assign main_litedramnativeport1_cmd_first = main_dbus_cmd_first;
assign main_litedramnativeport1_cmd_last = main_dbus_cmd_last;
assign main_litedramnativeport1_cmd_payload_we = main_dbus_cmd_payload_we;
assign main_litedramnativeport1_cmd_payload_addr = main_dbus_cmd_payload_addr;
assign main_litedramnativeport1_wdata_valid = main_dbus_wdata_valid;
assign main_dbus_wdata_ready = main_litedramnativeport1_wdata_ready;
assign main_litedramnativeport1_wdata_first = main_dbus_wdata_first;
assign main_litedramnativeport1_wdata_last = main_dbus_wdata_last;
assign main_litedramnativeport1_wdata_payload_data = main_dbus_wdata_payload_data;
assign main_litedramnativeport1_wdata_payload_we = main_dbus_wdata_payload_we;
assign main_dbus_rdata_valid = main_litedramnativeport1_rdata_valid;
assign main_litedramnativeport1_rdata_ready = main_dbus_rdata_ready;
assign main_dbus_rdata_first = main_litedramnativeport1_rdata_first;
assign main_dbus_rdata_last = main_litedramnativeport1_rdata_last;
assign main_dbus_rdata_payload_data = main_litedramnativeport1_rdata_payload_data;
assign main_vfb_vtg_sink_valid = main_vtg_source_valid;
assign main_vtg_source_ready = main_vfb_vtg_sink_ready;
assign main_vfb_vtg_sink_first = main_vtg_source_first;
assign main_vfb_vtg_sink_last = main_vtg_source_last;
assign main_vfb_vtg_sink_payload_hsync = main_vtg_source_payload_hsync;
assign main_vfb_vtg_sink_payload_vsync = main_vtg_source_payload_vsync;
assign main_vfb_vtg_sink_payload_de = main_vtg_source_payload_de;
assign main_vfb_vtg_sink_payload_hres = main_vtg_source_payload_hres;
assign main_vfb_vtg_sink_payload_vres = main_vtg_source_payload_vres;
assign main_vfb_vtg_sink_payload_hcount = main_vtg_source_payload_hcount;
assign main_vfb_vtg_sink_payload_vcount = main_vtg_source_payload_vcount;
assign main_sink_valid = main_vfb_source_valid;
assign main_vfb_source_ready = main_sink_ready;
assign main_sink_first = main_vfb_source_first;
assign main_sink_last = main_vfb_source_last;
assign main_sink_payload_hsync = main_vfb_source_payload_hsync;
assign main_sink_payload_vsync = main_vfb_source_payload_vsync;
assign main_sink_payload_de = main_vfb_source_payload_de;
assign main_sink_payload_r = main_vfb_source_payload_r;
assign main_sink_payload_g = main_vfb_source_payload_g;
assign main_sink_payload_b = main_vfb_source_payload_b;
always @(*) begin
    main_crg_rst <= 1'd0;
    if (main_soclinux_soc_rst) begin
        main_crg_rst <= 1'd1;
    end
end
assign main_soclinux_bus_error = socbushandler1_error;
always @(*) begin
    main_soclinux_interrupt <= 32'd0;
    main_soclinux_interrupt[3] <= main_wishbone_interface_ev_irq;
    main_soclinux_interrupt[4] <= soclinux_ev_irq;
    main_soclinux_interrupt[2] <= main_soclinux_timer_irq;
    main_soclinux_interrupt[1] <= main_soclinux_uart_irq;
end
assign main_crg_reset = ((~cpu_reset) | main_crg_rst);
assign main_crg_clkin = clk100;
assign sys_clk = main_crg_clkout_buf0;
assign sys2x_clk = main_crg_clkout_buf1;
assign sys2x_dqs_clk = main_crg_clkout_buf2;
assign idelay_clk = main_crg_clkout_buf3;
assign eth_clk = main_crg_clkout_buf4;
assign vga_clk = main_crg_clkout_buf5;
assign socbushandler1_shared_adr = rhs_self0;
assign socbushandler1_shared_dat_w = rhs_self1;
assign socbushandler1_shared_sel = rhs_self2;
assign socbushandler1_shared_cyc = rhs_self3;
assign socbushandler1_shared_stb = rhs_self4;
assign socbushandler1_shared_we = rhs_self5;
assign socbushandler1_shared_cti = rhs_self6;
assign socbushandler1_shared_bte = rhs_self7;
assign main_soclinux_pbus_dat_r = socbushandler1_shared_dat_r;
assign main_soclinux_pbus_ack = (socbushandler1_shared_ack & (socbushandler1_grant == 1'd0));
assign main_soclinux_pbus_err = (socbushandler1_shared_err & (socbushandler1_grant == 1'd0));
assign socbushandler1_request = {main_soclinux_pbus_cyc};
assign socbushandler1_grant = 1'd0;
always @(*) begin
    socbushandler1_master <= 7'd0;
    socbushandler1_master[0] <= (socbushandler1_shared_adr[29:20] == 10'd963);
    socbushandler1_master[1] <= (socbushandler1_shared_adr[29:14] == 16'd61441);
    socbushandler1_master[2] <= (socbushandler1_shared_adr[29:14] == 1'd0);
    socbushandler1_master[3] <= (socbushandler1_shared_adr[29:11] == 16'd32768);
    socbushandler1_master[4] <= (socbushandler1_shared_adr[29:10] == 20'd524288);
    socbushandler1_master[5] <= (socbushandler1_shared_adr[29:10] == 20'd524289);
    socbushandler1_master[6] <= (socbushandler1_shared_adr[29:14] == 16'd61440);
end
assign main_soclinux_plicbus_adr = socbushandler1_shared_adr;
assign main_soclinux_plicbus_dat_w = socbushandler1_shared_dat_w;
assign main_soclinux_plicbus_sel = socbushandler1_shared_sel;
assign main_soclinux_plicbus_stb = socbushandler1_shared_stb;
assign main_soclinux_plicbus_we = socbushandler1_shared_we;
assign main_soclinux_plicbus_cti = socbushandler1_shared_cti;
assign main_soclinux_plicbus_bte = socbushandler1_shared_bte;
assign main_soclinux_clintbus_adr = socbushandler1_shared_adr;
assign main_soclinux_clintbus_dat_w = socbushandler1_shared_dat_w;
assign main_soclinux_clintbus_sel = socbushandler1_shared_sel;
assign main_soclinux_clintbus_stb = socbushandler1_shared_stb;
assign main_soclinux_clintbus_we = socbushandler1_shared_we;
assign main_soclinux_clintbus_cti = socbushandler1_shared_cti;
assign main_soclinux_clintbus_bte = socbushandler1_shared_bte;
assign main_soclinux_soclinux_ram_bus_adr = socbushandler1_shared_adr;
assign main_soclinux_soclinux_ram_bus_dat_w = socbushandler1_shared_dat_w;
assign main_soclinux_soclinux_ram_bus_sel = socbushandler1_shared_sel;
assign main_soclinux_soclinux_ram_bus_stb = socbushandler1_shared_stb;
assign main_soclinux_soclinux_ram_bus_we = socbushandler1_shared_we;
assign main_soclinux_soclinux_ram_bus_cti = socbushandler1_shared_cti;
assign main_soclinux_soclinux_ram_bus_bte = socbushandler1_shared_bte;
assign main_soclinux_ram_bus_ram_bus_adr = socbushandler1_shared_adr;
assign main_soclinux_ram_bus_ram_bus_dat_w = socbushandler1_shared_dat_w;
assign main_soclinux_ram_bus_ram_bus_sel = socbushandler1_shared_sel;
assign main_soclinux_ram_bus_ram_bus_stb = socbushandler1_shared_stb;
assign main_soclinux_ram_bus_ram_bus_we = socbushandler1_shared_we;
assign main_soclinux_ram_bus_ram_bus_cti = socbushandler1_shared_cti;
assign main_soclinux_ram_bus_ram_bus_bte = socbushandler1_shared_bte;
assign main_wishbone_interface_bus_rx_adr = socbushandler1_shared_adr;
assign main_wishbone_interface_bus_rx_dat_w = socbushandler1_shared_dat_w;
assign main_wishbone_interface_bus_rx_sel = socbushandler1_shared_sel;
assign main_wishbone_interface_bus_rx_stb = socbushandler1_shared_stb;
assign main_wishbone_interface_bus_rx_we = socbushandler1_shared_we;
assign main_wishbone_interface_bus_rx_cti = socbushandler1_shared_cti;
assign main_wishbone_interface_bus_rx_bte = socbushandler1_shared_bte;
assign main_wishbone_interface_bus_tx_adr = socbushandler1_shared_adr;
assign main_wishbone_interface_bus_tx_dat_w = socbushandler1_shared_dat_w;
assign main_wishbone_interface_bus_tx_sel = socbushandler1_shared_sel;
assign main_wishbone_interface_bus_tx_stb = socbushandler1_shared_stb;
assign main_wishbone_interface_bus_tx_we = socbushandler1_shared_we;
assign main_wishbone_interface_bus_tx_cti = socbushandler1_shared_cti;
assign main_wishbone_interface_bus_tx_bte = socbushandler1_shared_bte;
assign interface0_adr = socbushandler1_shared_adr;
assign interface0_dat_w = socbushandler1_shared_dat_w;
assign interface0_sel = socbushandler1_shared_sel;
assign interface0_stb = socbushandler1_shared_stb;
assign interface0_we = socbushandler1_shared_we;
assign interface0_cti = socbushandler1_shared_cti;
assign interface0_bte = socbushandler1_shared_bte;
assign main_soclinux_plicbus_cyc = (socbushandler1_shared_cyc & socbushandler1_master[0]);
assign main_soclinux_clintbus_cyc = (socbushandler1_shared_cyc & socbushandler1_master[1]);
assign main_soclinux_soclinux_ram_bus_cyc = (socbushandler1_shared_cyc & socbushandler1_master[2]);
assign main_soclinux_ram_bus_ram_bus_cyc = (socbushandler1_shared_cyc & socbushandler1_master[3]);
assign main_wishbone_interface_bus_rx_cyc = (socbushandler1_shared_cyc & socbushandler1_master[4]);
assign main_wishbone_interface_bus_tx_cyc = (socbushandler1_shared_cyc & socbushandler1_master[5]);
assign interface0_cyc = (socbushandler1_shared_cyc & socbushandler1_master[6]);
assign socbushandler1_shared_err = ((((((main_soclinux_plicbus_err | main_soclinux_clintbus_err) | main_soclinux_soclinux_ram_bus_err) | main_soclinux_ram_bus_ram_bus_err) | main_wishbone_interface_bus_rx_err) | main_wishbone_interface_bus_tx_err) | interface0_err);
assign socbushandler1_wait = ((socbushandler1_shared_stb & socbushandler1_shared_cyc) & (~socbushandler1_shared_ack));
always @(*) begin
    socbushandler1_error <= 1'd0;
    socbushandler1_shared_ack <= 1'd0;
    socbushandler1_shared_dat_r <= 32'd0;
    socbushandler1_shared_ack <= ((((((main_soclinux_plicbus_ack | main_soclinux_clintbus_ack) | main_soclinux_soclinux_ram_bus_ack) | main_soclinux_ram_bus_ram_bus_ack) | main_wishbone_interface_bus_rx_ack) | main_wishbone_interface_bus_tx_ack) | interface0_ack);
    socbushandler1_shared_dat_r <= ((((((({32{socbushandler1_slaves[0]}} & main_soclinux_plicbus_dat_r) | ({32{socbushandler1_slaves[1]}} & main_soclinux_clintbus_dat_r)) | ({32{socbushandler1_slaves[2]}} & main_soclinux_soclinux_ram_bus_dat_r)) | ({32{socbushandler1_slaves[3]}} & main_soclinux_ram_bus_ram_bus_dat_r)) | ({32{socbushandler1_slaves[4]}} & main_wishbone_interface_bus_rx_dat_r)) | ({32{socbushandler1_slaves[5]}} & main_wishbone_interface_bus_tx_dat_r)) | ({32{socbushandler1_slaves[6]}} & interface0_dat_r));
    if (socbushandler1_done) begin
        socbushandler1_shared_dat_r <= 32'd4294967295;
        socbushandler1_shared_ack <= 1'd1;
        socbushandler1_error <= 1'd1;
    end
end
assign socbushandler1_done = (socbushandler1_count == 1'd0);
assign main_soclinux_bus_errors_status = main_soclinux_bus_errors;
assign soclinux_interface0_adapted_interface_cyc = soclinux_interface0_bus_cyc;
assign soclinux_interface0_adapted_interface_stb = soclinux_interface0_bus_stb;
assign soclinux_interface0_bus_ack = soclinux_interface0_adapted_interface_ack;
assign soclinux_interface0_adapted_interface_we = soclinux_interface0_bus_we;
assign soclinux_interface0_adapted_interface_cti = soclinux_interface0_bus_cti;
assign soclinux_interface0_adapted_interface_bte = soclinux_interface0_bus_bte;
assign soclinux_interface0_bus_err = soclinux_interface0_adapted_interface_err;
always @(*) begin
    soclinux_interface0_adapted_interface_adr <= 29'd0;
    soclinux_interface0_adapted_interface_dat_w <= 64'd0;
    soclinux_interface0_adapted_interface_sel <= 8'd0;
    soclinux_interface0_bus_dat_r <= 32'd0;
    case (soclinux_interface0_bus_adr[0])
        1'd0: begin
            soclinux_interface0_adapted_interface_adr <= soclinux_interface0_bus_adr[31:1];
            soclinux_interface0_adapted_interface_sel[3:0] <= soclinux_interface0_bus_sel;
            soclinux_interface0_adapted_interface_dat_w[31:0] <= soclinux_interface0_bus_dat_w;
            soclinux_interface0_bus_dat_r <= soclinux_interface0_adapted_interface_dat_r[31:0];
        end
        1'd1: begin
            soclinux_interface0_adapted_interface_adr <= soclinux_interface0_bus_adr[31:1];
            soclinux_interface0_adapted_interface_sel[7:4] <= soclinux_interface0_bus_sel;
            soclinux_interface0_adapted_interface_dat_w[63:32] <= soclinux_interface0_bus_dat_w;
            soclinux_interface0_bus_dat_r <= soclinux_interface0_adapted_interface_dat_r[63:32];
        end
    endcase
end
assign soclinux_interface1_adapted_interface_cyc = soclinux_interface1_bus_cyc;
assign soclinux_interface1_adapted_interface_stb = soclinux_interface1_bus_stb;
assign soclinux_interface1_bus_ack = soclinux_interface1_adapted_interface_ack;
assign soclinux_interface1_adapted_interface_we = soclinux_interface1_bus_we;
assign soclinux_interface1_adapted_interface_cti = soclinux_interface1_bus_cti;
assign soclinux_interface1_adapted_interface_bte = soclinux_interface1_bus_bte;
assign soclinux_interface1_bus_err = soclinux_interface1_adapted_interface_err;
always @(*) begin
    soclinux_interface1_adapted_interface_adr <= 29'd0;
    soclinux_interface1_adapted_interface_dat_w <= 64'd0;
    soclinux_interface1_adapted_interface_sel <= 8'd0;
    soclinux_interface1_bus_dat_r <= 32'd0;
    case (soclinux_interface1_bus_adr[0])
        1'd0: begin
            soclinux_interface1_adapted_interface_adr <= soclinux_interface1_bus_adr[31:1];
            soclinux_interface1_adapted_interface_sel[3:0] <= soclinux_interface1_bus_sel;
            soclinux_interface1_adapted_interface_dat_w[31:0] <= soclinux_interface1_bus_dat_w;
            soclinux_interface1_bus_dat_r <= soclinux_interface1_adapted_interface_dat_r[31:0];
        end
        1'd1: begin
            soclinux_interface1_adapted_interface_adr <= soclinux_interface1_bus_adr[31:1];
            soclinux_interface1_adapted_interface_sel[7:4] <= soclinux_interface1_bus_sel;
            soclinux_interface1_adapted_interface_dat_w[63:32] <= soclinux_interface1_bus_dat_w;
            soclinux_interface1_bus_dat_r <= soclinux_interface1_adapted_interface_dat_r[63:32];
        end
    endcase
end
assign socbushandler0_shared_adr = rhs_self8;
assign socbushandler0_shared_dat_w = rhs_self9;
assign socbushandler0_shared_sel = rhs_self10;
assign socbushandler0_shared_cyc = rhs_self11;
assign socbushandler0_shared_stb = rhs_self12;
assign socbushandler0_shared_we = rhs_self13;
assign socbushandler0_shared_cti = rhs_self14;
assign socbushandler0_shared_bte = rhs_self15;
assign soclinux_interface0_adapted_interface_dat_r = socbushandler0_shared_dat_r;
assign soclinux_interface1_adapted_interface_dat_r = socbushandler0_shared_dat_r;
assign soclinux_interface0_adapted_interface_ack = (socbushandler0_shared_ack & (socbushandler0_grant == 1'd0));
assign soclinux_interface1_adapted_interface_ack = (socbushandler0_shared_ack & (socbushandler0_grant == 1'd1));
assign soclinux_interface0_adapted_interface_err = (socbushandler0_shared_err & (socbushandler0_grant == 1'd0));
assign soclinux_interface1_adapted_interface_err = (socbushandler0_shared_err & (socbushandler0_grant == 1'd1));
assign socbushandler0_request = {soclinux_interface1_adapted_interface_cyc, soclinux_interface0_adapted_interface_cyc};
assign socbushandler0_master = 1'd1;
assign main_soclinux_dma_bus_adr = socbushandler0_shared_adr;
assign main_soclinux_dma_bus_dat_w = socbushandler0_shared_dat_w;
assign main_soclinux_dma_bus_sel = socbushandler0_shared_sel;
assign main_soclinux_dma_bus_stb = socbushandler0_shared_stb;
assign main_soclinux_dma_bus_we = socbushandler0_shared_we;
assign main_soclinux_dma_bus_cti = socbushandler0_shared_cti;
assign main_soclinux_dma_bus_bte = socbushandler0_shared_bte;
assign main_soclinux_dma_bus_cyc = (socbushandler0_shared_cyc & socbushandler0_master);
assign socbushandler0_shared_err = main_soclinux_dma_bus_err;
assign socbushandler0_wait = ((socbushandler0_shared_stb & socbushandler0_shared_cyc) & (~socbushandler0_shared_ack));
always @(*) begin
    socbushandler0_error <= 1'd0;
    socbushandler0_shared_ack <= 1'd0;
    socbushandler0_shared_dat_r <= 64'd0;
    socbushandler0_shared_ack <= main_soclinux_dma_bus_ack;
    socbushandler0_shared_dat_r <= ({64{socbushandler0_slaves}} & main_soclinux_dma_bus_dat_r);
    if (socbushandler0_done) begin
        socbushandler0_shared_dat_r <= 64'd18446744073709551615;
        socbushandler0_shared_ack <= 1'd1;
        socbushandler0_error <= 1'd1;
    end
end
assign socbushandler0_done = (socbushandler0_count == 1'd0);
assign main_soclinux_soclinux_adr = main_soclinux_soclinux_ram_bus_adr[13:0];
assign main_soclinux_soclinux_ram_bus_dat_r = main_soclinux_soclinux_dat_r;
always @(*) begin
    main_soclinux_ram_we <= 4'd0;
    main_soclinux_ram_we[0] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[0]);
    main_soclinux_ram_we[1] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[1]);
    main_soclinux_ram_we[2] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[2]);
    main_soclinux_ram_we[3] <= (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & main_soclinux_ram_bus_ram_bus_we) & main_soclinux_ram_bus_ram_bus_sel[3]);
end
assign main_soclinux_ram_adr = main_soclinux_ram_bus_ram_bus_adr[10:0];
assign main_soclinux_ram_bus_ram_bus_dat_r = main_soclinux_ram_dat_r;
assign main_soclinux_ram_dat_w = main_soclinux_ram_bus_ram_bus_dat_w;
assign main_soclinux_uart_uart_sink_valid = main_soclinux_rx_source_valid;
assign main_soclinux_rx_source_ready = main_soclinux_uart_uart_sink_ready;
assign main_soclinux_uart_uart_sink_first = main_soclinux_rx_source_first;
assign main_soclinux_uart_uart_sink_last = main_soclinux_rx_source_last;
assign main_soclinux_uart_uart_sink_payload_data = main_soclinux_rx_source_payload_data;
assign main_soclinux_tx_sink_valid = main_soclinux_uart_uart_source_valid;
assign main_soclinux_uart_uart_source_ready = main_soclinux_tx_sink_ready;
assign main_soclinux_tx_sink_first = main_soclinux_uart_uart_source_first;
assign main_soclinux_tx_sink_last = main_soclinux_uart_uart_source_last;
assign main_soclinux_tx_sink_payload_data = main_soclinux_uart_uart_source_payload_data;
assign main_soclinux_uart_tx_fifo_sink_valid = main_soclinux_uart_rxtx_re;
assign main_soclinux_uart_tx_fifo_sink_payload_data = main_soclinux_uart_rxtx_r;
assign main_soclinux_uart_uart_source_valid = main_soclinux_uart_tx_fifo_source_valid;
assign main_soclinux_uart_tx_fifo_source_ready = main_soclinux_uart_uart_source_ready;
assign main_soclinux_uart_uart_source_first = main_soclinux_uart_tx_fifo_source_first;
assign main_soclinux_uart_uart_source_last = main_soclinux_uart_tx_fifo_source_last;
assign main_soclinux_uart_uart_source_payload_data = main_soclinux_uart_tx_fifo_source_payload_data;
assign main_soclinux_uart_txfull_status = (~main_soclinux_uart_tx_fifo_sink_ready);
assign main_soclinux_uart_txempty_status = (~main_soclinux_uart_tx_fifo_source_valid);
assign main_soclinux_uart_tx_trigger = main_soclinux_uart_tx_fifo_sink_ready;
assign main_soclinux_uart_rx_fifo_sink_valid = main_soclinux_uart_uart_sink_valid;
assign main_soclinux_uart_uart_sink_ready = main_soclinux_uart_rx_fifo_sink_ready;
assign main_soclinux_uart_rx_fifo_sink_first = main_soclinux_uart_uart_sink_first;
assign main_soclinux_uart_rx_fifo_sink_last = main_soclinux_uart_uart_sink_last;
assign main_soclinux_uart_rx_fifo_sink_payload_data = main_soclinux_uart_uart_sink_payload_data;
assign main_soclinux_uart_rxtx_w = main_soclinux_uart_rx_fifo_source_payload_data;
assign main_soclinux_uart_rx_fifo_source_ready = main_soclinux_uart_rx_clear;
assign main_soclinux_uart_rxempty_status = (~main_soclinux_uart_rx_fifo_source_valid);
assign main_soclinux_uart_rxfull_status = (~main_soclinux_uart_rx_fifo_sink_ready);
assign main_soclinux_uart_rx_trigger = main_soclinux_uart_rx_fifo_source_valid;
assign main_soclinux_uart_tx0 = main_soclinux_uart_tx_status;
assign main_soclinux_uart_tx1 = main_soclinux_uart_tx_pending;
always @(*) begin
    main_soclinux_uart_tx_clear <= 1'd0;
    if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[0])) begin
        main_soclinux_uart_tx_clear <= 1'd1;
    end
end
assign main_soclinux_uart_rx0 = main_soclinux_uart_rx_status;
assign main_soclinux_uart_rx1 = main_soclinux_uart_rx_pending;
always @(*) begin
    main_soclinux_uart_rx_clear <= 1'd0;
    if ((main_soclinux_uart_pending_re & main_soclinux_uart_pending_r[1])) begin
        main_soclinux_uart_rx_clear <= 1'd1;
    end
end
assign main_soclinux_uart_irq = ((main_soclinux_uart_pending_status[0] & main_soclinux_uart_enable_storage[0]) | (main_soclinux_uart_pending_status[1] & main_soclinux_uart_enable_storage[1]));
assign main_soclinux_uart_tx_status = main_soclinux_uart_tx_trigger;
assign main_soclinux_uart_tx_pending = main_soclinux_uart_tx_trigger;
assign main_soclinux_uart_rx_status = main_soclinux_uart_rx_trigger;
assign main_soclinux_uart_rx_pending = main_soclinux_uart_rx_trigger;
always @(*) begin
    main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd0;
    main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    main_soclinux_tx_count_rs232phytx_next_value0 <= 4'd0;
    main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    main_soclinux_tx_data_rs232phytx_next_value2 <= 8'd0;
    main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    main_soclinux_tx_enable <= 1'd0;
    main_soclinux_tx_sink_ready <= 1'd0;
    rs232phytx_next_state <= 1'd0;
    rs232phytx_next_state <= rs232phytx_state;
    case (rs232phytx_state)
        1'd1: begin
            main_soclinux_tx_enable <= 1'd1;
            if (main_soclinux_tx_tick) begin
                main_soclinux_serial_tx_rs232phytx_next_value1 <= main_soclinux_tx_data[0];
                main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_soclinux_tx_count_rs232phytx_next_value0 <= (main_soclinux_tx_count + 1'd1);
                main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                main_soclinux_tx_data_rs232phytx_next_value2 <= {1'd1, main_soclinux_tx_data[7:1]};
                main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((main_soclinux_tx_count == 4'd9)) begin
                    main_soclinux_tx_sink_ready <= 1'd1;
                    rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_soclinux_tx_count_rs232phytx_next_value0 <= 1'd0;
            main_soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd1;
            main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (main_soclinux_tx_sink_valid) begin
                main_soclinux_serial_tx_rs232phytx_next_value1 <= 1'd0;
                main_soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_soclinux_tx_data_rs232phytx_next_value2 <= main_soclinux_tx_sink_payload_data;
                main_soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    main_soclinux_rx_count_rs232phyrx_next_value0 <= 4'd0;
    main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    main_soclinux_rx_data_rs232phyrx_next_value1 <= 8'd0;
    main_soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    main_soclinux_rx_enable <= 1'd0;
    main_soclinux_rx_source_payload_data <= 8'd0;
    main_soclinux_rx_source_valid <= 1'd0;
    rs232phyrx_next_state <= 1'd0;
    rs232phyrx_next_state <= rs232phyrx_state;
    case (rs232phyrx_state)
        1'd1: begin
            main_soclinux_rx_enable <= 1'd1;
            if (main_soclinux_rx_tick) begin
                main_soclinux_rx_count_rs232phyrx_next_value0 <= (main_soclinux_rx_count + 1'd1);
                main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                main_soclinux_rx_data_rs232phyrx_next_value1 <= {main_soclinux_rx_rx, main_soclinux_rx_data[7:1]};
                main_soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((main_soclinux_rx_count == 4'd9)) begin
                    main_soclinux_rx_source_valid <= (main_soclinux_rx_rx == 1'd1);
                    main_soclinux_rx_source_payload_data <= main_soclinux_rx_data;
                    rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_soclinux_rx_count_rs232phyrx_next_value0 <= 1'd0;
            main_soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((main_soclinux_rx_rx == 1'd0) & (main_soclinux_rx_rx_d == 1'd1))) begin
                rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_soclinux_uart_tx_fifo_syncfifo_din = {main_soclinux_uart_tx_fifo_fifo_in_last, main_soclinux_uart_tx_fifo_fifo_in_first, main_soclinux_uart_tx_fifo_fifo_in_payload_data};
assign {main_soclinux_uart_tx_fifo_fifo_out_last, main_soclinux_uart_tx_fifo_fifo_out_first, main_soclinux_uart_tx_fifo_fifo_out_payload_data} = main_soclinux_uart_tx_fifo_syncfifo_dout;
assign main_soclinux_uart_tx_fifo_sink_ready = main_soclinux_uart_tx_fifo_syncfifo_writable;
assign main_soclinux_uart_tx_fifo_syncfifo_we = main_soclinux_uart_tx_fifo_sink_valid;
assign main_soclinux_uart_tx_fifo_fifo_in_first = main_soclinux_uart_tx_fifo_sink_first;
assign main_soclinux_uart_tx_fifo_fifo_in_last = main_soclinux_uart_tx_fifo_sink_last;
assign main_soclinux_uart_tx_fifo_fifo_in_payload_data = main_soclinux_uart_tx_fifo_sink_payload_data;
assign main_soclinux_uart_tx_fifo_source_valid = main_soclinux_uart_tx_fifo_readable;
assign main_soclinux_uart_tx_fifo_source_first = main_soclinux_uart_tx_fifo_fifo_out_first;
assign main_soclinux_uart_tx_fifo_source_last = main_soclinux_uart_tx_fifo_fifo_out_last;
assign main_soclinux_uart_tx_fifo_source_payload_data = main_soclinux_uart_tx_fifo_fifo_out_payload_data;
assign main_soclinux_uart_tx_fifo_re = main_soclinux_uart_tx_fifo_source_ready;
assign main_soclinux_uart_tx_fifo_syncfifo_re = (main_soclinux_uart_tx_fifo_syncfifo_readable & ((~main_soclinux_uart_tx_fifo_readable) | main_soclinux_uart_tx_fifo_re));
assign main_soclinux_uart_tx_fifo_level1 = (main_soclinux_uart_tx_fifo_level0 + main_soclinux_uart_tx_fifo_readable);
always @(*) begin
    main_soclinux_uart_tx_fifo_wrport_adr <= 4'd0;
    if (main_soclinux_uart_tx_fifo_replace) begin
        main_soclinux_uart_tx_fifo_wrport_adr <= (main_soclinux_uart_tx_fifo_produce - 1'd1);
    end else begin
        main_soclinux_uart_tx_fifo_wrport_adr <= main_soclinux_uart_tx_fifo_produce;
    end
end
assign main_soclinux_uart_tx_fifo_wrport_dat_w = main_soclinux_uart_tx_fifo_syncfifo_din;
assign main_soclinux_uart_tx_fifo_wrport_we = (main_soclinux_uart_tx_fifo_syncfifo_we & (main_soclinux_uart_tx_fifo_syncfifo_writable | main_soclinux_uart_tx_fifo_replace));
assign main_soclinux_uart_tx_fifo_do_read = (main_soclinux_uart_tx_fifo_syncfifo_readable & main_soclinux_uart_tx_fifo_syncfifo_re);
assign main_soclinux_uart_tx_fifo_rdport_adr = main_soclinux_uart_tx_fifo_consume;
assign main_soclinux_uart_tx_fifo_syncfifo_dout = main_soclinux_uart_tx_fifo_rdport_dat_r;
assign main_soclinux_uart_tx_fifo_rdport_re = main_soclinux_uart_tx_fifo_do_read;
assign main_soclinux_uart_tx_fifo_syncfifo_writable = (main_soclinux_uart_tx_fifo_level0 != 5'd16);
assign main_soclinux_uart_tx_fifo_syncfifo_readable = (main_soclinux_uart_tx_fifo_level0 != 1'd0);
assign main_soclinux_uart_rx_fifo_syncfifo_din = {main_soclinux_uart_rx_fifo_fifo_in_last, main_soclinux_uart_rx_fifo_fifo_in_first, main_soclinux_uart_rx_fifo_fifo_in_payload_data};
assign {main_soclinux_uart_rx_fifo_fifo_out_last, main_soclinux_uart_rx_fifo_fifo_out_first, main_soclinux_uart_rx_fifo_fifo_out_payload_data} = main_soclinux_uart_rx_fifo_syncfifo_dout;
assign main_soclinux_uart_rx_fifo_sink_ready = main_soclinux_uart_rx_fifo_syncfifo_writable;
assign main_soclinux_uart_rx_fifo_syncfifo_we = main_soclinux_uart_rx_fifo_sink_valid;
assign main_soclinux_uart_rx_fifo_fifo_in_first = main_soclinux_uart_rx_fifo_sink_first;
assign main_soclinux_uart_rx_fifo_fifo_in_last = main_soclinux_uart_rx_fifo_sink_last;
assign main_soclinux_uart_rx_fifo_fifo_in_payload_data = main_soclinux_uart_rx_fifo_sink_payload_data;
assign main_soclinux_uart_rx_fifo_source_valid = main_soclinux_uart_rx_fifo_readable;
assign main_soclinux_uart_rx_fifo_source_first = main_soclinux_uart_rx_fifo_fifo_out_first;
assign main_soclinux_uart_rx_fifo_source_last = main_soclinux_uart_rx_fifo_fifo_out_last;
assign main_soclinux_uart_rx_fifo_source_payload_data = main_soclinux_uart_rx_fifo_fifo_out_payload_data;
assign main_soclinux_uart_rx_fifo_re = main_soclinux_uart_rx_fifo_source_ready;
assign main_soclinux_uart_rx_fifo_syncfifo_re = (main_soclinux_uart_rx_fifo_syncfifo_readable & ((~main_soclinux_uart_rx_fifo_readable) | main_soclinux_uart_rx_fifo_re));
assign main_soclinux_uart_rx_fifo_level1 = (main_soclinux_uart_rx_fifo_level0 + main_soclinux_uart_rx_fifo_readable);
always @(*) begin
    main_soclinux_uart_rx_fifo_wrport_adr <= 4'd0;
    if (main_soclinux_uart_rx_fifo_replace) begin
        main_soclinux_uart_rx_fifo_wrport_adr <= (main_soclinux_uart_rx_fifo_produce - 1'd1);
    end else begin
        main_soclinux_uart_rx_fifo_wrport_adr <= main_soclinux_uart_rx_fifo_produce;
    end
end
assign main_soclinux_uart_rx_fifo_wrport_dat_w = main_soclinux_uart_rx_fifo_syncfifo_din;
assign main_soclinux_uart_rx_fifo_wrport_we = (main_soclinux_uart_rx_fifo_syncfifo_we & (main_soclinux_uart_rx_fifo_syncfifo_writable | main_soclinux_uart_rx_fifo_replace));
assign main_soclinux_uart_rx_fifo_do_read = (main_soclinux_uart_rx_fifo_syncfifo_readable & main_soclinux_uart_rx_fifo_syncfifo_re);
assign main_soclinux_uart_rx_fifo_rdport_adr = main_soclinux_uart_rx_fifo_consume;
assign main_soclinux_uart_rx_fifo_syncfifo_dout = main_soclinux_uart_rx_fifo_rdport_dat_r;
assign main_soclinux_uart_rx_fifo_rdport_re = main_soclinux_uart_rx_fifo_do_read;
assign main_soclinux_uart_rx_fifo_syncfifo_writable = (main_soclinux_uart_rx_fifo_level0 != 5'd16);
assign main_soclinux_uart_rx_fifo_syncfifo_readable = (main_soclinux_uart_rx_fifo_level0 != 1'd0);
assign main_soclinux_timer_zero_trigger = (main_soclinux_timer_value == 1'd0);
assign main_soclinux_timer_zero0 = main_soclinux_timer_zero_status;
assign main_soclinux_timer_zero1 = main_soclinux_timer_zero_pending;
always @(*) begin
    main_soclinux_timer_zero_clear <= 1'd0;
    if ((main_soclinux_timer_pending_re & main_soclinux_timer_pending_r)) begin
        main_soclinux_timer_zero_clear <= 1'd1;
    end
end
assign main_soclinux_timer_irq = (main_soclinux_timer_pending_status & main_soclinux_timer_enable_storage);
assign main_soclinux_timer_zero_status = main_soclinux_timer_zero_trigger;
assign ddram_ba = main_a7ddrphy_pads_ba;
assign main_a7ddrphy_dqs_oe_delay_tappeddelayline = ((main_a7ddrphy_dqs_preamble | main_a7ddrphy_dqs_oe) | main_a7ddrphy_dqs_postamble);
assign main_a7ddrphy_dq_oe_delay_tappeddelayline = ((main_a7ddrphy_dqs_preamble | main_a7ddrphy_dq_oe) | main_a7ddrphy_dqs_postamble);
always @(*) begin
    main_a7ddrphy_dfi_p0_rddata <= 32'd0;
    main_a7ddrphy_dfi_p0_rddata[0] <= main_a7ddrphy_bitslip04[0];
    main_a7ddrphy_dfi_p0_rddata[16] <= main_a7ddrphy_bitslip04[1];
    main_a7ddrphy_dfi_p0_rddata[1] <= main_a7ddrphy_bitslip14[0];
    main_a7ddrphy_dfi_p0_rddata[17] <= main_a7ddrphy_bitslip14[1];
    main_a7ddrphy_dfi_p0_rddata[2] <= main_a7ddrphy_bitslip22[0];
    main_a7ddrphy_dfi_p0_rddata[18] <= main_a7ddrphy_bitslip22[1];
    main_a7ddrphy_dfi_p0_rddata[3] <= main_a7ddrphy_bitslip32[0];
    main_a7ddrphy_dfi_p0_rddata[19] <= main_a7ddrphy_bitslip32[1];
    main_a7ddrphy_dfi_p0_rddata[4] <= main_a7ddrphy_bitslip42[0];
    main_a7ddrphy_dfi_p0_rddata[20] <= main_a7ddrphy_bitslip42[1];
    main_a7ddrphy_dfi_p0_rddata[5] <= main_a7ddrphy_bitslip52[0];
    main_a7ddrphy_dfi_p0_rddata[21] <= main_a7ddrphy_bitslip52[1];
    main_a7ddrphy_dfi_p0_rddata[6] <= main_a7ddrphy_bitslip62[0];
    main_a7ddrphy_dfi_p0_rddata[22] <= main_a7ddrphy_bitslip62[1];
    main_a7ddrphy_dfi_p0_rddata[7] <= main_a7ddrphy_bitslip72[0];
    main_a7ddrphy_dfi_p0_rddata[23] <= main_a7ddrphy_bitslip72[1];
    main_a7ddrphy_dfi_p0_rddata[8] <= main_a7ddrphy_bitslip82[0];
    main_a7ddrphy_dfi_p0_rddata[24] <= main_a7ddrphy_bitslip82[1];
    main_a7ddrphy_dfi_p0_rddata[9] <= main_a7ddrphy_bitslip92[0];
    main_a7ddrphy_dfi_p0_rddata[25] <= main_a7ddrphy_bitslip92[1];
    main_a7ddrphy_dfi_p0_rddata[10] <= main_a7ddrphy_bitslip102[0];
    main_a7ddrphy_dfi_p0_rddata[26] <= main_a7ddrphy_bitslip102[1];
    main_a7ddrphy_dfi_p0_rddata[11] <= main_a7ddrphy_bitslip112[0];
    main_a7ddrphy_dfi_p0_rddata[27] <= main_a7ddrphy_bitslip112[1];
    main_a7ddrphy_dfi_p0_rddata[12] <= main_a7ddrphy_bitslip122[0];
    main_a7ddrphy_dfi_p0_rddata[28] <= main_a7ddrphy_bitslip122[1];
    main_a7ddrphy_dfi_p0_rddata[13] <= main_a7ddrphy_bitslip132[0];
    main_a7ddrphy_dfi_p0_rddata[29] <= main_a7ddrphy_bitslip132[1];
    main_a7ddrphy_dfi_p0_rddata[14] <= main_a7ddrphy_bitslip142[0];
    main_a7ddrphy_dfi_p0_rddata[30] <= main_a7ddrphy_bitslip142[1];
    main_a7ddrphy_dfi_p0_rddata[15] <= main_a7ddrphy_bitslip152[0];
    main_a7ddrphy_dfi_p0_rddata[31] <= main_a7ddrphy_bitslip152[1];
end
always @(*) begin
    main_a7ddrphy_dfi_p1_rddata <= 32'd0;
    main_a7ddrphy_dfi_p1_rddata[0] <= main_a7ddrphy_bitslip04[2];
    main_a7ddrphy_dfi_p1_rddata[16] <= main_a7ddrphy_bitslip04[3];
    main_a7ddrphy_dfi_p1_rddata[1] <= main_a7ddrphy_bitslip14[2];
    main_a7ddrphy_dfi_p1_rddata[17] <= main_a7ddrphy_bitslip14[3];
    main_a7ddrphy_dfi_p1_rddata[2] <= main_a7ddrphy_bitslip22[2];
    main_a7ddrphy_dfi_p1_rddata[18] <= main_a7ddrphy_bitslip22[3];
    main_a7ddrphy_dfi_p1_rddata[3] <= main_a7ddrphy_bitslip32[2];
    main_a7ddrphy_dfi_p1_rddata[19] <= main_a7ddrphy_bitslip32[3];
    main_a7ddrphy_dfi_p1_rddata[4] <= main_a7ddrphy_bitslip42[2];
    main_a7ddrphy_dfi_p1_rddata[20] <= main_a7ddrphy_bitslip42[3];
    main_a7ddrphy_dfi_p1_rddata[5] <= main_a7ddrphy_bitslip52[2];
    main_a7ddrphy_dfi_p1_rddata[21] <= main_a7ddrphy_bitslip52[3];
    main_a7ddrphy_dfi_p1_rddata[6] <= main_a7ddrphy_bitslip62[2];
    main_a7ddrphy_dfi_p1_rddata[22] <= main_a7ddrphy_bitslip62[3];
    main_a7ddrphy_dfi_p1_rddata[7] <= main_a7ddrphy_bitslip72[2];
    main_a7ddrphy_dfi_p1_rddata[23] <= main_a7ddrphy_bitslip72[3];
    main_a7ddrphy_dfi_p1_rddata[8] <= main_a7ddrphy_bitslip82[2];
    main_a7ddrphy_dfi_p1_rddata[24] <= main_a7ddrphy_bitslip82[3];
    main_a7ddrphy_dfi_p1_rddata[9] <= main_a7ddrphy_bitslip92[2];
    main_a7ddrphy_dfi_p1_rddata[25] <= main_a7ddrphy_bitslip92[3];
    main_a7ddrphy_dfi_p1_rddata[10] <= main_a7ddrphy_bitslip102[2];
    main_a7ddrphy_dfi_p1_rddata[26] <= main_a7ddrphy_bitslip102[3];
    main_a7ddrphy_dfi_p1_rddata[11] <= main_a7ddrphy_bitslip112[2];
    main_a7ddrphy_dfi_p1_rddata[27] <= main_a7ddrphy_bitslip112[3];
    main_a7ddrphy_dfi_p1_rddata[12] <= main_a7ddrphy_bitslip122[2];
    main_a7ddrphy_dfi_p1_rddata[28] <= main_a7ddrphy_bitslip122[3];
    main_a7ddrphy_dfi_p1_rddata[13] <= main_a7ddrphy_bitslip132[2];
    main_a7ddrphy_dfi_p1_rddata[29] <= main_a7ddrphy_bitslip132[3];
    main_a7ddrphy_dfi_p1_rddata[14] <= main_a7ddrphy_bitslip142[2];
    main_a7ddrphy_dfi_p1_rddata[30] <= main_a7ddrphy_bitslip142[3];
    main_a7ddrphy_dfi_p1_rddata[15] <= main_a7ddrphy_bitslip152[2];
    main_a7ddrphy_dfi_p1_rddata[31] <= main_a7ddrphy_bitslip152[3];
end
always @(*) begin
    main_a7ddrphy_dfi_p2_rddata <= 32'd0;
    main_a7ddrphy_dfi_p2_rddata[0] <= main_a7ddrphy_bitslip04[4];
    main_a7ddrphy_dfi_p2_rddata[16] <= main_a7ddrphy_bitslip04[5];
    main_a7ddrphy_dfi_p2_rddata[1] <= main_a7ddrphy_bitslip14[4];
    main_a7ddrphy_dfi_p2_rddata[17] <= main_a7ddrphy_bitslip14[5];
    main_a7ddrphy_dfi_p2_rddata[2] <= main_a7ddrphy_bitslip22[4];
    main_a7ddrphy_dfi_p2_rddata[18] <= main_a7ddrphy_bitslip22[5];
    main_a7ddrphy_dfi_p2_rddata[3] <= main_a7ddrphy_bitslip32[4];
    main_a7ddrphy_dfi_p2_rddata[19] <= main_a7ddrphy_bitslip32[5];
    main_a7ddrphy_dfi_p2_rddata[4] <= main_a7ddrphy_bitslip42[4];
    main_a7ddrphy_dfi_p2_rddata[20] <= main_a7ddrphy_bitslip42[5];
    main_a7ddrphy_dfi_p2_rddata[5] <= main_a7ddrphy_bitslip52[4];
    main_a7ddrphy_dfi_p2_rddata[21] <= main_a7ddrphy_bitslip52[5];
    main_a7ddrphy_dfi_p2_rddata[6] <= main_a7ddrphy_bitslip62[4];
    main_a7ddrphy_dfi_p2_rddata[22] <= main_a7ddrphy_bitslip62[5];
    main_a7ddrphy_dfi_p2_rddata[7] <= main_a7ddrphy_bitslip72[4];
    main_a7ddrphy_dfi_p2_rddata[23] <= main_a7ddrphy_bitslip72[5];
    main_a7ddrphy_dfi_p2_rddata[8] <= main_a7ddrphy_bitslip82[4];
    main_a7ddrphy_dfi_p2_rddata[24] <= main_a7ddrphy_bitslip82[5];
    main_a7ddrphy_dfi_p2_rddata[9] <= main_a7ddrphy_bitslip92[4];
    main_a7ddrphy_dfi_p2_rddata[25] <= main_a7ddrphy_bitslip92[5];
    main_a7ddrphy_dfi_p2_rddata[10] <= main_a7ddrphy_bitslip102[4];
    main_a7ddrphy_dfi_p2_rddata[26] <= main_a7ddrphy_bitslip102[5];
    main_a7ddrphy_dfi_p2_rddata[11] <= main_a7ddrphy_bitslip112[4];
    main_a7ddrphy_dfi_p2_rddata[27] <= main_a7ddrphy_bitslip112[5];
    main_a7ddrphy_dfi_p2_rddata[12] <= main_a7ddrphy_bitslip122[4];
    main_a7ddrphy_dfi_p2_rddata[28] <= main_a7ddrphy_bitslip122[5];
    main_a7ddrphy_dfi_p2_rddata[13] <= main_a7ddrphy_bitslip132[4];
    main_a7ddrphy_dfi_p2_rddata[29] <= main_a7ddrphy_bitslip132[5];
    main_a7ddrphy_dfi_p2_rddata[14] <= main_a7ddrphy_bitslip142[4];
    main_a7ddrphy_dfi_p2_rddata[30] <= main_a7ddrphy_bitslip142[5];
    main_a7ddrphy_dfi_p2_rddata[15] <= main_a7ddrphy_bitslip152[4];
    main_a7ddrphy_dfi_p2_rddata[31] <= main_a7ddrphy_bitslip152[5];
end
always @(*) begin
    main_a7ddrphy_dfi_p3_rddata <= 32'd0;
    main_a7ddrphy_dfi_p3_rddata[0] <= main_a7ddrphy_bitslip04[6];
    main_a7ddrphy_dfi_p3_rddata[16] <= main_a7ddrphy_bitslip04[7];
    main_a7ddrphy_dfi_p3_rddata[1] <= main_a7ddrphy_bitslip14[6];
    main_a7ddrphy_dfi_p3_rddata[17] <= main_a7ddrphy_bitslip14[7];
    main_a7ddrphy_dfi_p3_rddata[2] <= main_a7ddrphy_bitslip22[6];
    main_a7ddrphy_dfi_p3_rddata[18] <= main_a7ddrphy_bitslip22[7];
    main_a7ddrphy_dfi_p3_rddata[3] <= main_a7ddrphy_bitslip32[6];
    main_a7ddrphy_dfi_p3_rddata[19] <= main_a7ddrphy_bitslip32[7];
    main_a7ddrphy_dfi_p3_rddata[4] <= main_a7ddrphy_bitslip42[6];
    main_a7ddrphy_dfi_p3_rddata[20] <= main_a7ddrphy_bitslip42[7];
    main_a7ddrphy_dfi_p3_rddata[5] <= main_a7ddrphy_bitslip52[6];
    main_a7ddrphy_dfi_p3_rddata[21] <= main_a7ddrphy_bitslip52[7];
    main_a7ddrphy_dfi_p3_rddata[6] <= main_a7ddrphy_bitslip62[6];
    main_a7ddrphy_dfi_p3_rddata[22] <= main_a7ddrphy_bitslip62[7];
    main_a7ddrphy_dfi_p3_rddata[7] <= main_a7ddrphy_bitslip72[6];
    main_a7ddrphy_dfi_p3_rddata[23] <= main_a7ddrphy_bitslip72[7];
    main_a7ddrphy_dfi_p3_rddata[8] <= main_a7ddrphy_bitslip82[6];
    main_a7ddrphy_dfi_p3_rddata[24] <= main_a7ddrphy_bitslip82[7];
    main_a7ddrphy_dfi_p3_rddata[9] <= main_a7ddrphy_bitslip92[6];
    main_a7ddrphy_dfi_p3_rddata[25] <= main_a7ddrphy_bitslip92[7];
    main_a7ddrphy_dfi_p3_rddata[10] <= main_a7ddrphy_bitslip102[6];
    main_a7ddrphy_dfi_p3_rddata[26] <= main_a7ddrphy_bitslip102[7];
    main_a7ddrphy_dfi_p3_rddata[11] <= main_a7ddrphy_bitslip112[6];
    main_a7ddrphy_dfi_p3_rddata[27] <= main_a7ddrphy_bitslip112[7];
    main_a7ddrphy_dfi_p3_rddata[12] <= main_a7ddrphy_bitslip122[6];
    main_a7ddrphy_dfi_p3_rddata[28] <= main_a7ddrphy_bitslip122[7];
    main_a7ddrphy_dfi_p3_rddata[13] <= main_a7ddrphy_bitslip132[6];
    main_a7ddrphy_dfi_p3_rddata[29] <= main_a7ddrphy_bitslip132[7];
    main_a7ddrphy_dfi_p3_rddata[14] <= main_a7ddrphy_bitslip142[6];
    main_a7ddrphy_dfi_p3_rddata[30] <= main_a7ddrphy_bitslip142[7];
    main_a7ddrphy_dfi_p3_rddata[15] <= main_a7ddrphy_bitslip152[6];
    main_a7ddrphy_dfi_p3_rddata[31] <= main_a7ddrphy_bitslip152[7];
end
assign main_a7ddrphy_dfi_p0_rddata_valid = (main_a7ddrphy_cmd_latency_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p1_rddata_valid = (main_a7ddrphy_cmd_latency_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p2_rddata_valid = (main_a7ddrphy_cmd_latency_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dfi_p3_rddata_valid = (main_a7ddrphy_cmd_latency_tappeddelayline7 | main_a7ddrphy_wlevel_en_storage);
assign main_a7ddrphy_dq_oe = main_a7ddrphy_wrdata_en_tappeddelayline0;
always @(*) begin
    main_a7ddrphy_dqs_oe <= 1'd0;
    if (main_a7ddrphy_wlevel_en_storage) begin
        main_a7ddrphy_dqs_oe <= 1'd1;
    end else begin
        main_a7ddrphy_dqs_oe <= main_a7ddrphy_dq_oe;
    end
end
assign main_a7ddrphy_dqs_preamble = (main_a7ddrphy_wrdata_en_tappeddelayline1 & (~main_a7ddrphy_wrdata_en_tappeddelayline0));
assign main_a7ddrphy_dqs_postamble = (main_a7ddrphy_wrdata_en_tappeddelayline1 & (~main_a7ddrphy_wrdata_en_tappeddelayline0));
always @(*) begin
    main_a7ddrphy_dqspattern_o0 <= 8'd0;
    main_a7ddrphy_dqspattern_o0 <= 7'd85;
    if (main_a7ddrphy_dqspattern0) begin
        main_a7ddrphy_dqspattern_o0 <= 5'd21;
    end
    if (main_a7ddrphy_dqspattern1) begin
        main_a7ddrphy_dqspattern_o0 <= 7'd84;
    end
    if (main_a7ddrphy_wlevel_en_storage) begin
        main_a7ddrphy_dqspattern_o0 <= 1'd0;
        if (main_a7ddrphy_wlevel_strobe_re) begin
            main_a7ddrphy_dqspattern_o0 <= 1'd1;
        end
    end
end
always @(*) begin
    main_a7ddrphy_bitslip00 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value0)
        1'd0: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip00 <= main_a7ddrphy_bitslip0_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip10 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value0)
        1'd0: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip10 <= main_a7ddrphy_bitslip1_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip01 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value1)
        1'd0: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip01 <= main_a7ddrphy_bitslip0_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip11 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value1)
        1'd0: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip11 <= main_a7ddrphy_bitslip1_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip02 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value2)
        1'd0: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip02 <= main_a7ddrphy_bitslip0_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip04 <= 8'd0;
    case (main_a7ddrphy_bitslip0_value3)
        1'd0: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip04 <= main_a7ddrphy_bitslip0_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip12 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value2)
        1'd0: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip12 <= main_a7ddrphy_bitslip1_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip14 <= 8'd0;
    case (main_a7ddrphy_bitslip1_value3)
        1'd0: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip14 <= main_a7ddrphy_bitslip1_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip20 <= 8'd0;
    case (main_a7ddrphy_bitslip2_value0)
        1'd0: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip20 <= main_a7ddrphy_bitslip2_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip22 <= 8'd0;
    case (main_a7ddrphy_bitslip2_value1)
        1'd0: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip22 <= main_a7ddrphy_bitslip2_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip30 <= 8'd0;
    case (main_a7ddrphy_bitslip3_value0)
        1'd0: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip30 <= main_a7ddrphy_bitslip3_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip32 <= 8'd0;
    case (main_a7ddrphy_bitslip3_value1)
        1'd0: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip32 <= main_a7ddrphy_bitslip3_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip40 <= 8'd0;
    case (main_a7ddrphy_bitslip4_value0)
        1'd0: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip40 <= main_a7ddrphy_bitslip4_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip42 <= 8'd0;
    case (main_a7ddrphy_bitslip4_value1)
        1'd0: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip42 <= main_a7ddrphy_bitslip4_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip50 <= 8'd0;
    case (main_a7ddrphy_bitslip5_value0)
        1'd0: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip50 <= main_a7ddrphy_bitslip5_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip52 <= 8'd0;
    case (main_a7ddrphy_bitslip5_value1)
        1'd0: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip52 <= main_a7ddrphy_bitslip5_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip60 <= 8'd0;
    case (main_a7ddrphy_bitslip6_value0)
        1'd0: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip60 <= main_a7ddrphy_bitslip6_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip62 <= 8'd0;
    case (main_a7ddrphy_bitslip6_value1)
        1'd0: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip62 <= main_a7ddrphy_bitslip6_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip70 <= 8'd0;
    case (main_a7ddrphy_bitslip7_value0)
        1'd0: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip70 <= main_a7ddrphy_bitslip7_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip72 <= 8'd0;
    case (main_a7ddrphy_bitslip7_value1)
        1'd0: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip72 <= main_a7ddrphy_bitslip7_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip80 <= 8'd0;
    case (main_a7ddrphy_bitslip8_value0)
        1'd0: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip80 <= main_a7ddrphy_bitslip8_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip82 <= 8'd0;
    case (main_a7ddrphy_bitslip8_value1)
        1'd0: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip82 <= main_a7ddrphy_bitslip8_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip90 <= 8'd0;
    case (main_a7ddrphy_bitslip9_value0)
        1'd0: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip90 <= main_a7ddrphy_bitslip9_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip92 <= 8'd0;
    case (main_a7ddrphy_bitslip9_value1)
        1'd0: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip92 <= main_a7ddrphy_bitslip9_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip100 <= 8'd0;
    case (main_a7ddrphy_bitslip10_value0)
        1'd0: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip100 <= main_a7ddrphy_bitslip10_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip102 <= 8'd0;
    case (main_a7ddrphy_bitslip10_value1)
        1'd0: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip102 <= main_a7ddrphy_bitslip10_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip110 <= 8'd0;
    case (main_a7ddrphy_bitslip11_value0)
        1'd0: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip110 <= main_a7ddrphy_bitslip11_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip112 <= 8'd0;
    case (main_a7ddrphy_bitslip11_value1)
        1'd0: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip112 <= main_a7ddrphy_bitslip11_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip120 <= 8'd0;
    case (main_a7ddrphy_bitslip12_value0)
        1'd0: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip120 <= main_a7ddrphy_bitslip12_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip122 <= 8'd0;
    case (main_a7ddrphy_bitslip12_value1)
        1'd0: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip122 <= main_a7ddrphy_bitslip12_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip130 <= 8'd0;
    case (main_a7ddrphy_bitslip13_value0)
        1'd0: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip130 <= main_a7ddrphy_bitslip13_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip132 <= 8'd0;
    case (main_a7ddrphy_bitslip13_value1)
        1'd0: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip132 <= main_a7ddrphy_bitslip13_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip140 <= 8'd0;
    case (main_a7ddrphy_bitslip14_value0)
        1'd0: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip140 <= main_a7ddrphy_bitslip14_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip142 <= 8'd0;
    case (main_a7ddrphy_bitslip14_value1)
        1'd0: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip142 <= main_a7ddrphy_bitslip14_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip150 <= 8'd0;
    case (main_a7ddrphy_bitslip15_value0)
        1'd0: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip150 <= main_a7ddrphy_bitslip15_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_a7ddrphy_bitslip152 <= 8'd0;
    case (main_a7ddrphy_bitslip15_value1)
        1'd0: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[8:1];
        end
        1'd1: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[9:2];
        end
        2'd2: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[10:3];
        end
        2'd3: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[11:4];
        end
        3'd4: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[12:5];
        end
        3'd5: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[13:6];
        end
        3'd6: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[14:7];
        end
        3'd7: begin
            main_a7ddrphy_bitslip152 <= main_a7ddrphy_bitslip15_r1[15:8];
        end
    endcase
end
assign main_a7ddrphy_dfi_p0_address = main_sdram_master_p0_address;
assign main_a7ddrphy_dfi_p0_bank = main_sdram_master_p0_bank;
assign main_a7ddrphy_dfi_p0_cas_n = main_sdram_master_p0_cas_n;
assign main_a7ddrphy_dfi_p0_cs_n = main_sdram_master_p0_cs_n;
assign main_a7ddrphy_dfi_p0_ras_n = main_sdram_master_p0_ras_n;
assign main_a7ddrphy_dfi_p0_we_n = main_sdram_master_p0_we_n;
assign main_a7ddrphy_dfi_p0_cke = main_sdram_master_p0_cke;
assign main_a7ddrphy_dfi_p0_odt = main_sdram_master_p0_odt;
assign main_a7ddrphy_dfi_p0_reset_n = main_sdram_master_p0_reset_n;
assign main_a7ddrphy_dfi_p0_act_n = main_sdram_master_p0_act_n;
assign main_a7ddrphy_dfi_p0_wrdata = main_sdram_master_p0_wrdata;
assign main_a7ddrphy_dfi_p0_wrdata_en = main_sdram_master_p0_wrdata_en;
assign main_a7ddrphy_dfi_p0_wrdata_mask = main_sdram_master_p0_wrdata_mask;
assign main_a7ddrphy_dfi_p0_rddata_en = main_sdram_master_p0_rddata_en;
assign main_sdram_master_p0_rddata = main_a7ddrphy_dfi_p0_rddata;
assign main_sdram_master_p0_rddata_valid = main_a7ddrphy_dfi_p0_rddata_valid;
assign main_a7ddrphy_dfi_p1_address = main_sdram_master_p1_address;
assign main_a7ddrphy_dfi_p1_bank = main_sdram_master_p1_bank;
assign main_a7ddrphy_dfi_p1_cas_n = main_sdram_master_p1_cas_n;
assign main_a7ddrphy_dfi_p1_cs_n = main_sdram_master_p1_cs_n;
assign main_a7ddrphy_dfi_p1_ras_n = main_sdram_master_p1_ras_n;
assign main_a7ddrphy_dfi_p1_we_n = main_sdram_master_p1_we_n;
assign main_a7ddrphy_dfi_p1_cke = main_sdram_master_p1_cke;
assign main_a7ddrphy_dfi_p1_odt = main_sdram_master_p1_odt;
assign main_a7ddrphy_dfi_p1_reset_n = main_sdram_master_p1_reset_n;
assign main_a7ddrphy_dfi_p1_act_n = main_sdram_master_p1_act_n;
assign main_a7ddrphy_dfi_p1_wrdata = main_sdram_master_p1_wrdata;
assign main_a7ddrphy_dfi_p1_wrdata_en = main_sdram_master_p1_wrdata_en;
assign main_a7ddrphy_dfi_p1_wrdata_mask = main_sdram_master_p1_wrdata_mask;
assign main_a7ddrphy_dfi_p1_rddata_en = main_sdram_master_p1_rddata_en;
assign main_sdram_master_p1_rddata = main_a7ddrphy_dfi_p1_rddata;
assign main_sdram_master_p1_rddata_valid = main_a7ddrphy_dfi_p1_rddata_valid;
assign main_sdram_slave_p0_address = main_sdram_dfi_p0_address;
assign main_sdram_slave_p0_bank = main_sdram_dfi_p0_bank;
assign main_sdram_slave_p0_cas_n = main_sdram_dfi_p0_cas_n;
assign main_sdram_slave_p0_cs_n = main_sdram_dfi_p0_cs_n;
assign main_sdram_slave_p0_ras_n = main_sdram_dfi_p0_ras_n;
assign main_sdram_slave_p0_we_n = main_sdram_dfi_p0_we_n;
assign main_sdram_slave_p0_cke = main_sdram_dfi_p0_cke;
assign main_sdram_slave_p0_odt = main_sdram_dfi_p0_odt;
assign main_sdram_slave_p0_reset_n = main_sdram_dfi_p0_reset_n;
assign main_sdram_slave_p0_act_n = main_sdram_dfi_p0_act_n;
assign main_sdram_slave_p0_wrdata = main_sdram_dfi_p0_wrdata;
assign main_sdram_slave_p0_wrdata_en = main_sdram_dfi_p0_wrdata_en;
assign main_sdram_slave_p0_wrdata_mask = main_sdram_dfi_p0_wrdata_mask;
assign main_sdram_slave_p0_rddata_en = main_sdram_dfi_p0_rddata_en;
assign main_sdram_dfi_p0_rddata = main_sdram_slave_p0_rddata;
assign main_sdram_dfi_p0_rddata_valid = main_sdram_slave_p0_rddata_valid;
assign main_sdram_slave_p1_address = main_sdram_dfi_p1_address;
assign main_sdram_slave_p1_bank = main_sdram_dfi_p1_bank;
assign main_sdram_slave_p1_cas_n = main_sdram_dfi_p1_cas_n;
assign main_sdram_slave_p1_cs_n = main_sdram_dfi_p1_cs_n;
assign main_sdram_slave_p1_ras_n = main_sdram_dfi_p1_ras_n;
assign main_sdram_slave_p1_we_n = main_sdram_dfi_p1_we_n;
assign main_sdram_slave_p1_cke = main_sdram_dfi_p1_cke;
assign main_sdram_slave_p1_odt = main_sdram_dfi_p1_odt;
assign main_sdram_slave_p1_reset_n = main_sdram_dfi_p1_reset_n;
assign main_sdram_slave_p1_act_n = main_sdram_dfi_p1_act_n;
assign main_sdram_slave_p1_wrdata = main_sdram_dfi_p1_wrdata;
assign main_sdram_slave_p1_wrdata_en = main_sdram_dfi_p1_wrdata_en;
assign main_sdram_slave_p1_wrdata_mask = main_sdram_dfi_p1_wrdata_mask;
assign main_sdram_slave_p1_rddata_en = main_sdram_dfi_p1_rddata_en;
assign main_sdram_dfi_p1_rddata = main_sdram_slave_p1_rddata;
assign main_sdram_dfi_p1_rddata_valid = main_sdram_slave_p1_rddata_valid;
always @(*) begin
    main_sdram_csr_dfi_p0_rddata <= 32'd0;
    main_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    main_sdram_csr_dfi_p1_rddata <= 32'd0;
    main_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p0_rddata <= 32'd0;
    main_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    main_sdram_ext_dfi_p1_rddata <= 32'd0;
    main_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    main_sdram_master_p0_act_n <= 1'd1;
    main_sdram_master_p0_address <= 13'd0;
    main_sdram_master_p0_bank <= 3'd0;
    main_sdram_master_p0_cas_n <= 1'd1;
    main_sdram_master_p0_cke <= 1'd0;
    main_sdram_master_p0_cs_n <= 1'd1;
    main_sdram_master_p0_odt <= 1'd0;
    main_sdram_master_p0_ras_n <= 1'd1;
    main_sdram_master_p0_rddata_en <= 1'd0;
    main_sdram_master_p0_reset_n <= 1'd0;
    main_sdram_master_p0_we_n <= 1'd1;
    main_sdram_master_p0_wrdata <= 32'd0;
    main_sdram_master_p0_wrdata_en <= 1'd0;
    main_sdram_master_p0_wrdata_mask <= 4'd0;
    main_sdram_master_p1_act_n <= 1'd1;
    main_sdram_master_p1_address <= 13'd0;
    main_sdram_master_p1_bank <= 3'd0;
    main_sdram_master_p1_cas_n <= 1'd1;
    main_sdram_master_p1_cke <= 1'd0;
    main_sdram_master_p1_cs_n <= 1'd1;
    main_sdram_master_p1_odt <= 1'd0;
    main_sdram_master_p1_ras_n <= 1'd1;
    main_sdram_master_p1_rddata_en <= 1'd0;
    main_sdram_master_p1_reset_n <= 1'd0;
    main_sdram_master_p1_we_n <= 1'd1;
    main_sdram_master_p1_wrdata <= 32'd0;
    main_sdram_master_p1_wrdata_en <= 1'd0;
    main_sdram_master_p1_wrdata_mask <= 4'd0;
    main_sdram_slave_p0_rddata <= 32'd0;
    main_sdram_slave_p0_rddata_valid <= 1'd0;
    main_sdram_slave_p1_rddata <= 32'd0;
    main_sdram_slave_p1_rddata_valid <= 1'd0;
    if (main_sdram_sel) begin
        if (main_sdram_ext_dfi_sel) begin
            main_sdram_master_p0_address <= main_sdram_ext_dfi_p0_address;
            main_sdram_master_p0_bank <= main_sdram_ext_dfi_p0_bank;
            main_sdram_master_p0_cas_n <= main_sdram_ext_dfi_p0_cas_n;
            main_sdram_master_p0_cs_n <= main_sdram_ext_dfi_p0_cs_n;
            main_sdram_master_p0_ras_n <= main_sdram_ext_dfi_p0_ras_n;
            main_sdram_master_p0_we_n <= main_sdram_ext_dfi_p0_we_n;
            main_sdram_master_p0_cke <= main_sdram_ext_dfi_p0_cke;
            main_sdram_master_p0_odt <= main_sdram_ext_dfi_p0_odt;
            main_sdram_master_p0_reset_n <= main_sdram_ext_dfi_p0_reset_n;
            main_sdram_master_p0_act_n <= main_sdram_ext_dfi_p0_act_n;
            main_sdram_master_p0_wrdata <= main_sdram_ext_dfi_p0_wrdata;
            main_sdram_master_p0_wrdata_en <= main_sdram_ext_dfi_p0_wrdata_en;
            main_sdram_master_p0_wrdata_mask <= main_sdram_ext_dfi_p0_wrdata_mask;
            main_sdram_master_p0_rddata_en <= main_sdram_ext_dfi_p0_rddata_en;
            main_sdram_ext_dfi_p0_rddata <= main_sdram_master_p0_rddata;
            main_sdram_ext_dfi_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
            main_sdram_master_p1_address <= main_sdram_ext_dfi_p1_address;
            main_sdram_master_p1_bank <= main_sdram_ext_dfi_p1_bank;
            main_sdram_master_p1_cas_n <= main_sdram_ext_dfi_p1_cas_n;
            main_sdram_master_p1_cs_n <= main_sdram_ext_dfi_p1_cs_n;
            main_sdram_master_p1_ras_n <= main_sdram_ext_dfi_p1_ras_n;
            main_sdram_master_p1_we_n <= main_sdram_ext_dfi_p1_we_n;
            main_sdram_master_p1_cke <= main_sdram_ext_dfi_p1_cke;
            main_sdram_master_p1_odt <= main_sdram_ext_dfi_p1_odt;
            main_sdram_master_p1_reset_n <= main_sdram_ext_dfi_p1_reset_n;
            main_sdram_master_p1_act_n <= main_sdram_ext_dfi_p1_act_n;
            main_sdram_master_p1_wrdata <= main_sdram_ext_dfi_p1_wrdata;
            main_sdram_master_p1_wrdata_en <= main_sdram_ext_dfi_p1_wrdata_en;
            main_sdram_master_p1_wrdata_mask <= main_sdram_ext_dfi_p1_wrdata_mask;
            main_sdram_master_p1_rddata_en <= main_sdram_ext_dfi_p1_rddata_en;
            main_sdram_ext_dfi_p1_rddata <= main_sdram_master_p1_rddata;
            main_sdram_ext_dfi_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
        end else begin
            main_sdram_master_p0_address <= main_sdram_slave_p0_address;
            main_sdram_master_p0_bank <= main_sdram_slave_p0_bank;
            main_sdram_master_p0_cas_n <= main_sdram_slave_p0_cas_n;
            main_sdram_master_p0_cs_n <= main_sdram_slave_p0_cs_n;
            main_sdram_master_p0_ras_n <= main_sdram_slave_p0_ras_n;
            main_sdram_master_p0_we_n <= main_sdram_slave_p0_we_n;
            main_sdram_master_p0_cke <= main_sdram_slave_p0_cke;
            main_sdram_master_p0_odt <= main_sdram_slave_p0_odt;
            main_sdram_master_p0_reset_n <= main_sdram_slave_p0_reset_n;
            main_sdram_master_p0_act_n <= main_sdram_slave_p0_act_n;
            main_sdram_master_p0_wrdata <= main_sdram_slave_p0_wrdata;
            main_sdram_master_p0_wrdata_en <= main_sdram_slave_p0_wrdata_en;
            main_sdram_master_p0_wrdata_mask <= main_sdram_slave_p0_wrdata_mask;
            main_sdram_master_p0_rddata_en <= main_sdram_slave_p0_rddata_en;
            main_sdram_slave_p0_rddata <= main_sdram_master_p0_rddata;
            main_sdram_slave_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
            main_sdram_master_p1_address <= main_sdram_slave_p1_address;
            main_sdram_master_p1_bank <= main_sdram_slave_p1_bank;
            main_sdram_master_p1_cas_n <= main_sdram_slave_p1_cas_n;
            main_sdram_master_p1_cs_n <= main_sdram_slave_p1_cs_n;
            main_sdram_master_p1_ras_n <= main_sdram_slave_p1_ras_n;
            main_sdram_master_p1_we_n <= main_sdram_slave_p1_we_n;
            main_sdram_master_p1_cke <= main_sdram_slave_p1_cke;
            main_sdram_master_p1_odt <= main_sdram_slave_p1_odt;
            main_sdram_master_p1_reset_n <= main_sdram_slave_p1_reset_n;
            main_sdram_master_p1_act_n <= main_sdram_slave_p1_act_n;
            main_sdram_master_p1_wrdata <= main_sdram_slave_p1_wrdata;
            main_sdram_master_p1_wrdata_en <= main_sdram_slave_p1_wrdata_en;
            main_sdram_master_p1_wrdata_mask <= main_sdram_slave_p1_wrdata_mask;
            main_sdram_master_p1_rddata_en <= main_sdram_slave_p1_rddata_en;
            main_sdram_slave_p1_rddata <= main_sdram_master_p1_rddata;
            main_sdram_slave_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
            if (1'd0) begin
                main_sdram_master_p0_cs_n <= {2{main_sdram_slave_p0_cs_n}};
                main_sdram_master_p1_cs_n <= {2{main_sdram_slave_p1_cs_n}};
            end
        end
    end else begin
        main_sdram_master_p0_address <= main_sdram_csr_dfi_p0_address;
        main_sdram_master_p0_bank <= main_sdram_csr_dfi_p0_bank;
        main_sdram_master_p0_cas_n <= main_sdram_csr_dfi_p0_cas_n;
        main_sdram_master_p0_cs_n <= main_sdram_csr_dfi_p0_cs_n;
        main_sdram_master_p0_ras_n <= main_sdram_csr_dfi_p0_ras_n;
        main_sdram_master_p0_we_n <= main_sdram_csr_dfi_p0_we_n;
        main_sdram_master_p0_cke <= main_sdram_csr_dfi_p0_cke;
        main_sdram_master_p0_odt <= main_sdram_csr_dfi_p0_odt;
        main_sdram_master_p0_reset_n <= main_sdram_csr_dfi_p0_reset_n;
        main_sdram_master_p0_act_n <= main_sdram_csr_dfi_p0_act_n;
        main_sdram_master_p0_wrdata <= main_sdram_csr_dfi_p0_wrdata;
        main_sdram_master_p0_wrdata_en <= main_sdram_csr_dfi_p0_wrdata_en;
        main_sdram_master_p0_wrdata_mask <= main_sdram_csr_dfi_p0_wrdata_mask;
        main_sdram_master_p0_rddata_en <= main_sdram_csr_dfi_p0_rddata_en;
        main_sdram_csr_dfi_p0_rddata <= main_sdram_master_p0_rddata;
        main_sdram_csr_dfi_p0_rddata_valid <= main_sdram_master_p0_rddata_valid;
        main_sdram_master_p1_address <= main_sdram_csr_dfi_p1_address;
        main_sdram_master_p1_bank <= main_sdram_csr_dfi_p1_bank;
        main_sdram_master_p1_cas_n <= main_sdram_csr_dfi_p1_cas_n;
        main_sdram_master_p1_cs_n <= main_sdram_csr_dfi_p1_cs_n;
        main_sdram_master_p1_ras_n <= main_sdram_csr_dfi_p1_ras_n;
        main_sdram_master_p1_we_n <= main_sdram_csr_dfi_p1_we_n;
        main_sdram_master_p1_cke <= main_sdram_csr_dfi_p1_cke;
        main_sdram_master_p1_odt <= main_sdram_csr_dfi_p1_odt;
        main_sdram_master_p1_reset_n <= main_sdram_csr_dfi_p1_reset_n;
        main_sdram_master_p1_act_n <= main_sdram_csr_dfi_p1_act_n;
        main_sdram_master_p1_wrdata <= main_sdram_csr_dfi_p1_wrdata;
        main_sdram_master_p1_wrdata_en <= main_sdram_csr_dfi_p1_wrdata_en;
        main_sdram_master_p1_wrdata_mask <= main_sdram_csr_dfi_p1_wrdata_mask;
        main_sdram_master_p1_rddata_en <= main_sdram_csr_dfi_p1_rddata_en;
        main_sdram_csr_dfi_p1_rddata <= main_sdram_master_p1_rddata;
        main_sdram_csr_dfi_p1_rddata_valid <= main_sdram_master_p1_rddata_valid;
    end
end
assign main_sdram_csr_dfi_p0_cke = main_sdram_cke;
assign main_sdram_csr_dfi_p1_cke = main_sdram_cke;
assign main_sdram_csr_dfi_p0_odt = main_sdram_odt;
assign main_sdram_csr_dfi_p1_odt = main_sdram_odt;
assign main_sdram_csr_dfi_p0_reset_n = main_sdram_reset_n;
assign main_sdram_csr_dfi_p1_reset_n = main_sdram_reset_n;
always @(*) begin
    main_sdram_csr_dfi_p0_cas_n <= 1'd1;
    main_sdram_csr_dfi_p0_cs_n <= 1'd1;
    main_sdram_csr_dfi_p0_ras_n <= 1'd1;
    main_sdram_csr_dfi_p0_we_n <= 1'd1;
    if (main_sdram_phaseinjector0_command_issue_re) begin
        if (main_sdram_phaseinjector0_csrfield_cs_top) begin
            main_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector0_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p0_cs_n <= {1{(~main_sdram_phaseinjector0_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p0_we_n <= (~main_sdram_phaseinjector0_csrfield_we);
        main_sdram_csr_dfi_p0_cas_n <= (~main_sdram_phaseinjector0_csrfield_cas);
        main_sdram_csr_dfi_p0_ras_n <= (~main_sdram_phaseinjector0_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p0_we_n <= 1'd1;
        main_sdram_csr_dfi_p0_cas_n <= 1'd1;
        main_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p0_address = main_sdram_phaseinjector0_address_storage;
assign main_sdram_csr_dfi_p0_bank = main_sdram_phaseinjector0_baddress_storage;
assign main_sdram_csr_dfi_p0_wrdata_en = (main_sdram_phaseinjector0_command_issue_re & main_sdram_phaseinjector0_csrfield_wren);
assign main_sdram_csr_dfi_p0_rddata_en = (main_sdram_phaseinjector0_command_issue_re & main_sdram_phaseinjector0_csrfield_rden);
assign main_sdram_csr_dfi_p0_wrdata = main_sdram_phaseinjector0_wrdata_storage;
assign main_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    main_sdram_csr_dfi_p1_cas_n <= 1'd1;
    main_sdram_csr_dfi_p1_cs_n <= 1'd1;
    main_sdram_csr_dfi_p1_ras_n <= 1'd1;
    main_sdram_csr_dfi_p1_we_n <= 1'd1;
    if (main_sdram_phaseinjector1_command_issue_re) begin
        if (main_sdram_phaseinjector1_csrfield_cs_top) begin
            main_sdram_csr_dfi_p1_cs_n <= 2'd2;
        end else begin
            if (main_sdram_phaseinjector1_csrfield_cs_bottom) begin
                main_sdram_csr_dfi_p1_cs_n <= 1'd1;
            end else begin
                main_sdram_csr_dfi_p1_cs_n <= {1{(~main_sdram_phaseinjector1_csrfield_cs)}};
            end
        end
        main_sdram_csr_dfi_p1_we_n <= (~main_sdram_phaseinjector1_csrfield_we);
        main_sdram_csr_dfi_p1_cas_n <= (~main_sdram_phaseinjector1_csrfield_cas);
        main_sdram_csr_dfi_p1_ras_n <= (~main_sdram_phaseinjector1_csrfield_ras);
    end else begin
        main_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
        main_sdram_csr_dfi_p1_we_n <= 1'd1;
        main_sdram_csr_dfi_p1_cas_n <= 1'd1;
        main_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign main_sdram_csr_dfi_p1_address = main_sdram_phaseinjector1_address_storage;
assign main_sdram_csr_dfi_p1_bank = main_sdram_phaseinjector1_baddress_storage;
assign main_sdram_csr_dfi_p1_wrdata_en = (main_sdram_phaseinjector1_command_issue_re & main_sdram_phaseinjector1_csrfield_wren);
assign main_sdram_csr_dfi_p1_rddata_en = (main_sdram_phaseinjector1_command_issue_re & main_sdram_phaseinjector1_csrfield_rden);
assign main_sdram_csr_dfi_p1_wrdata = main_sdram_phaseinjector1_wrdata_storage;
assign main_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
assign main_sdram_bankmachine0_req_valid = main_sdram_interface_bank0_valid;
assign main_sdram_interface_bank0_ready = main_sdram_bankmachine0_req_ready;
assign main_sdram_bankmachine0_req_we = main_sdram_interface_bank0_we;
assign main_sdram_bankmachine0_req_addr = main_sdram_interface_bank0_addr;
assign main_sdram_interface_bank0_lock = main_sdram_bankmachine0_req_lock;
assign main_sdram_interface_bank0_wdata_ready = main_sdram_bankmachine0_req_wdata_ready;
assign main_sdram_interface_bank0_rdata_valid = main_sdram_bankmachine0_req_rdata_valid;
assign main_sdram_bankmachine1_req_valid = main_sdram_interface_bank1_valid;
assign main_sdram_interface_bank1_ready = main_sdram_bankmachine1_req_ready;
assign main_sdram_bankmachine1_req_we = main_sdram_interface_bank1_we;
assign main_sdram_bankmachine1_req_addr = main_sdram_interface_bank1_addr;
assign main_sdram_interface_bank1_lock = main_sdram_bankmachine1_req_lock;
assign main_sdram_interface_bank1_wdata_ready = main_sdram_bankmachine1_req_wdata_ready;
assign main_sdram_interface_bank1_rdata_valid = main_sdram_bankmachine1_req_rdata_valid;
assign main_sdram_bankmachine2_req_valid = main_sdram_interface_bank2_valid;
assign main_sdram_interface_bank2_ready = main_sdram_bankmachine2_req_ready;
assign main_sdram_bankmachine2_req_we = main_sdram_interface_bank2_we;
assign main_sdram_bankmachine2_req_addr = main_sdram_interface_bank2_addr;
assign main_sdram_interface_bank2_lock = main_sdram_bankmachine2_req_lock;
assign main_sdram_interface_bank2_wdata_ready = main_sdram_bankmachine2_req_wdata_ready;
assign main_sdram_interface_bank2_rdata_valid = main_sdram_bankmachine2_req_rdata_valid;
assign main_sdram_bankmachine3_req_valid = main_sdram_interface_bank3_valid;
assign main_sdram_interface_bank3_ready = main_sdram_bankmachine3_req_ready;
assign main_sdram_bankmachine3_req_we = main_sdram_interface_bank3_we;
assign main_sdram_bankmachine3_req_addr = main_sdram_interface_bank3_addr;
assign main_sdram_interface_bank3_lock = main_sdram_bankmachine3_req_lock;
assign main_sdram_interface_bank3_wdata_ready = main_sdram_bankmachine3_req_wdata_ready;
assign main_sdram_interface_bank3_rdata_valid = main_sdram_bankmachine3_req_rdata_valid;
assign main_sdram_bankmachine4_req_valid = main_sdram_interface_bank4_valid;
assign main_sdram_interface_bank4_ready = main_sdram_bankmachine4_req_ready;
assign main_sdram_bankmachine4_req_we = main_sdram_interface_bank4_we;
assign main_sdram_bankmachine4_req_addr = main_sdram_interface_bank4_addr;
assign main_sdram_interface_bank4_lock = main_sdram_bankmachine4_req_lock;
assign main_sdram_interface_bank4_wdata_ready = main_sdram_bankmachine4_req_wdata_ready;
assign main_sdram_interface_bank4_rdata_valid = main_sdram_bankmachine4_req_rdata_valid;
assign main_sdram_bankmachine5_req_valid = main_sdram_interface_bank5_valid;
assign main_sdram_interface_bank5_ready = main_sdram_bankmachine5_req_ready;
assign main_sdram_bankmachine5_req_we = main_sdram_interface_bank5_we;
assign main_sdram_bankmachine5_req_addr = main_sdram_interface_bank5_addr;
assign main_sdram_interface_bank5_lock = main_sdram_bankmachine5_req_lock;
assign main_sdram_interface_bank5_wdata_ready = main_sdram_bankmachine5_req_wdata_ready;
assign main_sdram_interface_bank5_rdata_valid = main_sdram_bankmachine5_req_rdata_valid;
assign main_sdram_bankmachine6_req_valid = main_sdram_interface_bank6_valid;
assign main_sdram_interface_bank6_ready = main_sdram_bankmachine6_req_ready;
assign main_sdram_bankmachine6_req_we = main_sdram_interface_bank6_we;
assign main_sdram_bankmachine6_req_addr = main_sdram_interface_bank6_addr;
assign main_sdram_interface_bank6_lock = main_sdram_bankmachine6_req_lock;
assign main_sdram_interface_bank6_wdata_ready = main_sdram_bankmachine6_req_wdata_ready;
assign main_sdram_interface_bank6_rdata_valid = main_sdram_bankmachine6_req_rdata_valid;
assign main_sdram_bankmachine7_req_valid = main_sdram_interface_bank7_valid;
assign main_sdram_interface_bank7_ready = main_sdram_bankmachine7_req_ready;
assign main_sdram_bankmachine7_req_we = main_sdram_interface_bank7_we;
assign main_sdram_bankmachine7_req_addr = main_sdram_interface_bank7_addr;
assign main_sdram_interface_bank7_lock = main_sdram_bankmachine7_req_lock;
assign main_sdram_interface_bank7_wdata_ready = main_sdram_bankmachine7_req_wdata_ready;
assign main_sdram_interface_bank7_rdata_valid = main_sdram_bankmachine7_req_rdata_valid;
assign main_sdram_timer_wait = (~main_sdram_timer_done0);
assign main_sdram_postponer_req_i = main_sdram_timer_done0;
assign main_sdram_wants_refresh = main_sdram_postponer_req_o;
assign main_sdram_timer_done1 = (main_sdram_timer_count1 == 1'd0);
assign main_sdram_timer_done0 = main_sdram_timer_done1;
assign main_sdram_timer_count0 = main_sdram_timer_count1;
assign main_sdram_sequencer_start1 = (main_sdram_sequencer_start0 | (main_sdram_sequencer_count != 1'd0));
assign main_sdram_sequencer_done0 = (main_sdram_sequencer_done1 & (main_sdram_sequencer_count == 1'd0));
always @(*) begin
    main_sdram_cmd_last <= 1'd0;
    main_sdram_cmd_valid <= 1'd0;
    main_sdram_sequencer_start0 <= 1'd0;
    refresher_next_state <= 2'd0;
    refresher_next_state <= refresher_state;
    case (refresher_state)
        1'd1: begin
            main_sdram_cmd_valid <= 1'd1;
            if (main_sdram_cmd_ready) begin
                main_sdram_sequencer_start0 <= 1'd1;
                refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_sdram_cmd_valid <= 1'd1;
            if (main_sdram_sequencer_done0) begin
                main_sdram_cmd_valid <= 1'd0;
                main_sdram_cmd_last <= 1'd1;
                refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (main_sdram_wants_refresh) begin
                    refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine0_sink_valid = main_sdram_bankmachine0_req_valid;
assign main_sdram_bankmachine0_req_ready = main_sdram_bankmachine0_sink_ready;
assign main_sdram_bankmachine0_sink_payload_we = main_sdram_bankmachine0_req_we;
assign main_sdram_bankmachine0_sink_payload_addr = main_sdram_bankmachine0_req_addr;
assign main_sdram_bankmachine0_sink_sink_valid = main_sdram_bankmachine0_source_valid;
assign main_sdram_bankmachine0_source_ready = main_sdram_bankmachine0_sink_sink_ready;
assign main_sdram_bankmachine0_sink_sink_first = main_sdram_bankmachine0_source_first;
assign main_sdram_bankmachine0_sink_sink_last = main_sdram_bankmachine0_source_last;
assign main_sdram_bankmachine0_sink_sink_payload_we = main_sdram_bankmachine0_source_payload_we;
assign main_sdram_bankmachine0_sink_sink_payload_addr = main_sdram_bankmachine0_source_payload_addr;
assign main_sdram_bankmachine0_source_source_ready = (main_sdram_bankmachine0_req_wdata_ready | main_sdram_bankmachine0_req_rdata_valid);
assign main_sdram_bankmachine0_req_lock = (main_sdram_bankmachine0_source_valid | main_sdram_bankmachine0_source_source_valid);
assign main_sdram_bankmachine0_row_hit = (main_sdram_bankmachine0_row == main_sdram_bankmachine0_source_source_payload_addr[20:8]);
assign main_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    main_sdram_bankmachine0_cmd_payload_a <= 13'd0;
    if (main_sdram_bankmachine0_row_col_n_addr_sel) begin
        main_sdram_bankmachine0_cmd_payload_a <= main_sdram_bankmachine0_source_source_payload_addr[20:8];
    end else begin
        main_sdram_bankmachine0_cmd_payload_a <= ((main_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_sdram_bankmachine0_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign main_sdram_bankmachine0_twtpcon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_cmd_payload_is_write);
assign main_sdram_bankmachine0_trccon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_row_open);
assign main_sdram_bankmachine0_trascon_valid = ((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_ready) & main_sdram_bankmachine0_row_open);
always @(*) begin
    main_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine0_source_valid & main_sdram_bankmachine0_source_source_valid)) begin
        if ((main_sdram_bankmachine0_source_payload_addr[20:8] != main_sdram_bankmachine0_source_source_payload_addr[20:8])) begin
            main_sdram_bankmachine0_auto_precharge <= (main_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine0_syncfifo0_din = {main_sdram_bankmachine0_fifo_in_last, main_sdram_bankmachine0_fifo_in_first, main_sdram_bankmachine0_fifo_in_payload_addr, main_sdram_bankmachine0_fifo_in_payload_we};
assign {main_sdram_bankmachine0_fifo_out_last, main_sdram_bankmachine0_fifo_out_first, main_sdram_bankmachine0_fifo_out_payload_addr, main_sdram_bankmachine0_fifo_out_payload_we} = main_sdram_bankmachine0_syncfifo0_dout;
assign main_sdram_bankmachine0_sink_ready = main_sdram_bankmachine0_syncfifo0_writable;
assign main_sdram_bankmachine0_syncfifo0_we = main_sdram_bankmachine0_sink_valid;
assign main_sdram_bankmachine0_fifo_in_first = main_sdram_bankmachine0_sink_first;
assign main_sdram_bankmachine0_fifo_in_last = main_sdram_bankmachine0_sink_last;
assign main_sdram_bankmachine0_fifo_in_payload_we = main_sdram_bankmachine0_sink_payload_we;
assign main_sdram_bankmachine0_fifo_in_payload_addr = main_sdram_bankmachine0_sink_payload_addr;
assign main_sdram_bankmachine0_source_valid = main_sdram_bankmachine0_syncfifo0_readable;
assign main_sdram_bankmachine0_source_first = main_sdram_bankmachine0_fifo_out_first;
assign main_sdram_bankmachine0_source_last = main_sdram_bankmachine0_fifo_out_last;
assign main_sdram_bankmachine0_source_payload_we = main_sdram_bankmachine0_fifo_out_payload_we;
assign main_sdram_bankmachine0_source_payload_addr = main_sdram_bankmachine0_fifo_out_payload_addr;
assign main_sdram_bankmachine0_syncfifo0_re = main_sdram_bankmachine0_source_ready;
always @(*) begin
    main_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine0_replace) begin
        main_sdram_bankmachine0_wrport_adr <= (main_sdram_bankmachine0_produce - 1'd1);
    end else begin
        main_sdram_bankmachine0_wrport_adr <= main_sdram_bankmachine0_produce;
    end
end
assign main_sdram_bankmachine0_wrport_dat_w = main_sdram_bankmachine0_syncfifo0_din;
assign main_sdram_bankmachine0_wrport_we = (main_sdram_bankmachine0_syncfifo0_we & (main_sdram_bankmachine0_syncfifo0_writable | main_sdram_bankmachine0_replace));
assign main_sdram_bankmachine0_do_read = (main_sdram_bankmachine0_syncfifo0_readable & main_sdram_bankmachine0_syncfifo0_re);
assign main_sdram_bankmachine0_rdport_adr = main_sdram_bankmachine0_consume;
assign main_sdram_bankmachine0_syncfifo0_dout = main_sdram_bankmachine0_rdport_dat_r;
assign main_sdram_bankmachine0_syncfifo0_writable = (main_sdram_bankmachine0_level != 4'd8);
assign main_sdram_bankmachine0_syncfifo0_readable = (main_sdram_bankmachine0_level != 1'd0);
assign main_sdram_bankmachine0_pipe_valid_sink_ready = ((~main_sdram_bankmachine0_pipe_valid_source_valid) | main_sdram_bankmachine0_pipe_valid_source_ready);
assign main_sdram_bankmachine0_pipe_valid_sink_valid = main_sdram_bankmachine0_sink_sink_valid;
assign main_sdram_bankmachine0_sink_sink_ready = main_sdram_bankmachine0_pipe_valid_sink_ready;
assign main_sdram_bankmachine0_pipe_valid_sink_first = main_sdram_bankmachine0_sink_sink_first;
assign main_sdram_bankmachine0_pipe_valid_sink_last = main_sdram_bankmachine0_sink_sink_last;
assign main_sdram_bankmachine0_pipe_valid_sink_payload_we = main_sdram_bankmachine0_sink_sink_payload_we;
assign main_sdram_bankmachine0_pipe_valid_sink_payload_addr = main_sdram_bankmachine0_sink_sink_payload_addr;
assign main_sdram_bankmachine0_source_source_valid = main_sdram_bankmachine0_pipe_valid_source_valid;
assign main_sdram_bankmachine0_pipe_valid_source_ready = main_sdram_bankmachine0_source_source_ready;
assign main_sdram_bankmachine0_source_source_first = main_sdram_bankmachine0_pipe_valid_source_first;
assign main_sdram_bankmachine0_source_source_last = main_sdram_bankmachine0_pipe_valid_source_last;
assign main_sdram_bankmachine0_source_source_payload_we = main_sdram_bankmachine0_pipe_valid_source_payload_we;
assign main_sdram_bankmachine0_source_source_payload_addr = main_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine0_next_state <= 3'd0;
    main_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine0_cmd_valid <= 1'd0;
    main_sdram_bankmachine0_refresh_gnt <= 1'd0;
    main_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine0_row_close <= 1'd0;
    main_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine0_row_open <= 1'd0;
    bankmachine0_next_state <= bankmachine0_state;
    case (bankmachine0_state)
        1'd1: begin
            if ((main_sdram_bankmachine0_twtpcon_ready & main_sdram_bankmachine0_trascon_ready)) begin
                main_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine0_cmd_ready) begin
                    bankmachine0_next_state <= 3'd5;
                end
                main_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine0_twtpcon_ready & main_sdram_bankmachine0_trascon_ready)) begin
                bankmachine0_next_state <= 3'd5;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine0_trccon_ready) begin
                main_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine0_row_open <= 1'd1;
                main_sdram_bankmachine0_cmd_valid <= 1'd1;
                main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine0_cmd_ready) begin
                    bankmachine0_next_state <= 3'd6;
                end
                main_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine0_twtpcon_ready) begin
                main_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine0_row_close <= 1'd1;
            main_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine0_refresh_req)) begin
                bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine0_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine0_refresh_req) begin
                bankmachine0_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine0_source_source_valid) begin
                    if (main_sdram_bankmachine0_row_opened) begin
                        if (main_sdram_bankmachine0_row_hit) begin
                            main_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine0_source_source_payload_we) begin
                                main_sdram_bankmachine0_req_wdata_ready <= main_sdram_bankmachine0_cmd_ready;
                                main_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine0_req_rdata_valid <= main_sdram_bankmachine0_cmd_ready;
                                main_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine0_cmd_ready & main_sdram_bankmachine0_auto_precharge)) begin
                                bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine1_sink_valid = main_sdram_bankmachine1_req_valid;
assign main_sdram_bankmachine1_req_ready = main_sdram_bankmachine1_sink_ready;
assign main_sdram_bankmachine1_sink_payload_we = main_sdram_bankmachine1_req_we;
assign main_sdram_bankmachine1_sink_payload_addr = main_sdram_bankmachine1_req_addr;
assign main_sdram_bankmachine1_sink_sink_valid = main_sdram_bankmachine1_source_valid;
assign main_sdram_bankmachine1_source_ready = main_sdram_bankmachine1_sink_sink_ready;
assign main_sdram_bankmachine1_sink_sink_first = main_sdram_bankmachine1_source_first;
assign main_sdram_bankmachine1_sink_sink_last = main_sdram_bankmachine1_source_last;
assign main_sdram_bankmachine1_sink_sink_payload_we = main_sdram_bankmachine1_source_payload_we;
assign main_sdram_bankmachine1_sink_sink_payload_addr = main_sdram_bankmachine1_source_payload_addr;
assign main_sdram_bankmachine1_source_source_ready = (main_sdram_bankmachine1_req_wdata_ready | main_sdram_bankmachine1_req_rdata_valid);
assign main_sdram_bankmachine1_req_lock = (main_sdram_bankmachine1_source_valid | main_sdram_bankmachine1_source_source_valid);
assign main_sdram_bankmachine1_row_hit = (main_sdram_bankmachine1_row == main_sdram_bankmachine1_source_source_payload_addr[20:8]);
assign main_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    main_sdram_bankmachine1_cmd_payload_a <= 13'd0;
    if (main_sdram_bankmachine1_row_col_n_addr_sel) begin
        main_sdram_bankmachine1_cmd_payload_a <= main_sdram_bankmachine1_source_source_payload_addr[20:8];
    end else begin
        main_sdram_bankmachine1_cmd_payload_a <= ((main_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_sdram_bankmachine1_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign main_sdram_bankmachine1_twtpcon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_cmd_payload_is_write);
assign main_sdram_bankmachine1_trccon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_row_open);
assign main_sdram_bankmachine1_trascon_valid = ((main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_ready) & main_sdram_bankmachine1_row_open);
always @(*) begin
    main_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine1_source_valid & main_sdram_bankmachine1_source_source_valid)) begin
        if ((main_sdram_bankmachine1_source_payload_addr[20:8] != main_sdram_bankmachine1_source_source_payload_addr[20:8])) begin
            main_sdram_bankmachine1_auto_precharge <= (main_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine1_syncfifo1_din = {main_sdram_bankmachine1_fifo_in_last, main_sdram_bankmachine1_fifo_in_first, main_sdram_bankmachine1_fifo_in_payload_addr, main_sdram_bankmachine1_fifo_in_payload_we};
assign {main_sdram_bankmachine1_fifo_out_last, main_sdram_bankmachine1_fifo_out_first, main_sdram_bankmachine1_fifo_out_payload_addr, main_sdram_bankmachine1_fifo_out_payload_we} = main_sdram_bankmachine1_syncfifo1_dout;
assign main_sdram_bankmachine1_sink_ready = main_sdram_bankmachine1_syncfifo1_writable;
assign main_sdram_bankmachine1_syncfifo1_we = main_sdram_bankmachine1_sink_valid;
assign main_sdram_bankmachine1_fifo_in_first = main_sdram_bankmachine1_sink_first;
assign main_sdram_bankmachine1_fifo_in_last = main_sdram_bankmachine1_sink_last;
assign main_sdram_bankmachine1_fifo_in_payload_we = main_sdram_bankmachine1_sink_payload_we;
assign main_sdram_bankmachine1_fifo_in_payload_addr = main_sdram_bankmachine1_sink_payload_addr;
assign main_sdram_bankmachine1_source_valid = main_sdram_bankmachine1_syncfifo1_readable;
assign main_sdram_bankmachine1_source_first = main_sdram_bankmachine1_fifo_out_first;
assign main_sdram_bankmachine1_source_last = main_sdram_bankmachine1_fifo_out_last;
assign main_sdram_bankmachine1_source_payload_we = main_sdram_bankmachine1_fifo_out_payload_we;
assign main_sdram_bankmachine1_source_payload_addr = main_sdram_bankmachine1_fifo_out_payload_addr;
assign main_sdram_bankmachine1_syncfifo1_re = main_sdram_bankmachine1_source_ready;
always @(*) begin
    main_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine1_replace) begin
        main_sdram_bankmachine1_wrport_adr <= (main_sdram_bankmachine1_produce - 1'd1);
    end else begin
        main_sdram_bankmachine1_wrport_adr <= main_sdram_bankmachine1_produce;
    end
end
assign main_sdram_bankmachine1_wrport_dat_w = main_sdram_bankmachine1_syncfifo1_din;
assign main_sdram_bankmachine1_wrport_we = (main_sdram_bankmachine1_syncfifo1_we & (main_sdram_bankmachine1_syncfifo1_writable | main_sdram_bankmachine1_replace));
assign main_sdram_bankmachine1_do_read = (main_sdram_bankmachine1_syncfifo1_readable & main_sdram_bankmachine1_syncfifo1_re);
assign main_sdram_bankmachine1_rdport_adr = main_sdram_bankmachine1_consume;
assign main_sdram_bankmachine1_syncfifo1_dout = main_sdram_bankmachine1_rdport_dat_r;
assign main_sdram_bankmachine1_syncfifo1_writable = (main_sdram_bankmachine1_level != 4'd8);
assign main_sdram_bankmachine1_syncfifo1_readable = (main_sdram_bankmachine1_level != 1'd0);
assign main_sdram_bankmachine1_pipe_valid_sink_ready = ((~main_sdram_bankmachine1_pipe_valid_source_valid) | main_sdram_bankmachine1_pipe_valid_source_ready);
assign main_sdram_bankmachine1_pipe_valid_sink_valid = main_sdram_bankmachine1_sink_sink_valid;
assign main_sdram_bankmachine1_sink_sink_ready = main_sdram_bankmachine1_pipe_valid_sink_ready;
assign main_sdram_bankmachine1_pipe_valid_sink_first = main_sdram_bankmachine1_sink_sink_first;
assign main_sdram_bankmachine1_pipe_valid_sink_last = main_sdram_bankmachine1_sink_sink_last;
assign main_sdram_bankmachine1_pipe_valid_sink_payload_we = main_sdram_bankmachine1_sink_sink_payload_we;
assign main_sdram_bankmachine1_pipe_valid_sink_payload_addr = main_sdram_bankmachine1_sink_sink_payload_addr;
assign main_sdram_bankmachine1_source_source_valid = main_sdram_bankmachine1_pipe_valid_source_valid;
assign main_sdram_bankmachine1_pipe_valid_source_ready = main_sdram_bankmachine1_source_source_ready;
assign main_sdram_bankmachine1_source_source_first = main_sdram_bankmachine1_pipe_valid_source_first;
assign main_sdram_bankmachine1_source_source_last = main_sdram_bankmachine1_pipe_valid_source_last;
assign main_sdram_bankmachine1_source_source_payload_we = main_sdram_bankmachine1_pipe_valid_source_payload_we;
assign main_sdram_bankmachine1_source_source_payload_addr = main_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine1_next_state <= 3'd0;
    main_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine1_cmd_valid <= 1'd0;
    main_sdram_bankmachine1_refresh_gnt <= 1'd0;
    main_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine1_row_close <= 1'd0;
    main_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine1_row_open <= 1'd0;
    bankmachine1_next_state <= bankmachine1_state;
    case (bankmachine1_state)
        1'd1: begin
            if ((main_sdram_bankmachine1_twtpcon_ready & main_sdram_bankmachine1_trascon_ready)) begin
                main_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine1_cmd_ready) begin
                    bankmachine1_next_state <= 3'd5;
                end
                main_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine1_twtpcon_ready & main_sdram_bankmachine1_trascon_ready)) begin
                bankmachine1_next_state <= 3'd5;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine1_trccon_ready) begin
                main_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine1_row_open <= 1'd1;
                main_sdram_bankmachine1_cmd_valid <= 1'd1;
                main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine1_cmd_ready) begin
                    bankmachine1_next_state <= 3'd6;
                end
                main_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine1_twtpcon_ready) begin
                main_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine1_row_close <= 1'd1;
            main_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine1_refresh_req)) begin
                bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine1_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine1_refresh_req) begin
                bankmachine1_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine1_source_source_valid) begin
                    if (main_sdram_bankmachine1_row_opened) begin
                        if (main_sdram_bankmachine1_row_hit) begin
                            main_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine1_source_source_payload_we) begin
                                main_sdram_bankmachine1_req_wdata_ready <= main_sdram_bankmachine1_cmd_ready;
                                main_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine1_req_rdata_valid <= main_sdram_bankmachine1_cmd_ready;
                                main_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine1_cmd_ready & main_sdram_bankmachine1_auto_precharge)) begin
                                bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine2_sink_valid = main_sdram_bankmachine2_req_valid;
assign main_sdram_bankmachine2_req_ready = main_sdram_bankmachine2_sink_ready;
assign main_sdram_bankmachine2_sink_payload_we = main_sdram_bankmachine2_req_we;
assign main_sdram_bankmachine2_sink_payload_addr = main_sdram_bankmachine2_req_addr;
assign main_sdram_bankmachine2_sink_sink_valid = main_sdram_bankmachine2_source_valid;
assign main_sdram_bankmachine2_source_ready = main_sdram_bankmachine2_sink_sink_ready;
assign main_sdram_bankmachine2_sink_sink_first = main_sdram_bankmachine2_source_first;
assign main_sdram_bankmachine2_sink_sink_last = main_sdram_bankmachine2_source_last;
assign main_sdram_bankmachine2_sink_sink_payload_we = main_sdram_bankmachine2_source_payload_we;
assign main_sdram_bankmachine2_sink_sink_payload_addr = main_sdram_bankmachine2_source_payload_addr;
assign main_sdram_bankmachine2_source_source_ready = (main_sdram_bankmachine2_req_wdata_ready | main_sdram_bankmachine2_req_rdata_valid);
assign main_sdram_bankmachine2_req_lock = (main_sdram_bankmachine2_source_valid | main_sdram_bankmachine2_source_source_valid);
assign main_sdram_bankmachine2_row_hit = (main_sdram_bankmachine2_row == main_sdram_bankmachine2_source_source_payload_addr[20:8]);
assign main_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    main_sdram_bankmachine2_cmd_payload_a <= 13'd0;
    if (main_sdram_bankmachine2_row_col_n_addr_sel) begin
        main_sdram_bankmachine2_cmd_payload_a <= main_sdram_bankmachine2_source_source_payload_addr[20:8];
    end else begin
        main_sdram_bankmachine2_cmd_payload_a <= ((main_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_sdram_bankmachine2_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign main_sdram_bankmachine2_twtpcon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_cmd_payload_is_write);
assign main_sdram_bankmachine2_trccon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_row_open);
assign main_sdram_bankmachine2_trascon_valid = ((main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_ready) & main_sdram_bankmachine2_row_open);
always @(*) begin
    main_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine2_source_valid & main_sdram_bankmachine2_source_source_valid)) begin
        if ((main_sdram_bankmachine2_source_payload_addr[20:8] != main_sdram_bankmachine2_source_source_payload_addr[20:8])) begin
            main_sdram_bankmachine2_auto_precharge <= (main_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine2_syncfifo2_din = {main_sdram_bankmachine2_fifo_in_last, main_sdram_bankmachine2_fifo_in_first, main_sdram_bankmachine2_fifo_in_payload_addr, main_sdram_bankmachine2_fifo_in_payload_we};
assign {main_sdram_bankmachine2_fifo_out_last, main_sdram_bankmachine2_fifo_out_first, main_sdram_bankmachine2_fifo_out_payload_addr, main_sdram_bankmachine2_fifo_out_payload_we} = main_sdram_bankmachine2_syncfifo2_dout;
assign main_sdram_bankmachine2_sink_ready = main_sdram_bankmachine2_syncfifo2_writable;
assign main_sdram_bankmachine2_syncfifo2_we = main_sdram_bankmachine2_sink_valid;
assign main_sdram_bankmachine2_fifo_in_first = main_sdram_bankmachine2_sink_first;
assign main_sdram_bankmachine2_fifo_in_last = main_sdram_bankmachine2_sink_last;
assign main_sdram_bankmachine2_fifo_in_payload_we = main_sdram_bankmachine2_sink_payload_we;
assign main_sdram_bankmachine2_fifo_in_payload_addr = main_sdram_bankmachine2_sink_payload_addr;
assign main_sdram_bankmachine2_source_valid = main_sdram_bankmachine2_syncfifo2_readable;
assign main_sdram_bankmachine2_source_first = main_sdram_bankmachine2_fifo_out_first;
assign main_sdram_bankmachine2_source_last = main_sdram_bankmachine2_fifo_out_last;
assign main_sdram_bankmachine2_source_payload_we = main_sdram_bankmachine2_fifo_out_payload_we;
assign main_sdram_bankmachine2_source_payload_addr = main_sdram_bankmachine2_fifo_out_payload_addr;
assign main_sdram_bankmachine2_syncfifo2_re = main_sdram_bankmachine2_source_ready;
always @(*) begin
    main_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine2_replace) begin
        main_sdram_bankmachine2_wrport_adr <= (main_sdram_bankmachine2_produce - 1'd1);
    end else begin
        main_sdram_bankmachine2_wrport_adr <= main_sdram_bankmachine2_produce;
    end
end
assign main_sdram_bankmachine2_wrport_dat_w = main_sdram_bankmachine2_syncfifo2_din;
assign main_sdram_bankmachine2_wrport_we = (main_sdram_bankmachine2_syncfifo2_we & (main_sdram_bankmachine2_syncfifo2_writable | main_sdram_bankmachine2_replace));
assign main_sdram_bankmachine2_do_read = (main_sdram_bankmachine2_syncfifo2_readable & main_sdram_bankmachine2_syncfifo2_re);
assign main_sdram_bankmachine2_rdport_adr = main_sdram_bankmachine2_consume;
assign main_sdram_bankmachine2_syncfifo2_dout = main_sdram_bankmachine2_rdport_dat_r;
assign main_sdram_bankmachine2_syncfifo2_writable = (main_sdram_bankmachine2_level != 4'd8);
assign main_sdram_bankmachine2_syncfifo2_readable = (main_sdram_bankmachine2_level != 1'd0);
assign main_sdram_bankmachine2_pipe_valid_sink_ready = ((~main_sdram_bankmachine2_pipe_valid_source_valid) | main_sdram_bankmachine2_pipe_valid_source_ready);
assign main_sdram_bankmachine2_pipe_valid_sink_valid = main_sdram_bankmachine2_sink_sink_valid;
assign main_sdram_bankmachine2_sink_sink_ready = main_sdram_bankmachine2_pipe_valid_sink_ready;
assign main_sdram_bankmachine2_pipe_valid_sink_first = main_sdram_bankmachine2_sink_sink_first;
assign main_sdram_bankmachine2_pipe_valid_sink_last = main_sdram_bankmachine2_sink_sink_last;
assign main_sdram_bankmachine2_pipe_valid_sink_payload_we = main_sdram_bankmachine2_sink_sink_payload_we;
assign main_sdram_bankmachine2_pipe_valid_sink_payload_addr = main_sdram_bankmachine2_sink_sink_payload_addr;
assign main_sdram_bankmachine2_source_source_valid = main_sdram_bankmachine2_pipe_valid_source_valid;
assign main_sdram_bankmachine2_pipe_valid_source_ready = main_sdram_bankmachine2_source_source_ready;
assign main_sdram_bankmachine2_source_source_first = main_sdram_bankmachine2_pipe_valid_source_first;
assign main_sdram_bankmachine2_source_source_last = main_sdram_bankmachine2_pipe_valid_source_last;
assign main_sdram_bankmachine2_source_source_payload_we = main_sdram_bankmachine2_pipe_valid_source_payload_we;
assign main_sdram_bankmachine2_source_source_payload_addr = main_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine2_next_state <= 3'd0;
    main_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine2_cmd_valid <= 1'd0;
    main_sdram_bankmachine2_refresh_gnt <= 1'd0;
    main_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine2_row_close <= 1'd0;
    main_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine2_row_open <= 1'd0;
    bankmachine2_next_state <= bankmachine2_state;
    case (bankmachine2_state)
        1'd1: begin
            if ((main_sdram_bankmachine2_twtpcon_ready & main_sdram_bankmachine2_trascon_ready)) begin
                main_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine2_cmd_ready) begin
                    bankmachine2_next_state <= 3'd5;
                end
                main_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine2_twtpcon_ready & main_sdram_bankmachine2_trascon_ready)) begin
                bankmachine2_next_state <= 3'd5;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine2_trccon_ready) begin
                main_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine2_row_open <= 1'd1;
                main_sdram_bankmachine2_cmd_valid <= 1'd1;
                main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine2_cmd_ready) begin
                    bankmachine2_next_state <= 3'd6;
                end
                main_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine2_twtpcon_ready) begin
                main_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine2_row_close <= 1'd1;
            main_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine2_refresh_req)) begin
                bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine2_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine2_refresh_req) begin
                bankmachine2_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine2_source_source_valid) begin
                    if (main_sdram_bankmachine2_row_opened) begin
                        if (main_sdram_bankmachine2_row_hit) begin
                            main_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine2_source_source_payload_we) begin
                                main_sdram_bankmachine2_req_wdata_ready <= main_sdram_bankmachine2_cmd_ready;
                                main_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine2_req_rdata_valid <= main_sdram_bankmachine2_cmd_ready;
                                main_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine2_cmd_ready & main_sdram_bankmachine2_auto_precharge)) begin
                                bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine3_sink_valid = main_sdram_bankmachine3_req_valid;
assign main_sdram_bankmachine3_req_ready = main_sdram_bankmachine3_sink_ready;
assign main_sdram_bankmachine3_sink_payload_we = main_sdram_bankmachine3_req_we;
assign main_sdram_bankmachine3_sink_payload_addr = main_sdram_bankmachine3_req_addr;
assign main_sdram_bankmachine3_sink_sink_valid = main_sdram_bankmachine3_source_valid;
assign main_sdram_bankmachine3_source_ready = main_sdram_bankmachine3_sink_sink_ready;
assign main_sdram_bankmachine3_sink_sink_first = main_sdram_bankmachine3_source_first;
assign main_sdram_bankmachine3_sink_sink_last = main_sdram_bankmachine3_source_last;
assign main_sdram_bankmachine3_sink_sink_payload_we = main_sdram_bankmachine3_source_payload_we;
assign main_sdram_bankmachine3_sink_sink_payload_addr = main_sdram_bankmachine3_source_payload_addr;
assign main_sdram_bankmachine3_source_source_ready = (main_sdram_bankmachine3_req_wdata_ready | main_sdram_bankmachine3_req_rdata_valid);
assign main_sdram_bankmachine3_req_lock = (main_sdram_bankmachine3_source_valid | main_sdram_bankmachine3_source_source_valid);
assign main_sdram_bankmachine3_row_hit = (main_sdram_bankmachine3_row == main_sdram_bankmachine3_source_source_payload_addr[20:8]);
assign main_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    main_sdram_bankmachine3_cmd_payload_a <= 13'd0;
    if (main_sdram_bankmachine3_row_col_n_addr_sel) begin
        main_sdram_bankmachine3_cmd_payload_a <= main_sdram_bankmachine3_source_source_payload_addr[20:8];
    end else begin
        main_sdram_bankmachine3_cmd_payload_a <= ((main_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_sdram_bankmachine3_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign main_sdram_bankmachine3_twtpcon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_cmd_payload_is_write);
assign main_sdram_bankmachine3_trccon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_row_open);
assign main_sdram_bankmachine3_trascon_valid = ((main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_ready) & main_sdram_bankmachine3_row_open);
always @(*) begin
    main_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine3_source_valid & main_sdram_bankmachine3_source_source_valid)) begin
        if ((main_sdram_bankmachine3_source_payload_addr[20:8] != main_sdram_bankmachine3_source_source_payload_addr[20:8])) begin
            main_sdram_bankmachine3_auto_precharge <= (main_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine3_syncfifo3_din = {main_sdram_bankmachine3_fifo_in_last, main_sdram_bankmachine3_fifo_in_first, main_sdram_bankmachine3_fifo_in_payload_addr, main_sdram_bankmachine3_fifo_in_payload_we};
assign {main_sdram_bankmachine3_fifo_out_last, main_sdram_bankmachine3_fifo_out_first, main_sdram_bankmachine3_fifo_out_payload_addr, main_sdram_bankmachine3_fifo_out_payload_we} = main_sdram_bankmachine3_syncfifo3_dout;
assign main_sdram_bankmachine3_sink_ready = main_sdram_bankmachine3_syncfifo3_writable;
assign main_sdram_bankmachine3_syncfifo3_we = main_sdram_bankmachine3_sink_valid;
assign main_sdram_bankmachine3_fifo_in_first = main_sdram_bankmachine3_sink_first;
assign main_sdram_bankmachine3_fifo_in_last = main_sdram_bankmachine3_sink_last;
assign main_sdram_bankmachine3_fifo_in_payload_we = main_sdram_bankmachine3_sink_payload_we;
assign main_sdram_bankmachine3_fifo_in_payload_addr = main_sdram_bankmachine3_sink_payload_addr;
assign main_sdram_bankmachine3_source_valid = main_sdram_bankmachine3_syncfifo3_readable;
assign main_sdram_bankmachine3_source_first = main_sdram_bankmachine3_fifo_out_first;
assign main_sdram_bankmachine3_source_last = main_sdram_bankmachine3_fifo_out_last;
assign main_sdram_bankmachine3_source_payload_we = main_sdram_bankmachine3_fifo_out_payload_we;
assign main_sdram_bankmachine3_source_payload_addr = main_sdram_bankmachine3_fifo_out_payload_addr;
assign main_sdram_bankmachine3_syncfifo3_re = main_sdram_bankmachine3_source_ready;
always @(*) begin
    main_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine3_replace) begin
        main_sdram_bankmachine3_wrport_adr <= (main_sdram_bankmachine3_produce - 1'd1);
    end else begin
        main_sdram_bankmachine3_wrport_adr <= main_sdram_bankmachine3_produce;
    end
end
assign main_sdram_bankmachine3_wrport_dat_w = main_sdram_bankmachine3_syncfifo3_din;
assign main_sdram_bankmachine3_wrport_we = (main_sdram_bankmachine3_syncfifo3_we & (main_sdram_bankmachine3_syncfifo3_writable | main_sdram_bankmachine3_replace));
assign main_sdram_bankmachine3_do_read = (main_sdram_bankmachine3_syncfifo3_readable & main_sdram_bankmachine3_syncfifo3_re);
assign main_sdram_bankmachine3_rdport_adr = main_sdram_bankmachine3_consume;
assign main_sdram_bankmachine3_syncfifo3_dout = main_sdram_bankmachine3_rdport_dat_r;
assign main_sdram_bankmachine3_syncfifo3_writable = (main_sdram_bankmachine3_level != 4'd8);
assign main_sdram_bankmachine3_syncfifo3_readable = (main_sdram_bankmachine3_level != 1'd0);
assign main_sdram_bankmachine3_pipe_valid_sink_ready = ((~main_sdram_bankmachine3_pipe_valid_source_valid) | main_sdram_bankmachine3_pipe_valid_source_ready);
assign main_sdram_bankmachine3_pipe_valid_sink_valid = main_sdram_bankmachine3_sink_sink_valid;
assign main_sdram_bankmachine3_sink_sink_ready = main_sdram_bankmachine3_pipe_valid_sink_ready;
assign main_sdram_bankmachine3_pipe_valid_sink_first = main_sdram_bankmachine3_sink_sink_first;
assign main_sdram_bankmachine3_pipe_valid_sink_last = main_sdram_bankmachine3_sink_sink_last;
assign main_sdram_bankmachine3_pipe_valid_sink_payload_we = main_sdram_bankmachine3_sink_sink_payload_we;
assign main_sdram_bankmachine3_pipe_valid_sink_payload_addr = main_sdram_bankmachine3_sink_sink_payload_addr;
assign main_sdram_bankmachine3_source_source_valid = main_sdram_bankmachine3_pipe_valid_source_valid;
assign main_sdram_bankmachine3_pipe_valid_source_ready = main_sdram_bankmachine3_source_source_ready;
assign main_sdram_bankmachine3_source_source_first = main_sdram_bankmachine3_pipe_valid_source_first;
assign main_sdram_bankmachine3_source_source_last = main_sdram_bankmachine3_pipe_valid_source_last;
assign main_sdram_bankmachine3_source_source_payload_we = main_sdram_bankmachine3_pipe_valid_source_payload_we;
assign main_sdram_bankmachine3_source_source_payload_addr = main_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine3_next_state <= 3'd0;
    main_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine3_cmd_valid <= 1'd0;
    main_sdram_bankmachine3_refresh_gnt <= 1'd0;
    main_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine3_row_close <= 1'd0;
    main_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine3_row_open <= 1'd0;
    bankmachine3_next_state <= bankmachine3_state;
    case (bankmachine3_state)
        1'd1: begin
            if ((main_sdram_bankmachine3_twtpcon_ready & main_sdram_bankmachine3_trascon_ready)) begin
                main_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine3_cmd_ready) begin
                    bankmachine3_next_state <= 3'd5;
                end
                main_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine3_twtpcon_ready & main_sdram_bankmachine3_trascon_ready)) begin
                bankmachine3_next_state <= 3'd5;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine3_trccon_ready) begin
                main_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine3_row_open <= 1'd1;
                main_sdram_bankmachine3_cmd_valid <= 1'd1;
                main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine3_cmd_ready) begin
                    bankmachine3_next_state <= 3'd6;
                end
                main_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine3_twtpcon_ready) begin
                main_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine3_row_close <= 1'd1;
            main_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine3_refresh_req)) begin
                bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine3_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine3_refresh_req) begin
                bankmachine3_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine3_source_source_valid) begin
                    if (main_sdram_bankmachine3_row_opened) begin
                        if (main_sdram_bankmachine3_row_hit) begin
                            main_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine3_source_source_payload_we) begin
                                main_sdram_bankmachine3_req_wdata_ready <= main_sdram_bankmachine3_cmd_ready;
                                main_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine3_req_rdata_valid <= main_sdram_bankmachine3_cmd_ready;
                                main_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine3_cmd_ready & main_sdram_bankmachine3_auto_precharge)) begin
                                bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine4_sink_valid = main_sdram_bankmachine4_req_valid;
assign main_sdram_bankmachine4_req_ready = main_sdram_bankmachine4_sink_ready;
assign main_sdram_bankmachine4_sink_payload_we = main_sdram_bankmachine4_req_we;
assign main_sdram_bankmachine4_sink_payload_addr = main_sdram_bankmachine4_req_addr;
assign main_sdram_bankmachine4_sink_sink_valid = main_sdram_bankmachine4_source_valid;
assign main_sdram_bankmachine4_source_ready = main_sdram_bankmachine4_sink_sink_ready;
assign main_sdram_bankmachine4_sink_sink_first = main_sdram_bankmachine4_source_first;
assign main_sdram_bankmachine4_sink_sink_last = main_sdram_bankmachine4_source_last;
assign main_sdram_bankmachine4_sink_sink_payload_we = main_sdram_bankmachine4_source_payload_we;
assign main_sdram_bankmachine4_sink_sink_payload_addr = main_sdram_bankmachine4_source_payload_addr;
assign main_sdram_bankmachine4_source_source_ready = (main_sdram_bankmachine4_req_wdata_ready | main_sdram_bankmachine4_req_rdata_valid);
assign main_sdram_bankmachine4_req_lock = (main_sdram_bankmachine4_source_valid | main_sdram_bankmachine4_source_source_valid);
assign main_sdram_bankmachine4_row_hit = (main_sdram_bankmachine4_row == main_sdram_bankmachine4_source_source_payload_addr[20:8]);
assign main_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    main_sdram_bankmachine4_cmd_payload_a <= 13'd0;
    if (main_sdram_bankmachine4_row_col_n_addr_sel) begin
        main_sdram_bankmachine4_cmd_payload_a <= main_sdram_bankmachine4_source_source_payload_addr[20:8];
    end else begin
        main_sdram_bankmachine4_cmd_payload_a <= ((main_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_sdram_bankmachine4_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign main_sdram_bankmachine4_twtpcon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_cmd_payload_is_write);
assign main_sdram_bankmachine4_trccon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_row_open);
assign main_sdram_bankmachine4_trascon_valid = ((main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_ready) & main_sdram_bankmachine4_row_open);
always @(*) begin
    main_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine4_source_valid & main_sdram_bankmachine4_source_source_valid)) begin
        if ((main_sdram_bankmachine4_source_payload_addr[20:8] != main_sdram_bankmachine4_source_source_payload_addr[20:8])) begin
            main_sdram_bankmachine4_auto_precharge <= (main_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine4_syncfifo4_din = {main_sdram_bankmachine4_fifo_in_last, main_sdram_bankmachine4_fifo_in_first, main_sdram_bankmachine4_fifo_in_payload_addr, main_sdram_bankmachine4_fifo_in_payload_we};
assign {main_sdram_bankmachine4_fifo_out_last, main_sdram_bankmachine4_fifo_out_first, main_sdram_bankmachine4_fifo_out_payload_addr, main_sdram_bankmachine4_fifo_out_payload_we} = main_sdram_bankmachine4_syncfifo4_dout;
assign main_sdram_bankmachine4_sink_ready = main_sdram_bankmachine4_syncfifo4_writable;
assign main_sdram_bankmachine4_syncfifo4_we = main_sdram_bankmachine4_sink_valid;
assign main_sdram_bankmachine4_fifo_in_first = main_sdram_bankmachine4_sink_first;
assign main_sdram_bankmachine4_fifo_in_last = main_sdram_bankmachine4_sink_last;
assign main_sdram_bankmachine4_fifo_in_payload_we = main_sdram_bankmachine4_sink_payload_we;
assign main_sdram_bankmachine4_fifo_in_payload_addr = main_sdram_bankmachine4_sink_payload_addr;
assign main_sdram_bankmachine4_source_valid = main_sdram_bankmachine4_syncfifo4_readable;
assign main_sdram_bankmachine4_source_first = main_sdram_bankmachine4_fifo_out_first;
assign main_sdram_bankmachine4_source_last = main_sdram_bankmachine4_fifo_out_last;
assign main_sdram_bankmachine4_source_payload_we = main_sdram_bankmachine4_fifo_out_payload_we;
assign main_sdram_bankmachine4_source_payload_addr = main_sdram_bankmachine4_fifo_out_payload_addr;
assign main_sdram_bankmachine4_syncfifo4_re = main_sdram_bankmachine4_source_ready;
always @(*) begin
    main_sdram_bankmachine4_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine4_replace) begin
        main_sdram_bankmachine4_wrport_adr <= (main_sdram_bankmachine4_produce - 1'd1);
    end else begin
        main_sdram_bankmachine4_wrport_adr <= main_sdram_bankmachine4_produce;
    end
end
assign main_sdram_bankmachine4_wrport_dat_w = main_sdram_bankmachine4_syncfifo4_din;
assign main_sdram_bankmachine4_wrport_we = (main_sdram_bankmachine4_syncfifo4_we & (main_sdram_bankmachine4_syncfifo4_writable | main_sdram_bankmachine4_replace));
assign main_sdram_bankmachine4_do_read = (main_sdram_bankmachine4_syncfifo4_readable & main_sdram_bankmachine4_syncfifo4_re);
assign main_sdram_bankmachine4_rdport_adr = main_sdram_bankmachine4_consume;
assign main_sdram_bankmachine4_syncfifo4_dout = main_sdram_bankmachine4_rdport_dat_r;
assign main_sdram_bankmachine4_syncfifo4_writable = (main_sdram_bankmachine4_level != 4'd8);
assign main_sdram_bankmachine4_syncfifo4_readable = (main_sdram_bankmachine4_level != 1'd0);
assign main_sdram_bankmachine4_pipe_valid_sink_ready = ((~main_sdram_bankmachine4_pipe_valid_source_valid) | main_sdram_bankmachine4_pipe_valid_source_ready);
assign main_sdram_bankmachine4_pipe_valid_sink_valid = main_sdram_bankmachine4_sink_sink_valid;
assign main_sdram_bankmachine4_sink_sink_ready = main_sdram_bankmachine4_pipe_valid_sink_ready;
assign main_sdram_bankmachine4_pipe_valid_sink_first = main_sdram_bankmachine4_sink_sink_first;
assign main_sdram_bankmachine4_pipe_valid_sink_last = main_sdram_bankmachine4_sink_sink_last;
assign main_sdram_bankmachine4_pipe_valid_sink_payload_we = main_sdram_bankmachine4_sink_sink_payload_we;
assign main_sdram_bankmachine4_pipe_valid_sink_payload_addr = main_sdram_bankmachine4_sink_sink_payload_addr;
assign main_sdram_bankmachine4_source_source_valid = main_sdram_bankmachine4_pipe_valid_source_valid;
assign main_sdram_bankmachine4_pipe_valid_source_ready = main_sdram_bankmachine4_source_source_ready;
assign main_sdram_bankmachine4_source_source_first = main_sdram_bankmachine4_pipe_valid_source_first;
assign main_sdram_bankmachine4_source_source_last = main_sdram_bankmachine4_pipe_valid_source_last;
assign main_sdram_bankmachine4_source_source_payload_we = main_sdram_bankmachine4_pipe_valid_source_payload_we;
assign main_sdram_bankmachine4_source_source_payload_addr = main_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine4_next_state <= 3'd0;
    main_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine4_cmd_valid <= 1'd0;
    main_sdram_bankmachine4_refresh_gnt <= 1'd0;
    main_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine4_row_close <= 1'd0;
    main_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine4_row_open <= 1'd0;
    bankmachine4_next_state <= bankmachine4_state;
    case (bankmachine4_state)
        1'd1: begin
            if ((main_sdram_bankmachine4_twtpcon_ready & main_sdram_bankmachine4_trascon_ready)) begin
                main_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine4_cmd_ready) begin
                    bankmachine4_next_state <= 3'd5;
                end
                main_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine4_twtpcon_ready & main_sdram_bankmachine4_trascon_ready)) begin
                bankmachine4_next_state <= 3'd5;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine4_trccon_ready) begin
                main_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine4_row_open <= 1'd1;
                main_sdram_bankmachine4_cmd_valid <= 1'd1;
                main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine4_cmd_ready) begin
                    bankmachine4_next_state <= 3'd6;
                end
                main_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine4_twtpcon_ready) begin
                main_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine4_row_close <= 1'd1;
            main_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine4_refresh_req)) begin
                bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine4_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine4_refresh_req) begin
                bankmachine4_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine4_source_source_valid) begin
                    if (main_sdram_bankmachine4_row_opened) begin
                        if (main_sdram_bankmachine4_row_hit) begin
                            main_sdram_bankmachine4_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine4_source_source_payload_we) begin
                                main_sdram_bankmachine4_req_wdata_ready <= main_sdram_bankmachine4_cmd_ready;
                                main_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine4_req_rdata_valid <= main_sdram_bankmachine4_cmd_ready;
                                main_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine4_cmd_ready & main_sdram_bankmachine4_auto_precharge)) begin
                                bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine5_sink_valid = main_sdram_bankmachine5_req_valid;
assign main_sdram_bankmachine5_req_ready = main_sdram_bankmachine5_sink_ready;
assign main_sdram_bankmachine5_sink_payload_we = main_sdram_bankmachine5_req_we;
assign main_sdram_bankmachine5_sink_payload_addr = main_sdram_bankmachine5_req_addr;
assign main_sdram_bankmachine5_sink_sink_valid = main_sdram_bankmachine5_source_valid;
assign main_sdram_bankmachine5_source_ready = main_sdram_bankmachine5_sink_sink_ready;
assign main_sdram_bankmachine5_sink_sink_first = main_sdram_bankmachine5_source_first;
assign main_sdram_bankmachine5_sink_sink_last = main_sdram_bankmachine5_source_last;
assign main_sdram_bankmachine5_sink_sink_payload_we = main_sdram_bankmachine5_source_payload_we;
assign main_sdram_bankmachine5_sink_sink_payload_addr = main_sdram_bankmachine5_source_payload_addr;
assign main_sdram_bankmachine5_source_source_ready = (main_sdram_bankmachine5_req_wdata_ready | main_sdram_bankmachine5_req_rdata_valid);
assign main_sdram_bankmachine5_req_lock = (main_sdram_bankmachine5_source_valid | main_sdram_bankmachine5_source_source_valid);
assign main_sdram_bankmachine5_row_hit = (main_sdram_bankmachine5_row == main_sdram_bankmachine5_source_source_payload_addr[20:8]);
assign main_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    main_sdram_bankmachine5_cmd_payload_a <= 13'd0;
    if (main_sdram_bankmachine5_row_col_n_addr_sel) begin
        main_sdram_bankmachine5_cmd_payload_a <= main_sdram_bankmachine5_source_source_payload_addr[20:8];
    end else begin
        main_sdram_bankmachine5_cmd_payload_a <= ((main_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_sdram_bankmachine5_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign main_sdram_bankmachine5_twtpcon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_cmd_payload_is_write);
assign main_sdram_bankmachine5_trccon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_row_open);
assign main_sdram_bankmachine5_trascon_valid = ((main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_ready) & main_sdram_bankmachine5_row_open);
always @(*) begin
    main_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine5_source_valid & main_sdram_bankmachine5_source_source_valid)) begin
        if ((main_sdram_bankmachine5_source_payload_addr[20:8] != main_sdram_bankmachine5_source_source_payload_addr[20:8])) begin
            main_sdram_bankmachine5_auto_precharge <= (main_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine5_syncfifo5_din = {main_sdram_bankmachine5_fifo_in_last, main_sdram_bankmachine5_fifo_in_first, main_sdram_bankmachine5_fifo_in_payload_addr, main_sdram_bankmachine5_fifo_in_payload_we};
assign {main_sdram_bankmachine5_fifo_out_last, main_sdram_bankmachine5_fifo_out_first, main_sdram_bankmachine5_fifo_out_payload_addr, main_sdram_bankmachine5_fifo_out_payload_we} = main_sdram_bankmachine5_syncfifo5_dout;
assign main_sdram_bankmachine5_sink_ready = main_sdram_bankmachine5_syncfifo5_writable;
assign main_sdram_bankmachine5_syncfifo5_we = main_sdram_bankmachine5_sink_valid;
assign main_sdram_bankmachine5_fifo_in_first = main_sdram_bankmachine5_sink_first;
assign main_sdram_bankmachine5_fifo_in_last = main_sdram_bankmachine5_sink_last;
assign main_sdram_bankmachine5_fifo_in_payload_we = main_sdram_bankmachine5_sink_payload_we;
assign main_sdram_bankmachine5_fifo_in_payload_addr = main_sdram_bankmachine5_sink_payload_addr;
assign main_sdram_bankmachine5_source_valid = main_sdram_bankmachine5_syncfifo5_readable;
assign main_sdram_bankmachine5_source_first = main_sdram_bankmachine5_fifo_out_first;
assign main_sdram_bankmachine5_source_last = main_sdram_bankmachine5_fifo_out_last;
assign main_sdram_bankmachine5_source_payload_we = main_sdram_bankmachine5_fifo_out_payload_we;
assign main_sdram_bankmachine5_source_payload_addr = main_sdram_bankmachine5_fifo_out_payload_addr;
assign main_sdram_bankmachine5_syncfifo5_re = main_sdram_bankmachine5_source_ready;
always @(*) begin
    main_sdram_bankmachine5_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine5_replace) begin
        main_sdram_bankmachine5_wrport_adr <= (main_sdram_bankmachine5_produce - 1'd1);
    end else begin
        main_sdram_bankmachine5_wrport_adr <= main_sdram_bankmachine5_produce;
    end
end
assign main_sdram_bankmachine5_wrport_dat_w = main_sdram_bankmachine5_syncfifo5_din;
assign main_sdram_bankmachine5_wrport_we = (main_sdram_bankmachine5_syncfifo5_we & (main_sdram_bankmachine5_syncfifo5_writable | main_sdram_bankmachine5_replace));
assign main_sdram_bankmachine5_do_read = (main_sdram_bankmachine5_syncfifo5_readable & main_sdram_bankmachine5_syncfifo5_re);
assign main_sdram_bankmachine5_rdport_adr = main_sdram_bankmachine5_consume;
assign main_sdram_bankmachine5_syncfifo5_dout = main_sdram_bankmachine5_rdport_dat_r;
assign main_sdram_bankmachine5_syncfifo5_writable = (main_sdram_bankmachine5_level != 4'd8);
assign main_sdram_bankmachine5_syncfifo5_readable = (main_sdram_bankmachine5_level != 1'd0);
assign main_sdram_bankmachine5_pipe_valid_sink_ready = ((~main_sdram_bankmachine5_pipe_valid_source_valid) | main_sdram_bankmachine5_pipe_valid_source_ready);
assign main_sdram_bankmachine5_pipe_valid_sink_valid = main_sdram_bankmachine5_sink_sink_valid;
assign main_sdram_bankmachine5_sink_sink_ready = main_sdram_bankmachine5_pipe_valid_sink_ready;
assign main_sdram_bankmachine5_pipe_valid_sink_first = main_sdram_bankmachine5_sink_sink_first;
assign main_sdram_bankmachine5_pipe_valid_sink_last = main_sdram_bankmachine5_sink_sink_last;
assign main_sdram_bankmachine5_pipe_valid_sink_payload_we = main_sdram_bankmachine5_sink_sink_payload_we;
assign main_sdram_bankmachine5_pipe_valid_sink_payload_addr = main_sdram_bankmachine5_sink_sink_payload_addr;
assign main_sdram_bankmachine5_source_source_valid = main_sdram_bankmachine5_pipe_valid_source_valid;
assign main_sdram_bankmachine5_pipe_valid_source_ready = main_sdram_bankmachine5_source_source_ready;
assign main_sdram_bankmachine5_source_source_first = main_sdram_bankmachine5_pipe_valid_source_first;
assign main_sdram_bankmachine5_source_source_last = main_sdram_bankmachine5_pipe_valid_source_last;
assign main_sdram_bankmachine5_source_source_payload_we = main_sdram_bankmachine5_pipe_valid_source_payload_we;
assign main_sdram_bankmachine5_source_source_payload_addr = main_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine5_next_state <= 3'd0;
    main_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine5_cmd_valid <= 1'd0;
    main_sdram_bankmachine5_refresh_gnt <= 1'd0;
    main_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine5_row_close <= 1'd0;
    main_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine5_row_open <= 1'd0;
    bankmachine5_next_state <= bankmachine5_state;
    case (bankmachine5_state)
        1'd1: begin
            if ((main_sdram_bankmachine5_twtpcon_ready & main_sdram_bankmachine5_trascon_ready)) begin
                main_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine5_cmd_ready) begin
                    bankmachine5_next_state <= 3'd5;
                end
                main_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine5_twtpcon_ready & main_sdram_bankmachine5_trascon_ready)) begin
                bankmachine5_next_state <= 3'd5;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine5_trccon_ready) begin
                main_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine5_row_open <= 1'd1;
                main_sdram_bankmachine5_cmd_valid <= 1'd1;
                main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine5_cmd_ready) begin
                    bankmachine5_next_state <= 3'd6;
                end
                main_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine5_twtpcon_ready) begin
                main_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine5_row_close <= 1'd1;
            main_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine5_refresh_req)) begin
                bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine5_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine5_refresh_req) begin
                bankmachine5_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine5_source_source_valid) begin
                    if (main_sdram_bankmachine5_row_opened) begin
                        if (main_sdram_bankmachine5_row_hit) begin
                            main_sdram_bankmachine5_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine5_source_source_payload_we) begin
                                main_sdram_bankmachine5_req_wdata_ready <= main_sdram_bankmachine5_cmd_ready;
                                main_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine5_req_rdata_valid <= main_sdram_bankmachine5_cmd_ready;
                                main_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine5_cmd_ready & main_sdram_bankmachine5_auto_precharge)) begin
                                bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine6_sink_valid = main_sdram_bankmachine6_req_valid;
assign main_sdram_bankmachine6_req_ready = main_sdram_bankmachine6_sink_ready;
assign main_sdram_bankmachine6_sink_payload_we = main_sdram_bankmachine6_req_we;
assign main_sdram_bankmachine6_sink_payload_addr = main_sdram_bankmachine6_req_addr;
assign main_sdram_bankmachine6_sink_sink_valid = main_sdram_bankmachine6_source_valid;
assign main_sdram_bankmachine6_source_ready = main_sdram_bankmachine6_sink_sink_ready;
assign main_sdram_bankmachine6_sink_sink_first = main_sdram_bankmachine6_source_first;
assign main_sdram_bankmachine6_sink_sink_last = main_sdram_bankmachine6_source_last;
assign main_sdram_bankmachine6_sink_sink_payload_we = main_sdram_bankmachine6_source_payload_we;
assign main_sdram_bankmachine6_sink_sink_payload_addr = main_sdram_bankmachine6_source_payload_addr;
assign main_sdram_bankmachine6_source_source_ready = (main_sdram_bankmachine6_req_wdata_ready | main_sdram_bankmachine6_req_rdata_valid);
assign main_sdram_bankmachine6_req_lock = (main_sdram_bankmachine6_source_valid | main_sdram_bankmachine6_source_source_valid);
assign main_sdram_bankmachine6_row_hit = (main_sdram_bankmachine6_row == main_sdram_bankmachine6_source_source_payload_addr[20:8]);
assign main_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    main_sdram_bankmachine6_cmd_payload_a <= 13'd0;
    if (main_sdram_bankmachine6_row_col_n_addr_sel) begin
        main_sdram_bankmachine6_cmd_payload_a <= main_sdram_bankmachine6_source_source_payload_addr[20:8];
    end else begin
        main_sdram_bankmachine6_cmd_payload_a <= ((main_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_sdram_bankmachine6_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign main_sdram_bankmachine6_twtpcon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_cmd_payload_is_write);
assign main_sdram_bankmachine6_trccon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_row_open);
assign main_sdram_bankmachine6_trascon_valid = ((main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_ready) & main_sdram_bankmachine6_row_open);
always @(*) begin
    main_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine6_source_valid & main_sdram_bankmachine6_source_source_valid)) begin
        if ((main_sdram_bankmachine6_source_payload_addr[20:8] != main_sdram_bankmachine6_source_source_payload_addr[20:8])) begin
            main_sdram_bankmachine6_auto_precharge <= (main_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine6_syncfifo6_din = {main_sdram_bankmachine6_fifo_in_last, main_sdram_bankmachine6_fifo_in_first, main_sdram_bankmachine6_fifo_in_payload_addr, main_sdram_bankmachine6_fifo_in_payload_we};
assign {main_sdram_bankmachine6_fifo_out_last, main_sdram_bankmachine6_fifo_out_first, main_sdram_bankmachine6_fifo_out_payload_addr, main_sdram_bankmachine6_fifo_out_payload_we} = main_sdram_bankmachine6_syncfifo6_dout;
assign main_sdram_bankmachine6_sink_ready = main_sdram_bankmachine6_syncfifo6_writable;
assign main_sdram_bankmachine6_syncfifo6_we = main_sdram_bankmachine6_sink_valid;
assign main_sdram_bankmachine6_fifo_in_first = main_sdram_bankmachine6_sink_first;
assign main_sdram_bankmachine6_fifo_in_last = main_sdram_bankmachine6_sink_last;
assign main_sdram_bankmachine6_fifo_in_payload_we = main_sdram_bankmachine6_sink_payload_we;
assign main_sdram_bankmachine6_fifo_in_payload_addr = main_sdram_bankmachine6_sink_payload_addr;
assign main_sdram_bankmachine6_source_valid = main_sdram_bankmachine6_syncfifo6_readable;
assign main_sdram_bankmachine6_source_first = main_sdram_bankmachine6_fifo_out_first;
assign main_sdram_bankmachine6_source_last = main_sdram_bankmachine6_fifo_out_last;
assign main_sdram_bankmachine6_source_payload_we = main_sdram_bankmachine6_fifo_out_payload_we;
assign main_sdram_bankmachine6_source_payload_addr = main_sdram_bankmachine6_fifo_out_payload_addr;
assign main_sdram_bankmachine6_syncfifo6_re = main_sdram_bankmachine6_source_ready;
always @(*) begin
    main_sdram_bankmachine6_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine6_replace) begin
        main_sdram_bankmachine6_wrport_adr <= (main_sdram_bankmachine6_produce - 1'd1);
    end else begin
        main_sdram_bankmachine6_wrport_adr <= main_sdram_bankmachine6_produce;
    end
end
assign main_sdram_bankmachine6_wrport_dat_w = main_sdram_bankmachine6_syncfifo6_din;
assign main_sdram_bankmachine6_wrport_we = (main_sdram_bankmachine6_syncfifo6_we & (main_sdram_bankmachine6_syncfifo6_writable | main_sdram_bankmachine6_replace));
assign main_sdram_bankmachine6_do_read = (main_sdram_bankmachine6_syncfifo6_readable & main_sdram_bankmachine6_syncfifo6_re);
assign main_sdram_bankmachine6_rdport_adr = main_sdram_bankmachine6_consume;
assign main_sdram_bankmachine6_syncfifo6_dout = main_sdram_bankmachine6_rdport_dat_r;
assign main_sdram_bankmachine6_syncfifo6_writable = (main_sdram_bankmachine6_level != 4'd8);
assign main_sdram_bankmachine6_syncfifo6_readable = (main_sdram_bankmachine6_level != 1'd0);
assign main_sdram_bankmachine6_pipe_valid_sink_ready = ((~main_sdram_bankmachine6_pipe_valid_source_valid) | main_sdram_bankmachine6_pipe_valid_source_ready);
assign main_sdram_bankmachine6_pipe_valid_sink_valid = main_sdram_bankmachine6_sink_sink_valid;
assign main_sdram_bankmachine6_sink_sink_ready = main_sdram_bankmachine6_pipe_valid_sink_ready;
assign main_sdram_bankmachine6_pipe_valid_sink_first = main_sdram_bankmachine6_sink_sink_first;
assign main_sdram_bankmachine6_pipe_valid_sink_last = main_sdram_bankmachine6_sink_sink_last;
assign main_sdram_bankmachine6_pipe_valid_sink_payload_we = main_sdram_bankmachine6_sink_sink_payload_we;
assign main_sdram_bankmachine6_pipe_valid_sink_payload_addr = main_sdram_bankmachine6_sink_sink_payload_addr;
assign main_sdram_bankmachine6_source_source_valid = main_sdram_bankmachine6_pipe_valid_source_valid;
assign main_sdram_bankmachine6_pipe_valid_source_ready = main_sdram_bankmachine6_source_source_ready;
assign main_sdram_bankmachine6_source_source_first = main_sdram_bankmachine6_pipe_valid_source_first;
assign main_sdram_bankmachine6_source_source_last = main_sdram_bankmachine6_pipe_valid_source_last;
assign main_sdram_bankmachine6_source_source_payload_we = main_sdram_bankmachine6_pipe_valid_source_payload_we;
assign main_sdram_bankmachine6_source_source_payload_addr = main_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine6_next_state <= 3'd0;
    main_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine6_cmd_valid <= 1'd0;
    main_sdram_bankmachine6_refresh_gnt <= 1'd0;
    main_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine6_row_close <= 1'd0;
    main_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine6_row_open <= 1'd0;
    bankmachine6_next_state <= bankmachine6_state;
    case (bankmachine6_state)
        1'd1: begin
            if ((main_sdram_bankmachine6_twtpcon_ready & main_sdram_bankmachine6_trascon_ready)) begin
                main_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine6_cmd_ready) begin
                    bankmachine6_next_state <= 3'd5;
                end
                main_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine6_twtpcon_ready & main_sdram_bankmachine6_trascon_ready)) begin
                bankmachine6_next_state <= 3'd5;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine6_trccon_ready) begin
                main_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine6_row_open <= 1'd1;
                main_sdram_bankmachine6_cmd_valid <= 1'd1;
                main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine6_cmd_ready) begin
                    bankmachine6_next_state <= 3'd6;
                end
                main_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine6_twtpcon_ready) begin
                main_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine6_row_close <= 1'd1;
            main_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine6_refresh_req)) begin
                bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine6_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine6_refresh_req) begin
                bankmachine6_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine6_source_source_valid) begin
                    if (main_sdram_bankmachine6_row_opened) begin
                        if (main_sdram_bankmachine6_row_hit) begin
                            main_sdram_bankmachine6_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine6_source_source_payload_we) begin
                                main_sdram_bankmachine6_req_wdata_ready <= main_sdram_bankmachine6_cmd_ready;
                                main_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine6_req_rdata_valid <= main_sdram_bankmachine6_cmd_ready;
                                main_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine6_cmd_ready & main_sdram_bankmachine6_auto_precharge)) begin
                                bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_bankmachine7_sink_valid = main_sdram_bankmachine7_req_valid;
assign main_sdram_bankmachine7_req_ready = main_sdram_bankmachine7_sink_ready;
assign main_sdram_bankmachine7_sink_payload_we = main_sdram_bankmachine7_req_we;
assign main_sdram_bankmachine7_sink_payload_addr = main_sdram_bankmachine7_req_addr;
assign main_sdram_bankmachine7_sink_sink_valid = main_sdram_bankmachine7_source_valid;
assign main_sdram_bankmachine7_source_ready = main_sdram_bankmachine7_sink_sink_ready;
assign main_sdram_bankmachine7_sink_sink_first = main_sdram_bankmachine7_source_first;
assign main_sdram_bankmachine7_sink_sink_last = main_sdram_bankmachine7_source_last;
assign main_sdram_bankmachine7_sink_sink_payload_we = main_sdram_bankmachine7_source_payload_we;
assign main_sdram_bankmachine7_sink_sink_payload_addr = main_sdram_bankmachine7_source_payload_addr;
assign main_sdram_bankmachine7_source_source_ready = (main_sdram_bankmachine7_req_wdata_ready | main_sdram_bankmachine7_req_rdata_valid);
assign main_sdram_bankmachine7_req_lock = (main_sdram_bankmachine7_source_valid | main_sdram_bankmachine7_source_source_valid);
assign main_sdram_bankmachine7_row_hit = (main_sdram_bankmachine7_row == main_sdram_bankmachine7_source_source_payload_addr[20:8]);
assign main_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    main_sdram_bankmachine7_cmd_payload_a <= 13'd0;
    if (main_sdram_bankmachine7_row_col_n_addr_sel) begin
        main_sdram_bankmachine7_cmd_payload_a <= main_sdram_bankmachine7_source_source_payload_addr[20:8];
    end else begin
        main_sdram_bankmachine7_cmd_payload_a <= ((main_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_sdram_bankmachine7_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign main_sdram_bankmachine7_twtpcon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_cmd_payload_is_write);
assign main_sdram_bankmachine7_trccon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_row_open);
assign main_sdram_bankmachine7_trascon_valid = ((main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_ready) & main_sdram_bankmachine7_row_open);
always @(*) begin
    main_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((main_sdram_bankmachine7_source_valid & main_sdram_bankmachine7_source_source_valid)) begin
        if ((main_sdram_bankmachine7_source_payload_addr[20:8] != main_sdram_bankmachine7_source_source_payload_addr[20:8])) begin
            main_sdram_bankmachine7_auto_precharge <= (main_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign main_sdram_bankmachine7_syncfifo7_din = {main_sdram_bankmachine7_fifo_in_last, main_sdram_bankmachine7_fifo_in_first, main_sdram_bankmachine7_fifo_in_payload_addr, main_sdram_bankmachine7_fifo_in_payload_we};
assign {main_sdram_bankmachine7_fifo_out_last, main_sdram_bankmachine7_fifo_out_first, main_sdram_bankmachine7_fifo_out_payload_addr, main_sdram_bankmachine7_fifo_out_payload_we} = main_sdram_bankmachine7_syncfifo7_dout;
assign main_sdram_bankmachine7_sink_ready = main_sdram_bankmachine7_syncfifo7_writable;
assign main_sdram_bankmachine7_syncfifo7_we = main_sdram_bankmachine7_sink_valid;
assign main_sdram_bankmachine7_fifo_in_first = main_sdram_bankmachine7_sink_first;
assign main_sdram_bankmachine7_fifo_in_last = main_sdram_bankmachine7_sink_last;
assign main_sdram_bankmachine7_fifo_in_payload_we = main_sdram_bankmachine7_sink_payload_we;
assign main_sdram_bankmachine7_fifo_in_payload_addr = main_sdram_bankmachine7_sink_payload_addr;
assign main_sdram_bankmachine7_source_valid = main_sdram_bankmachine7_syncfifo7_readable;
assign main_sdram_bankmachine7_source_first = main_sdram_bankmachine7_fifo_out_first;
assign main_sdram_bankmachine7_source_last = main_sdram_bankmachine7_fifo_out_last;
assign main_sdram_bankmachine7_source_payload_we = main_sdram_bankmachine7_fifo_out_payload_we;
assign main_sdram_bankmachine7_source_payload_addr = main_sdram_bankmachine7_fifo_out_payload_addr;
assign main_sdram_bankmachine7_syncfifo7_re = main_sdram_bankmachine7_source_ready;
always @(*) begin
    main_sdram_bankmachine7_wrport_adr <= 3'd0;
    if (main_sdram_bankmachine7_replace) begin
        main_sdram_bankmachine7_wrport_adr <= (main_sdram_bankmachine7_produce - 1'd1);
    end else begin
        main_sdram_bankmachine7_wrport_adr <= main_sdram_bankmachine7_produce;
    end
end
assign main_sdram_bankmachine7_wrport_dat_w = main_sdram_bankmachine7_syncfifo7_din;
assign main_sdram_bankmachine7_wrport_we = (main_sdram_bankmachine7_syncfifo7_we & (main_sdram_bankmachine7_syncfifo7_writable | main_sdram_bankmachine7_replace));
assign main_sdram_bankmachine7_do_read = (main_sdram_bankmachine7_syncfifo7_readable & main_sdram_bankmachine7_syncfifo7_re);
assign main_sdram_bankmachine7_rdport_adr = main_sdram_bankmachine7_consume;
assign main_sdram_bankmachine7_syncfifo7_dout = main_sdram_bankmachine7_rdport_dat_r;
assign main_sdram_bankmachine7_syncfifo7_writable = (main_sdram_bankmachine7_level != 4'd8);
assign main_sdram_bankmachine7_syncfifo7_readable = (main_sdram_bankmachine7_level != 1'd0);
assign main_sdram_bankmachine7_pipe_valid_sink_ready = ((~main_sdram_bankmachine7_pipe_valid_source_valid) | main_sdram_bankmachine7_pipe_valid_source_ready);
assign main_sdram_bankmachine7_pipe_valid_sink_valid = main_sdram_bankmachine7_sink_sink_valid;
assign main_sdram_bankmachine7_sink_sink_ready = main_sdram_bankmachine7_pipe_valid_sink_ready;
assign main_sdram_bankmachine7_pipe_valid_sink_first = main_sdram_bankmachine7_sink_sink_first;
assign main_sdram_bankmachine7_pipe_valid_sink_last = main_sdram_bankmachine7_sink_sink_last;
assign main_sdram_bankmachine7_pipe_valid_sink_payload_we = main_sdram_bankmachine7_sink_sink_payload_we;
assign main_sdram_bankmachine7_pipe_valid_sink_payload_addr = main_sdram_bankmachine7_sink_sink_payload_addr;
assign main_sdram_bankmachine7_source_source_valid = main_sdram_bankmachine7_pipe_valid_source_valid;
assign main_sdram_bankmachine7_pipe_valid_source_ready = main_sdram_bankmachine7_source_source_ready;
assign main_sdram_bankmachine7_source_source_first = main_sdram_bankmachine7_pipe_valid_source_first;
assign main_sdram_bankmachine7_source_source_last = main_sdram_bankmachine7_pipe_valid_source_last;
assign main_sdram_bankmachine7_source_source_payload_we = main_sdram_bankmachine7_pipe_valid_source_payload_we;
assign main_sdram_bankmachine7_source_source_payload_addr = main_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine7_next_state <= 3'd0;
    main_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    main_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    main_sdram_bankmachine7_cmd_valid <= 1'd0;
    main_sdram_bankmachine7_refresh_gnt <= 1'd0;
    main_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    main_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    main_sdram_bankmachine7_row_close <= 1'd0;
    main_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    main_sdram_bankmachine7_row_open <= 1'd0;
    bankmachine7_next_state <= bankmachine7_state;
    case (bankmachine7_state)
        1'd1: begin
            if ((main_sdram_bankmachine7_twtpcon_ready & main_sdram_bankmachine7_trascon_ready)) begin
                main_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (main_sdram_bankmachine7_cmd_ready) begin
                    bankmachine7_next_state <= 3'd5;
                end
                main_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_sdram_bankmachine7_twtpcon_ready & main_sdram_bankmachine7_trascon_ready)) begin
                bankmachine7_next_state <= 3'd5;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_sdram_bankmachine7_trccon_ready) begin
                main_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
                main_sdram_bankmachine7_row_open <= 1'd1;
                main_sdram_bankmachine7_cmd_valid <= 1'd1;
                main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
                if (main_sdram_bankmachine7_cmd_ready) begin
                    bankmachine7_next_state <= 3'd6;
                end
                main_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_sdram_bankmachine7_twtpcon_ready) begin
                main_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
            main_sdram_bankmachine7_row_close <= 1'd1;
            main_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            if ((~main_sdram_bankmachine7_refresh_req)) begin
                bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine7_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (main_sdram_bankmachine7_refresh_req) begin
                bankmachine7_next_state <= 3'd4;
            end else begin
                if (main_sdram_bankmachine7_source_source_valid) begin
                    if (main_sdram_bankmachine7_row_opened) begin
                        if (main_sdram_bankmachine7_row_hit) begin
                            main_sdram_bankmachine7_cmd_valid <= 1'd1;
                            if (main_sdram_bankmachine7_source_source_payload_we) begin
                                main_sdram_bankmachine7_req_wdata_ready <= main_sdram_bankmachine7_cmd_ready;
                                main_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                                main_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                                main_sdram_bankmachine7_req_rdata_valid <= main_sdram_bankmachine7_cmd_ready;
                                main_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                            main_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                            if ((main_sdram_bankmachine7_cmd_ready & main_sdram_bankmachine7_auto_precharge)) begin
                                bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_sdram_settings = (main_a7ddrphy_rdphase_storage - 1'd1);
assign main_sdram_interface = (main_a7ddrphy_wrphase_storage - 1'd1);
assign main_sdram_trrdcon_valid = ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & ((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we)));
assign main_sdram_tfawcon_valid = ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & ((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we)));
assign main_sdram_ras_allowed = (main_sdram_trrdcon_ready & main_sdram_tfawcon_ready);
assign main_sdram_tccdcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_cmd_payload_is_write | main_sdram_choose_req_cmd_payload_is_read));
assign main_sdram_cas_allowed = main_sdram_tccdcon_ready;
assign main_sdram_twtrcon_valid = ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
assign main_sdram_read_available = ((((((((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_payload_is_read) | (main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_payload_is_read)) | (main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_payload_is_read)) | (main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_payload_is_read)) | (main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_payload_is_read)) | (main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_payload_is_read)) | (main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_payload_is_read)) | (main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_payload_is_read));
assign main_sdram_write_available = ((((((((main_sdram_bankmachine0_cmd_valid & main_sdram_bankmachine0_cmd_payload_is_write) | (main_sdram_bankmachine1_cmd_valid & main_sdram_bankmachine1_cmd_payload_is_write)) | (main_sdram_bankmachine2_cmd_valid & main_sdram_bankmachine2_cmd_payload_is_write)) | (main_sdram_bankmachine3_cmd_valid & main_sdram_bankmachine3_cmd_payload_is_write)) | (main_sdram_bankmachine4_cmd_valid & main_sdram_bankmachine4_cmd_payload_is_write)) | (main_sdram_bankmachine5_cmd_valid & main_sdram_bankmachine5_cmd_payload_is_write)) | (main_sdram_bankmachine6_cmd_valid & main_sdram_bankmachine6_cmd_payload_is_write)) | (main_sdram_bankmachine7_cmd_valid & main_sdram_bankmachine7_cmd_payload_is_write));
assign main_sdram_max_time0 = (main_sdram_time0 == 1'd0);
assign main_sdram_max_time1 = (main_sdram_time1 == 1'd0);
assign main_sdram_bankmachine0_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine1_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine2_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine3_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine4_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine5_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine6_refresh_req = main_sdram_cmd_valid;
assign main_sdram_bankmachine7_refresh_req = main_sdram_cmd_valid;
assign main_sdram_go_to_refresh = (((((((main_sdram_bankmachine0_refresh_gnt & main_sdram_bankmachine1_refresh_gnt) & main_sdram_bankmachine2_refresh_gnt) & main_sdram_bankmachine3_refresh_gnt) & main_sdram_bankmachine4_refresh_gnt) & main_sdram_bankmachine5_refresh_gnt) & main_sdram_bankmachine6_refresh_gnt) & main_sdram_bankmachine7_refresh_gnt);
assign main_sdram_interface_rdata = {main_sdram_dfi_p1_rddata, main_sdram_dfi_p0_rddata};
assign {main_sdram_dfi_p1_wrdata, main_sdram_dfi_p0_wrdata} = main_sdram_interface_wdata;
assign {main_sdram_dfi_p1_wrdata_mask, main_sdram_dfi_p0_wrdata_mask} = (~main_sdram_interface_wdata_we);
always @(*) begin
    main_sdram_choose_cmd_requests <= 8'd0;
    main_sdram_choose_cmd_requests[0] <= (main_sdram_bankmachine0_cmd_valid & (((main_sdram_bankmachine0_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine0_cmd_payload_ras & (~main_sdram_bankmachine0_cmd_payload_cas)) & (~main_sdram_bankmachine0_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine0_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine0_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_requests[1] <= (main_sdram_bankmachine1_cmd_valid & (((main_sdram_bankmachine1_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine1_cmd_payload_ras & (~main_sdram_bankmachine1_cmd_payload_cas)) & (~main_sdram_bankmachine1_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine1_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine1_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_requests[2] <= (main_sdram_bankmachine2_cmd_valid & (((main_sdram_bankmachine2_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine2_cmd_payload_ras & (~main_sdram_bankmachine2_cmd_payload_cas)) & (~main_sdram_bankmachine2_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine2_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine2_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_requests[3] <= (main_sdram_bankmachine3_cmd_valid & (((main_sdram_bankmachine3_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine3_cmd_payload_ras & (~main_sdram_bankmachine3_cmd_payload_cas)) & (~main_sdram_bankmachine3_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine3_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine3_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_requests[4] <= (main_sdram_bankmachine4_cmd_valid & (((main_sdram_bankmachine4_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine4_cmd_payload_ras & (~main_sdram_bankmachine4_cmd_payload_cas)) & (~main_sdram_bankmachine4_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine4_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine4_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_requests[5] <= (main_sdram_bankmachine5_cmd_valid & (((main_sdram_bankmachine5_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine5_cmd_payload_ras & (~main_sdram_bankmachine5_cmd_payload_cas)) & (~main_sdram_bankmachine5_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine5_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine5_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_requests[6] <= (main_sdram_bankmachine6_cmd_valid & (((main_sdram_bankmachine6_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine6_cmd_payload_ras & (~main_sdram_bankmachine6_cmd_payload_cas)) & (~main_sdram_bankmachine6_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine6_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine6_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
    main_sdram_choose_cmd_requests[7] <= (main_sdram_bankmachine7_cmd_valid & (((main_sdram_bankmachine7_cmd_payload_is_cmd & main_sdram_choose_cmd_want_cmds) & ((~((main_sdram_bankmachine7_cmd_payload_ras & (~main_sdram_bankmachine7_cmd_payload_cas)) & (~main_sdram_bankmachine7_cmd_payload_we))) | main_sdram_choose_cmd_want_activates)) | ((main_sdram_bankmachine7_cmd_payload_is_read == main_sdram_choose_cmd_want_reads) & (main_sdram_bankmachine7_cmd_payload_is_write == main_sdram_choose_cmd_want_writes))));
end
assign main_sdram_choose_cmd_request = main_sdram_choose_cmd_requests;
assign main_sdram_choose_cmd_cmd_valid = rhs_self16;
assign main_sdram_choose_cmd_cmd_payload_a = rhs_self17;
assign main_sdram_choose_cmd_cmd_payload_ba = rhs_self18;
assign main_sdram_choose_cmd_cmd_payload_is_read = rhs_self19;
assign main_sdram_choose_cmd_cmd_payload_is_write = rhs_self20;
assign main_sdram_choose_cmd_cmd_payload_is_cmd = rhs_self21;
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_cas <= t_self0;
    end
end
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_ras <= t_self1;
    end
end
always @(*) begin
    main_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_sdram_choose_cmd_cmd_valid) begin
        main_sdram_choose_cmd_cmd_payload_we <= t_self2;
    end
end
assign main_sdram_choose_cmd_ce = (main_sdram_choose_cmd_cmd_ready | (~main_sdram_choose_cmd_cmd_valid));
always @(*) begin
    main_sdram_choose_req_requests <= 8'd0;
    main_sdram_choose_req_requests[0] <= (main_sdram_bankmachine0_cmd_valid & (((main_sdram_bankmachine0_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine0_cmd_payload_ras & (~main_sdram_bankmachine0_cmd_payload_cas)) & (~main_sdram_bankmachine0_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine0_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine0_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_requests[1] <= (main_sdram_bankmachine1_cmd_valid & (((main_sdram_bankmachine1_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine1_cmd_payload_ras & (~main_sdram_bankmachine1_cmd_payload_cas)) & (~main_sdram_bankmachine1_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine1_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine1_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_requests[2] <= (main_sdram_bankmachine2_cmd_valid & (((main_sdram_bankmachine2_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine2_cmd_payload_ras & (~main_sdram_bankmachine2_cmd_payload_cas)) & (~main_sdram_bankmachine2_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine2_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine2_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_requests[3] <= (main_sdram_bankmachine3_cmd_valid & (((main_sdram_bankmachine3_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine3_cmd_payload_ras & (~main_sdram_bankmachine3_cmd_payload_cas)) & (~main_sdram_bankmachine3_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine3_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine3_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_requests[4] <= (main_sdram_bankmachine4_cmd_valid & (((main_sdram_bankmachine4_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine4_cmd_payload_ras & (~main_sdram_bankmachine4_cmd_payload_cas)) & (~main_sdram_bankmachine4_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine4_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine4_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_requests[5] <= (main_sdram_bankmachine5_cmd_valid & (((main_sdram_bankmachine5_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine5_cmd_payload_ras & (~main_sdram_bankmachine5_cmd_payload_cas)) & (~main_sdram_bankmachine5_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine5_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine5_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_requests[6] <= (main_sdram_bankmachine6_cmd_valid & (((main_sdram_bankmachine6_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine6_cmd_payload_ras & (~main_sdram_bankmachine6_cmd_payload_cas)) & (~main_sdram_bankmachine6_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine6_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine6_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
    main_sdram_choose_req_requests[7] <= (main_sdram_bankmachine7_cmd_valid & (((main_sdram_bankmachine7_cmd_payload_is_cmd & main_sdram_choose_req_want_cmds) & ((~((main_sdram_bankmachine7_cmd_payload_ras & (~main_sdram_bankmachine7_cmd_payload_cas)) & (~main_sdram_bankmachine7_cmd_payload_we))) | main_sdram_choose_req_want_activates)) | ((main_sdram_bankmachine7_cmd_payload_is_read == main_sdram_choose_req_want_reads) & (main_sdram_bankmachine7_cmd_payload_is_write == main_sdram_choose_req_want_writes))));
end
assign main_sdram_choose_req_request = main_sdram_choose_req_requests;
assign main_sdram_choose_req_cmd_valid = rhs_self22;
assign main_sdram_choose_req_cmd_payload_a = rhs_self23;
assign main_sdram_choose_req_cmd_payload_ba = rhs_self24;
assign main_sdram_choose_req_cmd_payload_is_read = rhs_self25;
assign main_sdram_choose_req_cmd_payload_is_write = rhs_self26;
assign main_sdram_choose_req_cmd_payload_is_cmd = rhs_self27;
always @(*) begin
    main_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_cas <= t_self3;
    end
end
always @(*) begin
    main_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_ras <= t_self4;
    end
end
always @(*) begin
    main_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (main_sdram_choose_req_cmd_valid) begin
        main_sdram_choose_req_cmd_payload_we <= t_self5;
    end
end
always @(*) begin
    main_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 1'd0))) begin
        main_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 1'd0))) begin
        main_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 1'd1))) begin
        main_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 1'd1))) begin
        main_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 2'd2))) begin
        main_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 2'd2))) begin
        main_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 2'd3))) begin
        main_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 2'd3))) begin
        main_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd4))) begin
        main_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd4))) begin
        main_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd5))) begin
        main_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd5))) begin
        main_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd6))) begin
        main_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd6))) begin
        main_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & (main_sdram_choose_cmd_grant == 3'd7))) begin
        main_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & (main_sdram_choose_req_grant == 3'd7))) begin
        main_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign main_sdram_choose_req_ce = (main_sdram_choose_req_cmd_ready | (~main_sdram_choose_req_cmd_valid));
assign main_sdram_dfi_p0_reset_n = 1'd1;
assign main_sdram_dfi_p0_cke = {1{main_sdram_steerer0}};
assign main_sdram_dfi_p0_odt = {1{main_sdram_steerer1}};
assign main_sdram_dfi_p1_reset_n = 1'd1;
assign main_sdram_dfi_p1_cke = {1{main_sdram_steerer2}};
assign main_sdram_dfi_p1_odt = {1{main_sdram_steerer3}};
always @(*) begin
    main_sdram_choose_cmd_cmd_ready <= 1'd0;
    main_sdram_choose_cmd_want_activates <= 1'd0;
    main_sdram_choose_req_cmd_ready <= 1'd0;
    main_sdram_choose_req_want_reads <= 1'd0;
    main_sdram_choose_req_want_writes <= 1'd0;
    main_sdram_cmd_ready <= 1'd0;
    main_sdram_en0 <= 1'd0;
    main_sdram_en1 <= 1'd0;
    main_sdram_steerer_sel0 <= 2'd0;
    main_sdram_steerer_sel1 <= 2'd0;
    multiplexer_next_state <= 4'd0;
    multiplexer_next_state <= multiplexer_state;
    case (multiplexer_state)
        1'd1: begin
            main_sdram_en1 <= 1'd1;
            main_sdram_choose_req_want_writes <= 1'd1;
            if (1'd0) begin
                main_sdram_choose_req_cmd_ready <= (main_sdram_cas_allowed & ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed));
            end else begin
                main_sdram_choose_cmd_want_activates <= main_sdram_ras_allowed;
                main_sdram_choose_cmd_cmd_ready <= ((~((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we))) | main_sdram_ras_allowed);
                main_sdram_choose_req_cmd_ready <= main_sdram_cas_allowed;
            end
            main_sdram_steerer_sel0 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 1'd0)) begin
                main_sdram_steerer_sel0 <= 2'd2;
            end
            if ((main_sdram_interface == 1'd0)) begin
                main_sdram_steerer_sel0 <= 1'd1;
            end
            main_sdram_steerer_sel1 <= 1'd0;
            if ((main_a7ddrphy_wrphase_storage == 1'd1)) begin
                main_sdram_steerer_sel1 <= 2'd2;
            end
            if ((main_sdram_interface == 1'd1)) begin
                main_sdram_steerer_sel1 <= 1'd1;
            end
            if (main_sdram_read_available) begin
                if (((~main_sdram_write_available) | main_sdram_max_time1)) begin
                    multiplexer_next_state <= 2'd3;
                end
            end
            if (main_sdram_go_to_refresh) begin
                multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_sdram_steerer_sel0 <= 2'd3;
            main_sdram_cmd_ready <= 1'd1;
            if (main_sdram_cmd_last) begin
                multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (main_sdram_twtrcon_ready) begin
                multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            multiplexer_next_state <= 1'd1;
        end
        default: begin
            main_sdram_en0 <= 1'd1;
            main_sdram_choose_req_want_reads <= 1'd1;
            if (1'd0) begin
                main_sdram_choose_req_cmd_ready <= (main_sdram_cas_allowed & ((~((main_sdram_choose_req_cmd_payload_ras & (~main_sdram_choose_req_cmd_payload_cas)) & (~main_sdram_choose_req_cmd_payload_we))) | main_sdram_ras_allowed));
            end else begin
                main_sdram_choose_cmd_want_activates <= main_sdram_ras_allowed;
                main_sdram_choose_cmd_cmd_ready <= ((~((main_sdram_choose_cmd_cmd_payload_ras & (~main_sdram_choose_cmd_cmd_payload_cas)) & (~main_sdram_choose_cmd_cmd_payload_we))) | main_sdram_ras_allowed);
                main_sdram_choose_req_cmd_ready <= main_sdram_cas_allowed;
            end
            main_sdram_steerer_sel0 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 1'd0)) begin
                main_sdram_steerer_sel0 <= 2'd2;
            end
            if ((main_sdram_settings == 1'd0)) begin
                main_sdram_steerer_sel0 <= 1'd1;
            end
            main_sdram_steerer_sel1 <= 1'd0;
            if ((main_a7ddrphy_rdphase_storage == 1'd1)) begin
                main_sdram_steerer_sel1 <= 2'd2;
            end
            if ((main_sdram_settings == 1'd1)) begin
                main_sdram_steerer_sel1 <= 1'd1;
            end
            if (main_sdram_write_available) begin
                if (((~main_sdram_read_available) | main_sdram_max_time0)) begin
                    multiplexer_next_state <= 3'd4;
                end
            end
            if (main_sdram_go_to_refresh) begin
                multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign roundrobin0_request = {(((main_litedramcrossbar_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked2 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid), (((main_litedramnativeport1_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked1 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid), (((main_litedramnativeport0_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked0 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid)};
assign roundrobin0_ce = ((~main_sdram_interface_bank0_valid) & (~main_sdram_interface_bank0_lock));
assign main_sdram_interface_bank0_addr = rhs_self28;
assign main_sdram_interface_bank0_we = rhs_self29;
assign main_sdram_interface_bank0_valid = rhs_self30;
assign roundrobin1_request = {(((main_litedramcrossbar_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked5 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid), (((main_litedramnativeport1_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked4 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid), (((main_litedramnativeport0_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked3 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid)};
assign roundrobin1_ce = ((~main_sdram_interface_bank1_valid) & (~main_sdram_interface_bank1_lock));
assign main_sdram_interface_bank1_addr = rhs_self31;
assign main_sdram_interface_bank1_we = rhs_self32;
assign main_sdram_interface_bank1_valid = rhs_self33;
assign roundrobin2_request = {(((main_litedramcrossbar_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked8 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid), (((main_litedramnativeport1_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked7 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid), (((main_litedramnativeport0_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked6 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid)};
assign roundrobin2_ce = ((~main_sdram_interface_bank2_valid) & (~main_sdram_interface_bank2_lock));
assign main_sdram_interface_bank2_addr = rhs_self34;
assign main_sdram_interface_bank2_we = rhs_self35;
assign main_sdram_interface_bank2_valid = rhs_self36;
assign roundrobin3_request = {(((main_litedramcrossbar_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked11 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid), (((main_litedramnativeport1_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked10 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid), (((main_litedramnativeport0_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked9 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid)};
assign roundrobin3_ce = ((~main_sdram_interface_bank3_valid) & (~main_sdram_interface_bank3_lock));
assign main_sdram_interface_bank3_addr = rhs_self37;
assign main_sdram_interface_bank3_we = rhs_self38;
assign main_sdram_interface_bank3_valid = rhs_self39;
assign roundrobin4_request = {(((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked14 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid), (((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked13 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid), (((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked12 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid)};
assign roundrobin4_ce = ((~main_sdram_interface_bank4_valid) & (~main_sdram_interface_bank4_lock));
assign main_sdram_interface_bank4_addr = rhs_self40;
assign main_sdram_interface_bank4_we = rhs_self41;
assign main_sdram_interface_bank4_valid = rhs_self42;
assign roundrobin5_request = {(((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked17 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid), (((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked16 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid), (((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked15 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid)};
assign roundrobin5_ce = ((~main_sdram_interface_bank5_valid) & (~main_sdram_interface_bank5_lock));
assign main_sdram_interface_bank5_addr = rhs_self43;
assign main_sdram_interface_bank5_we = rhs_self44;
assign main_sdram_interface_bank5_valid = rhs_self45;
assign roundrobin6_request = {(((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked20 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid), (((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked19 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid), (((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked18 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid)};
assign roundrobin6_ce = ((~main_sdram_interface_bank6_valid) & (~main_sdram_interface_bank6_lock));
assign main_sdram_interface_bank6_addr = rhs_self46;
assign main_sdram_interface_bank6_we = rhs_self47;
assign main_sdram_interface_bank6_valid = rhs_self48;
assign roundrobin7_request = {(((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked23 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid), (((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked22 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid), (((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked21 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid)};
assign roundrobin7_ce = ((~main_sdram_interface_bank7_valid) & (~main_sdram_interface_bank7_lock));
assign main_sdram_interface_bank7_addr = rhs_self49;
assign main_sdram_interface_bank7_we = rhs_self50;
assign main_sdram_interface_bank7_valid = rhs_self51;
assign main_litedramnativeport0_cmd_ready = ((((((((1'd0 | (((roundrobin0_grant == 1'd0) & ((main_litedramnativeport0_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked0 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd0) & ((main_litedramnativeport0_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked3 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd0) & ((main_litedramnativeport0_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked6 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd0) & ((main_litedramnativeport0_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked9 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank3_ready)) | (((roundrobin4_grant == 1'd0) & ((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked12 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank4_ready)) | (((roundrobin5_grant == 1'd0) & ((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked15 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank5_ready)) | (((roundrobin6_grant == 1'd0) & ((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked18 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & main_sdram_interface_bank6_ready)) | (((roundrobin7_grant == 1'd0) & ((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked21 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0)))))) & main_sdram_interface_bank7_ready));
assign main_litedramnativeport1_cmd_ready = ((((((((1'd0 | (((roundrobin0_grant == 1'd1) & ((main_litedramnativeport1_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked1 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd1) & ((main_litedramnativeport1_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked4 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd1) & ((main_litedramnativeport1_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked7 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd1) & ((main_litedramnativeport1_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked10 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank3_ready)) | (((roundrobin4_grant == 1'd1) & ((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked13 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank4_ready)) | (((roundrobin5_grant == 1'd1) & ((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked16 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank5_ready)) | (((roundrobin6_grant == 1'd1) & ((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked19 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & main_sdram_interface_bank6_ready)) | (((roundrobin7_grant == 1'd1) & ((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked22 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1)))))) & main_sdram_interface_bank7_ready));
assign main_litedramcrossbar_cmd_ready = ((((((((1'd0 | (((roundrobin0_grant == 2'd2) & ((main_litedramcrossbar_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked2 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2)))))) & main_sdram_interface_bank0_ready)) | (((roundrobin1_grant == 2'd2) & ((main_litedramcrossbar_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked5 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2)))))) & main_sdram_interface_bank1_ready)) | (((roundrobin2_grant == 2'd2) & ((main_litedramcrossbar_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked8 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2)))))) & main_sdram_interface_bank2_ready)) | (((roundrobin3_grant == 2'd2) & ((main_litedramcrossbar_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked11 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2)))))) & main_sdram_interface_bank3_ready)) | (((roundrobin4_grant == 2'd2) & ((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked14 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2)))))) & main_sdram_interface_bank4_ready)) | (((roundrobin5_grant == 2'd2) & ((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked17 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2)))))) & main_sdram_interface_bank5_ready)) | (((roundrobin6_grant == 2'd2) & ((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked20 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2)))))) & main_sdram_interface_bank6_ready)) | (((roundrobin7_grant == 2'd2) & ((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked23 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2)))))) & main_sdram_interface_bank7_ready));
assign main_litedramnativeport0_wdata_ready = new_master_wdata_ready0;
assign main_litedramnativeport1_wdata_ready = new_master_wdata_ready1;
assign main_litedramcrossbar_wdata_ready = new_master_wdata_ready2;
assign main_litedramnativeport0_rdata_valid = new_master_rdata_valid8;
assign main_litedramnativeport1_rdata_valid = new_master_rdata_valid17;
assign main_litedramcrossbar_rdata_valid = new_master_rdata_valid26;
always @(*) begin
    main_sdram_interface_wdata <= 64'd0;
    main_sdram_interface_wdata_we <= 8'd0;
    case ({new_master_wdata_ready2, new_master_wdata_ready1, new_master_wdata_ready0})
        1'd1: begin
            main_sdram_interface_wdata <= main_litedramnativeport0_wdata_payload_data;
            main_sdram_interface_wdata_we <= main_litedramnativeport0_wdata_payload_we;
        end
        2'd2: begin
            main_sdram_interface_wdata <= main_litedramnativeport1_wdata_payload_data;
            main_sdram_interface_wdata_we <= main_litedramnativeport1_wdata_payload_we;
        end
        3'd4: begin
            main_sdram_interface_wdata <= main_litedramcrossbar_wdata_payload_data;
            main_sdram_interface_wdata_we <= main_litedramcrossbar_wdata_payload_we;
        end
        default: begin
            main_sdram_interface_wdata <= 1'd0;
            main_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign main_litedramnativeport0_rdata_payload_data = main_sdram_interface_rdata;
assign main_litedramnativeport1_rdata_payload_data = main_sdram_interface_rdata;
assign main_litedramcrossbar_rdata_payload_data = main_sdram_interface_rdata;
assign main_ethphy_liteethphyrmiitx_speed = main_ethphy_liteethphyrmiirx_speed0;
assign eth_rx_clk = eth_clk;
assign eth_tx_clk = eth_clk;
assign main_ethphy_reset0 = (main_ethphy_reset_storage | main_ethphy_reset1);
assign eth_rst_n = (~main_ethphy_reset0);
assign main_ethphy_counter_done = (main_ethphy_counter == 9'd256);
assign main_ethphy_counter_ce = (~main_ethphy_counter_done);
assign main_ethphy_reset1 = (~main_ethphy_counter_done);
assign main_ethphy_liteethphyrmiitx_rst = (~main_ethphy_liteethphyrmiitx_sink_valid);
assign main_ethphy_liteethphyrmiitx_converter_sink_valid = main_ethphy_liteethphyrmiitx_sink_valid;
assign main_ethphy_liteethphyrmiitx_sink_ready = main_ethphy_liteethphyrmiitx_converter_sink_ready;
assign main_ethphy_liteethphyrmiitx_converter_sink_payload_data = main_ethphy_liteethphyrmiitx_sink_payload_data;
assign main_ethphy_liteethphyrmiitx_source_source_ready = main_ethphy_liteethphyrmiitx_ce;
assign main_ethphy_liteethphyrmiitx_ce = (main_ethphy_liteethphyrmiitx_timer == 1'd0);
assign main_ethphy_liteethphyrmiitx_source_source_valid = main_ethphy_liteethphyrmiitx_converter_source_valid;
assign main_ethphy_liteethphyrmiitx_converter_source_ready = main_ethphy_liteethphyrmiitx_source_source_ready;
assign main_ethphy_liteethphyrmiitx_source_source_first = main_ethphy_liteethphyrmiitx_converter_source_first;
assign main_ethphy_liteethphyrmiitx_source_source_last = main_ethphy_liteethphyrmiitx_converter_source_last;
assign main_ethphy_liteethphyrmiitx_source_source_payload_data = main_ethphy_liteethphyrmiitx_converter_source_payload_data;
assign main_ethphy_liteethphyrmiitx_converter_first = (main_ethphy_liteethphyrmiitx_converter_mux == 1'd0);
assign main_ethphy_liteethphyrmiitx_converter_last = (main_ethphy_liteethphyrmiitx_converter_mux == 2'd3);
assign main_ethphy_liteethphyrmiitx_converter_source_valid = main_ethphy_liteethphyrmiitx_converter_sink_valid;
assign main_ethphy_liteethphyrmiitx_converter_source_first = (main_ethphy_liteethphyrmiitx_converter_sink_first & main_ethphy_liteethphyrmiitx_converter_first);
assign main_ethphy_liteethphyrmiitx_converter_source_last = (main_ethphy_liteethphyrmiitx_converter_sink_last & main_ethphy_liteethphyrmiitx_converter_last);
assign main_ethphy_liteethphyrmiitx_converter_sink_ready = (main_ethphy_liteethphyrmiitx_converter_last & main_ethphy_liteethphyrmiitx_converter_source_ready);
always @(*) begin
    main_ethphy_liteethphyrmiitx_converter_source_payload_data <= 2'd0;
    case (main_ethphy_liteethphyrmiitx_converter_mux)
        1'd0: begin
            main_ethphy_liteethphyrmiitx_converter_source_payload_data <= main_ethphy_liteethphyrmiitx_converter_sink_payload_data[1:0];
        end
        1'd1: begin
            main_ethphy_liteethphyrmiitx_converter_source_payload_data <= main_ethphy_liteethphyrmiitx_converter_sink_payload_data[3:2];
        end
        2'd2: begin
            main_ethphy_liteethphyrmiitx_converter_source_payload_data <= main_ethphy_liteethphyrmiitx_converter_sink_payload_data[5:4];
        end
        default: begin
            main_ethphy_liteethphyrmiitx_converter_source_payload_data <= main_ethphy_liteethphyrmiitx_converter_sink_payload_data[7:6];
        end
    endcase
end
assign main_ethphy_liteethphyrmiitx_converter_source_payload_valid_token_count = main_ethphy_liteethphyrmiitx_converter_last;
always @(*) begin
    main_ethphy_liteethphyrmiirx_crs_first <= 1'd0;
    main_ethphy_liteethphyrmiirx_crs_last <= 1'd0;
    if (main_ethphy_liteethphyrmiirx_ce) begin
        main_ethphy_liteethphyrmiirx_crs_first <= (main_ethphy_liteethphyrmiirx_crs_dv & (main_ethphy_liteethphyrmiirx_rx_data != 1'd0));
        main_ethphy_liteethphyrmiirx_crs_last <= ((~main_ethphy_liteethphyrmiirx_crs_dv) & (~main_ethphy_liteethphyrmiirx_crs_dv_d));
    end
end
assign main_ethphy_liteethphyrmiirx_delay_sink_valid = (main_ethphy_liteethphyrmiirx_crs_first | (main_ethphy_liteethphyrmiirx_crs_run & main_ethphy_liteethphyrmiirx_ce));
assign main_ethphy_liteethphyrmiirx_delay_sink_payload_data = main_ethphy_liteethphyrmiirx_rx_data;
assign main_ethphy_liteethphyrmiirx_converter_sink_payload_data = main_ethphy_liteethphyrmiirx_delay_source_payload_data;
always @(*) begin
    main_ethphy_liteethphyrmiirx_converter_sink_last <= 1'd0;
    main_ethphy_liteethphyrmiirx_converter_sink_valid <= 1'd0;
    main_ethphy_liteethphyrmiirx_delay_source_ready <= 1'd0;
    main_ethphy_liteethphyrmiirx_delay_source_ready <= (~main_ethphy_liteethphyrmiirx_crs_run);
    if ((main_ethphy_liteethphyrmiirx_crs_run & main_ethphy_liteethphyrmiirx_ce)) begin
        main_ethphy_liteethphyrmiirx_converter_sink_valid <= main_ethphy_liteethphyrmiirx_delay_source_valid;
        main_ethphy_liteethphyrmiirx_delay_source_ready <= main_ethphy_liteethphyrmiirx_converter_sink_ready;
        main_ethphy_liteethphyrmiirx_converter_sink_last <= main_ethphy_liteethphyrmiirx_crs_last;
    end
end
assign main_ethphy_liteethphyrmiirx_source_source_valid0 = main_ethphy_liteethphyrmiirx_source_source_valid1;
assign main_ethphy_liteethphyrmiirx_source_source_ready1 = main_ethphy_liteethphyrmiirx_source_source_ready0;
assign main_ethphy_liteethphyrmiirx_source_source_first0 = main_ethphy_liteethphyrmiirx_source_source_first1;
assign main_ethphy_liteethphyrmiirx_source_source_last0 = main_ethphy_liteethphyrmiirx_source_source_last1;
assign main_ethphy_liteethphyrmiirx_source_source_payload_data0 = main_ethphy_liteethphyrmiirx_source_source_payload_data1;
assign main_ethphy_liteethphyrmiirx_speed0 = main_ethphy_liteethphyrmiirx_speed1;
assign main_ethphy_liteethphyrmiirx_ce = (main_ethphy_liteethphyrmiirx_timer == 1'd0);
assign main_ethphy_liteethphyrmiirx_source_source_valid1 = main_ethphy_liteethphyrmiirx_converter_source_valid;
assign main_ethphy_liteethphyrmiirx_converter_source_ready = main_ethphy_liteethphyrmiirx_source_source_ready1;
assign main_ethphy_liteethphyrmiirx_source_source_first1 = main_ethphy_liteethphyrmiirx_converter_source_first;
assign main_ethphy_liteethphyrmiirx_source_source_last1 = main_ethphy_liteethphyrmiirx_converter_source_last;
assign main_ethphy_liteethphyrmiirx_source_source_payload_data1 = main_ethphy_liteethphyrmiirx_converter_source_payload_data;
assign main_ethphy_liteethphyrmiirx_converter_sink_ready = ((~main_ethphy_liteethphyrmiirx_converter_strobe_all) | main_ethphy_liteethphyrmiirx_converter_source_ready);
assign main_ethphy_liteethphyrmiirx_converter_source_valid = main_ethphy_liteethphyrmiirx_converter_strobe_all;
assign main_ethphy_liteethphyrmiirx_converter_load_part = (main_ethphy_liteethphyrmiirx_converter_sink_valid & main_ethphy_liteethphyrmiirx_converter_sink_ready);
assign main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_ready = ((~main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_valid) | main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_ready);
assign main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_valid = main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_valid;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_ready = main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_ready;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_first = main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_first;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_last = main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_last;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_payload_data = main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_payload_data;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_valid = main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_valid;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_ready = main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_ready;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_first = main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_first;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_last = main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_last;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_payload_data = main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_payload_data;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_ready = ((~main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_valid) | main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_ready);
assign main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_valid = main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_valid;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_ready = main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_ready;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_first = main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_first;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_last = main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_last;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_payload_data = main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_payload_data;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_valid = main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_valid;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_ready = main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_ready;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_first = main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_first;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_last = main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_last;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_payload_data = main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_payload_data;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_valid = main_ethphy_liteethphyrmiirx_delay_sink_valid;
assign main_ethphy_liteethphyrmiirx_delay_sink_ready = main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_ready;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_first = main_ethphy_liteethphyrmiirx_delay_sink_first;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_last = main_ethphy_liteethphyrmiirx_delay_sink_last;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_sink_sink_payload_data = main_ethphy_liteethphyrmiirx_delay_sink_payload_data;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_valid = main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_valid;
assign main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_ready = main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_ready;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_first = main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_first;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_last = main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_last;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_sink_sink_payload_data = main_ethphy_liteethphyrmiirx_delay_buffer0_source_source_payload_data;
assign main_ethphy_liteethphyrmiirx_delay_source_valid = main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_valid;
assign main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_ready = main_ethphy_liteethphyrmiirx_delay_source_ready;
assign main_ethphy_liteethphyrmiirx_delay_source_first = main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_first;
assign main_ethphy_liteethphyrmiirx_delay_source_last = main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_last;
assign main_ethphy_liteethphyrmiirx_delay_source_payload_data = main_ethphy_liteethphyrmiirx_delay_buffer1_source_source_payload_data;
always @(*) begin
    liteethphyrmii_next_state <= 2'd0;
    main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value0 <= 10'd0;
    main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value_ce0 <= 1'd0;
    main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value1 <= 1'd0;
    main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value_ce1 <= 1'd0;
    liteethphyrmii_next_state <= liteethphyrmii_state;
    case (liteethphyrmii_state)
        1'd1: begin
            main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value0 <= (main_ethphy_liteethphyrmiirx_count + 1'd1);
            main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value_ce0 <= 1'd1;
            if (main_ethphy_liteethphyrmiirx_rx_data_i[0]) begin
                if ((main_ethphy_liteethphyrmiirx_count < 5'd20)) begin
                    main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value1 <= 1'd1;
                    main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value_ce1 <= 1'd1;
                end else begin
                    main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value1 <= 1'd0;
                    main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value_ce1 <= 1'd1;
                end
                liteethphyrmii_next_state <= 2'd2;
            end
            if ((~main_ethphy_liteethphyrmiirx_crs_dv_i)) begin
                liteethphyrmii_next_state <= 2'd2;
            end
        end
        2'd2: begin
            if (main_ethphy_liteethphyrmiirx_crs_last) begin
                liteethphyrmii_next_state <= 1'd0;
            end
        end
        default: begin
            if (main_ethphy_liteethphyrmiirx_crs_dv_i) begin
                main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value0 <= 1'd0;
                main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value_ce0 <= 1'd1;
                liteethphyrmii_next_state <= 1'd1;
            end
        end
    endcase
end
assign eth_mdc = main_ethphy__w_storage[0];
assign main_ethphy_data_oe = main_ethphy__w_storage[1];
assign main_ethphy_data_w = main_ethphy__w_storage[2];
assign main_core_sink_valid = main_wishbone_interface_source_valid;
assign main_wishbone_interface_source_ready = main_core_sink_ready;
assign main_core_sink_first = main_wishbone_interface_source_first;
assign main_core_sink_last = main_wishbone_interface_source_last;
assign main_core_sink_payload_data = main_wishbone_interface_source_payload_data;
assign main_core_sink_payload_last_be = main_wishbone_interface_source_payload_last_be;
assign main_core_sink_payload_error = main_wishbone_interface_source_payload_error;
assign main_wishbone_interface_sink_valid = main_core_source_valid;
assign main_core_source_ready = main_wishbone_interface_sink_ready;
assign main_wishbone_interface_sink_first = main_core_source_first;
assign main_wishbone_interface_sink_last = main_core_source_last;
assign main_wishbone_interface_sink_payload_data = main_core_source_payload_data;
assign main_wishbone_interface_sink_payload_last_be = main_core_source_payload_last_be;
assign main_wishbone_interface_sink_payload_error = main_core_source_payload_error;
assign main_core_tx_cdc_cdc_sink_valid = main_core_tx_cdc_sink_sink_valid;
assign main_core_tx_cdc_sink_sink_ready = main_core_tx_cdc_cdc_sink_ready;
assign main_core_tx_cdc_cdc_sink_first = main_core_tx_cdc_sink_sink_first;
assign main_core_tx_cdc_cdc_sink_last = main_core_tx_cdc_sink_sink_last;
assign main_core_tx_cdc_cdc_sink_payload_data = main_core_tx_cdc_sink_sink_payload_data;
assign main_core_tx_cdc_cdc_sink_payload_last_be = main_core_tx_cdc_sink_sink_payload_last_be;
assign main_core_tx_cdc_cdc_sink_payload_error = main_core_tx_cdc_sink_sink_payload_error;
assign main_core_tx_cdc_source_source_valid = main_core_tx_cdc_cdc_source_valid;
assign main_core_tx_cdc_cdc_source_ready = main_core_tx_cdc_source_source_ready;
assign main_core_tx_cdc_source_source_first = main_core_tx_cdc_cdc_source_first;
assign main_core_tx_cdc_source_source_last = main_core_tx_cdc_cdc_source_last;
assign main_core_tx_cdc_source_source_payload_data = main_core_tx_cdc_cdc_source_payload_data;
assign main_core_tx_cdc_source_source_payload_last_be = main_core_tx_cdc_cdc_source_payload_last_be;
assign main_core_tx_cdc_source_source_payload_error = main_core_tx_cdc_cdc_source_payload_error;
assign main_core_tx_cdc_cdc_asyncfifo_din = {main_core_tx_cdc_cdc_fifo_in_last, main_core_tx_cdc_cdc_fifo_in_first, main_core_tx_cdc_cdc_fifo_in_payload_error, main_core_tx_cdc_cdc_fifo_in_payload_last_be, main_core_tx_cdc_cdc_fifo_in_payload_data};
assign {main_core_tx_cdc_cdc_fifo_out_last, main_core_tx_cdc_cdc_fifo_out_first, main_core_tx_cdc_cdc_fifo_out_payload_error, main_core_tx_cdc_cdc_fifo_out_payload_last_be, main_core_tx_cdc_cdc_fifo_out_payload_data} = main_core_tx_cdc_cdc_asyncfifo_dout;
assign main_core_tx_cdc_cdc_sink_ready = main_core_tx_cdc_cdc_asyncfifo_writable;
assign main_core_tx_cdc_cdc_asyncfifo_we = main_core_tx_cdc_cdc_sink_valid;
assign main_core_tx_cdc_cdc_fifo_in_first = main_core_tx_cdc_cdc_sink_first;
assign main_core_tx_cdc_cdc_fifo_in_last = main_core_tx_cdc_cdc_sink_last;
assign main_core_tx_cdc_cdc_fifo_in_payload_data = main_core_tx_cdc_cdc_sink_payload_data;
assign main_core_tx_cdc_cdc_fifo_in_payload_last_be = main_core_tx_cdc_cdc_sink_payload_last_be;
assign main_core_tx_cdc_cdc_fifo_in_payload_error = main_core_tx_cdc_cdc_sink_payload_error;
assign main_core_tx_cdc_cdc_source_valid = main_core_tx_cdc_cdc_asyncfifo_readable;
assign main_core_tx_cdc_cdc_source_first = main_core_tx_cdc_cdc_fifo_out_first;
assign main_core_tx_cdc_cdc_source_last = main_core_tx_cdc_cdc_fifo_out_last;
assign main_core_tx_cdc_cdc_source_payload_data = main_core_tx_cdc_cdc_fifo_out_payload_data;
assign main_core_tx_cdc_cdc_source_payload_last_be = main_core_tx_cdc_cdc_fifo_out_payload_last_be;
assign main_core_tx_cdc_cdc_source_payload_error = main_core_tx_cdc_cdc_fifo_out_payload_error;
assign main_core_tx_cdc_cdc_asyncfifo_re = main_core_tx_cdc_cdc_source_ready;
assign main_core_tx_cdc_cdc_graycounter0_ce = (main_core_tx_cdc_cdc_asyncfifo_writable & main_core_tx_cdc_cdc_asyncfifo_we);
assign main_core_tx_cdc_cdc_graycounter1_ce = (main_core_tx_cdc_cdc_asyncfifo_readable & main_core_tx_cdc_cdc_asyncfifo_re);
assign main_core_tx_cdc_cdc_asyncfifo_writable = (((main_core_tx_cdc_cdc_graycounter0_q[5] == main_core_tx_cdc_cdc_consume_wdomain[5]) | (main_core_tx_cdc_cdc_graycounter0_q[4] == main_core_tx_cdc_cdc_consume_wdomain[4])) | (main_core_tx_cdc_cdc_graycounter0_q[3:0] != main_core_tx_cdc_cdc_consume_wdomain[3:0]));
assign main_core_tx_cdc_cdc_asyncfifo_readable = (main_core_tx_cdc_cdc_graycounter1_q != main_core_tx_cdc_cdc_produce_rdomain);
assign main_core_tx_cdc_cdc_wrport_adr = main_core_tx_cdc_cdc_graycounter0_q_binary[4:0];
assign main_core_tx_cdc_cdc_wrport_dat_w = main_core_tx_cdc_cdc_asyncfifo_din;
assign main_core_tx_cdc_cdc_wrport_we = main_core_tx_cdc_cdc_graycounter0_ce;
assign main_core_tx_cdc_cdc_rdport_adr = main_core_tx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign main_core_tx_cdc_cdc_asyncfifo_dout = main_core_tx_cdc_cdc_rdport_dat_r;
always @(*) begin
    main_core_tx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
    if (main_core_tx_cdc_cdc_graycounter0_ce) begin
        main_core_tx_cdc_cdc_graycounter0_q_next_binary <= (main_core_tx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        main_core_tx_cdc_cdc_graycounter0_q_next_binary <= main_core_tx_cdc_cdc_graycounter0_q_binary;
    end
end
assign main_core_tx_cdc_cdc_graycounter0_q_next = (main_core_tx_cdc_cdc_graycounter0_q_next_binary ^ main_core_tx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    main_core_tx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
    if (main_core_tx_cdc_cdc_graycounter1_ce) begin
        main_core_tx_cdc_cdc_graycounter1_q_next_binary <= (main_core_tx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        main_core_tx_cdc_cdc_graycounter1_q_next_binary <= main_core_tx_cdc_cdc_graycounter1_q_binary;
    end
end
assign main_core_tx_cdc_cdc_graycounter1_q_next = (main_core_tx_cdc_cdc_graycounter1_q_next_binary ^ main_core_tx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign main_core_tx_converter_converter_sink_valid = main_core_tx_converter_sink_valid;
assign main_core_tx_converter_converter_sink_first = main_core_tx_converter_sink_first;
assign main_core_tx_converter_converter_sink_last = main_core_tx_converter_sink_last;
assign main_core_tx_converter_sink_ready = main_core_tx_converter_converter_sink_ready;
always @(*) begin
    main_core_tx_converter_converter_sink_payload_data <= 40'd0;
    main_core_tx_converter_converter_sink_payload_data[7:0] <= main_core_tx_converter_sink_payload_data[7:0];
    main_core_tx_converter_converter_sink_payload_data[8] <= main_core_tx_converter_sink_payload_last_be[0];
    main_core_tx_converter_converter_sink_payload_data[9] <= main_core_tx_converter_sink_payload_error[0];
    main_core_tx_converter_converter_sink_payload_data[17:10] <= main_core_tx_converter_sink_payload_data[15:8];
    main_core_tx_converter_converter_sink_payload_data[18] <= main_core_tx_converter_sink_payload_last_be[1];
    main_core_tx_converter_converter_sink_payload_data[19] <= main_core_tx_converter_sink_payload_error[1];
    main_core_tx_converter_converter_sink_payload_data[27:20] <= main_core_tx_converter_sink_payload_data[23:16];
    main_core_tx_converter_converter_sink_payload_data[28] <= main_core_tx_converter_sink_payload_last_be[2];
    main_core_tx_converter_converter_sink_payload_data[29] <= main_core_tx_converter_sink_payload_error[2];
    main_core_tx_converter_converter_sink_payload_data[37:30] <= main_core_tx_converter_sink_payload_data[31:24];
    main_core_tx_converter_converter_sink_payload_data[38] <= main_core_tx_converter_sink_payload_last_be[3];
    main_core_tx_converter_converter_sink_payload_data[39] <= main_core_tx_converter_sink_payload_error[3];
end
assign main_core_tx_converter_source_valid = main_core_tx_converter_source_source_valid;
assign main_core_tx_converter_source_first = main_core_tx_converter_source_source_first;
assign main_core_tx_converter_source_last = main_core_tx_converter_source_source_last;
assign main_core_tx_converter_source_source_ready = main_core_tx_converter_source_ready;
assign {main_core_tx_converter_source_payload_error, main_core_tx_converter_source_payload_last_be, main_core_tx_converter_source_payload_data} = main_core_tx_converter_source_source_payload_data;
assign main_core_tx_converter_source_source_valid = main_core_tx_converter_converter_source_valid;
assign main_core_tx_converter_converter_source_ready = main_core_tx_converter_source_source_ready;
assign main_core_tx_converter_source_source_first = main_core_tx_converter_converter_source_first;
assign main_core_tx_converter_source_source_last = main_core_tx_converter_converter_source_last;
assign main_core_tx_converter_source_source_payload_data = main_core_tx_converter_converter_source_payload_data;
assign main_core_tx_converter_converter_first = (main_core_tx_converter_converter_mux == 1'd0);
assign main_core_tx_converter_converter_last = (main_core_tx_converter_converter_mux == 2'd3);
assign main_core_tx_converter_converter_source_valid = main_core_tx_converter_converter_sink_valid;
assign main_core_tx_converter_converter_source_first = (main_core_tx_converter_converter_sink_first & main_core_tx_converter_converter_first);
assign main_core_tx_converter_converter_source_last = (main_core_tx_converter_converter_sink_last & main_core_tx_converter_converter_last);
assign main_core_tx_converter_converter_sink_ready = (main_core_tx_converter_converter_last & main_core_tx_converter_converter_source_ready);
always @(*) begin
    main_core_tx_converter_converter_source_payload_data <= 10'd0;
    case (main_core_tx_converter_converter_mux)
        1'd0: begin
            main_core_tx_converter_converter_source_payload_data <= main_core_tx_converter_converter_sink_payload_data[9:0];
        end
        1'd1: begin
            main_core_tx_converter_converter_source_payload_data <= main_core_tx_converter_converter_sink_payload_data[19:10];
        end
        2'd2: begin
            main_core_tx_converter_converter_source_payload_data <= main_core_tx_converter_converter_sink_payload_data[29:20];
        end
        default: begin
            main_core_tx_converter_converter_source_payload_data <= main_core_tx_converter_converter_sink_payload_data[39:30];
        end
    endcase
end
assign main_core_tx_converter_converter_source_payload_valid_token_count = main_core_tx_converter_converter_last;
assign main_core_tx_last_be_last_handler_sink_valid = main_core_tx_last_be_sink_sink_valid;
assign main_core_tx_last_be_sink_sink_ready = main_core_tx_last_be_last_handler_sink_ready;
assign main_core_tx_last_be_last_handler_sink_first = main_core_tx_last_be_sink_sink_first;
assign main_core_tx_last_be_last_handler_sink_last = main_core_tx_last_be_sink_sink_last;
assign main_core_tx_last_be_last_handler_sink_payload_data = main_core_tx_last_be_sink_sink_payload_data;
assign main_core_tx_last_be_last_handler_sink_payload_last_be = main_core_tx_last_be_sink_sink_payload_last_be;
assign main_core_tx_last_be_last_handler_sink_payload_error = main_core_tx_last_be_sink_sink_payload_error;
assign main_core_tx_last_be_source_source_valid = main_core_tx_last_be_last_handler_source_valid;
assign main_core_tx_last_be_last_handler_source_ready = main_core_tx_last_be_source_source_ready;
assign main_core_tx_last_be_source_source_first = main_core_tx_last_be_last_handler_source_first;
assign main_core_tx_last_be_source_source_last = main_core_tx_last_be_last_handler_source_last;
assign main_core_tx_last_be_source_source_payload_data = main_core_tx_last_be_last_handler_source_payload_data;
assign main_core_tx_last_be_source_source_payload_last_be = main_core_tx_last_be_last_handler_source_payload_last_be;
assign main_core_tx_last_be_source_source_payload_error = main_core_tx_last_be_last_handler_source_payload_error;
always @(*) begin
    clockdomainsrenamer_txdatapath_liteethmactxlastbe_next_state <= 1'd0;
    main_core_tx_last_be_last_handler_sink_ready <= 1'd0;
    main_core_tx_last_be_last_handler_source_first <= 1'd0;
    main_core_tx_last_be_last_handler_source_last <= 1'd0;
    main_core_tx_last_be_last_handler_source_payload_data <= 8'd0;
    main_core_tx_last_be_last_handler_source_payload_error <= 1'd0;
    main_core_tx_last_be_last_handler_source_payload_last_be <= 1'd0;
    main_core_tx_last_be_last_handler_source_valid <= 1'd0;
    clockdomainsrenamer_txdatapath_liteethmactxlastbe_next_state <= clockdomainsrenamer_txdatapath_liteethmactxlastbe_state;
    case (clockdomainsrenamer_txdatapath_liteethmactxlastbe_state)
        1'd1: begin
            main_core_tx_last_be_last_handler_sink_ready <= 1'd1;
            if ((main_core_tx_last_be_last_handler_sink_valid & main_core_tx_last_be_last_handler_sink_last)) begin
                clockdomainsrenamer_txdatapath_liteethmactxlastbe_next_state <= 1'd0;
            end
        end
        default: begin
            main_core_tx_last_be_last_handler_source_valid <= main_core_tx_last_be_last_handler_sink_valid;
            main_core_tx_last_be_last_handler_sink_ready <= main_core_tx_last_be_last_handler_source_ready;
            main_core_tx_last_be_last_handler_source_first <= main_core_tx_last_be_last_handler_sink_first;
            main_core_tx_last_be_last_handler_source_last <= main_core_tx_last_be_last_handler_sink_last;
            main_core_tx_last_be_last_handler_source_payload_data <= main_core_tx_last_be_last_handler_sink_payload_data;
            main_core_tx_last_be_last_handler_source_payload_last_be <= main_core_tx_last_be_last_handler_sink_payload_last_be;
            main_core_tx_last_be_last_handler_source_payload_error <= main_core_tx_last_be_last_handler_sink_payload_error;
            main_core_tx_last_be_last_handler_source_last <= (main_core_tx_last_be_last_handler_sink_payload_last_be != 1'd0);
            if ((main_core_tx_last_be_last_handler_sink_valid & main_core_tx_last_be_last_handler_sink_ready)) begin
                if ((main_core_tx_last_be_last_handler_source_last & (~main_core_tx_last_be_last_handler_sink_last))) begin
                    clockdomainsrenamer_txdatapath_liteethmactxlastbe_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign main_core_tx_padding_counter_done = (main_core_tx_padding_counter >= 6'd59);
always @(*) begin
    clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_next_state <= 1'd0;
    main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value <= 16'd0;
    main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value_ce <= 1'd0;
    main_core_tx_padding_sink_ready <= 1'd0;
    main_core_tx_padding_source_first <= 1'd0;
    main_core_tx_padding_source_last <= 1'd0;
    main_core_tx_padding_source_payload_data <= 8'd0;
    main_core_tx_padding_source_payload_error <= 1'd0;
    main_core_tx_padding_source_payload_last_be <= 1'd0;
    main_core_tx_padding_source_valid <= 1'd0;
    clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_next_state <= clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_state;
    case (clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_state)
        1'd1: begin
            main_core_tx_padding_source_valid <= 1'd1;
            if (main_core_tx_padding_counter_done) begin
                main_core_tx_padding_source_payload_last_be <= 1'd1;
                main_core_tx_padding_source_last <= 1'd1;
            end
            main_core_tx_padding_source_payload_data <= 1'd0;
            if ((main_core_tx_padding_source_valid & main_core_tx_padding_source_ready)) begin
                main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value <= (main_core_tx_padding_counter + 1'd1);
                main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value_ce <= 1'd1;
                if (main_core_tx_padding_counter_done) begin
                    main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value <= 1'd0;
                    main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value_ce <= 1'd1;
                    clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_core_tx_padding_source_valid <= main_core_tx_padding_sink_valid;
            main_core_tx_padding_sink_ready <= main_core_tx_padding_source_ready;
            main_core_tx_padding_source_first <= main_core_tx_padding_sink_first;
            main_core_tx_padding_source_last <= main_core_tx_padding_sink_last;
            main_core_tx_padding_source_payload_data <= main_core_tx_padding_sink_payload_data;
            main_core_tx_padding_source_payload_last_be <= main_core_tx_padding_sink_payload_last_be;
            main_core_tx_padding_source_payload_error <= main_core_tx_padding_sink_payload_error;
            if ((main_core_tx_padding_source_valid & main_core_tx_padding_source_ready)) begin
                main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value <= (main_core_tx_padding_counter + 1'd1);
                main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value_ce <= 1'd1;
                if (main_core_tx_padding_sink_last) begin
                    if ((~main_core_tx_padding_counter_done)) begin
                        main_core_tx_padding_source_last <= 1'd0;
                        main_core_tx_padding_source_payload_last_be <= 1'd0;
                        clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_next_state <= 1'd1;
                    end else begin
                        if (((main_core_tx_padding_counter == 6'd59) & (main_core_tx_padding_sink_payload_last_be < 1'd1))) begin
                            main_core_tx_padding_source_payload_last_be <= 1'd1;
                        end else begin
                            main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value <= 1'd0;
                            main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value_ce <= 1'd1;
                        end
                    end
                end
            end
        end
    endcase
end
assign main_core_tx_crc_data0 = main_core_tx_crc_sink_payload_data;
assign main_core_tx_crc_be = main_core_tx_crc_sink_payload_last_be;
assign main_core_tx_crc_cnt_done = (main_core_tx_crc_cnt == 1'd0);
assign main_core_tx_crc_sink_valid = main_core_tx_crc_source_source_valid;
assign main_core_tx_crc_source_source_ready = main_core_tx_crc_sink_ready;
assign main_core_tx_crc_sink_first = main_core_tx_crc_source_source_first;
assign main_core_tx_crc_sink_last = main_core_tx_crc_source_source_last;
assign main_core_tx_crc_sink_payload_data = main_core_tx_crc_source_source_payload_data;
assign main_core_tx_crc_sink_payload_last_be = main_core_tx_crc_source_source_payload_last_be;
assign main_core_tx_crc_sink_payload_error = main_core_tx_crc_source_source_payload_error;
assign main_core_tx_crc_data1 = main_core_tx_crc_data0;
assign main_core_tx_crc_crc_prev = main_core_tx_crc_reg;
always @(*) begin
    main_core_tx_crc_error <= 1'd0;
    main_core_tx_crc_value <= 32'd0;
    if (main_core_tx_crc_be) begin
        main_core_tx_crc_value <= ({main_core_tx_crc_crc_next[0], main_core_tx_crc_crc_next[1], main_core_tx_crc_crc_next[2], main_core_tx_crc_crc_next[3], main_core_tx_crc_crc_next[4], main_core_tx_crc_crc_next[5], main_core_tx_crc_crc_next[6], main_core_tx_crc_crc_next[7], main_core_tx_crc_crc_next[8], main_core_tx_crc_crc_next[9], main_core_tx_crc_crc_next[10], main_core_tx_crc_crc_next[11], main_core_tx_crc_crc_next[12], main_core_tx_crc_crc_next[13], main_core_tx_crc_crc_next[14], main_core_tx_crc_crc_next[15], main_core_tx_crc_crc_next[16], main_core_tx_crc_crc_next[17], main_core_tx_crc_crc_next[18], main_core_tx_crc_crc_next[19], main_core_tx_crc_crc_next[20], main_core_tx_crc_crc_next[21], main_core_tx_crc_crc_next[22], main_core_tx_crc_crc_next[23], main_core_tx_crc_crc_next[24], main_core_tx_crc_crc_next[25], main_core_tx_crc_crc_next[26], main_core_tx_crc_crc_next[27], main_core_tx_crc_crc_next[28], main_core_tx_crc_crc_next[29], main_core_tx_crc_crc_next[30], main_core_tx_crc_crc_next[31]} ^ 32'd4294967295);
        main_core_tx_crc_error <= (main_core_tx_crc_crc_next != 32'd3338984827);
    end
end
always @(*) begin
    main_core_tx_crc_crc_next <= 32'd0;
    main_core_tx_crc_crc_next[0] <= (((main_core_tx_crc_crc_prev[24] ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[1] <= (((((((main_core_tx_crc_crc_prev[25] ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_data1[6]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[2] <= (((((((((main_core_tx_crc_crc_prev[26] ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_data1[6]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[3] <= (((((((main_core_tx_crc_crc_prev[27] ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_data1[6]);
    main_core_tx_crc_crc_next[4] <= (((((((((main_core_tx_crc_crc_prev[28] ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[5] <= (((((((((((((main_core_tx_crc_crc_prev[29] ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_data1[6]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[6] <= (((((((((((main_core_tx_crc_crc_prev[30] ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_data1[6]);
    main_core_tx_crc_crc_next[7] <= (((((((((main_core_tx_crc_crc_prev[31] ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[8] <= ((((((((main_core_tx_crc_crc_prev[0] ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_data1[6]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[9] <= ((((((((main_core_tx_crc_crc_prev[1] ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_data1[6]);
    main_core_tx_crc_crc_next[10] <= ((((((((main_core_tx_crc_crc_prev[2] ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[11] <= ((((((((main_core_tx_crc_crc_prev[3] ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_data1[6]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[12] <= ((((((((((((main_core_tx_crc_crc_prev[4] ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_data1[6]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[13] <= ((((((((((((main_core_tx_crc_crc_prev[5] ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_data1[6]);
    main_core_tx_crc_crc_next[14] <= ((((((((((main_core_tx_crc_crc_prev[6] ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]);
    main_core_tx_crc_crc_next[15] <= ((((((((main_core_tx_crc_crc_prev[7] ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]);
    main_core_tx_crc_crc_next[16] <= ((((((main_core_tx_crc_crc_prev[8] ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[17] <= ((((((main_core_tx_crc_crc_prev[9] ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_data1[6]);
    main_core_tx_crc_crc_next[18] <= ((((((main_core_tx_crc_crc_prev[10] ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]);
    main_core_tx_crc_crc_next[19] <= ((((main_core_tx_crc_crc_prev[11] ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]);
    main_core_tx_crc_crc_next[20] <= ((main_core_tx_crc_crc_prev[12] ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]);
    main_core_tx_crc_crc_next[21] <= ((main_core_tx_crc_crc_prev[13] ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]);
    main_core_tx_crc_crc_next[22] <= ((main_core_tx_crc_crc_prev[14] ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[23] <= ((((((main_core_tx_crc_crc_prev[15] ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_data1[6]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[24] <= ((((((main_core_tx_crc_crc_prev[16] ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_data1[6]);
    main_core_tx_crc_crc_next[25] <= ((((main_core_tx_crc_crc_prev[17] ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]);
    main_core_tx_crc_crc_next[26] <= ((((((((main_core_tx_crc_crc_prev[18] ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]) ^ main_core_tx_crc_crc_prev[24]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_data1[7]);
    main_core_tx_crc_crc_next[27] <= ((((((((main_core_tx_crc_crc_prev[19] ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]) ^ main_core_tx_crc_crc_prev[25]) ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_data1[6]);
    main_core_tx_crc_crc_next[28] <= ((((((main_core_tx_crc_crc_prev[20] ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]) ^ main_core_tx_crc_crc_prev[26]) ^ main_core_tx_crc_data1[5]);
    main_core_tx_crc_crc_next[29] <= ((((((main_core_tx_crc_crc_prev[21] ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_crc_prev[30]) ^ main_core_tx_crc_data1[1]) ^ main_core_tx_crc_crc_prev[27]) ^ main_core_tx_crc_data1[4]);
    main_core_tx_crc_crc_next[30] <= ((((main_core_tx_crc_crc_prev[22] ^ main_core_tx_crc_crc_prev[31]) ^ main_core_tx_crc_data1[0]) ^ main_core_tx_crc_crc_prev[28]) ^ main_core_tx_crc_data1[3]);
    main_core_tx_crc_crc_next[31] <= ((main_core_tx_crc_crc_prev[23] ^ main_core_tx_crc_crc_prev[29]) ^ main_core_tx_crc_data1[2]);
end
always @(*) begin
    clockdomainsrenamer_txdatapath_bufferizeendpoints_next_state <= 2'd0;
    main_core_tx_crc_ce <= 1'd0;
    main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value0 <= 32'd0;
    main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce0 <= 1'd0;
    main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value1 <= 1'd0;
    main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce1 <= 1'd0;
    main_core_tx_crc_fsm_is_ongoing0 <= 1'd0;
    main_core_tx_crc_fsm_is_ongoing1 <= 1'd0;
    main_core_tx_crc_reset <= 1'd0;
    main_core_tx_crc_sink_ready <= 1'd0;
    main_core_tx_crc_source_first <= 1'd0;
    main_core_tx_crc_source_last <= 1'd0;
    main_core_tx_crc_source_payload_data <= 8'd0;
    main_core_tx_crc_source_payload_error <= 1'd0;
    main_core_tx_crc_source_payload_last_be <= 1'd0;
    main_core_tx_crc_source_valid <= 1'd0;
    clockdomainsrenamer_txdatapath_bufferizeendpoints_next_state <= clockdomainsrenamer_txdatapath_bufferizeendpoints_state;
    case (clockdomainsrenamer_txdatapath_bufferizeendpoints_state)
        1'd1: begin
            main_core_tx_crc_ce <= (main_core_tx_crc_sink_valid & main_core_tx_crc_source_ready);
            main_core_tx_crc_source_valid <= main_core_tx_crc_sink_valid;
            main_core_tx_crc_sink_ready <= main_core_tx_crc_source_ready;
            main_core_tx_crc_source_first <= main_core_tx_crc_sink_first;
            main_core_tx_crc_source_last <= main_core_tx_crc_sink_last;
            main_core_tx_crc_source_payload_data <= main_core_tx_crc_sink_payload_data;
            main_core_tx_crc_source_payload_last_be <= main_core_tx_crc_sink_payload_last_be;
            main_core_tx_crc_source_payload_error <= main_core_tx_crc_sink_payload_error;
            main_core_tx_crc_source_last <= 1'd0;
            main_core_tx_crc_source_payload_last_be <= 1'd0;
            if (main_core_tx_crc_sink_last) begin
                if (main_core_tx_crc_sink_payload_last_be) begin
                    main_core_tx_crc_source_payload_data <= main_core_tx_crc_sink_payload_data;
                end
                if ((1'd0 & (main_core_tx_crc_sink_payload_last_be <= 4'd15))) begin
                    main_core_tx_crc_source_last <= 1'd1;
                    main_core_tx_crc_source_payload_last_be <= (main_core_tx_crc_sink_payload_last_be <<< -3'd3);
                end
            end
            if (((main_core_tx_crc_sink_valid & main_core_tx_crc_sink_last) & main_core_tx_crc_source_ready)) begin
                if ((1'd0 & (main_core_tx_crc_sink_payload_last_be <= 4'd15))) begin
                    clockdomainsrenamer_txdatapath_bufferizeendpoints_next_state <= 1'd0;
                end else begin
                    main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value0 <= main_core_tx_crc_value;
                    main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
                    if (1'd0) begin
                        main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value1 <= (main_core_tx_crc_sink_payload_last_be >>> 3'd4);
                        main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end else begin
                        main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value1 <= main_core_tx_crc_sink_payload_last_be;
                        main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end
                    clockdomainsrenamer_txdatapath_bufferizeendpoints_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            main_core_tx_crc_source_valid <= 1'd1;
            case (main_core_tx_crc_cnt)
                1'd0: begin
                    main_core_tx_crc_source_payload_data <= main_core_tx_crc_description[31:24];
                end
                1'd1: begin
                    main_core_tx_crc_source_payload_data <= main_core_tx_crc_description[23:16];
                end
                2'd2: begin
                    main_core_tx_crc_source_payload_data <= main_core_tx_crc_description[15:8];
                end
                default: begin
                    main_core_tx_crc_source_payload_data <= main_core_tx_crc_description[7:0];
                end
            endcase
            if (main_core_tx_crc_cnt_done) begin
                main_core_tx_crc_source_last <= 1'd1;
                if (main_core_tx_crc_source_ready) begin
                    clockdomainsrenamer_txdatapath_bufferizeendpoints_next_state <= 1'd0;
                end
            end
            main_core_tx_crc_fsm_is_ongoing1 <= 1'd1;
        end
        default: begin
            main_core_tx_crc_reset <= 1'd1;
            main_core_tx_crc_sink_ready <= 1'd1;
            if (main_core_tx_crc_sink_valid) begin
                main_core_tx_crc_sink_ready <= 1'd0;
                clockdomainsrenamer_txdatapath_bufferizeendpoints_next_state <= 1'd1;
            end
            main_core_tx_crc_fsm_is_ongoing0 <= 1'd1;
        end
    endcase
end
assign main_core_tx_crc_pipe_valid_sink_ready = ((~main_core_tx_crc_pipe_valid_source_valid) | main_core_tx_crc_pipe_valid_source_ready);
assign main_core_tx_crc_pipe_valid_sink_valid = main_core_tx_crc_sink_sink_valid;
assign main_core_tx_crc_sink_sink_ready = main_core_tx_crc_pipe_valid_sink_ready;
assign main_core_tx_crc_pipe_valid_sink_first = main_core_tx_crc_sink_sink_first;
assign main_core_tx_crc_pipe_valid_sink_last = main_core_tx_crc_sink_sink_last;
assign main_core_tx_crc_pipe_valid_sink_payload_data = main_core_tx_crc_sink_sink_payload_data;
assign main_core_tx_crc_pipe_valid_sink_payload_last_be = main_core_tx_crc_sink_sink_payload_last_be;
assign main_core_tx_crc_pipe_valid_sink_payload_error = main_core_tx_crc_sink_sink_payload_error;
assign main_core_tx_crc_source_source_valid = main_core_tx_crc_pipe_valid_source_valid;
assign main_core_tx_crc_pipe_valid_source_ready = main_core_tx_crc_source_source_ready;
assign main_core_tx_crc_source_source_first = main_core_tx_crc_pipe_valid_source_first;
assign main_core_tx_crc_source_source_last = main_core_tx_crc_pipe_valid_source_last;
assign main_core_tx_crc_source_source_payload_data = main_core_tx_crc_pipe_valid_source_payload_data;
assign main_core_tx_crc_source_source_payload_last_be = main_core_tx_crc_pipe_valid_source_payload_last_be;
assign main_core_tx_crc_source_source_payload_error = main_core_tx_crc_pipe_valid_source_payload_error;
assign main_core_tx_preamble_source_payload_last_be = main_core_tx_preamble_sink_payload_last_be;
always @(*) begin
    clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_next_state <= 2'd0;
    main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value <= 3'd0;
    main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value_ce <= 1'd0;
    main_core_tx_preamble_sink_ready <= 1'd0;
    main_core_tx_preamble_source_first <= 1'd0;
    main_core_tx_preamble_source_last <= 1'd0;
    main_core_tx_preamble_source_payload_data <= 8'd0;
    main_core_tx_preamble_source_payload_error <= 1'd0;
    main_core_tx_preamble_source_valid <= 1'd0;
    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_sink_payload_data;
    clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_next_state <= clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state;
    case (clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state)
        1'd1: begin
            main_core_tx_preamble_source_valid <= 1'd1;
            case (main_core_tx_preamble_count)
                1'd0: begin
                    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_preamble[7:0];
                end
                1'd1: begin
                    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_preamble[15:8];
                end
                2'd2: begin
                    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_preamble[23:16];
                end
                2'd3: begin
                    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_preamble[31:24];
                end
                3'd4: begin
                    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_preamble[39:32];
                end
                3'd5: begin
                    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_preamble[47:40];
                end
                3'd6: begin
                    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_preamble[55:48];
                end
                default: begin
                    main_core_tx_preamble_source_payload_data <= main_core_tx_preamble_preamble[63:56];
                end
            endcase
            if (main_core_tx_preamble_source_ready) begin
                if ((main_core_tx_preamble_count == 3'd7)) begin
                    clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_next_state <= 2'd2;
                end else begin
                    main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value <= (main_core_tx_preamble_count + 1'd1);
                    main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value_ce <= 1'd1;
                end
            end
        end
        2'd2: begin
            main_core_tx_preamble_source_valid <= main_core_tx_preamble_sink_valid;
            main_core_tx_preamble_sink_ready <= main_core_tx_preamble_source_ready;
            main_core_tx_preamble_source_first <= main_core_tx_preamble_sink_first;
            main_core_tx_preamble_source_last <= main_core_tx_preamble_sink_last;
            main_core_tx_preamble_source_payload_error <= main_core_tx_preamble_sink_payload_error;
            if (((main_core_tx_preamble_sink_valid & main_core_tx_preamble_sink_last) & main_core_tx_preamble_source_ready)) begin
                clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_next_state <= 1'd0;
            end
        end
        default: begin
            main_core_tx_preamble_sink_ready <= 1'd1;
            main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value <= 1'd0;
            main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value_ce <= 1'd1;
            if (main_core_tx_preamble_sink_valid) begin
                main_core_tx_preamble_sink_ready <= 1'd0;
                clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    clockdomainsrenamer_txdatapath_liteethmacgap_next_state <= 1'd0;
    main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value <= 4'd0;
    main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value_ce <= 1'd0;
    main_core_tx_gap_sink_ready <= 1'd0;
    main_core_tx_gap_source_first <= 1'd0;
    main_core_tx_gap_source_last <= 1'd0;
    main_core_tx_gap_source_payload_data <= 8'd0;
    main_core_tx_gap_source_payload_error <= 1'd0;
    main_core_tx_gap_source_payload_last_be <= 1'd0;
    main_core_tx_gap_source_valid <= 1'd0;
    clockdomainsrenamer_txdatapath_liteethmacgap_next_state <= clockdomainsrenamer_txdatapath_liteethmacgap_state;
    case (clockdomainsrenamer_txdatapath_liteethmacgap_state)
        1'd1: begin
            main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value <= (main_core_tx_gap_counter + 1'd1);
            main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value_ce <= 1'd1;
            if ((main_core_tx_gap_counter == 4'd11)) begin
                clockdomainsrenamer_txdatapath_liteethmacgap_next_state <= 1'd0;
            end
        end
        default: begin
            main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value <= 1'd0;
            main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value_ce <= 1'd1;
            main_core_tx_gap_source_valid <= main_core_tx_gap_sink_valid;
            main_core_tx_gap_sink_ready <= main_core_tx_gap_source_ready;
            main_core_tx_gap_source_first <= main_core_tx_gap_sink_first;
            main_core_tx_gap_source_last <= main_core_tx_gap_sink_last;
            main_core_tx_gap_source_payload_data <= main_core_tx_gap_sink_payload_data;
            main_core_tx_gap_source_payload_last_be <= main_core_tx_gap_sink_payload_last_be;
            main_core_tx_gap_source_payload_error <= main_core_tx_gap_sink_payload_error;
            if (((main_core_tx_gap_sink_valid & main_core_tx_gap_sink_last) & main_core_tx_gap_sink_ready)) begin
                clockdomainsrenamer_txdatapath_liteethmacgap_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_core_tx_cdc_sink_sink_valid = main_core_sink_valid;
assign main_core_sink_ready = main_core_tx_cdc_sink_sink_ready;
assign main_core_tx_cdc_sink_sink_first = main_core_sink_first;
assign main_core_tx_cdc_sink_sink_last = main_core_sink_last;
assign main_core_tx_cdc_sink_sink_payload_data = main_core_sink_payload_data;
assign main_core_tx_cdc_sink_sink_payload_last_be = main_core_sink_payload_last_be;
assign main_core_tx_cdc_sink_sink_payload_error = main_core_sink_payload_error;
assign main_core_tx_converter_sink_valid = main_core_tx_cdc_source_source_valid;
assign main_core_tx_cdc_source_source_ready = main_core_tx_converter_sink_ready;
assign main_core_tx_converter_sink_first = main_core_tx_cdc_source_source_first;
assign main_core_tx_converter_sink_last = main_core_tx_cdc_source_source_last;
assign main_core_tx_converter_sink_payload_data = main_core_tx_cdc_source_source_payload_data;
assign main_core_tx_converter_sink_payload_last_be = main_core_tx_cdc_source_source_payload_last_be;
assign main_core_tx_converter_sink_payload_error = main_core_tx_cdc_source_source_payload_error;
assign main_core_tx_last_be_sink_sink_valid = main_core_tx_converter_source_valid;
assign main_core_tx_converter_source_ready = main_core_tx_last_be_sink_sink_ready;
assign main_core_tx_last_be_sink_sink_first = main_core_tx_converter_source_first;
assign main_core_tx_last_be_sink_sink_last = main_core_tx_converter_source_last;
assign main_core_tx_last_be_sink_sink_payload_data = main_core_tx_converter_source_payload_data;
assign main_core_tx_last_be_sink_sink_payload_last_be = main_core_tx_converter_source_payload_last_be;
assign main_core_tx_last_be_sink_sink_payload_error = main_core_tx_converter_source_payload_error;
assign main_core_tx_padding_sink_valid = main_core_tx_last_be_source_source_valid;
assign main_core_tx_last_be_source_source_ready = main_core_tx_padding_sink_ready;
assign main_core_tx_padding_sink_first = main_core_tx_last_be_source_source_first;
assign main_core_tx_padding_sink_last = main_core_tx_last_be_source_source_last;
assign main_core_tx_padding_sink_payload_data = main_core_tx_last_be_source_source_payload_data;
assign main_core_tx_padding_sink_payload_last_be = main_core_tx_last_be_source_source_payload_last_be;
assign main_core_tx_padding_sink_payload_error = main_core_tx_last_be_source_source_payload_error;
assign main_core_tx_crc_sink_sink_valid = main_core_tx_padding_source_valid;
assign main_core_tx_padding_source_ready = main_core_tx_crc_sink_sink_ready;
assign main_core_tx_crc_sink_sink_first = main_core_tx_padding_source_first;
assign main_core_tx_crc_sink_sink_last = main_core_tx_padding_source_last;
assign main_core_tx_crc_sink_sink_payload_data = main_core_tx_padding_source_payload_data;
assign main_core_tx_crc_sink_sink_payload_last_be = main_core_tx_padding_source_payload_last_be;
assign main_core_tx_crc_sink_sink_payload_error = main_core_tx_padding_source_payload_error;
assign main_core_tx_preamble_sink_valid = main_core_tx_crc_source_valid;
assign main_core_tx_crc_source_ready = main_core_tx_preamble_sink_ready;
assign main_core_tx_preamble_sink_first = main_core_tx_crc_source_first;
assign main_core_tx_preamble_sink_last = main_core_tx_crc_source_last;
assign main_core_tx_preamble_sink_payload_data = main_core_tx_crc_source_payload_data;
assign main_core_tx_preamble_sink_payload_last_be = main_core_tx_crc_source_payload_last_be;
assign main_core_tx_preamble_sink_payload_error = main_core_tx_crc_source_payload_error;
assign main_core_tx_gap_sink_valid = main_core_tx_preamble_source_valid;
assign main_core_tx_preamble_source_ready = main_core_tx_gap_sink_ready;
assign main_core_tx_gap_sink_first = main_core_tx_preamble_source_first;
assign main_core_tx_gap_sink_last = main_core_tx_preamble_source_last;
assign main_core_tx_gap_sink_payload_data = main_core_tx_preamble_source_payload_data;
assign main_core_tx_gap_sink_payload_last_be = main_core_tx_preamble_source_payload_last_be;
assign main_core_tx_gap_sink_payload_error = main_core_tx_preamble_source_payload_error;
assign main_ethphy_liteethphyrmiitx_sink_valid = main_core_tx_gap_source_valid;
assign main_core_tx_gap_source_ready = main_ethphy_liteethphyrmiitx_sink_ready;
assign main_ethphy_liteethphyrmiitx_sink_first = main_core_tx_gap_source_first;
assign main_ethphy_liteethphyrmiitx_sink_last = main_core_tx_gap_source_last;
assign main_ethphy_liteethphyrmiitx_sink_payload_data = main_core_tx_gap_source_payload_data;
assign main_ethphy_liteethphyrmiitx_sink_payload_last_be = main_core_tx_gap_source_payload_last_be;
assign main_ethphy_liteethphyrmiitx_sink_payload_error = main_core_tx_gap_source_payload_error;
assign main_core_pulsesynchronizer0_i = main_core_rx_preamble_error;
assign main_core_pulsesynchronizer1_i = main_core_liteethmaccrc32checker_error;
assign main_core_rx_preamble_source_payload_data = main_core_rx_preamble_sink_payload_data;
assign main_core_rx_preamble_source_payload_last_be = main_core_rx_preamble_sink_payload_last_be;
always @(*) begin
    clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd0;
    main_core_rx_preamble_error <= 1'd0;
    main_core_rx_preamble_sink_ready <= 1'd0;
    main_core_rx_preamble_source_first <= 1'd0;
    main_core_rx_preamble_source_last <= 1'd0;
    main_core_rx_preamble_source_payload_error <= 1'd0;
    main_core_rx_preamble_source_valid <= 1'd0;
    clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_next_state <= clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_state;
    case (clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_state)
        1'd1: begin
            main_core_rx_preamble_source_valid <= main_core_rx_preamble_sink_valid;
            main_core_rx_preamble_sink_ready <= main_core_rx_preamble_source_ready;
            main_core_rx_preamble_source_first <= main_core_rx_preamble_sink_first;
            main_core_rx_preamble_source_last <= main_core_rx_preamble_sink_last;
            main_core_rx_preamble_source_payload_error <= main_core_rx_preamble_sink_payload_error;
            if (((main_core_rx_preamble_source_valid & main_core_rx_preamble_source_last) & main_core_rx_preamble_source_ready)) begin
                clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd0;
            end
        end
        default: begin
            main_core_rx_preamble_sink_ready <= 1'd1;
            if (((main_core_rx_preamble_sink_valid & (~main_core_rx_preamble_sink_last)) & (main_core_rx_preamble_sink_payload_data == main_core_rx_preamble_preamble[63:56]))) begin
                clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_next_state <= 1'd1;
            end
            if ((main_core_rx_preamble_sink_valid & main_core_rx_preamble_sink_last)) begin
                main_core_rx_preamble_error <= 1'd1;
            end
        end
    endcase
end
assign main_core_pulsesynchronizer0_o = (main_core_pulsesynchronizer0_toggle_o ^ main_core_pulsesynchronizer0_toggle_o_r);
assign main_core_liteethmaccrc32checker_fifo_full = (main_core_liteethmaccrc32checker_syncfifo_level == 3'd4);
assign main_core_liteethmaccrc32checker_fifo_in = (main_core_liteethmaccrc32checker_sink_sink_valid & ((~main_core_liteethmaccrc32checker_fifo_full) | main_core_liteethmaccrc32checker_fifo_out));
assign main_core_liteethmaccrc32checker_fifo_out = (main_core_liteethmaccrc32checker_source_source_valid & main_core_liteethmaccrc32checker_source_source_ready);
assign main_core_liteethmaccrc32checker_syncfifo_sink_first = main_core_liteethmaccrc32checker_sink_sink_first;
assign main_core_liteethmaccrc32checker_syncfifo_sink_last = main_core_liteethmaccrc32checker_sink_sink_last;
assign main_core_liteethmaccrc32checker_syncfifo_sink_payload_data = main_core_liteethmaccrc32checker_sink_sink_payload_data;
assign main_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be = main_core_liteethmaccrc32checker_sink_sink_payload_last_be;
assign main_core_liteethmaccrc32checker_syncfifo_sink_payload_error = main_core_liteethmaccrc32checker_sink_sink_payload_error;
always @(*) begin
    main_core_liteethmaccrc32checker_syncfifo_sink_valid <= 1'd0;
    main_core_liteethmaccrc32checker_syncfifo_sink_valid <= main_core_liteethmaccrc32checker_sink_sink_valid;
    main_core_liteethmaccrc32checker_syncfifo_sink_valid <= main_core_liteethmaccrc32checker_fifo_in;
end
always @(*) begin
    main_core_liteethmaccrc32checker_sink_sink_ready <= 1'd0;
    main_core_liteethmaccrc32checker_sink_sink_ready <= main_core_liteethmaccrc32checker_syncfifo_sink_ready;
    main_core_liteethmaccrc32checker_sink_sink_ready <= main_core_liteethmaccrc32checker_fifo_in;
end
assign main_core_liteethmaccrc32checker_crc_data0 = main_core_liteethmaccrc32checker_sink_sink_payload_data;
assign main_core_liteethmaccrc32checker_crc_be = main_core_liteethmaccrc32checker_sink_sink_payload_last_be;
assign main_core_liteethmaccrc32checker_source_source_first = main_core_liteethmaccrc32checker_syncfifo_source_first;
assign main_core_liteethmaccrc32checker_source_source_payload_data = main_core_liteethmaccrc32checker_syncfifo_source_payload_data;
assign main_core_liteethmaccrc32checker_sink_sink_valid = main_core_bufferizeendpoints_source_source_valid;
assign main_core_bufferizeendpoints_source_source_ready = main_core_liteethmaccrc32checker_sink_sink_ready;
assign main_core_liteethmaccrc32checker_sink_sink_first = main_core_bufferizeendpoints_source_source_first;
assign main_core_liteethmaccrc32checker_sink_sink_last = main_core_bufferizeendpoints_source_source_last;
assign main_core_liteethmaccrc32checker_sink_sink_payload_data = main_core_bufferizeendpoints_source_source_payload_data;
assign main_core_liteethmaccrc32checker_sink_sink_payload_last_be = main_core_bufferizeendpoints_source_source_payload_last_be;
assign main_core_liteethmaccrc32checker_sink_sink_payload_error = main_core_bufferizeendpoints_source_source_payload_error;
assign main_core_liteethmaccrc32checker_crc_crc_prev = main_core_liteethmaccrc32checker_crc_reg;
always @(*) begin
    main_core_liteethmaccrc32checker_crc_data1 <= 8'd0;
    main_core_liteethmaccrc32checker_crc_error0 <= 1'd0;
    main_core_liteethmaccrc32checker_crc_data1 <= main_core_liteethmaccrc32checker_crc_data0;
    if (main_core_liteethmaccrc32checker_crc_be) begin
        main_core_liteethmaccrc32checker_crc_data1 <= (main_core_liteethmaccrc32checker_crc_data0 & 8'd255);
        main_core_liteethmaccrc32checker_crc_error0 <= (main_core_liteethmaccrc32checker_crc_crc_next != 32'd3338984827);
    end
end
always @(*) begin
    main_core_liteethmaccrc32checker_crc_crc_next <= 32'd0;
    main_core_liteethmaccrc32checker_crc_crc_next[0] <= (((main_core_liteethmaccrc32checker_crc_crc_prev[24] ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[1] <= (((((((main_core_liteethmaccrc32checker_crc_crc_prev[25] ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_data1[6]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[2] <= (((((((((main_core_liteethmaccrc32checker_crc_crc_prev[26] ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_data1[6]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[3] <= (((((((main_core_liteethmaccrc32checker_crc_crc_prev[27] ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_data1[6]);
    main_core_liteethmaccrc32checker_crc_crc_next[4] <= (((((((((main_core_liteethmaccrc32checker_crc_crc_prev[28] ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[5] <= (((((((((((((main_core_liteethmaccrc32checker_crc_crc_prev[29] ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_data1[6]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[6] <= (((((((((((main_core_liteethmaccrc32checker_crc_crc_prev[30] ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_data1[6]);
    main_core_liteethmaccrc32checker_crc_crc_next[7] <= (((((((((main_core_liteethmaccrc32checker_crc_crc_prev[31] ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[8] <= ((((((((main_core_liteethmaccrc32checker_crc_crc_prev[0] ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_data1[6]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[9] <= ((((((((main_core_liteethmaccrc32checker_crc_crc_prev[1] ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_data1[6]);
    main_core_liteethmaccrc32checker_crc_crc_next[10] <= ((((((((main_core_liteethmaccrc32checker_crc_crc_prev[2] ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[11] <= ((((((((main_core_liteethmaccrc32checker_crc_crc_prev[3] ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_data1[6]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[12] <= ((((((((((((main_core_liteethmaccrc32checker_crc_crc_prev[4] ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_data1[6]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[13] <= ((((((((((((main_core_liteethmaccrc32checker_crc_crc_prev[5] ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_data1[6]);
    main_core_liteethmaccrc32checker_crc_crc_next[14] <= ((((((((((main_core_liteethmaccrc32checker_crc_crc_prev[6] ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]);
    main_core_liteethmaccrc32checker_crc_crc_next[15] <= ((((((((main_core_liteethmaccrc32checker_crc_crc_prev[7] ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]);
    main_core_liteethmaccrc32checker_crc_crc_next[16] <= ((((((main_core_liteethmaccrc32checker_crc_crc_prev[8] ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[17] <= ((((((main_core_liteethmaccrc32checker_crc_crc_prev[9] ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_data1[6]);
    main_core_liteethmaccrc32checker_crc_crc_next[18] <= ((((((main_core_liteethmaccrc32checker_crc_crc_prev[10] ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]);
    main_core_liteethmaccrc32checker_crc_crc_next[19] <= ((((main_core_liteethmaccrc32checker_crc_crc_prev[11] ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]);
    main_core_liteethmaccrc32checker_crc_crc_next[20] <= ((main_core_liteethmaccrc32checker_crc_crc_prev[12] ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]);
    main_core_liteethmaccrc32checker_crc_crc_next[21] <= ((main_core_liteethmaccrc32checker_crc_crc_prev[13] ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]);
    main_core_liteethmaccrc32checker_crc_crc_next[22] <= ((main_core_liteethmaccrc32checker_crc_crc_prev[14] ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[23] <= ((((((main_core_liteethmaccrc32checker_crc_crc_prev[15] ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_data1[6]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[24] <= ((((((main_core_liteethmaccrc32checker_crc_crc_prev[16] ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_data1[6]);
    main_core_liteethmaccrc32checker_crc_crc_next[25] <= ((((main_core_liteethmaccrc32checker_crc_crc_prev[17] ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]);
    main_core_liteethmaccrc32checker_crc_crc_next[26] <= ((((((((main_core_liteethmaccrc32checker_crc_crc_prev[18] ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[24]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_data1[7]);
    main_core_liteethmaccrc32checker_crc_crc_next[27] <= ((((((((main_core_liteethmaccrc32checker_crc_crc_prev[19] ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[25]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_data1[6]);
    main_core_liteethmaccrc32checker_crc_crc_next[28] <= ((((((main_core_liteethmaccrc32checker_crc_crc_prev[20] ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[26]) ^ main_core_liteethmaccrc32checker_crc_data1[5]);
    main_core_liteethmaccrc32checker_crc_crc_next[29] <= ((((((main_core_liteethmaccrc32checker_crc_crc_prev[21] ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[30]) ^ main_core_liteethmaccrc32checker_crc_data1[1]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[27]) ^ main_core_liteethmaccrc32checker_crc_data1[4]);
    main_core_liteethmaccrc32checker_crc_crc_next[30] <= ((((main_core_liteethmaccrc32checker_crc_crc_prev[22] ^ main_core_liteethmaccrc32checker_crc_crc_prev[31]) ^ main_core_liteethmaccrc32checker_crc_data1[0]) ^ main_core_liteethmaccrc32checker_crc_crc_prev[28]) ^ main_core_liteethmaccrc32checker_crc_data1[3]);
    main_core_liteethmaccrc32checker_crc_crc_next[31] <= ((main_core_liteethmaccrc32checker_crc_crc_prev[23] ^ main_core_liteethmaccrc32checker_crc_crc_prev[29]) ^ main_core_liteethmaccrc32checker_crc_data1[2]);
end
assign main_core_liteethmaccrc32checker_syncfifo_syncfifo_din = {main_core_liteethmaccrc32checker_syncfifo_fifo_in_last, main_core_liteethmaccrc32checker_syncfifo_fifo_in_first, main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error, main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be, main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data};
assign {main_core_liteethmaccrc32checker_syncfifo_fifo_out_last, main_core_liteethmaccrc32checker_syncfifo_fifo_out_first, main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error, main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be, main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data} = main_core_liteethmaccrc32checker_syncfifo_syncfifo_dout;
assign main_core_liteethmaccrc32checker_syncfifo_sink_ready = main_core_liteethmaccrc32checker_syncfifo_syncfifo_writable;
assign main_core_liteethmaccrc32checker_syncfifo_syncfifo_we = main_core_liteethmaccrc32checker_syncfifo_sink_valid;
assign main_core_liteethmaccrc32checker_syncfifo_fifo_in_first = main_core_liteethmaccrc32checker_syncfifo_sink_first;
assign main_core_liteethmaccrc32checker_syncfifo_fifo_in_last = main_core_liteethmaccrc32checker_syncfifo_sink_last;
assign main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_data = main_core_liteethmaccrc32checker_syncfifo_sink_payload_data;
assign main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be = main_core_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
assign main_core_liteethmaccrc32checker_syncfifo_fifo_in_payload_error = main_core_liteethmaccrc32checker_syncfifo_sink_payload_error;
assign main_core_liteethmaccrc32checker_syncfifo_source_valid = main_core_liteethmaccrc32checker_syncfifo_syncfifo_readable;
assign main_core_liteethmaccrc32checker_syncfifo_source_first = main_core_liteethmaccrc32checker_syncfifo_fifo_out_first;
assign main_core_liteethmaccrc32checker_syncfifo_source_last = main_core_liteethmaccrc32checker_syncfifo_fifo_out_last;
assign main_core_liteethmaccrc32checker_syncfifo_source_payload_data = main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
assign main_core_liteethmaccrc32checker_syncfifo_source_payload_last_be = main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
assign main_core_liteethmaccrc32checker_syncfifo_source_payload_error = main_core_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
assign main_core_liteethmaccrc32checker_syncfifo_syncfifo_re = main_core_liteethmaccrc32checker_syncfifo_source_ready;
always @(*) begin
    main_core_liteethmaccrc32checker_syncfifo_wrport_adr <= 3'd0;
    if (main_core_liteethmaccrc32checker_syncfifo_replace) begin
        main_core_liteethmaccrc32checker_syncfifo_wrport_adr <= (main_core_liteethmaccrc32checker_syncfifo_produce - 1'd1);
    end else begin
        main_core_liteethmaccrc32checker_syncfifo_wrport_adr <= main_core_liteethmaccrc32checker_syncfifo_produce;
    end
end
assign main_core_liteethmaccrc32checker_syncfifo_wrport_dat_w = main_core_liteethmaccrc32checker_syncfifo_syncfifo_din;
assign main_core_liteethmaccrc32checker_syncfifo_wrport_we = (main_core_liteethmaccrc32checker_syncfifo_syncfifo_we & (main_core_liteethmaccrc32checker_syncfifo_syncfifo_writable | main_core_liteethmaccrc32checker_syncfifo_replace));
assign main_core_liteethmaccrc32checker_syncfifo_do_read = (main_core_liteethmaccrc32checker_syncfifo_syncfifo_readable & main_core_liteethmaccrc32checker_syncfifo_syncfifo_re);
assign main_core_liteethmaccrc32checker_syncfifo_rdport_adr = main_core_liteethmaccrc32checker_syncfifo_consume;
assign main_core_liteethmaccrc32checker_syncfifo_syncfifo_dout = main_core_liteethmaccrc32checker_syncfifo_rdport_dat_r;
assign main_core_liteethmaccrc32checker_syncfifo_syncfifo_writable = (main_core_liteethmaccrc32checker_syncfifo_level != 3'd5);
assign main_core_liteethmaccrc32checker_syncfifo_syncfifo_readable = (main_core_liteethmaccrc32checker_syncfifo_level != 1'd0);
always @(*) begin
    clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state <= 2'd0;
    main_core_liteethmaccrc32checker_crc_ce <= 1'd0;
    main_core_liteethmaccrc32checker_crc_error1_clockdomainsrenamer0_next_value1 <= 1'd0;
    main_core_liteethmaccrc32checker_crc_error1_clockdomainsrenamer0_next_value_ce1 <= 1'd0;
    main_core_liteethmaccrc32checker_crc_reset <= 1'd0;
    main_core_liteethmaccrc32checker_error <= 1'd0;
    main_core_liteethmaccrc32checker_fifo_reset <= 1'd0;
    main_core_liteethmaccrc32checker_last_be_clockdomainsrenamer0_next_value0 <= 1'd0;
    main_core_liteethmaccrc32checker_last_be_clockdomainsrenamer0_next_value_ce0 <= 1'd0;
    main_core_liteethmaccrc32checker_source_source_last <= 1'd0;
    main_core_liteethmaccrc32checker_source_source_payload_error <= 1'd0;
    main_core_liteethmaccrc32checker_source_source_payload_last_be <= 1'd0;
    main_core_liteethmaccrc32checker_source_source_valid <= 1'd0;
    main_core_liteethmaccrc32checker_syncfifo_source_ready <= 1'd0;
    main_core_liteethmaccrc32checker_source_source_payload_error <= main_core_liteethmaccrc32checker_syncfifo_source_payload_error;
    clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state <= clockdomainsrenamer_rxdatapath_bufferizeendpoints_state;
    case (clockdomainsrenamer_rxdatapath_bufferizeendpoints_state)
        1'd1: begin
            if ((main_core_liteethmaccrc32checker_sink_sink_valid & main_core_liteethmaccrc32checker_sink_sink_ready)) begin
                main_core_liteethmaccrc32checker_crc_ce <= 1'd1;
                clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_core_liteethmaccrc32checker_syncfifo_source_ready <= main_core_liteethmaccrc32checker_fifo_out;
            main_core_liteethmaccrc32checker_source_source_valid <= (main_core_liteethmaccrc32checker_sink_sink_valid & main_core_liteethmaccrc32checker_fifo_full);
            if (1'd1) begin
                main_core_liteethmaccrc32checker_source_source_last <= main_core_liteethmaccrc32checker_sink_sink_last;
                main_core_liteethmaccrc32checker_source_source_payload_last_be <= main_core_liteethmaccrc32checker_sink_sink_payload_last_be;
            end else begin
                if ((main_core_liteethmaccrc32checker_sink_sink_payload_last_be & 4'd15)) begin
                    main_core_liteethmaccrc32checker_source_source_last <= main_core_liteethmaccrc32checker_sink_sink_last;
                    main_core_liteethmaccrc32checker_source_source_payload_last_be <= (main_core_liteethmaccrc32checker_sink_sink_payload_last_be <<< -3'd3);
                end else begin
                    main_core_liteethmaccrc32checker_last_be_clockdomainsrenamer0_next_value0 <= (main_core_liteethmaccrc32checker_sink_sink_payload_last_be >>> 3'd4);
                    main_core_liteethmaccrc32checker_last_be_clockdomainsrenamer0_next_value_ce0 <= 1'd1;
                    main_core_liteethmaccrc32checker_crc_error1_clockdomainsrenamer0_next_value1 <= main_core_liteethmaccrc32checker_crc_error0;
                    main_core_liteethmaccrc32checker_crc_error1_clockdomainsrenamer0_next_value_ce1 <= 1'd1;
                end
            end
            main_core_liteethmaccrc32checker_source_source_payload_error <= (main_core_liteethmaccrc32checker_sink_sink_payload_error | {1{(main_core_liteethmaccrc32checker_crc_error0 & main_core_liteethmaccrc32checker_sink_sink_last)}});
            main_core_liteethmaccrc32checker_error <= ((main_core_liteethmaccrc32checker_sink_sink_valid & main_core_liteethmaccrc32checker_sink_sink_last) & main_core_liteethmaccrc32checker_crc_error0);
            if ((main_core_liteethmaccrc32checker_sink_sink_valid & main_core_liteethmaccrc32checker_sink_sink_ready)) begin
                main_core_liteethmaccrc32checker_crc_ce <= 1'd1;
                if ((main_core_liteethmaccrc32checker_sink_sink_last & (main_core_liteethmaccrc32checker_sink_sink_payload_last_be > 4'd15))) begin
                    clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state <= 2'd3;
                end else begin
                    if (main_core_liteethmaccrc32checker_sink_sink_last) begin
                        clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state <= 1'd0;
                    end
                end
            end
        end
        2'd3: begin
            main_core_liteethmaccrc32checker_source_source_valid <= main_core_liteethmaccrc32checker_syncfifo_source_valid;
            main_core_liteethmaccrc32checker_syncfifo_source_ready <= main_core_liteethmaccrc32checker_source_source_ready;
            main_core_liteethmaccrc32checker_source_source_last <= main_core_liteethmaccrc32checker_syncfifo_source_last;
            main_core_liteethmaccrc32checker_source_source_payload_error <= (main_core_liteethmaccrc32checker_syncfifo_source_payload_error | {1{main_core_liteethmaccrc32checker_crc_error1}});
            main_core_liteethmaccrc32checker_source_source_payload_last_be <= main_core_liteethmaccrc32checker_last_be;
            if ((main_core_liteethmaccrc32checker_source_source_valid & main_core_liteethmaccrc32checker_source_source_ready)) begin
                clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state <= 1'd0;
            end
        end
        default: begin
            main_core_liteethmaccrc32checker_crc_reset <= 1'd1;
            main_core_liteethmaccrc32checker_fifo_reset <= 1'd1;
            clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state <= 1'd1;
        end
    endcase
end
assign main_core_bufferizeendpoints_pipe_valid_sink_ready = ((~main_core_bufferizeendpoints_pipe_valid_source_valid) | main_core_bufferizeendpoints_pipe_valid_source_ready);
assign main_core_bufferizeendpoints_pipe_valid_sink_valid = main_core_bufferizeendpoints_sink_sink_valid;
assign main_core_bufferizeendpoints_sink_sink_ready = main_core_bufferizeendpoints_pipe_valid_sink_ready;
assign main_core_bufferizeendpoints_pipe_valid_sink_first = main_core_bufferizeendpoints_sink_sink_first;
assign main_core_bufferizeendpoints_pipe_valid_sink_last = main_core_bufferizeendpoints_sink_sink_last;
assign main_core_bufferizeendpoints_pipe_valid_sink_payload_data = main_core_bufferizeendpoints_sink_sink_payload_data;
assign main_core_bufferizeendpoints_pipe_valid_sink_payload_last_be = main_core_bufferizeendpoints_sink_sink_payload_last_be;
assign main_core_bufferizeendpoints_pipe_valid_sink_payload_error = main_core_bufferizeendpoints_sink_sink_payload_error;
assign main_core_bufferizeendpoints_source_source_valid = main_core_bufferizeendpoints_pipe_valid_source_valid;
assign main_core_bufferizeendpoints_pipe_valid_source_ready = main_core_bufferizeendpoints_source_source_ready;
assign main_core_bufferizeendpoints_source_source_first = main_core_bufferizeendpoints_pipe_valid_source_first;
assign main_core_bufferizeendpoints_source_source_last = main_core_bufferizeendpoints_pipe_valid_source_last;
assign main_core_bufferizeendpoints_source_source_payload_data = main_core_bufferizeendpoints_pipe_valid_source_payload_data;
assign main_core_bufferizeendpoints_source_source_payload_last_be = main_core_bufferizeendpoints_pipe_valid_source_payload_last_be;
assign main_core_bufferizeendpoints_source_source_payload_error = main_core_bufferizeendpoints_pipe_valid_source_payload_error;
assign main_core_pulsesynchronizer1_o = (main_core_pulsesynchronizer1_toggle_o ^ main_core_pulsesynchronizer1_toggle_o_r);
always @(*) begin
    main_core_rx_padding_length_inc <= 4'd0;
    case (main_core_rx_padding_sink_payload_last_be)
        1'd1: begin
            main_core_rx_padding_length_inc <= 1'd1;
        end
        2'd2: begin
            main_core_rx_padding_length_inc <= 2'd2;
        end
        3'd4: begin
            main_core_rx_padding_length_inc <= 2'd3;
        end
        4'd8: begin
            main_core_rx_padding_length_inc <= 3'd4;
        end
        5'd16: begin
            main_core_rx_padding_length_inc <= 3'd5;
        end
        6'd32: begin
            main_core_rx_padding_length_inc <= 3'd6;
        end
        7'd64: begin
            main_core_rx_padding_length_inc <= 3'd7;
        end
        default: begin
            main_core_rx_padding_length_inc <= 1'd1;
        end
    endcase
end
assign main_core_rx_padding_source_valid = main_core_rx_padding_sink_valid;
assign main_core_rx_padding_sink_ready = main_core_rx_padding_source_ready;
assign main_core_rx_padding_source_first = main_core_rx_padding_sink_first;
assign main_core_rx_padding_source_last = main_core_rx_padding_sink_last;
assign main_core_rx_padding_source_payload_data = main_core_rx_padding_sink_payload_data;
assign main_core_rx_padding_source_payload_last_be = main_core_rx_padding_sink_payload_last_be;
always @(*) begin
    main_core_rx_padding_source_payload_error <= 1'd0;
    if (((main_core_rx_padding_sink_valid & main_core_rx_padding_sink_last) & ((main_core_rx_padding_length + main_core_rx_padding_length_inc) < 6'd60))) begin
        main_core_rx_padding_source_payload_error <= {1{1'd1}};
    end else begin
        main_core_rx_padding_source_payload_error <= main_core_rx_padding_sink_payload_error;
    end
end
assign main_core_rx_last_be_source_valid = main_core_rx_last_be_sink_valid;
assign main_core_rx_last_be_sink_ready = main_core_rx_last_be_source_ready;
assign main_core_rx_last_be_source_first = main_core_rx_last_be_sink_first;
assign main_core_rx_last_be_source_last = main_core_rx_last_be_sink_last;
assign main_core_rx_last_be_source_payload_data = main_core_rx_last_be_sink_payload_data;
assign main_core_rx_last_be_source_payload_error = main_core_rx_last_be_sink_payload_error;
always @(*) begin
    main_core_rx_last_be_source_payload_last_be <= 1'd0;
    main_core_rx_last_be_source_payload_last_be <= main_core_rx_last_be_sink_payload_last_be;
    if (1'd1) begin
        main_core_rx_last_be_source_payload_last_be <= main_core_rx_last_be_sink_last;
    end
end
assign main_core_rx_converter_converter_sink_valid = main_core_rx_converter_sink_valid;
assign main_core_rx_converter_converter_sink_first = main_core_rx_converter_sink_first;
assign main_core_rx_converter_converter_sink_last = main_core_rx_converter_sink_last;
assign main_core_rx_converter_sink_ready = main_core_rx_converter_converter_sink_ready;
assign main_core_rx_converter_converter_sink_payload_data = {main_core_rx_converter_sink_payload_error, main_core_rx_converter_sink_payload_last_be, main_core_rx_converter_sink_payload_data};
assign main_core_rx_converter_source_valid = main_core_rx_converter_source_source_valid;
assign main_core_rx_converter_source_first = main_core_rx_converter_source_source_first;
assign main_core_rx_converter_source_last = main_core_rx_converter_source_source_last;
assign main_core_rx_converter_source_source_ready = main_core_rx_converter_source_ready;
always @(*) begin
    main_core_rx_converter_source_payload_data <= 32'd0;
    main_core_rx_converter_source_payload_data[7:0] <= main_core_rx_converter_source_source_payload_data[7:0];
    main_core_rx_converter_source_payload_data[15:8] <= main_core_rx_converter_source_source_payload_data[17:10];
    main_core_rx_converter_source_payload_data[23:16] <= main_core_rx_converter_source_source_payload_data[27:20];
    main_core_rx_converter_source_payload_data[31:24] <= main_core_rx_converter_source_source_payload_data[37:30];
end
always @(*) begin
    main_core_rx_converter_source_payload_last_be <= 4'd0;
    main_core_rx_converter_source_payload_last_be[0] <= main_core_rx_converter_source_source_payload_data[8];
    main_core_rx_converter_source_payload_last_be[1] <= main_core_rx_converter_source_source_payload_data[18];
    main_core_rx_converter_source_payload_last_be[2] <= main_core_rx_converter_source_source_payload_data[28];
    main_core_rx_converter_source_payload_last_be[3] <= main_core_rx_converter_source_source_payload_data[38];
end
always @(*) begin
    main_core_rx_converter_source_payload_error <= 4'd0;
    main_core_rx_converter_source_payload_error[0] <= main_core_rx_converter_source_source_payload_data[9];
    main_core_rx_converter_source_payload_error[1] <= main_core_rx_converter_source_source_payload_data[19];
    main_core_rx_converter_source_payload_error[2] <= main_core_rx_converter_source_source_payload_data[29];
    main_core_rx_converter_source_payload_error[3] <= main_core_rx_converter_source_source_payload_data[39];
end
assign main_core_rx_converter_source_source_valid = main_core_rx_converter_converter_source_valid;
assign main_core_rx_converter_converter_source_ready = main_core_rx_converter_source_source_ready;
assign main_core_rx_converter_source_source_first = main_core_rx_converter_converter_source_first;
assign main_core_rx_converter_source_source_last = main_core_rx_converter_converter_source_last;
assign main_core_rx_converter_source_source_payload_data = main_core_rx_converter_converter_source_payload_data;
assign main_core_rx_converter_converter_sink_ready = ((~main_core_rx_converter_converter_strobe_all) | main_core_rx_converter_converter_source_ready);
assign main_core_rx_converter_converter_source_valid = main_core_rx_converter_converter_strobe_all;
assign main_core_rx_converter_converter_load_part = (main_core_rx_converter_converter_sink_valid & main_core_rx_converter_converter_sink_ready);
assign main_core_rx_cdc_cdc_sink_valid = main_core_rx_cdc_sink_sink_valid;
assign main_core_rx_cdc_sink_sink_ready = main_core_rx_cdc_cdc_sink_ready;
assign main_core_rx_cdc_cdc_sink_first = main_core_rx_cdc_sink_sink_first;
assign main_core_rx_cdc_cdc_sink_last = main_core_rx_cdc_sink_sink_last;
assign main_core_rx_cdc_cdc_sink_payload_data = main_core_rx_cdc_sink_sink_payload_data;
assign main_core_rx_cdc_cdc_sink_payload_last_be = main_core_rx_cdc_sink_sink_payload_last_be;
assign main_core_rx_cdc_cdc_sink_payload_error = main_core_rx_cdc_sink_sink_payload_error;
assign main_core_rx_cdc_source_source_valid = main_core_rx_cdc_cdc_source_valid;
assign main_core_rx_cdc_cdc_source_ready = main_core_rx_cdc_source_source_ready;
assign main_core_rx_cdc_source_source_first = main_core_rx_cdc_cdc_source_first;
assign main_core_rx_cdc_source_source_last = main_core_rx_cdc_cdc_source_last;
assign main_core_rx_cdc_source_source_payload_data = main_core_rx_cdc_cdc_source_payload_data;
assign main_core_rx_cdc_source_source_payload_last_be = main_core_rx_cdc_cdc_source_payload_last_be;
assign main_core_rx_cdc_source_source_payload_error = main_core_rx_cdc_cdc_source_payload_error;
assign main_core_rx_cdc_cdc_asyncfifo_din = {main_core_rx_cdc_cdc_fifo_in_last, main_core_rx_cdc_cdc_fifo_in_first, main_core_rx_cdc_cdc_fifo_in_payload_error, main_core_rx_cdc_cdc_fifo_in_payload_last_be, main_core_rx_cdc_cdc_fifo_in_payload_data};
assign {main_core_rx_cdc_cdc_fifo_out_last, main_core_rx_cdc_cdc_fifo_out_first, main_core_rx_cdc_cdc_fifo_out_payload_error, main_core_rx_cdc_cdc_fifo_out_payload_last_be, main_core_rx_cdc_cdc_fifo_out_payload_data} = main_core_rx_cdc_cdc_asyncfifo_dout;
assign main_core_rx_cdc_cdc_sink_ready = main_core_rx_cdc_cdc_asyncfifo_writable;
assign main_core_rx_cdc_cdc_asyncfifo_we = main_core_rx_cdc_cdc_sink_valid;
assign main_core_rx_cdc_cdc_fifo_in_first = main_core_rx_cdc_cdc_sink_first;
assign main_core_rx_cdc_cdc_fifo_in_last = main_core_rx_cdc_cdc_sink_last;
assign main_core_rx_cdc_cdc_fifo_in_payload_data = main_core_rx_cdc_cdc_sink_payload_data;
assign main_core_rx_cdc_cdc_fifo_in_payload_last_be = main_core_rx_cdc_cdc_sink_payload_last_be;
assign main_core_rx_cdc_cdc_fifo_in_payload_error = main_core_rx_cdc_cdc_sink_payload_error;
assign main_core_rx_cdc_cdc_source_valid = main_core_rx_cdc_cdc_asyncfifo_readable;
assign main_core_rx_cdc_cdc_source_first = main_core_rx_cdc_cdc_fifo_out_first;
assign main_core_rx_cdc_cdc_source_last = main_core_rx_cdc_cdc_fifo_out_last;
assign main_core_rx_cdc_cdc_source_payload_data = main_core_rx_cdc_cdc_fifo_out_payload_data;
assign main_core_rx_cdc_cdc_source_payload_last_be = main_core_rx_cdc_cdc_fifo_out_payload_last_be;
assign main_core_rx_cdc_cdc_source_payload_error = main_core_rx_cdc_cdc_fifo_out_payload_error;
assign main_core_rx_cdc_cdc_asyncfifo_re = main_core_rx_cdc_cdc_source_ready;
assign main_core_rx_cdc_cdc_graycounter0_ce = (main_core_rx_cdc_cdc_asyncfifo_writable & main_core_rx_cdc_cdc_asyncfifo_we);
assign main_core_rx_cdc_cdc_graycounter1_ce = (main_core_rx_cdc_cdc_asyncfifo_readable & main_core_rx_cdc_cdc_asyncfifo_re);
assign main_core_rx_cdc_cdc_asyncfifo_writable = (((main_core_rx_cdc_cdc_graycounter0_q[5] == main_core_rx_cdc_cdc_consume_wdomain[5]) | (main_core_rx_cdc_cdc_graycounter0_q[4] == main_core_rx_cdc_cdc_consume_wdomain[4])) | (main_core_rx_cdc_cdc_graycounter0_q[3:0] != main_core_rx_cdc_cdc_consume_wdomain[3:0]));
assign main_core_rx_cdc_cdc_asyncfifo_readable = (main_core_rx_cdc_cdc_graycounter1_q != main_core_rx_cdc_cdc_produce_rdomain);
assign main_core_rx_cdc_cdc_wrport_adr = main_core_rx_cdc_cdc_graycounter0_q_binary[4:0];
assign main_core_rx_cdc_cdc_wrport_dat_w = main_core_rx_cdc_cdc_asyncfifo_din;
assign main_core_rx_cdc_cdc_wrport_we = main_core_rx_cdc_cdc_graycounter0_ce;
assign main_core_rx_cdc_cdc_rdport_adr = main_core_rx_cdc_cdc_graycounter1_q_next_binary[4:0];
assign main_core_rx_cdc_cdc_asyncfifo_dout = main_core_rx_cdc_cdc_rdport_dat_r;
always @(*) begin
    main_core_rx_cdc_cdc_graycounter0_q_next_binary <= 6'd0;
    if (main_core_rx_cdc_cdc_graycounter0_ce) begin
        main_core_rx_cdc_cdc_graycounter0_q_next_binary <= (main_core_rx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        main_core_rx_cdc_cdc_graycounter0_q_next_binary <= main_core_rx_cdc_cdc_graycounter0_q_binary;
    end
end
assign main_core_rx_cdc_cdc_graycounter0_q_next = (main_core_rx_cdc_cdc_graycounter0_q_next_binary ^ main_core_rx_cdc_cdc_graycounter0_q_next_binary[5:1]);
always @(*) begin
    main_core_rx_cdc_cdc_graycounter1_q_next_binary <= 6'd0;
    if (main_core_rx_cdc_cdc_graycounter1_ce) begin
        main_core_rx_cdc_cdc_graycounter1_q_next_binary <= (main_core_rx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        main_core_rx_cdc_cdc_graycounter1_q_next_binary <= main_core_rx_cdc_cdc_graycounter1_q_binary;
    end
end
assign main_core_rx_cdc_cdc_graycounter1_q_next = (main_core_rx_cdc_cdc_graycounter1_q_next_binary ^ main_core_rx_cdc_cdc_graycounter1_q_next_binary[5:1]);
assign main_core_rx_preamble_sink_valid = main_ethphy_liteethphyrmiirx_source_source_valid0;
assign main_ethphy_liteethphyrmiirx_source_source_ready0 = main_core_rx_preamble_sink_ready;
assign main_core_rx_preamble_sink_first = main_ethphy_liteethphyrmiirx_source_source_first0;
assign main_core_rx_preamble_sink_last = main_ethphy_liteethphyrmiirx_source_source_last0;
assign main_core_rx_preamble_sink_payload_data = main_ethphy_liteethphyrmiirx_source_source_payload_data0;
assign main_core_rx_preamble_sink_payload_last_be = main_ethphy_liteethphyrmiirx_source_source_payload_last_be;
assign main_core_rx_preamble_sink_payload_error = main_ethphy_liteethphyrmiirx_source_source_payload_error;
assign main_core_bufferizeendpoints_sink_sink_valid = main_core_rx_preamble_source_valid;
assign main_core_rx_preamble_source_ready = main_core_bufferizeendpoints_sink_sink_ready;
assign main_core_bufferizeendpoints_sink_sink_first = main_core_rx_preamble_source_first;
assign main_core_bufferizeendpoints_sink_sink_last = main_core_rx_preamble_source_last;
assign main_core_bufferizeendpoints_sink_sink_payload_data = main_core_rx_preamble_source_payload_data;
assign main_core_bufferizeendpoints_sink_sink_payload_last_be = main_core_rx_preamble_source_payload_last_be;
assign main_core_bufferizeendpoints_sink_sink_payload_error = main_core_rx_preamble_source_payload_error;
assign main_core_rx_padding_sink_valid = main_core_liteethmaccrc32checker_source_source_valid;
assign main_core_liteethmaccrc32checker_source_source_ready = main_core_rx_padding_sink_ready;
assign main_core_rx_padding_sink_first = main_core_liteethmaccrc32checker_source_source_first;
assign main_core_rx_padding_sink_last = main_core_liteethmaccrc32checker_source_source_last;
assign main_core_rx_padding_sink_payload_data = main_core_liteethmaccrc32checker_source_source_payload_data;
assign main_core_rx_padding_sink_payload_last_be = main_core_liteethmaccrc32checker_source_source_payload_last_be;
assign main_core_rx_padding_sink_payload_error = main_core_liteethmaccrc32checker_source_source_payload_error;
assign main_core_rx_last_be_sink_valid = main_core_rx_padding_source_valid;
assign main_core_rx_padding_source_ready = main_core_rx_last_be_sink_ready;
assign main_core_rx_last_be_sink_first = main_core_rx_padding_source_first;
assign main_core_rx_last_be_sink_last = main_core_rx_padding_source_last;
assign main_core_rx_last_be_sink_payload_data = main_core_rx_padding_source_payload_data;
assign main_core_rx_last_be_sink_payload_last_be = main_core_rx_padding_source_payload_last_be;
assign main_core_rx_last_be_sink_payload_error = main_core_rx_padding_source_payload_error;
assign main_core_rx_converter_sink_valid = main_core_rx_last_be_source_valid;
assign main_core_rx_last_be_source_ready = main_core_rx_converter_sink_ready;
assign main_core_rx_converter_sink_first = main_core_rx_last_be_source_first;
assign main_core_rx_converter_sink_last = main_core_rx_last_be_source_last;
assign main_core_rx_converter_sink_payload_data = main_core_rx_last_be_source_payload_data;
assign main_core_rx_converter_sink_payload_last_be = main_core_rx_last_be_source_payload_last_be;
assign main_core_rx_converter_sink_payload_error = main_core_rx_last_be_source_payload_error;
assign main_core_rx_cdc_sink_sink_valid = main_core_rx_converter_source_valid;
assign main_core_rx_converter_source_ready = main_core_rx_cdc_sink_sink_ready;
assign main_core_rx_cdc_sink_sink_first = main_core_rx_converter_source_first;
assign main_core_rx_cdc_sink_sink_last = main_core_rx_converter_source_last;
assign main_core_rx_cdc_sink_sink_payload_data = main_core_rx_converter_source_payload_data;
assign main_core_rx_cdc_sink_sink_payload_last_be = main_core_rx_converter_source_payload_last_be;
assign main_core_rx_cdc_sink_sink_payload_error = main_core_rx_converter_source_payload_error;
assign main_core_source_valid = main_core_rx_cdc_source_source_valid;
assign main_core_rx_cdc_source_source_ready = main_core_source_ready;
assign main_core_source_first = main_core_rx_cdc_source_source_first;
assign main_core_source_last = main_core_rx_cdc_source_source_last;
assign main_core_source_payload_data = main_core_rx_cdc_source_source_payload_data;
assign main_core_source_payload_last_be = main_core_rx_cdc_source_source_payload_last_be;
assign main_core_source_payload_error = main_core_rx_cdc_source_source_payload_error;
assign main_wishbone_interface_writer_sink_sink_valid = main_wishbone_interface_sink_valid;
assign main_wishbone_interface_sink_ready = main_wishbone_interface_writer_sink_sink_ready;
assign main_wishbone_interface_writer_sink_sink_first = main_wishbone_interface_sink_first;
assign main_wishbone_interface_writer_sink_sink_last = main_wishbone_interface_sink_last;
assign main_wishbone_interface_writer_sink_sink_payload_data = main_wishbone_interface_sink_payload_data;
assign main_wishbone_interface_writer_sink_sink_payload_last_be = main_wishbone_interface_sink_payload_last_be;
assign main_wishbone_interface_writer_sink_sink_payload_error = main_wishbone_interface_sink_payload_error;
assign main_wishbone_interface_source_valid = main_wishbone_interface_reader_source_source_valid;
assign main_wishbone_interface_reader_source_source_ready = main_wishbone_interface_source_ready;
assign main_wishbone_interface_source_first = main_wishbone_interface_reader_source_source_first;
assign main_wishbone_interface_source_last = main_wishbone_interface_reader_source_source_last;
assign main_wishbone_interface_source_payload_data = main_wishbone_interface_reader_source_source_payload_data;
assign main_wishbone_interface_source_payload_last_be = main_wishbone_interface_reader_source_source_payload_last_be;
assign main_wishbone_interface_source_payload_error = main_wishbone_interface_reader_source_source_payload_error;
always @(*) begin
    main_wishbone_interface_writer_length_inc <= 4'd0;
    case (main_wishbone_interface_writer_sink_sink_payload_last_be)
        1'd1: begin
            main_wishbone_interface_writer_length_inc <= 1'd1;
        end
        2'd2: begin
            main_wishbone_interface_writer_length_inc <= 2'd2;
        end
        3'd4: begin
            main_wishbone_interface_writer_length_inc <= 2'd3;
        end
        4'd8: begin
            main_wishbone_interface_writer_length_inc <= 3'd4;
        end
        5'd16: begin
            main_wishbone_interface_writer_length_inc <= 3'd5;
        end
        6'd32: begin
            main_wishbone_interface_writer_length_inc <= 3'd6;
        end
        7'd64: begin
            main_wishbone_interface_writer_length_inc <= 3'd7;
        end
        default: begin
            main_wishbone_interface_writer_length_inc <= 3'd4;
        end
    endcase
end
assign main_wishbone_interface_writer_stat_fifo_source_ready = main_wishbone_interface_writer_available_clear;
assign main_wishbone_interface_writer_available_trigger = main_wishbone_interface_writer_stat_fifo_source_valid;
assign main_wishbone_interface_writer_slot_status = main_wishbone_interface_writer_stat_fifo_source_payload_slot;
assign main_wishbone_interface_writer_length_status = main_wishbone_interface_writer_stat_fifo_source_payload_length;
assign main_wishbone_interface_writer_wr_data = main_wishbone_interface_writer_sink_sink_payload_data;
assign main_wishbone_interface_writer_memory0_adr = main_wishbone_interface_writer_length[10:2];
assign main_wishbone_interface_writer_memory0_dat_w = main_wishbone_interface_writer_wr_data;
assign main_wishbone_interface_writer_memory1_adr = main_wishbone_interface_writer_length[10:2];
assign main_wishbone_interface_writer_memory1_dat_w = main_wishbone_interface_writer_wr_data;
always @(*) begin
    main_wishbone_interface_writer_memory0_we <= 1'd0;
    main_wishbone_interface_writer_memory1_we <= 1'd0;
    if ((main_wishbone_interface_writer_sink_sink_valid & main_wishbone_interface_writer_write)) begin
        case (main_wishbone_interface_writer_slot)
            1'd0: begin
                main_wishbone_interface_writer_memory0_we <= 1'd1;
            end
            1'd1: begin
                main_wishbone_interface_writer_memory1_we <= 1'd1;
            end
        endcase
    end
end
assign main_wishbone_interface_writer_available0 = main_wishbone_interface_writer_available_status;
assign main_wishbone_interface_writer_available1 = main_wishbone_interface_writer_available_pending;
always @(*) begin
    main_wishbone_interface_writer_available_clear <= 1'd0;
    if ((main_wishbone_interface_writer_pending_re & main_wishbone_interface_writer_pending_r)) begin
        main_wishbone_interface_writer_available_clear <= 1'd1;
    end
end
assign main_wishbone_interface_writer_irq = (main_wishbone_interface_writer_pending_status & main_wishbone_interface_writer_enable_storage);
assign main_wishbone_interface_writer_available_status = main_wishbone_interface_writer_available_trigger;
assign main_wishbone_interface_writer_available_pending = main_wishbone_interface_writer_available_trigger;
assign main_wishbone_interface_writer_stat_fifo_syncfifo_din = {main_wishbone_interface_writer_stat_fifo_fifo_in_last, main_wishbone_interface_writer_stat_fifo_fifo_in_first, main_wishbone_interface_writer_stat_fifo_fifo_in_payload_length, main_wishbone_interface_writer_stat_fifo_fifo_in_payload_slot};
assign {main_wishbone_interface_writer_stat_fifo_fifo_out_last, main_wishbone_interface_writer_stat_fifo_fifo_out_first, main_wishbone_interface_writer_stat_fifo_fifo_out_payload_length, main_wishbone_interface_writer_stat_fifo_fifo_out_payload_slot} = main_wishbone_interface_writer_stat_fifo_syncfifo_dout;
assign main_wishbone_interface_writer_stat_fifo_sink_ready = main_wishbone_interface_writer_stat_fifo_syncfifo_writable;
assign main_wishbone_interface_writer_stat_fifo_syncfifo_we = main_wishbone_interface_writer_stat_fifo_sink_valid;
assign main_wishbone_interface_writer_stat_fifo_fifo_in_first = main_wishbone_interface_writer_stat_fifo_sink_first;
assign main_wishbone_interface_writer_stat_fifo_fifo_in_last = main_wishbone_interface_writer_stat_fifo_sink_last;
assign main_wishbone_interface_writer_stat_fifo_fifo_in_payload_slot = main_wishbone_interface_writer_stat_fifo_sink_payload_slot;
assign main_wishbone_interface_writer_stat_fifo_fifo_in_payload_length = main_wishbone_interface_writer_stat_fifo_sink_payload_length;
assign main_wishbone_interface_writer_stat_fifo_source_valid = main_wishbone_interface_writer_stat_fifo_syncfifo_readable;
assign main_wishbone_interface_writer_stat_fifo_source_first = main_wishbone_interface_writer_stat_fifo_fifo_out_first;
assign main_wishbone_interface_writer_stat_fifo_source_last = main_wishbone_interface_writer_stat_fifo_fifo_out_last;
assign main_wishbone_interface_writer_stat_fifo_source_payload_slot = main_wishbone_interface_writer_stat_fifo_fifo_out_payload_slot;
assign main_wishbone_interface_writer_stat_fifo_source_payload_length = main_wishbone_interface_writer_stat_fifo_fifo_out_payload_length;
assign main_wishbone_interface_writer_stat_fifo_syncfifo_re = main_wishbone_interface_writer_stat_fifo_source_ready;
always @(*) begin
    main_wishbone_interface_writer_stat_fifo_wrport_adr <= 1'd0;
    if (main_wishbone_interface_writer_stat_fifo_replace) begin
        main_wishbone_interface_writer_stat_fifo_wrport_adr <= (main_wishbone_interface_writer_stat_fifo_produce - 1'd1);
    end else begin
        main_wishbone_interface_writer_stat_fifo_wrport_adr <= main_wishbone_interface_writer_stat_fifo_produce;
    end
end
assign main_wishbone_interface_writer_stat_fifo_wrport_dat_w = main_wishbone_interface_writer_stat_fifo_syncfifo_din;
assign main_wishbone_interface_writer_stat_fifo_wrport_we = (main_wishbone_interface_writer_stat_fifo_syncfifo_we & (main_wishbone_interface_writer_stat_fifo_syncfifo_writable | main_wishbone_interface_writer_stat_fifo_replace));
assign main_wishbone_interface_writer_stat_fifo_do_read = (main_wishbone_interface_writer_stat_fifo_syncfifo_readable & main_wishbone_interface_writer_stat_fifo_syncfifo_re);
assign main_wishbone_interface_writer_stat_fifo_rdport_adr = main_wishbone_interface_writer_stat_fifo_consume;
assign main_wishbone_interface_writer_stat_fifo_syncfifo_dout = main_wishbone_interface_writer_stat_fifo_rdport_dat_r;
assign main_wishbone_interface_writer_stat_fifo_syncfifo_writable = (main_wishbone_interface_writer_stat_fifo_level != 2'd2);
assign main_wishbone_interface_writer_stat_fifo_syncfifo_readable = (main_wishbone_interface_writer_stat_fifo_level != 1'd0);
always @(*) begin
    clockdomainsrenamer_liteethmacsramwriter_next_state <= 3'd0;
    main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value <= 32'd0;
    main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value_ce <= 1'd0;
    main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value <= 11'd0;
    main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value_ce <= 1'd0;
    main_wishbone_interface_writer_slot_clockdomainsrenamer0_liteethmacsramwriter_next_value <= 1'd0;
    main_wishbone_interface_writer_slot_clockdomainsrenamer0_liteethmacsramwriter_next_value_ce <= 1'd0;
    main_wishbone_interface_writer_stat_fifo_sink_payload_length <= 11'd0;
    main_wishbone_interface_writer_stat_fifo_sink_payload_slot <= 1'd0;
    main_wishbone_interface_writer_stat_fifo_sink_valid <= 1'd0;
    main_wishbone_interface_writer_write <= 1'd0;
    clockdomainsrenamer_liteethmacsramwriter_next_state <= clockdomainsrenamer_liteethmacsramwriter_state;
    case (clockdomainsrenamer_liteethmacsramwriter_state)
        1'd1: begin
            if ((main_wishbone_interface_writer_sink_sink_valid & main_wishbone_interface_writer_sink_sink_last)) begin
                if (((main_wishbone_interface_writer_sink_sink_payload_error & main_wishbone_interface_writer_sink_sink_payload_last_be) != 1'd0)) begin
                    clockdomainsrenamer_liteethmacsramwriter_next_state <= 2'd3;
                end else begin
                    clockdomainsrenamer_liteethmacsramwriter_next_state <= 3'd4;
                end
            end
        end
        2'd2: begin
            if ((main_wishbone_interface_writer_sink_sink_valid & main_wishbone_interface_writer_sink_sink_last)) begin
                if ((main_wishbone_interface_writer_sink_sink_payload_last_be != 1'd0)) begin
                    clockdomainsrenamer_liteethmacsramwriter_next_state <= 2'd3;
                end else begin
                    main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value <= 1'd0;
                    main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value_ce <= 1'd1;
                    clockdomainsrenamer_liteethmacsramwriter_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value <= 1'd0;
            main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value_ce <= 1'd1;
            clockdomainsrenamer_liteethmacsramwriter_next_state <= 1'd0;
        end
        3'd4: begin
            main_wishbone_interface_writer_stat_fifo_sink_valid <= 1'd1;
            main_wishbone_interface_writer_stat_fifo_sink_payload_slot <= main_wishbone_interface_writer_slot;
            main_wishbone_interface_writer_stat_fifo_sink_payload_length <= main_wishbone_interface_writer_length;
            main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value <= 1'd0;
            main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value_ce <= 1'd1;
            main_wishbone_interface_writer_slot_clockdomainsrenamer0_liteethmacsramwriter_next_value <= (main_wishbone_interface_writer_slot + 1'd1);
            main_wishbone_interface_writer_slot_clockdomainsrenamer0_liteethmacsramwriter_next_value_ce <= 1'd1;
            clockdomainsrenamer_liteethmacsramwriter_next_state <= 1'd0;
        end
        default: begin
            if (main_wishbone_interface_writer_sink_sink_valid) begin
                if (main_wishbone_interface_writer_stat_fifo_sink_ready) begin
                    main_wishbone_interface_writer_write <= 1'd1;
                    main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value <= (main_wishbone_interface_writer_length + main_wishbone_interface_writer_length_inc);
                    main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value_ce <= 1'd1;
                    if ((main_wishbone_interface_writer_length >= 11'd1530)) begin
                        clockdomainsrenamer_liteethmacsramwriter_next_state <= 1'd1;
                    end
                    if (main_wishbone_interface_writer_sink_sink_last) begin
                        if (((main_wishbone_interface_writer_sink_sink_payload_error & main_wishbone_interface_writer_sink_sink_payload_last_be) != 1'd0)) begin
                            clockdomainsrenamer_liteethmacsramwriter_next_state <= 2'd3;
                        end else begin
                            clockdomainsrenamer_liteethmacsramwriter_next_state <= 3'd4;
                        end
                    end
                end else begin
                    main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value <= (main_wishbone_interface_writer_errors_status + 1'd1);
                    main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value_ce <= 1'd1;
                    clockdomainsrenamer_liteethmacsramwriter_next_state <= 2'd2;
                end
            end
        end
    endcase
end
assign main_wishbone_interface_reader_cmd_fifo_sink_valid = main_wishbone_interface_reader_start_re;
assign main_wishbone_interface_reader_cmd_fifo_sink_payload_slot = main_wishbone_interface_reader_slot_storage;
assign main_wishbone_interface_reader_cmd_fifo_sink_payload_length = main_wishbone_interface_reader_length_storage;
assign main_wishbone_interface_reader_ready_status = main_wishbone_interface_reader_cmd_fifo_sink_ready;
assign main_wishbone_interface_reader_level_status = main_wishbone_interface_reader_cmd_fifo_level;
always @(*) begin
    main_wishbone_interface_reader_source_source_payload_last_be <= 4'd0;
    if (main_wishbone_interface_reader_source_source_last) begin
        case (main_wishbone_interface_reader_cmd_fifo_source_payload_length[1:0])
            1'd1: begin
                main_wishbone_interface_reader_source_source_payload_last_be <= 1'd1;
            end
            2'd2: begin
                main_wishbone_interface_reader_source_source_payload_last_be <= 2'd2;
            end
            2'd3: begin
                main_wishbone_interface_reader_source_source_payload_last_be <= 3'd4;
            end
            3'd4: begin
                main_wishbone_interface_reader_source_source_payload_last_be <= 4'd8;
            end
            3'd5: begin
                main_wishbone_interface_reader_source_source_payload_last_be <= 5'd16;
            end
            3'd6: begin
                main_wishbone_interface_reader_source_source_payload_last_be <= 6'd32;
            end
            3'd7: begin
                main_wishbone_interface_reader_source_source_payload_last_be <= 7'd64;
            end
            default: begin
                main_wishbone_interface_reader_source_source_payload_last_be <= 4'd8;
            end
        endcase
    end
end
assign main_wishbone_interface_reader_memory0_re = main_wishbone_interface_reader_read;
assign main_wishbone_interface_reader_memory0_adr = main_wishbone_interface_reader_length[10:2];
assign main_wishbone_interface_reader_memory1_re = main_wishbone_interface_reader_read;
assign main_wishbone_interface_reader_memory1_adr = main_wishbone_interface_reader_length[10:2];
always @(*) begin
    main_wishbone_interface_reader_rd_data <= 32'd0;
    case (main_wishbone_interface_reader_cmd_fifo_source_payload_slot)
        1'd0: begin
            main_wishbone_interface_reader_rd_data <= main_wishbone_interface_reader_memory0_dat_r;
        end
        1'd1: begin
            main_wishbone_interface_reader_rd_data <= main_wishbone_interface_reader_memory1_dat_r;
        end
    endcase
end
assign main_wishbone_interface_reader_source_source_payload_data = main_wishbone_interface_reader_rd_data;
assign main_wishbone_interface_reader_event00 = main_wishbone_interface_reader_eventsourcepulse_status;
assign main_wishbone_interface_reader_event01 = main_wishbone_interface_reader_eventsourcepulse_pending;
always @(*) begin
    main_wishbone_interface_reader_eventsourcepulse_clear <= 1'd0;
    if ((main_wishbone_interface_reader_pending_re & main_wishbone_interface_reader_pending_r)) begin
        main_wishbone_interface_reader_eventsourcepulse_clear <= 1'd1;
    end
end
assign main_wishbone_interface_reader_irq = (main_wishbone_interface_reader_pending_status & main_wishbone_interface_reader_enable_storage);
assign main_wishbone_interface_reader_eventsourcepulse_status = 1'd0;
assign main_wishbone_interface_reader_cmd_fifo_syncfifo_din = {main_wishbone_interface_reader_cmd_fifo_fifo_in_last, main_wishbone_interface_reader_cmd_fifo_fifo_in_first, main_wishbone_interface_reader_cmd_fifo_fifo_in_payload_length, main_wishbone_interface_reader_cmd_fifo_fifo_in_payload_slot};
assign {main_wishbone_interface_reader_cmd_fifo_fifo_out_last, main_wishbone_interface_reader_cmd_fifo_fifo_out_first, main_wishbone_interface_reader_cmd_fifo_fifo_out_payload_length, main_wishbone_interface_reader_cmd_fifo_fifo_out_payload_slot} = main_wishbone_interface_reader_cmd_fifo_syncfifo_dout;
assign main_wishbone_interface_reader_cmd_fifo_sink_ready = main_wishbone_interface_reader_cmd_fifo_syncfifo_writable;
assign main_wishbone_interface_reader_cmd_fifo_syncfifo_we = main_wishbone_interface_reader_cmd_fifo_sink_valid;
assign main_wishbone_interface_reader_cmd_fifo_fifo_in_first = main_wishbone_interface_reader_cmd_fifo_sink_first;
assign main_wishbone_interface_reader_cmd_fifo_fifo_in_last = main_wishbone_interface_reader_cmd_fifo_sink_last;
assign main_wishbone_interface_reader_cmd_fifo_fifo_in_payload_slot = main_wishbone_interface_reader_cmd_fifo_sink_payload_slot;
assign main_wishbone_interface_reader_cmd_fifo_fifo_in_payload_length = main_wishbone_interface_reader_cmd_fifo_sink_payload_length;
assign main_wishbone_interface_reader_cmd_fifo_source_valid = main_wishbone_interface_reader_cmd_fifo_syncfifo_readable;
assign main_wishbone_interface_reader_cmd_fifo_source_first = main_wishbone_interface_reader_cmd_fifo_fifo_out_first;
assign main_wishbone_interface_reader_cmd_fifo_source_last = main_wishbone_interface_reader_cmd_fifo_fifo_out_last;
assign main_wishbone_interface_reader_cmd_fifo_source_payload_slot = main_wishbone_interface_reader_cmd_fifo_fifo_out_payload_slot;
assign main_wishbone_interface_reader_cmd_fifo_source_payload_length = main_wishbone_interface_reader_cmd_fifo_fifo_out_payload_length;
assign main_wishbone_interface_reader_cmd_fifo_syncfifo_re = main_wishbone_interface_reader_cmd_fifo_source_ready;
always @(*) begin
    main_wishbone_interface_reader_cmd_fifo_wrport_adr <= 1'd0;
    if (main_wishbone_interface_reader_cmd_fifo_replace) begin
        main_wishbone_interface_reader_cmd_fifo_wrport_adr <= (main_wishbone_interface_reader_cmd_fifo_produce - 1'd1);
    end else begin
        main_wishbone_interface_reader_cmd_fifo_wrport_adr <= main_wishbone_interface_reader_cmd_fifo_produce;
    end
end
assign main_wishbone_interface_reader_cmd_fifo_wrport_dat_w = main_wishbone_interface_reader_cmd_fifo_syncfifo_din;
assign main_wishbone_interface_reader_cmd_fifo_wrport_we = (main_wishbone_interface_reader_cmd_fifo_syncfifo_we & (main_wishbone_interface_reader_cmd_fifo_syncfifo_writable | main_wishbone_interface_reader_cmd_fifo_replace));
assign main_wishbone_interface_reader_cmd_fifo_do_read = (main_wishbone_interface_reader_cmd_fifo_syncfifo_readable & main_wishbone_interface_reader_cmd_fifo_syncfifo_re);
assign main_wishbone_interface_reader_cmd_fifo_rdport_adr = main_wishbone_interface_reader_cmd_fifo_consume;
assign main_wishbone_interface_reader_cmd_fifo_syncfifo_dout = main_wishbone_interface_reader_cmd_fifo_rdport_dat_r;
assign main_wishbone_interface_reader_cmd_fifo_syncfifo_writable = (main_wishbone_interface_reader_cmd_fifo_level != 2'd2);
assign main_wishbone_interface_reader_cmd_fifo_syncfifo_readable = (main_wishbone_interface_reader_cmd_fifo_level != 1'd0);
always @(*) begin
    clockdomainsrenamer_liteethmacsramreader_next_state <= 2'd0;
    main_wishbone_interface_reader_cmd_fifo_source_ready <= 1'd0;
    main_wishbone_interface_reader_eventsourcepulse_trigger <= 1'd0;
    main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value <= 11'd0;
    main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value_ce <= 1'd0;
    main_wishbone_interface_reader_read <= 1'd0;
    main_wishbone_interface_reader_source_source_last <= 1'd0;
    main_wishbone_interface_reader_source_source_valid <= 1'd0;
    clockdomainsrenamer_liteethmacsramreader_next_state <= clockdomainsrenamer_liteethmacsramreader_state;
    case (clockdomainsrenamer_liteethmacsramreader_state)
        1'd1: begin
            main_wishbone_interface_reader_source_source_valid <= 1'd1;
            main_wishbone_interface_reader_source_source_last <= (main_wishbone_interface_reader_length >= main_wishbone_interface_reader_cmd_fifo_source_payload_length);
            if (main_wishbone_interface_reader_source_source_ready) begin
                main_wishbone_interface_reader_read <= 1'd1;
                main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value <= (main_wishbone_interface_reader_length + 3'd4);
                main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value_ce <= 1'd1;
                if (main_wishbone_interface_reader_source_source_last) begin
                    clockdomainsrenamer_liteethmacsramreader_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value <= 1'd0;
            main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value_ce <= 1'd1;
            main_wishbone_interface_reader_eventsourcepulse_trigger <= 1'd1;
            main_wishbone_interface_reader_cmd_fifo_source_ready <= 1'd1;
            clockdomainsrenamer_liteethmacsramreader_next_state <= 1'd0;
        end
        default: begin
            if (main_wishbone_interface_reader_cmd_fifo_source_valid) begin
                main_wishbone_interface_reader_read <= 1'd1;
                main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value <= 3'd4;
                main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value_ce <= 1'd1;
                clockdomainsrenamer_liteethmacsramreader_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_wishbone_interface_ev_irq = (main_wishbone_interface_writer_irq | main_wishbone_interface_reader_irq);
assign main_wishbone_interface_sram0_adr = main_wishbone_interface_interface0_adr[8:0];
assign main_wishbone_interface_interface0_dat_r = main_wishbone_interface_sram0_dat_r;
assign main_wishbone_interface_sram1_adr = main_wishbone_interface_interface1_adr[8:0];
assign main_wishbone_interface_interface1_dat_r = main_wishbone_interface_sram1_dat_r;
always @(*) begin
    main_wishbone_interface_decoder0_master <= 2'd0;
    main_wishbone_interface_decoder0_master[0] <= (main_wishbone_interface_bus_rx_adr[9] == 1'd0);
    main_wishbone_interface_decoder0_master[1] <= (main_wishbone_interface_bus_rx_adr[9] == 1'd1);
end
assign main_wishbone_interface_interface0_adr = main_wishbone_interface_bus_rx_adr;
assign main_wishbone_interface_interface0_dat_w = main_wishbone_interface_bus_rx_dat_w;
assign main_wishbone_interface_interface0_sel = main_wishbone_interface_bus_rx_sel;
assign main_wishbone_interface_interface0_stb = main_wishbone_interface_bus_rx_stb;
assign main_wishbone_interface_interface0_we = main_wishbone_interface_bus_rx_we;
assign main_wishbone_interface_interface0_cti = main_wishbone_interface_bus_rx_cti;
assign main_wishbone_interface_interface0_bte = main_wishbone_interface_bus_rx_bte;
assign main_wishbone_interface_interface1_adr = main_wishbone_interface_bus_rx_adr;
assign main_wishbone_interface_interface1_dat_w = main_wishbone_interface_bus_rx_dat_w;
assign main_wishbone_interface_interface1_sel = main_wishbone_interface_bus_rx_sel;
assign main_wishbone_interface_interface1_stb = main_wishbone_interface_bus_rx_stb;
assign main_wishbone_interface_interface1_we = main_wishbone_interface_bus_rx_we;
assign main_wishbone_interface_interface1_cti = main_wishbone_interface_bus_rx_cti;
assign main_wishbone_interface_interface1_bte = main_wishbone_interface_bus_rx_bte;
assign main_wishbone_interface_interface0_cyc = (main_wishbone_interface_bus_rx_cyc & main_wishbone_interface_decoder0_master[0]);
assign main_wishbone_interface_interface1_cyc = (main_wishbone_interface_bus_rx_cyc & main_wishbone_interface_decoder0_master[1]);
assign main_wishbone_interface_bus_rx_ack = (main_wishbone_interface_interface0_ack | main_wishbone_interface_interface1_ack);
assign main_wishbone_interface_bus_rx_err = (main_wishbone_interface_interface0_err | main_wishbone_interface_interface1_err);
assign main_wishbone_interface_bus_rx_dat_r = (({32{main_wishbone_interface_decoder0_slaves[0]}} & main_wishbone_interface_interface0_dat_r) | ({32{main_wishbone_interface_decoder0_slaves[1]}} & main_wishbone_interface_interface1_dat_r));
always @(*) begin
    main_wishbone_interface_sram2_we <= 4'd0;
    main_wishbone_interface_sram2_we[0] <= (((main_wishbone_interface_interface2_cyc & main_wishbone_interface_interface2_stb) & main_wishbone_interface_interface2_we) & main_wishbone_interface_interface2_sel[0]);
    main_wishbone_interface_sram2_we[1] <= (((main_wishbone_interface_interface2_cyc & main_wishbone_interface_interface2_stb) & main_wishbone_interface_interface2_we) & main_wishbone_interface_interface2_sel[1]);
    main_wishbone_interface_sram2_we[2] <= (((main_wishbone_interface_interface2_cyc & main_wishbone_interface_interface2_stb) & main_wishbone_interface_interface2_we) & main_wishbone_interface_interface2_sel[2]);
    main_wishbone_interface_sram2_we[3] <= (((main_wishbone_interface_interface2_cyc & main_wishbone_interface_interface2_stb) & main_wishbone_interface_interface2_we) & main_wishbone_interface_interface2_sel[3]);
end
assign main_wishbone_interface_sram2_adr = main_wishbone_interface_interface2_adr[8:0];
assign main_wishbone_interface_interface2_dat_r = main_wishbone_interface_sram2_dat_r;
assign main_wishbone_interface_sram2_dat_w = main_wishbone_interface_interface2_dat_w;
always @(*) begin
    main_wishbone_interface_sram3_we <= 4'd0;
    main_wishbone_interface_sram3_we[0] <= (((main_wishbone_interface_interface3_cyc & main_wishbone_interface_interface3_stb) & main_wishbone_interface_interface3_we) & main_wishbone_interface_interface3_sel[0]);
    main_wishbone_interface_sram3_we[1] <= (((main_wishbone_interface_interface3_cyc & main_wishbone_interface_interface3_stb) & main_wishbone_interface_interface3_we) & main_wishbone_interface_interface3_sel[1]);
    main_wishbone_interface_sram3_we[2] <= (((main_wishbone_interface_interface3_cyc & main_wishbone_interface_interface3_stb) & main_wishbone_interface_interface3_we) & main_wishbone_interface_interface3_sel[2]);
    main_wishbone_interface_sram3_we[3] <= (((main_wishbone_interface_interface3_cyc & main_wishbone_interface_interface3_stb) & main_wishbone_interface_interface3_we) & main_wishbone_interface_interface3_sel[3]);
end
assign main_wishbone_interface_sram3_adr = main_wishbone_interface_interface3_adr[8:0];
assign main_wishbone_interface_interface3_dat_r = main_wishbone_interface_sram3_dat_r;
assign main_wishbone_interface_sram3_dat_w = main_wishbone_interface_interface3_dat_w;
always @(*) begin
    main_wishbone_interface_decoder1_master <= 2'd0;
    main_wishbone_interface_decoder1_master[0] <= (main_wishbone_interface_bus_tx_adr[9] == 1'd0);
    main_wishbone_interface_decoder1_master[1] <= (main_wishbone_interface_bus_tx_adr[9] == 1'd1);
end
assign main_wishbone_interface_interface2_adr = main_wishbone_interface_bus_tx_adr;
assign main_wishbone_interface_interface2_dat_w = main_wishbone_interface_bus_tx_dat_w;
assign main_wishbone_interface_interface2_sel = main_wishbone_interface_bus_tx_sel;
assign main_wishbone_interface_interface2_stb = main_wishbone_interface_bus_tx_stb;
assign main_wishbone_interface_interface2_we = main_wishbone_interface_bus_tx_we;
assign main_wishbone_interface_interface2_cti = main_wishbone_interface_bus_tx_cti;
assign main_wishbone_interface_interface2_bte = main_wishbone_interface_bus_tx_bte;
assign main_wishbone_interface_interface3_adr = main_wishbone_interface_bus_tx_adr;
assign main_wishbone_interface_interface3_dat_w = main_wishbone_interface_bus_tx_dat_w;
assign main_wishbone_interface_interface3_sel = main_wishbone_interface_bus_tx_sel;
assign main_wishbone_interface_interface3_stb = main_wishbone_interface_bus_tx_stb;
assign main_wishbone_interface_interface3_we = main_wishbone_interface_bus_tx_we;
assign main_wishbone_interface_interface3_cti = main_wishbone_interface_bus_tx_cti;
assign main_wishbone_interface_interface3_bte = main_wishbone_interface_bus_tx_bte;
assign main_wishbone_interface_interface2_cyc = (main_wishbone_interface_bus_tx_cyc & main_wishbone_interface_decoder1_master[0]);
assign main_wishbone_interface_interface3_cyc = (main_wishbone_interface_bus_tx_cyc & main_wishbone_interface_decoder1_master[1]);
assign main_wishbone_interface_bus_tx_ack = (main_wishbone_interface_interface2_ack | main_wishbone_interface_interface3_ack);
assign main_wishbone_interface_bus_tx_err = (main_wishbone_interface_interface2_err | main_wishbone_interface_interface3_err);
assign main_wishbone_interface_bus_tx_dat_r = (({32{main_wishbone_interface_decoder1_slaves[0]}} & main_wishbone_interface_interface2_dat_r) | ({32{main_wishbone_interface_decoder1_slaves[1]}} & main_wishbone_interface_interface3_dat_r));
assign main_sink_ready = 1'd1;
assign main_vtg_reset = (~main_vtg_enable);
assign main_vtg_source_payload_de = (main_vtg_hactive & main_vtg_vactive);
always @(*) begin
    clockdomainsrenamer_next_state <= 1'd0;
    main_vtg_hactive_clockdomainsrenamer1_next_value0 <= 1'd0;
    main_vtg_hactive_clockdomainsrenamer1_next_value_ce0 <= 1'd0;
    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value4 <= 12'd0;
    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4 <= 1'd0;
    main_vtg_source_payload_hres_clockdomainsrenamer1_next_value2 <= 12'd0;
    main_vtg_source_payload_hres_clockdomainsrenamer1_next_value_ce2 <= 1'd0;
    main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value6 <= 1'd0;
    main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value_ce6 <= 1'd0;
    main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value5 <= 12'd0;
    main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value_ce5 <= 1'd0;
    main_vtg_source_payload_vres_clockdomainsrenamer1_next_value3 <= 12'd0;
    main_vtg_source_payload_vres_clockdomainsrenamer1_next_value_ce3 <= 1'd0;
    main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value7 <= 1'd0;
    main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value_ce7 <= 1'd0;
    main_vtg_source_valid <= 1'd0;
    main_vtg_vactive_clockdomainsrenamer1_next_value1 <= 1'd0;
    main_vtg_vactive_clockdomainsrenamer1_next_value_ce1 <= 1'd0;
    clockdomainsrenamer_next_state <= clockdomainsrenamer_state;
    case (clockdomainsrenamer_state)
        1'd1: begin
            main_vtg_source_valid <= 1'd1;
            if (main_vtg_source_ready) begin
                main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value4 <= (main_vtg_source_payload_hcount + 1'd1);
                main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4 <= 1'd1;
                if ((main_vtg_source_payload_hcount == 1'd0)) begin
                    main_vtg_hactive_clockdomainsrenamer1_next_value0 <= 1'd1;
                    main_vtg_hactive_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hres)) begin
                    main_vtg_hactive_clockdomainsrenamer1_next_value0 <= 1'd0;
                    main_vtg_hactive_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hsync_start)) begin
                    main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value6 <= 1'd1;
                    main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hsync_end)) begin
                    main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value6 <= 1'd0;
                    main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value_ce6 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hscan)) begin
                    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value4 <= 1'd0;
                    main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4 <= 1'd1;
                end
                if ((main_vtg_source_payload_hcount == main_vtg_hsync_start)) begin
                    main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value5 <= (main_vtg_source_payload_vcount + 1'd1);
                    main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value_ce5 <= 1'd1;
                    if ((main_vtg_source_payload_vcount == 1'd0)) begin
                        main_vtg_vactive_clockdomainsrenamer1_next_value1 <= 1'd1;
                        main_vtg_vactive_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end
                    if ((main_vtg_source_payload_vcount == main_vtg_vres)) begin
                        main_vtg_vactive_clockdomainsrenamer1_next_value1 <= 1'd0;
                        main_vtg_vactive_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
                    end
                    if ((main_vtg_source_payload_vcount == main_vtg_vsync_start)) begin
                        main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value7 <= 1'd1;
                        main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value_ce7 <= 1'd1;
                    end
                    if ((main_vtg_source_payload_vcount == main_vtg_vsync_end)) begin
                        main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value7 <= 1'd0;
                        main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value_ce7 <= 1'd1;
                    end
                    if ((main_vtg_source_payload_vcount == main_vtg_vscan)) begin
                        main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value5 <= 1'd0;
                        main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value_ce5 <= 1'd1;
                    end
                end
            end
        end
        default: begin
            main_vtg_hactive_clockdomainsrenamer1_next_value0 <= 1'd0;
            main_vtg_hactive_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
            main_vtg_vactive_clockdomainsrenamer1_next_value1 <= 1'd0;
            main_vtg_vactive_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
            main_vtg_source_payload_hres_clockdomainsrenamer1_next_value2 <= main_vtg_hres;
            main_vtg_source_payload_hres_clockdomainsrenamer1_next_value_ce2 <= 1'd1;
            main_vtg_source_payload_vres_clockdomainsrenamer1_next_value3 <= main_vtg_vres;
            main_vtg_source_payload_vres_clockdomainsrenamer1_next_value_ce3 <= 1'd1;
            main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value4 <= 1'd0;
            main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4 <= 1'd1;
            main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value5 <= 1'd0;
            main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value_ce5 <= 1'd1;
            clockdomainsrenamer_next_state <= 1'd1;
        end
    endcase
end
assign main_vfb_conv_converter_sink_valid = main_vfb_dma_source_source_valid;
assign main_vfb_dma_source_source_ready = main_vfb_conv_converter_sink_ready;
assign main_vfb_conv_converter_sink_first = main_vfb_dma_source_source_first;
assign main_vfb_conv_converter_sink_last = main_vfb_dma_source_source_last;
assign main_vfb_conv_converter_sink_payload_data = main_vfb_dma_source_source_payload_data;
assign main_vfb_cdc_sink_sink_valid = main_vfb_conv_source_source_valid;
assign main_vfb_conv_source_source_ready = main_vfb_cdc_sink_sink_ready;
assign main_vfb_cdc_sink_sink_first = main_vfb_conv_source_source_first;
assign main_vfb_cdc_sink_sink_last = main_vfb_conv_source_source_last;
assign main_vfb_cdc_sink_sink_payload_data = main_vfb_conv_source_source_payload_data;
assign main_vfb_source_payload_r = main_vfb_cdc_source_source_payload_data[7:0];
assign main_vfb_source_payload_g = main_vfb_cdc_source_source_payload_data[15:8];
assign main_vfb_source_payload_b = main_vfb_cdc_source_source_payload_data[23:16];
assign main_vfb_underflow = (~main_vfb_source_valid);
assign main_litedramcrossbar_cmd_payload_we = 1'd0;
assign main_litedramcrossbar_cmd_payload_addr = main_vfb_dma_sink_sink_payload_address;
assign main_litedramcrossbar_cmd_last = main_vfb_dma_sink_sink_last;
assign main_litedramcrossbar_cmd_valid = ((main_vfb_dma_enable & main_vfb_dma_sink_sink_valid) & main_vfb_dma_res_fifo_sink_ready);
assign main_vfb_dma_sink_sink_ready = ((main_vfb_dma_enable & main_litedramcrossbar_cmd_ready) & main_vfb_dma_res_fifo_sink_ready);
assign main_vfb_dma_res_fifo_sink_valid = (main_litedramcrossbar_cmd_valid & main_litedramcrossbar_cmd_ready);
assign main_vfb_dma_res_fifo_sink_last = main_litedramcrossbar_cmd_last;
assign main_vfb_dma_fifo_sink_valid = main_litedramcrossbar_rdata_valid;
assign main_litedramcrossbar_rdata_ready = main_vfb_dma_fifo_sink_ready;
assign main_vfb_dma_fifo_sink_first = main_litedramcrossbar_rdata_first;
assign main_vfb_dma_fifo_sink_last = main_litedramcrossbar_rdata_last;
assign main_vfb_dma_fifo_sink_payload_data = main_litedramcrossbar_rdata_payload_data;
assign main_vfb_dma_source_source_first = main_vfb_dma_fifo_source_first;
assign main_vfb_dma_source_source_payload_data = main_vfb_dma_fifo_source_payload_data;
always @(*) begin
    main_vfb_dma_source_source_last <= 1'd0;
    main_vfb_dma_source_source_valid <= 1'd0;
    if (main_vfb_dma_res_fifo_source_valid) begin
        main_vfb_dma_source_source_valid <= main_vfb_dma_fifo_source_valid;
        main_vfb_dma_source_source_last <= main_vfb_dma_res_fifo_source_last;
    end
end
assign main_vfb_dma_fifo_source_ready = (main_vfb_dma_source_source_ready | (~main_vfb_dma_enable));
assign main_vfb_dma_res_fifo_source_ready = (main_vfb_dma_fifo_source_valid & main_vfb_dma_fifo_source_ready);
assign main_vfb_dma_enable = main_vfb_litedramdmareader_enable_storage;
assign main_vfb_litedramdmareader_base = main_vfb_litedramdmareader_base_storage[31:3];
assign main_vfb_litedramdmareader_length = main_vfb_litedramdmareader_length_storage[31:3];
assign main_vfb_litedramdmareader_offset_status = main_vfb_litedramdmareader_offset;
assign main_vfb_litedramdmareader_reset = (~main_vfb_litedramdmareader_enable_storage);
assign main_vfb_dma_res_fifo_syncfifo_din = {main_vfb_dma_res_fifo_fifo_in_last, main_vfb_dma_res_fifo_fifo_in_first, main_vfb_dma_res_fifo_fifo_in_payload_dummy};
assign {main_vfb_dma_res_fifo_fifo_out_last, main_vfb_dma_res_fifo_fifo_out_first, main_vfb_dma_res_fifo_fifo_out_payload_dummy} = main_vfb_dma_res_fifo_syncfifo_dout;
assign main_vfb_dma_res_fifo_sink_ready = main_vfb_dma_res_fifo_syncfifo_writable;
assign main_vfb_dma_res_fifo_syncfifo_we = main_vfb_dma_res_fifo_sink_valid;
assign main_vfb_dma_res_fifo_fifo_in_first = main_vfb_dma_res_fifo_sink_first;
assign main_vfb_dma_res_fifo_fifo_in_last = main_vfb_dma_res_fifo_sink_last;
assign main_vfb_dma_res_fifo_fifo_in_payload_dummy = main_vfb_dma_res_fifo_sink_payload_dummy;
assign main_vfb_dma_res_fifo_source_valid = main_vfb_dma_res_fifo_syncfifo_readable;
assign main_vfb_dma_res_fifo_source_first = main_vfb_dma_res_fifo_fifo_out_first;
assign main_vfb_dma_res_fifo_source_last = main_vfb_dma_res_fifo_fifo_out_last;
assign main_vfb_dma_res_fifo_source_payload_dummy = main_vfb_dma_res_fifo_fifo_out_payload_dummy;
assign main_vfb_dma_res_fifo_syncfifo_re = main_vfb_dma_res_fifo_source_ready;
always @(*) begin
    main_vfb_dma_res_fifo_wrport_adr <= 13'd0;
    if (main_vfb_dma_res_fifo_replace) begin
        main_vfb_dma_res_fifo_wrport_adr <= (main_vfb_dma_res_fifo_produce - 1'd1);
    end else begin
        main_vfb_dma_res_fifo_wrport_adr <= main_vfb_dma_res_fifo_produce;
    end
end
assign main_vfb_dma_res_fifo_wrport_dat_w = main_vfb_dma_res_fifo_syncfifo_din;
assign main_vfb_dma_res_fifo_wrport_we = (main_vfb_dma_res_fifo_syncfifo_we & (main_vfb_dma_res_fifo_syncfifo_writable | main_vfb_dma_res_fifo_replace));
assign main_vfb_dma_res_fifo_do_read = (main_vfb_dma_res_fifo_syncfifo_readable & main_vfb_dma_res_fifo_syncfifo_re);
assign main_vfb_dma_res_fifo_rdport_adr = main_vfb_dma_res_fifo_consume;
assign main_vfb_dma_res_fifo_syncfifo_dout = main_vfb_dma_res_fifo_rdport_dat_r;
assign main_vfb_dma_res_fifo_syncfifo_writable = (main_vfb_dma_res_fifo_level != 14'd8192);
assign main_vfb_dma_res_fifo_syncfifo_readable = (main_vfb_dma_res_fifo_level != 1'd0);
assign main_vfb_dma_fifo_syncfifo_din = {main_vfb_dma_fifo_fifo_in_last, main_vfb_dma_fifo_fifo_in_first, main_vfb_dma_fifo_fifo_in_payload_data};
assign {main_vfb_dma_fifo_fifo_out_last, main_vfb_dma_fifo_fifo_out_first, main_vfb_dma_fifo_fifo_out_payload_data} = main_vfb_dma_fifo_syncfifo_dout;
assign main_vfb_dma_fifo_sink_ready = main_vfb_dma_fifo_syncfifo_writable;
assign main_vfb_dma_fifo_syncfifo_we = main_vfb_dma_fifo_sink_valid;
assign main_vfb_dma_fifo_fifo_in_first = main_vfb_dma_fifo_sink_first;
assign main_vfb_dma_fifo_fifo_in_last = main_vfb_dma_fifo_sink_last;
assign main_vfb_dma_fifo_fifo_in_payload_data = main_vfb_dma_fifo_sink_payload_data;
assign main_vfb_dma_fifo_source_valid = main_vfb_dma_fifo_readable;
assign main_vfb_dma_fifo_source_first = main_vfb_dma_fifo_fifo_out_first;
assign main_vfb_dma_fifo_source_last = main_vfb_dma_fifo_fifo_out_last;
assign main_vfb_dma_fifo_source_payload_data = main_vfb_dma_fifo_fifo_out_payload_data;
assign main_vfb_dma_fifo_re = main_vfb_dma_fifo_source_ready;
assign main_vfb_dma_fifo_syncfifo_re = (main_vfb_dma_fifo_syncfifo_readable & ((~main_vfb_dma_fifo_readable) | main_vfb_dma_fifo_re));
assign main_vfb_dma_fifo_level1 = (main_vfb_dma_fifo_level0 + main_vfb_dma_fifo_readable);
always @(*) begin
    main_vfb_dma_fifo_wrport_adr <= 13'd0;
    if (main_vfb_dma_fifo_replace) begin
        main_vfb_dma_fifo_wrport_adr <= (main_vfb_dma_fifo_produce - 1'd1);
    end else begin
        main_vfb_dma_fifo_wrport_adr <= main_vfb_dma_fifo_produce;
    end
end
assign main_vfb_dma_fifo_wrport_dat_w = main_vfb_dma_fifo_syncfifo_din;
assign main_vfb_dma_fifo_wrport_we = (main_vfb_dma_fifo_syncfifo_we & (main_vfb_dma_fifo_syncfifo_writable | main_vfb_dma_fifo_replace));
assign main_vfb_dma_fifo_do_read = (main_vfb_dma_fifo_syncfifo_readable & main_vfb_dma_fifo_syncfifo_re);
assign main_vfb_dma_fifo_rdport_adr = main_vfb_dma_fifo_consume;
assign main_vfb_dma_fifo_syncfifo_dout = main_vfb_dma_fifo_rdport_dat_r;
assign main_vfb_dma_fifo_rdport_re = main_vfb_dma_fifo_do_read;
assign main_vfb_dma_fifo_syncfifo_writable = (main_vfb_dma_fifo_level0 != 14'd8192);
assign main_vfb_dma_fifo_syncfifo_readable = (main_vfb_dma_fifo_level0 != 1'd0);
always @(*) begin
    litedramdmareader_next_state <= 2'd0;
    main_vfb_dma_sink_sink_last <= 1'd0;
    main_vfb_dma_sink_sink_payload_address <= 24'd0;
    main_vfb_dma_sink_sink_valid <= 1'd0;
    main_vfb_litedramdmareader_done_status <= 1'd0;
    main_vfb_litedramdmareader_offset_litedramdmareader_next_value <= 24'd0;
    main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce <= 1'd0;
    litedramdmareader_next_state <= litedramdmareader_state;
    case (litedramdmareader_state)
        1'd1: begin
            main_vfb_dma_sink_sink_valid <= 1'd1;
            main_vfb_dma_sink_sink_last <= (main_vfb_litedramdmareader_offset == (main_vfb_litedramdmareader_length - 1'd1));
            main_vfb_dma_sink_sink_payload_address <= (main_vfb_litedramdmareader_base + main_vfb_litedramdmareader_offset);
            if (main_vfb_dma_sink_sink_ready) begin
                main_vfb_litedramdmareader_offset_litedramdmareader_next_value <= (main_vfb_litedramdmareader_offset + 1'd1);
                main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce <= 1'd1;
                if (main_vfb_dma_sink_sink_last) begin
                    if (main_vfb_litedramdmareader_loop_storage) begin
                        main_vfb_litedramdmareader_offset_litedramdmareader_next_value <= 1'd0;
                        main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce <= 1'd1;
                    end else begin
                        litedramdmareader_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            main_vfb_litedramdmareader_done_status <= 1'd1;
        end
        default: begin
            main_vfb_litedramdmareader_offset_litedramdmareader_next_value <= 1'd0;
            main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce <= 1'd1;
            litedramdmareader_next_state <= 1'd1;
        end
    endcase
end
assign main_vfb_conv_source_source_valid = main_vfb_conv_converter_source_valid;
assign main_vfb_conv_converter_source_ready = main_vfb_conv_source_source_ready;
assign main_vfb_conv_source_source_first = main_vfb_conv_converter_source_first;
assign main_vfb_conv_source_source_last = main_vfb_conv_converter_source_last;
assign main_vfb_conv_source_source_payload_data = main_vfb_conv_converter_source_payload_data;
assign main_vfb_conv_converter_first = (main_vfb_conv_converter_mux == 1'd0);
assign main_vfb_conv_converter_last = (main_vfb_conv_converter_mux == 1'd1);
assign main_vfb_conv_converter_source_valid = main_vfb_conv_converter_sink_valid;
assign main_vfb_conv_converter_source_first = (main_vfb_conv_converter_sink_first & main_vfb_conv_converter_first);
assign main_vfb_conv_converter_source_last = (main_vfb_conv_converter_sink_last & main_vfb_conv_converter_last);
assign main_vfb_conv_converter_sink_ready = (main_vfb_conv_converter_last & main_vfb_conv_converter_source_ready);
always @(*) begin
    main_vfb_conv_converter_source_payload_data <= 32'd0;
    case (main_vfb_conv_converter_mux)
        1'd0: begin
            main_vfb_conv_converter_source_payload_data <= main_vfb_conv_converter_sink_payload_data[31:0];
        end
        default: begin
            main_vfb_conv_converter_source_payload_data <= main_vfb_conv_converter_sink_payload_data[63:32];
        end
    endcase
end
assign main_vfb_conv_converter_source_payload_valid_token_count = main_vfb_conv_converter_last;
assign main_vfb_cdc_cdc_sink_valid = main_vfb_cdc_sink_sink_valid;
assign main_vfb_cdc_sink_sink_ready = main_vfb_cdc_cdc_sink_ready;
assign main_vfb_cdc_cdc_sink_first = main_vfb_cdc_sink_sink_first;
assign main_vfb_cdc_cdc_sink_last = main_vfb_cdc_sink_sink_last;
assign main_vfb_cdc_cdc_sink_payload_data = main_vfb_cdc_sink_sink_payload_data;
assign main_vfb_cdc_source_source_valid = main_vfb_cdc_cdc_source_valid;
assign main_vfb_cdc_cdc_source_ready = main_vfb_cdc_source_source_ready;
assign main_vfb_cdc_source_source_first = main_vfb_cdc_cdc_source_first;
assign main_vfb_cdc_source_source_last = main_vfb_cdc_cdc_source_last;
assign main_vfb_cdc_source_source_payload_data = main_vfb_cdc_cdc_source_payload_data;
assign main_vfb_cdc_cdc_asyncfifo_din = {main_vfb_cdc_cdc_fifo_in_last, main_vfb_cdc_cdc_fifo_in_first, main_vfb_cdc_cdc_fifo_in_payload_data};
assign {main_vfb_cdc_cdc_fifo_out_last, main_vfb_cdc_cdc_fifo_out_first, main_vfb_cdc_cdc_fifo_out_payload_data} = main_vfb_cdc_cdc_asyncfifo_dout;
assign main_vfb_cdc_cdc_sink_ready = main_vfb_cdc_cdc_asyncfifo_writable;
assign main_vfb_cdc_cdc_asyncfifo_we = main_vfb_cdc_cdc_sink_valid;
assign main_vfb_cdc_cdc_fifo_in_first = main_vfb_cdc_cdc_sink_first;
assign main_vfb_cdc_cdc_fifo_in_last = main_vfb_cdc_cdc_sink_last;
assign main_vfb_cdc_cdc_fifo_in_payload_data = main_vfb_cdc_cdc_sink_payload_data;
assign main_vfb_cdc_cdc_source_valid = main_vfb_cdc_cdc_asyncfifo_readable;
assign main_vfb_cdc_cdc_source_first = main_vfb_cdc_cdc_fifo_out_first;
assign main_vfb_cdc_cdc_source_last = main_vfb_cdc_cdc_fifo_out_last;
assign main_vfb_cdc_cdc_source_payload_data = main_vfb_cdc_cdc_fifo_out_payload_data;
assign main_vfb_cdc_cdc_asyncfifo_re = main_vfb_cdc_cdc_source_ready;
assign main_vfb_cdc_cdc_graycounter0_ce = (main_vfb_cdc_cdc_asyncfifo_writable & main_vfb_cdc_cdc_asyncfifo_we);
assign main_vfb_cdc_cdc_graycounter1_ce = (main_vfb_cdc_cdc_asyncfifo_readable & main_vfb_cdc_cdc_asyncfifo_re);
assign main_vfb_cdc_cdc_asyncfifo_writable = (((main_vfb_cdc_cdc_graycounter0_q[2] == main_vfb_cdc_cdc_consume_wdomain[2]) | (main_vfb_cdc_cdc_graycounter0_q[1] == main_vfb_cdc_cdc_consume_wdomain[1])) | (main_vfb_cdc_cdc_graycounter0_q[0] != main_vfb_cdc_cdc_consume_wdomain[0]));
assign main_vfb_cdc_cdc_asyncfifo_readable = (main_vfb_cdc_cdc_graycounter1_q != main_vfb_cdc_cdc_produce_rdomain);
assign main_vfb_cdc_cdc_wrport_adr = main_vfb_cdc_cdc_graycounter0_q_binary[1:0];
assign main_vfb_cdc_cdc_wrport_dat_w = main_vfb_cdc_cdc_asyncfifo_din;
assign main_vfb_cdc_cdc_wrport_we = main_vfb_cdc_cdc_graycounter0_ce;
assign main_vfb_cdc_cdc_rdport_adr = main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0];
assign main_vfb_cdc_cdc_asyncfifo_dout = main_vfb_cdc_cdc_rdport_dat_r;
always @(*) begin
    main_vfb_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (main_vfb_cdc_cdc_graycounter0_ce) begin
        main_vfb_cdc_cdc_graycounter0_q_next_binary <= (main_vfb_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        main_vfb_cdc_cdc_graycounter0_q_next_binary <= main_vfb_cdc_cdc_graycounter0_q_binary;
    end
end
assign main_vfb_cdc_cdc_graycounter0_q_next = (main_vfb_cdc_cdc_graycounter0_q_next_binary ^ main_vfb_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    main_vfb_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (main_vfb_cdc_cdc_graycounter1_ce) begin
        main_vfb_cdc_cdc_graycounter1_q_next_binary <= (main_vfb_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        main_vfb_cdc_cdc_graycounter1_q_next_binary <= main_vfb_cdc_cdc_graycounter1_q_binary;
    end
end
assign main_vfb_cdc_cdc_graycounter1_q_next = (main_vfb_cdc_cdc_graycounter1_q_next_binary ^ main_vfb_cdc_cdc_graycounter1_q_next_binary[2:1]);
always @(*) begin
    main_vfb_cdc_source_source_ready <= 1'd0;
    main_vfb_first_resetinserter_next_value <= 1'd0;
    main_vfb_first_resetinserter_next_value_ce <= 1'd0;
    main_vfb_source_payload_de <= 1'd0;
    main_vfb_source_payload_hsync <= 1'd0;
    main_vfb_source_payload_vsync <= 1'd0;
    main_vfb_source_valid <= 1'd0;
    main_vfb_vtg_sink_ready <= 1'd0;
    resetinserter_next_state <= 1'd0;
    resetinserter_next_state <= resetinserter_state;
    case (resetinserter_state)
        1'd1: begin
            main_vfb_vtg_sink_ready <= 1'd1;
            if ((main_vfb_vtg_sink_valid & main_vfb_vtg_sink_payload_de)) begin
                main_vfb_source_valid <= main_vfb_cdc_source_source_valid;
                main_vfb_cdc_source_source_ready <= main_vfb_source_ready;
                if (main_vfb_first) begin
                    main_vfb_source_valid <= 1'd0;
                end
                main_vfb_vtg_sink_ready <= (main_vfb_source_valid & main_vfb_source_ready);
                if ((main_vfb_cdc_source_source_valid & main_vfb_cdc_source_source_last)) begin
                    main_vfb_first_resetinserter_next_value <= 1'd0;
                    main_vfb_first_resetinserter_next_value_ce <= 1'd1;
                    resetinserter_next_state <= 1'd0;
                end
            end
            main_vfb_source_payload_hsync <= main_vfb_vtg_sink_payload_hsync;
            main_vfb_source_payload_vsync <= main_vfb_vtg_sink_payload_vsync;
            main_vfb_source_payload_de <= main_vfb_vtg_sink_payload_de;
        end
        default: begin
            main_vfb_vtg_sink_ready <= 1'd1;
            if (main_vfb_fsm_reset) begin
                main_vfb_vtg_sink_ready <= 1'd0;
                main_vfb_first_resetinserter_next_value <= 1'd1;
                main_vfb_first_resetinserter_next_value_ce <= 1'd1;
            end
            if ((main_vfb_vtg_sink_valid & main_vfb_vtg_sink_last)) begin
                resetinserter_next_state <= 1'd1;
            end
            main_vfb_source_payload_hsync <= main_vfb_vtg_sink_payload_hsync;
            main_vfb_source_payload_vsync <= main_vfb_vtg_sink_payload_vsync;
        end
    endcase
end
assign main_wait = (~main_done);
always @(*) begin
    main_leds <= 16'd0;
    if ((main_mode == 1'd1)) begin
        main_leds <= main_storage;
    end else begin
        main_leds <= main_chaser;
    end
end
assign {user_led15, user_led14, user_led13, user_led12, user_led11, user_led10, user_led9, user_led8, user_led7, user_led6, user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} = (main_leds ^ 1'd0);
assign main_done = (main_count == 1'd0);
assign soclinux_block2mem_sink_sink_valid0 = soclinux_core_source_valid;
assign soclinux_core_source_ready = soclinux_block2mem_sink_sink_ready0;
assign soclinux_block2mem_sink_sink_first = soclinux_core_source_first;
assign soclinux_block2mem_sink_sink_last0 = soclinux_core_source_last;
assign soclinux_block2mem_sink_sink_payload_data0 = soclinux_core_source_payload_data;
assign soclinux_core_sink_valid = soclinux_mem2block_source_source_valid;
assign soclinux_mem2block_source_source_ready = soclinux_core_sink_ready;
assign soclinux_core_sink_first = soclinux_mem2block_source_source_first;
assign soclinux_core_sink_payload_data = soclinux_mem2block_source_source_payload_data;
assign soclinux_block2mem_dma_trigger = soclinux_block2mem_irq;
assign soclinux_mem2block_dma_trigger = soclinux_mem2block_irq;
assign soclinux_card_detect_trigger = soclinux_card_detect_irq;
assign soclinux_data_done_trigger = soclinux_core_csrfield_done1;
assign soclinux_cmd_done_trigger = soclinux_core_csrfield_done0;
assign soclinux_card_detect_status0 = sdcard_cd;
assign soclinux_data_width0 = soclinux_data_width1;
assign soclinux_sdpads_clk = ((((soclinux_init_pads_out_payload_clk | soclinux_cmdw_pads_out_payload_clk) | soclinux_cmdr_pads_out_payload_clk) | soclinux_dataw_pads_out_payload_clk) | soclinux_datar_pads_out_payload_clk);
assign soclinux_sdpads_cmd_oe = ((((soclinux_init_pads_out_payload_cmd_oe | soclinux_cmdw_pads_out_payload_cmd_oe) | soclinux_cmdr_pads_out_payload_cmd_oe) | soclinux_dataw_pads_out_payload_cmd_oe) | soclinux_datar_pads_out_payload_cmd_oe);
assign soclinux_sdpads_cmd_o = ((((soclinux_init_pads_out_payload_cmd_o | soclinux_cmdw_pads_out_payload_cmd_o) | soclinux_cmdr_pads_out_payload_cmd_o) | soclinux_dataw_pads_out_payload_cmd_o) | soclinux_datar_pads_out_payload_cmd_o);
assign soclinux_sdpads_data_oe = ((((soclinux_init_pads_out_payload_data_oe | soclinux_cmdw_pads_out_payload_data_oe) | soclinux_cmdr_pads_out_payload_data_oe) | soclinux_dataw_pads_out_payload_data_oe) | soclinux_datar_pads_out_payload_data_oe);
assign soclinux_sdpads_data_o = ((((soclinux_init_pads_out_payload_data_o | soclinux_cmdw_pads_out_payload_data_o) | soclinux_cmdr_pads_out_payload_data_o) | soclinux_dataw_pads_out_payload_data_o) | soclinux_datar_pads_out_payload_data_o);
assign soclinux_init_pads_out_ready = soclinux_clocker_ce;
assign soclinux_cmdw_pads_out_ready = soclinux_clocker_ce;
assign soclinux_cmdr_pads_out_ready = soclinux_clocker_ce;
assign soclinux_dataw_pads_out_ready = soclinux_clocker_ce;
assign soclinux_datar_pads_out_ready = soclinux_clocker_ce;
assign soclinux_clocker_clk_en = soclinux_sdpads_clk;
assign soclinux_init_pads_in_valid = soclinux_sdpads_data_i_ce;
assign soclinux_init_pads_in_payload_cmd_i = soclinux_sdpads_cmd_i;
assign soclinux_init_pads_in_payload_data_i = soclinux_sdpads_data_i;
assign soclinux_cmdw_pads_in_valid = soclinux_sdpads_data_i_ce;
assign soclinux_cmdw_pads_in_payload_cmd_i = soclinux_sdpads_cmd_i;
assign soclinux_cmdw_pads_in_payload_data_i = soclinux_sdpads_data_i;
assign soclinux_cmdr_pads_in_pads_in_valid = soclinux_sdpads_data_i_ce;
assign soclinux_cmdr_pads_in_pads_in_payload_cmd_i = soclinux_sdpads_cmd_i;
assign soclinux_cmdr_pads_in_pads_in_payload_data_i = soclinux_sdpads_data_i;
assign soclinux_dataw_pads_in_pads_in_valid = soclinux_sdpads_data_i_ce;
assign soclinux_dataw_pads_in_pads_in_payload_cmd_i = soclinux_sdpads_cmd_i;
assign soclinux_dataw_pads_in_pads_in_payload_data_i = soclinux_sdpads_data_i;
assign soclinux_datar_pads_in_pads_in_valid = soclinux_sdpads_data_i_ce;
assign soclinux_datar_pads_in_pads_in_payload_cmd_i = soclinux_sdpads_cmd_i;
assign soclinux_datar_pads_in_pads_in_payload_data_i = soclinux_sdpads_data_i;
assign soclinux_clocker_stop = (soclinux_dataw_stop | soclinux_datar_stop);
assign soclinux_clocker_half = ((soclinux_clocker_storage + 1'd1) >>> 1'd1);
assign soclinux_clocker_ce = (soclinux_clocker_clk1 & (~soclinux_clocker_clk_d));
always @(*) begin
    soclinux_clocker_ce_latched <= 1'd0;
    if (soclinux_clocker_clk_d) begin
        soclinux_clocker_ce_latched <= soclinux_clocker_clk_en;
    end else begin
        soclinux_clocker_ce_latched <= soclinux_clocker_ce_delayed;
    end
end
assign soclinux_clocker_clk0 = ((~soclinux_clocker_clk1) & soclinux_clocker_ce_latched);
always @(*) begin
    sdphyinit_next_state <= 1'd0;
    soclinux_init_count_sdphyinit_next_value <= 8'd0;
    soclinux_init_count_sdphyinit_next_value_ce <= 1'd0;
    soclinux_init_pads_out_payload_clk <= 1'd0;
    soclinux_init_pads_out_payload_cmd_o <= 1'd0;
    soclinux_init_pads_out_payload_cmd_oe <= 1'd0;
    soclinux_init_pads_out_payload_data_o <= 4'd0;
    soclinux_init_pads_out_payload_data_oe <= 1'd0;
    sdphyinit_next_state <= sdphyinit_state;
    case (sdphyinit_state)
        1'd1: begin
            soclinux_init_pads_out_payload_clk <= 1'd1;
            soclinux_init_pads_out_payload_cmd_oe <= 1'd1;
            soclinux_init_pads_out_payload_cmd_o <= 1'd1;
            soclinux_init_pads_out_payload_data_oe <= 1'd1;
            soclinux_init_pads_out_payload_data_o <= {4{1'd1}};
            if (soclinux_init_pads_out_ready) begin
                soclinux_init_count_sdphyinit_next_value <= (soclinux_init_count + 1'd1);
                soclinux_init_count_sdphyinit_next_value_ce <= 1'd1;
                if ((soclinux_init_count == 7'd79)) begin
                    sdphyinit_next_state <= 1'd0;
                end
            end
        end
        default: begin
            soclinux_init_count_sdphyinit_next_value <= 1'd0;
            soclinux_init_count_sdphyinit_next_value_ce <= 1'd1;
            if (soclinux_init_initialize_re) begin
                sdphyinit_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    sdphycmdw_next_state <= 2'd0;
    soclinux_cmdw_count_sdphycmdw_next_value <= 8'd0;
    soclinux_cmdw_count_sdphycmdw_next_value_ce <= 1'd0;
    soclinux_cmdw_done <= 1'd0;
    soclinux_cmdw_pads_out_payload_clk <= 1'd0;
    soclinux_cmdw_pads_out_payload_cmd_o <= 1'd0;
    soclinux_cmdw_pads_out_payload_cmd_oe <= 1'd0;
    soclinux_cmdw_sink_ready <= 1'd0;
    sdphycmdw_next_state <= sdphycmdw_state;
    case (sdphycmdw_state)
        1'd1: begin
            if (soclinux_cmdw_sink_valid) begin
                soclinux_cmdw_pads_out_payload_clk <= 1'd1;
                soclinux_cmdw_pads_out_payload_cmd_oe <= 1'd1;
                case (soclinux_cmdw_count)
                    1'd0: begin
                        soclinux_cmdw_pads_out_payload_cmd_o <= soclinux_cmdw_sink_payload_data[7];
                    end
                    1'd1: begin
                        soclinux_cmdw_pads_out_payload_cmd_o <= soclinux_cmdw_sink_payload_data[6];
                    end
                    2'd2: begin
                        soclinux_cmdw_pads_out_payload_cmd_o <= soclinux_cmdw_sink_payload_data[5];
                    end
                    2'd3: begin
                        soclinux_cmdw_pads_out_payload_cmd_o <= soclinux_cmdw_sink_payload_data[4];
                    end
                    3'd4: begin
                        soclinux_cmdw_pads_out_payload_cmd_o <= soclinux_cmdw_sink_payload_data[3];
                    end
                    3'd5: begin
                        soclinux_cmdw_pads_out_payload_cmd_o <= soclinux_cmdw_sink_payload_data[2];
                    end
                    3'd6: begin
                        soclinux_cmdw_pads_out_payload_cmd_o <= soclinux_cmdw_sink_payload_data[1];
                    end
                    3'd7: begin
                        soclinux_cmdw_pads_out_payload_cmd_o <= soclinux_cmdw_sink_payload_data[0];
                    end
                endcase
                if (soclinux_cmdw_pads_out_ready) begin
                    soclinux_cmdw_count_sdphycmdw_next_value <= (soclinux_cmdw_count + 1'd1);
                    soclinux_cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                    if ((soclinux_cmdw_count == 3'd7)) begin
                        soclinux_cmdw_count_sdphycmdw_next_value <= 1'd0;
                        soclinux_cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                        soclinux_cmdw_sink_ready <= 1'd1;
                        if (soclinux_cmdw_sink_last) begin
                            if ((soclinux_cmdw_sink_payload_cmd_type == 1'd0)) begin
                                soclinux_cmdw_sink_ready <= 1'd0;
                                sdphycmdw_next_state <= 2'd2;
                            end else begin
                                sdphycmdw_next_state <= 1'd0;
                            end
                        end
                    end
                end
            end
        end
        2'd2: begin
            soclinux_cmdw_pads_out_payload_clk <= 1'd1;
            soclinux_cmdw_pads_out_payload_cmd_oe <= 1'd1;
            soclinux_cmdw_pads_out_payload_cmd_o <= 1'd1;
            if (soclinux_cmdw_pads_out_ready) begin
                soclinux_cmdw_count_sdphycmdw_next_value <= (soclinux_cmdw_count + 1'd1);
                soclinux_cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
                if ((soclinux_cmdw_count == 3'd7)) begin
                    soclinux_cmdw_sink_ready <= 1'd1;
                    sdphycmdw_next_state <= 1'd0;
                end
            end
        end
        default: begin
            soclinux_cmdw_count_sdphycmdw_next_value <= 1'd0;
            soclinux_cmdw_count_sdphycmdw_next_value_ce <= 1'd1;
            if ((soclinux_cmdw_sink_valid & soclinux_cmdw_pads_out_ready)) begin
                sdphycmdw_next_state <= 1'd1;
            end else begin
                soclinux_cmdw_done <= 1'd1;
            end
        end
    endcase
end
assign soclinux_cmdr_cmdr_pads_in_valid = soclinux_cmdr_pads_in_pads_in_valid;
assign soclinux_cmdr_pads_in_pads_in_ready = soclinux_cmdr_cmdr_pads_in_ready;
assign soclinux_cmdr_cmdr_pads_in_first = soclinux_cmdr_pads_in_pads_in_first;
assign soclinux_cmdr_cmdr_pads_in_last = soclinux_cmdr_pads_in_pads_in_last;
assign soclinux_cmdr_cmdr_pads_in_payload_clk = soclinux_cmdr_pads_in_pads_in_payload_clk;
assign soclinux_cmdr_cmdr_pads_in_payload_cmd_i = soclinux_cmdr_pads_in_pads_in_payload_cmd_i;
assign soclinux_cmdr_cmdr_pads_in_payload_cmd_o = soclinux_cmdr_pads_in_pads_in_payload_cmd_o;
assign soclinux_cmdr_cmdr_pads_in_payload_cmd_oe = soclinux_cmdr_pads_in_pads_in_payload_cmd_oe;
assign soclinux_cmdr_cmdr_pads_in_payload_data_i = soclinux_cmdr_pads_in_pads_in_payload_data_i;
assign soclinux_cmdr_cmdr_pads_in_payload_data_o = soclinux_cmdr_pads_in_pads_in_payload_data_o;
assign soclinux_cmdr_cmdr_pads_in_payload_data_oe = soclinux_cmdr_pads_in_pads_in_payload_data_oe;
assign soclinux_cmdr_cmdr_pads_in_payload_data_i_ce = soclinux_cmdr_pads_in_pads_in_payload_data_i_ce;
assign soclinux_cmdr_cmdr_start = (soclinux_cmdr_cmdr_pads_in_payload_cmd_i == 1'd0);
assign soclinux_cmdr_cmdr_converter_converter_sink_valid = (soclinux_cmdr_cmdr_pads_in_valid & (soclinux_cmdr_cmdr_start | soclinux_cmdr_cmdr_run));
assign soclinux_cmdr_cmdr_converter_converter_sink_payload_data = soclinux_cmdr_cmdr_pads_in_payload_cmd_i;
assign soclinux_cmdr_cmdr_buf_sink_sink_valid = soclinux_cmdr_cmdr_converter_source_source_valid;
assign soclinux_cmdr_cmdr_converter_source_source_ready = soclinux_cmdr_cmdr_buf_sink_sink_ready;
assign soclinux_cmdr_cmdr_buf_sink_sink_first = soclinux_cmdr_cmdr_converter_source_source_first;
assign soclinux_cmdr_cmdr_buf_sink_sink_last = soclinux_cmdr_cmdr_converter_source_source_last;
assign soclinux_cmdr_cmdr_buf_sink_sink_payload_data = soclinux_cmdr_cmdr_converter_source_source_payload_data;
assign soclinux_cmdr_cmdr_source_valid = soclinux_cmdr_cmdr_buf_source_source_valid;
assign soclinux_cmdr_cmdr_buf_source_source_ready = soclinux_cmdr_cmdr_source_ready;
assign soclinux_cmdr_cmdr_source_first = soclinux_cmdr_cmdr_buf_source_source_first;
assign soclinux_cmdr_cmdr_source_last = soclinux_cmdr_cmdr_buf_source_source_last;
assign soclinux_cmdr_cmdr_source_payload_data = soclinux_cmdr_cmdr_buf_source_source_payload_data;
assign soclinux_cmdr_cmdr_converter_source_source_valid = soclinux_cmdr_cmdr_converter_converter_source_valid;
assign soclinux_cmdr_cmdr_converter_converter_source_ready = soclinux_cmdr_cmdr_converter_source_source_ready;
assign soclinux_cmdr_cmdr_converter_source_source_first = soclinux_cmdr_cmdr_converter_converter_source_first;
assign soclinux_cmdr_cmdr_converter_source_source_last = soclinux_cmdr_cmdr_converter_converter_source_last;
assign soclinux_cmdr_cmdr_converter_source_source_payload_data = soclinux_cmdr_cmdr_converter_converter_source_payload_data;
assign soclinux_cmdr_cmdr_converter_converter_sink_ready = ((~soclinux_cmdr_cmdr_converter_converter_strobe_all) | soclinux_cmdr_cmdr_converter_converter_source_ready);
assign soclinux_cmdr_cmdr_converter_converter_source_valid = soclinux_cmdr_cmdr_converter_converter_strobe_all;
assign soclinux_cmdr_cmdr_converter_converter_load_part = (soclinux_cmdr_cmdr_converter_converter_sink_valid & soclinux_cmdr_cmdr_converter_converter_sink_ready);
assign soclinux_cmdr_cmdr_buf_pipe_valid_sink_ready = ((~soclinux_cmdr_cmdr_buf_pipe_valid_source_valid) | soclinux_cmdr_cmdr_buf_pipe_valid_source_ready);
assign soclinux_cmdr_cmdr_buf_pipe_valid_sink_valid = soclinux_cmdr_cmdr_buf_sink_sink_valid;
assign soclinux_cmdr_cmdr_buf_sink_sink_ready = soclinux_cmdr_cmdr_buf_pipe_valid_sink_ready;
assign soclinux_cmdr_cmdr_buf_pipe_valid_sink_first = soclinux_cmdr_cmdr_buf_sink_sink_first;
assign soclinux_cmdr_cmdr_buf_pipe_valid_sink_last = soclinux_cmdr_cmdr_buf_sink_sink_last;
assign soclinux_cmdr_cmdr_buf_pipe_valid_sink_payload_data = soclinux_cmdr_cmdr_buf_sink_sink_payload_data;
assign soclinux_cmdr_cmdr_buf_source_source_valid = soclinux_cmdr_cmdr_buf_pipe_valid_source_valid;
assign soclinux_cmdr_cmdr_buf_pipe_valid_source_ready = soclinux_cmdr_cmdr_buf_source_source_ready;
assign soclinux_cmdr_cmdr_buf_source_source_first = soclinux_cmdr_cmdr_buf_pipe_valid_source_first;
assign soclinux_cmdr_cmdr_buf_source_source_last = soclinux_cmdr_cmdr_buf_pipe_valid_source_last;
assign soclinux_cmdr_cmdr_buf_source_source_payload_data = soclinux_cmdr_cmdr_buf_pipe_valid_source_payload_data;
always @(*) begin
    sdphycmdr_next_state <= 3'd0;
    soclinux_cmdr_cmdr_reset_sdphycmdr_next_value2 <= 1'd0;
    soclinux_cmdr_cmdr_reset_sdphycmdr_next_value_ce2 <= 1'd0;
    soclinux_cmdr_cmdr_source_ready <= 1'd0;
    soclinux_cmdr_count_sdphycmdr_next_value1 <= 8'd0;
    soclinux_cmdr_count_sdphycmdr_next_value_ce1 <= 1'd0;
    soclinux_cmdr_last_data_sdphycmdr_next_value3 <= 8'd0;
    soclinux_cmdr_last_data_sdphycmdr_next_value_ce3 <= 1'd0;
    soclinux_cmdr_pads_out_payload_clk <= 1'd0;
    soclinux_cmdr_pads_out_payload_cmd_o <= 1'd0;
    soclinux_cmdr_pads_out_payload_cmd_oe <= 1'd0;
    soclinux_cmdr_sink_ready <= 1'd0;
    soclinux_cmdr_source_source_last <= 1'd0;
    soclinux_cmdr_source_source_payload_data <= 8'd0;
    soclinux_cmdr_source_source_payload_status <= 3'd0;
    soclinux_cmdr_source_source_valid <= 1'd0;
    soclinux_cmdr_timeout_sdphycmdr_next_value0 <= 32'd0;
    soclinux_cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd0;
    sdphycmdr_next_state <= sdphycmdr_state;
    case (sdphycmdr_state)
        1'd1: begin
            soclinux_cmdr_pads_out_payload_clk <= 1'd1;
            soclinux_cmdr_cmdr_reset_sdphycmdr_next_value2 <= 1'd0;
            soclinux_cmdr_cmdr_reset_sdphycmdr_next_value_ce2 <= 1'd1;
            if (soclinux_cmdr_cmdr_source_valid) begin
                sdphycmdr_next_state <= 2'd2;
            end
            soclinux_cmdr_timeout_sdphycmdr_next_value0 <= (soclinux_cmdr_timeout - 1'd1);
            soclinux_cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((soclinux_cmdr_timeout == 1'd0)) begin
                sdphycmdr_next_state <= 3'd5;
            end
        end
        2'd2: begin
            soclinux_cmdr_pads_out_payload_clk <= 1'd1;
            soclinux_cmdr_source_source_valid <= soclinux_cmdr_cmdr_source_valid;
            soclinux_cmdr_source_source_payload_status <= 1'd0;
            soclinux_cmdr_source_source_last <= (soclinux_cmdr_count == (soclinux_cmdr_sink_payload_length - 1'd1));
            soclinux_cmdr_source_source_payload_data <= soclinux_cmdr_cmdr_source_payload_data;
            if ((soclinux_cmdr_cmdr_source_valid & soclinux_cmdr_source_source_ready)) begin
                soclinux_cmdr_cmdr_source_ready <= 1'd1;
                soclinux_cmdr_count_sdphycmdr_next_value1 <= (soclinux_cmdr_count + 1'd1);
                soclinux_cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                if (soclinux_cmdr_source_source_last) begin
                    if (((soclinux_cmdr_sink_payload_cmd_type == 2'd3) | (soclinux_cmdr_sink_payload_data_type == 1'd0))) begin
                        soclinux_cmdr_source_source_valid <= 1'd0;
                        soclinux_cmdr_last_data_sdphycmdr_next_value3 <= soclinux_cmdr_source_source_payload_data;
                        soclinux_cmdr_last_data_sdphycmdr_next_value_ce3 <= 1'd1;
                        soclinux_cmdr_count_sdphycmdr_next_value1 <= 1'd0;
                        soclinux_cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                        sdphycmdr_next_state <= 3'd4;
                    end else begin
                        soclinux_cmdr_sink_ready <= 1'd1;
                        sdphycmdr_next_state <= 1'd0;
                    end
                end
            end
            soclinux_cmdr_timeout_sdphycmdr_next_value0 <= (soclinux_cmdr_timeout - 1'd1);
            soclinux_cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((soclinux_cmdr_timeout == 1'd0)) begin
                sdphycmdr_next_state <= 3'd5;
            end
        end
        2'd3: begin
            soclinux_cmdr_pads_out_payload_clk <= 1'd1;
            if ((soclinux_cmdr_pads_in_pads_in_valid & soclinux_cmdr_pads_in_pads_in_payload_data_i[0])) begin
                soclinux_cmdr_source_source_valid <= 1'd1;
                soclinux_cmdr_source_source_last <= 1'd1;
                soclinux_cmdr_source_source_payload_status <= 1'd0;
                soclinux_cmdr_source_source_payload_data <= soclinux_cmdr_last_data;
                sdphycmdr_next_state <= 1'd0;
            end
            soclinux_cmdr_timeout_sdphycmdr_next_value0 <= (soclinux_cmdr_timeout - 1'd1);
            soclinux_cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            if ((soclinux_cmdr_timeout == 1'd0)) begin
                sdphycmdr_next_state <= 3'd5;
            end
        end
        3'd4: begin
            soclinux_cmdr_pads_out_payload_clk <= 1'd1;
            soclinux_cmdr_pads_out_payload_cmd_oe <= 1'd1;
            soclinux_cmdr_pads_out_payload_cmd_o <= 1'd1;
            if (soclinux_cmdr_pads_out_ready) begin
                soclinux_cmdr_count_sdphycmdr_next_value1 <= (soclinux_cmdr_count + 1'd1);
                soclinux_cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
                if ((soclinux_cmdr_count == 3'd7)) begin
                    soclinux_cmdr_sink_ready <= 1'd1;
                    if ((soclinux_cmdr_sink_payload_cmd_type == 2'd3)) begin
                        sdphycmdr_next_state <= 2'd3;
                    end else begin
                        soclinux_cmdr_source_source_valid <= 1'd1;
                        soclinux_cmdr_source_source_last <= 1'd1;
                        soclinux_cmdr_source_source_payload_status <= 1'd0;
                        soclinux_cmdr_source_source_payload_data <= soclinux_cmdr_last_data;
                        sdphycmdr_next_state <= 1'd0;
                    end
                end
            end
        end
        3'd5: begin
            soclinux_cmdr_sink_ready <= 1'd1;
            soclinux_cmdr_source_source_valid <= 1'd1;
            soclinux_cmdr_source_source_last <= 1'd1;
            soclinux_cmdr_source_source_payload_status <= 1'd1;
            if (soclinux_cmdr_source_source_ready) begin
                sdphycmdr_next_state <= 1'd0;
            end
        end
        default: begin
            soclinux_cmdr_timeout_sdphycmdr_next_value0 <= soclinux_cmdr_timeout_storage;
            soclinux_cmdr_timeout_sdphycmdr_next_value_ce0 <= 1'd1;
            soclinux_cmdr_count_sdphycmdr_next_value1 <= 1'd0;
            soclinux_cmdr_count_sdphycmdr_next_value_ce1 <= 1'd1;
            if (((soclinux_cmdr_sink_valid & soclinux_cmdr_pads_out_ready) & soclinux_cmdw_done)) begin
                soclinux_cmdr_cmdr_reset_sdphycmdr_next_value2 <= 1'd1;
                soclinux_cmdr_cmdr_reset_sdphycmdr_next_value_ce2 <= 1'd1;
                sdphycmdr_next_state <= 1'd1;
            end
        end
    endcase
end
assign soclinux_dataw_accepted0 = soclinux_dataw_accepted1;
assign soclinux_dataw_crc_error0 = soclinux_dataw_crc_error1;
assign soclinux_dataw_write_error0 = soclinux_dataw_write_error1;
assign soclinux_dataw_crc_pads_in_valid = soclinux_dataw_pads_in_pads_in_valid;
assign soclinux_dataw_crc_pads_in_ready = soclinux_dataw_pads_in_pads_in_ready;
assign soclinux_dataw_crc_pads_in_first = soclinux_dataw_pads_in_pads_in_first;
assign soclinux_dataw_crc_pads_in_last = soclinux_dataw_pads_in_pads_in_last;
assign soclinux_dataw_crc_pads_in_payload_clk = soclinux_dataw_pads_in_pads_in_payload_clk;
assign soclinux_dataw_crc_pads_in_payload_cmd_i = soclinux_dataw_pads_in_pads_in_payload_cmd_i;
assign soclinux_dataw_crc_pads_in_payload_cmd_o = soclinux_dataw_pads_in_pads_in_payload_cmd_o;
assign soclinux_dataw_crc_pads_in_payload_cmd_oe = soclinux_dataw_pads_in_pads_in_payload_cmd_oe;
assign soclinux_dataw_crc_pads_in_payload_data_i = soclinux_dataw_pads_in_pads_in_payload_data_i;
assign soclinux_dataw_crc_pads_in_payload_data_o = soclinux_dataw_pads_in_pads_in_payload_data_o;
assign soclinux_dataw_crc_pads_in_payload_data_oe = soclinux_dataw_pads_in_pads_in_payload_data_oe;
assign soclinux_dataw_crc_pads_in_payload_data_i_ce = soclinux_dataw_pads_in_pads_in_payload_data_i_ce;
assign soclinux_dataw_crc_start = (soclinux_dataw_crc_pads_in_payload_data_i[0] == 1'd0);
assign soclinux_dataw_crc_converter_converter_sink_valid = (soclinux_dataw_crc_pads_in_valid & soclinux_dataw_crc_run);
assign soclinux_dataw_crc_converter_converter_sink_payload_data = soclinux_dataw_crc_pads_in_payload_data_i[0];
assign soclinux_dataw_crc_buf_sink_sink_valid = soclinux_dataw_crc_converter_source_source_valid;
assign soclinux_dataw_crc_converter_source_source_ready = soclinux_dataw_crc_buf_sink_sink_ready;
assign soclinux_dataw_crc_buf_sink_sink_first = soclinux_dataw_crc_converter_source_source_first;
assign soclinux_dataw_crc_buf_sink_sink_last = soclinux_dataw_crc_converter_source_source_last;
assign soclinux_dataw_crc_buf_sink_sink_payload_data = soclinux_dataw_crc_converter_source_source_payload_data;
assign soclinux_dataw_crc_source_valid = soclinux_dataw_crc_buf_source_source_valid;
assign soclinux_dataw_crc_buf_source_source_ready = soclinux_dataw_crc_source_ready;
assign soclinux_dataw_crc_source_first = soclinux_dataw_crc_buf_source_source_first;
assign soclinux_dataw_crc_source_last = soclinux_dataw_crc_buf_source_source_last;
assign soclinux_dataw_crc_source_payload_data = soclinux_dataw_crc_buf_source_source_payload_data;
assign soclinux_dataw_crc_converter_source_source_valid = soclinux_dataw_crc_converter_converter_source_valid;
assign soclinux_dataw_crc_converter_converter_source_ready = soclinux_dataw_crc_converter_source_source_ready;
assign soclinux_dataw_crc_converter_source_source_first = soclinux_dataw_crc_converter_converter_source_first;
assign soclinux_dataw_crc_converter_source_source_last = soclinux_dataw_crc_converter_converter_source_last;
assign soclinux_dataw_crc_converter_source_source_payload_data = soclinux_dataw_crc_converter_converter_source_payload_data;
assign soclinux_dataw_crc_converter_converter_sink_ready = ((~soclinux_dataw_crc_converter_converter_strobe_all) | soclinux_dataw_crc_converter_converter_source_ready);
assign soclinux_dataw_crc_converter_converter_source_valid = soclinux_dataw_crc_converter_converter_strobe_all;
assign soclinux_dataw_crc_converter_converter_load_part = (soclinux_dataw_crc_converter_converter_sink_valid & soclinux_dataw_crc_converter_converter_sink_ready);
assign soclinux_dataw_crc_buf_pipe_valid_sink_ready = ((~soclinux_dataw_crc_buf_pipe_valid_source_valid) | soclinux_dataw_crc_buf_pipe_valid_source_ready);
assign soclinux_dataw_crc_buf_pipe_valid_sink_valid = soclinux_dataw_crc_buf_sink_sink_valid;
assign soclinux_dataw_crc_buf_sink_sink_ready = soclinux_dataw_crc_buf_pipe_valid_sink_ready;
assign soclinux_dataw_crc_buf_pipe_valid_sink_first = soclinux_dataw_crc_buf_sink_sink_first;
assign soclinux_dataw_crc_buf_pipe_valid_sink_last = soclinux_dataw_crc_buf_sink_sink_last;
assign soclinux_dataw_crc_buf_pipe_valid_sink_payload_data = soclinux_dataw_crc_buf_sink_sink_payload_data;
assign soclinux_dataw_crc_buf_source_source_valid = soclinux_dataw_crc_buf_pipe_valid_source_valid;
assign soclinux_dataw_crc_buf_pipe_valid_source_ready = soclinux_dataw_crc_buf_source_source_ready;
assign soclinux_dataw_crc_buf_source_source_first = soclinux_dataw_crc_buf_pipe_valid_source_first;
assign soclinux_dataw_crc_buf_source_source_last = soclinux_dataw_crc_buf_pipe_valid_source_last;
assign soclinux_dataw_crc_buf_source_source_payload_data = soclinux_dataw_crc_buf_pipe_valid_source_payload_data;
assign soclinux_dataw_crc16_crc0_reset = soclinux_dataw_crc16_reset;
assign soclinux_dataw_crc16_crc0_enable = soclinux_dataw_crc16_enable;
assign soclinux_dataw_crc16_crc0_din = soclinux_dataw_pads_out_payload_data_o[0];
assign soclinux_dataw_crc16_crc1_reset = soclinux_dataw_crc16_reset;
assign soclinux_dataw_crc16_crc1_enable = soclinux_dataw_crc16_enable;
assign soclinux_dataw_crc16_crc1_din = soclinux_dataw_pads_out_payload_data_o[1];
assign soclinux_dataw_crc16_crc2_reset = soclinux_dataw_crc16_reset;
assign soclinux_dataw_crc16_crc2_enable = soclinux_dataw_crc16_enable;
assign soclinux_dataw_crc16_crc2_din = soclinux_dataw_pads_out_payload_data_o[2];
assign soclinux_dataw_crc16_crc3_reset = soclinux_dataw_crc16_reset;
assign soclinux_dataw_crc16_crc3_enable = soclinux_dataw_crc16_enable;
assign soclinux_dataw_crc16_crc3_din = soclinux_dataw_pads_out_payload_data_o[3];
always @(*) begin
    soclinux_dataw_crc16_data_pads_out <= 4'd0;
    case (soclinux_dataw_count)
        1'd0: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[15];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[15];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[15];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[15];
        end
        1'd1: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[14];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[14];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[14];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[14];
        end
        2'd2: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[13];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[13];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[13];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[13];
        end
        2'd3: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[12];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[12];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[12];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[12];
        end
        3'd4: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[11];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[11];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[11];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[11];
        end
        3'd5: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[10];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[10];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[10];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[10];
        end
        3'd6: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[9];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[9];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[9];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[9];
        end
        3'd7: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[8];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[8];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[8];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[8];
        end
        4'd8: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[7];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[7];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[7];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[7];
        end
        4'd9: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[6];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[6];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[6];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[6];
        end
        4'd10: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[5];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[5];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[5];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[5];
        end
        4'd11: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[4];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[4];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[4];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[4];
        end
        4'd12: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[3];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[3];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[3];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[3];
        end
        4'd13: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[2];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[2];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[2];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[2];
        end
        4'd14: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[1];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[1];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[1];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[1];
        end
        4'd15: begin
            soclinux_dataw_crc16_data_pads_out[0] <= soclinux_dataw_crc16_crc0_crc[0];
            soclinux_dataw_crc16_data_pads_out[1] <= soclinux_dataw_crc16_crc1_crc[0];
            soclinux_dataw_crc16_data_pads_out[2] <= soclinux_dataw_crc16_crc2_crc[0];
            soclinux_dataw_crc16_data_pads_out[3] <= soclinux_dataw_crc16_crc3_crc[0];
        end
    endcase
end
assign soclinux_dataw_crc16_crc0_reg1 = {soclinux_dataw_crc16_crc0_reg0[14], soclinux_dataw_crc16_crc0_reg0[13], soclinux_dataw_crc16_crc0_reg0[12], (soclinux_dataw_crc16_crc0_reg0[11] ^ (soclinux_dataw_crc16_crc0_din ^ soclinux_dataw_crc16_crc0_reg0[15])), soclinux_dataw_crc16_crc0_reg0[10], soclinux_dataw_crc16_crc0_reg0[9], soclinux_dataw_crc16_crc0_reg0[8], soclinux_dataw_crc16_crc0_reg0[7], soclinux_dataw_crc16_crc0_reg0[6], soclinux_dataw_crc16_crc0_reg0[5], (soclinux_dataw_crc16_crc0_reg0[4] ^ (soclinux_dataw_crc16_crc0_din ^ soclinux_dataw_crc16_crc0_reg0[15])), soclinux_dataw_crc16_crc0_reg0[3], soclinux_dataw_crc16_crc0_reg0[2], soclinux_dataw_crc16_crc0_reg0[1], soclinux_dataw_crc16_crc0_reg0[0], (soclinux_dataw_crc16_crc0_din ^ soclinux_dataw_crc16_crc0_reg0[15])};
assign soclinux_dataw_crc16_crc0_crc = soclinux_dataw_crc16_crc0_reg0;
assign soclinux_dataw_crc16_crc1_reg1 = {soclinux_dataw_crc16_crc1_reg0[14], soclinux_dataw_crc16_crc1_reg0[13], soclinux_dataw_crc16_crc1_reg0[12], (soclinux_dataw_crc16_crc1_reg0[11] ^ (soclinux_dataw_crc16_crc1_din ^ soclinux_dataw_crc16_crc1_reg0[15])), soclinux_dataw_crc16_crc1_reg0[10], soclinux_dataw_crc16_crc1_reg0[9], soclinux_dataw_crc16_crc1_reg0[8], soclinux_dataw_crc16_crc1_reg0[7], soclinux_dataw_crc16_crc1_reg0[6], soclinux_dataw_crc16_crc1_reg0[5], (soclinux_dataw_crc16_crc1_reg0[4] ^ (soclinux_dataw_crc16_crc1_din ^ soclinux_dataw_crc16_crc1_reg0[15])), soclinux_dataw_crc16_crc1_reg0[3], soclinux_dataw_crc16_crc1_reg0[2], soclinux_dataw_crc16_crc1_reg0[1], soclinux_dataw_crc16_crc1_reg0[0], (soclinux_dataw_crc16_crc1_din ^ soclinux_dataw_crc16_crc1_reg0[15])};
assign soclinux_dataw_crc16_crc1_crc = soclinux_dataw_crc16_crc1_reg0;
assign soclinux_dataw_crc16_crc2_reg1 = {soclinux_dataw_crc16_crc2_reg0[14], soclinux_dataw_crc16_crc2_reg0[13], soclinux_dataw_crc16_crc2_reg0[12], (soclinux_dataw_crc16_crc2_reg0[11] ^ (soclinux_dataw_crc16_crc2_din ^ soclinux_dataw_crc16_crc2_reg0[15])), soclinux_dataw_crc16_crc2_reg0[10], soclinux_dataw_crc16_crc2_reg0[9], soclinux_dataw_crc16_crc2_reg0[8], soclinux_dataw_crc16_crc2_reg0[7], soclinux_dataw_crc16_crc2_reg0[6], soclinux_dataw_crc16_crc2_reg0[5], (soclinux_dataw_crc16_crc2_reg0[4] ^ (soclinux_dataw_crc16_crc2_din ^ soclinux_dataw_crc16_crc2_reg0[15])), soclinux_dataw_crc16_crc2_reg0[3], soclinux_dataw_crc16_crc2_reg0[2], soclinux_dataw_crc16_crc2_reg0[1], soclinux_dataw_crc16_crc2_reg0[0], (soclinux_dataw_crc16_crc2_din ^ soclinux_dataw_crc16_crc2_reg0[15])};
assign soclinux_dataw_crc16_crc2_crc = soclinux_dataw_crc16_crc2_reg0;
assign soclinux_dataw_crc16_crc3_reg1 = {soclinux_dataw_crc16_crc3_reg0[14], soclinux_dataw_crc16_crc3_reg0[13], soclinux_dataw_crc16_crc3_reg0[12], (soclinux_dataw_crc16_crc3_reg0[11] ^ (soclinux_dataw_crc16_crc3_din ^ soclinux_dataw_crc16_crc3_reg0[15])), soclinux_dataw_crc16_crc3_reg0[10], soclinux_dataw_crc16_crc3_reg0[9], soclinux_dataw_crc16_crc3_reg0[8], soclinux_dataw_crc16_crc3_reg0[7], soclinux_dataw_crc16_crc3_reg0[6], soclinux_dataw_crc16_crc3_reg0[5], (soclinux_dataw_crc16_crc3_reg0[4] ^ (soclinux_dataw_crc16_crc3_din ^ soclinux_dataw_crc16_crc3_reg0[15])), soclinux_dataw_crc16_crc3_reg0[3], soclinux_dataw_crc16_crc3_reg0[2], soclinux_dataw_crc16_crc3_reg0[1], soclinux_dataw_crc16_crc3_reg0[0], (soclinux_dataw_crc16_crc3_din ^ soclinux_dataw_crc16_crc3_reg0[15])};
assign soclinux_dataw_crc16_crc3_crc = soclinux_dataw_crc16_crc3_reg0;
always @(*) begin
    sdphydataw_next_state <= 4'd0;
    soclinux_dataw_accepted1_sdphydataw_next_value1 <= 1'd0;
    soclinux_dataw_accepted1_sdphydataw_next_value_ce1 <= 1'd0;
    soclinux_dataw_count_sdphydataw_next_value0 <= 8'd0;
    soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd0;
    soclinux_dataw_crc16_enable <= 1'd0;
    soclinux_dataw_crc16_reset <= 1'd0;
    soclinux_dataw_crc_error1_sdphydataw_next_value2 <= 1'd0;
    soclinux_dataw_crc_error1_sdphydataw_next_value_ce2 <= 1'd0;
    soclinux_dataw_crc_reset <= 1'd0;
    soclinux_dataw_pads_out_payload_clk <= 1'd0;
    soclinux_dataw_pads_out_payload_cmd_o <= 1'd0;
    soclinux_dataw_pads_out_payload_cmd_oe <= 1'd0;
    soclinux_dataw_pads_out_payload_data_o <= 4'd0;
    soclinux_dataw_pads_out_payload_data_oe <= 1'd0;
    soclinux_dataw_sink_ready <= 1'd0;
    soclinux_dataw_source_source_payload_status <= 3'd0;
    soclinux_dataw_source_source_valid <= 1'd0;
    soclinux_dataw_stop <= 1'd0;
    soclinux_dataw_write_error1_sdphydataw_next_value3 <= 1'd0;
    soclinux_dataw_write_error1_sdphydataw_next_value_ce3 <= 1'd0;
    sdphydataw_next_state <= sdphydataw_state;
    case (sdphydataw_state)
        1'd1: begin
            soclinux_dataw_pads_out_payload_clk <= 1'd1;
            soclinux_dataw_pads_out_payload_cmd_oe <= 1'd1;
            soclinux_dataw_pads_out_payload_cmd_o <= 1'd1;
            if (soclinux_dataw_pads_out_ready) begin
                soclinux_dataw_count_sdphydataw_next_value0 <= (soclinux_dataw_count + 1'd1);
                soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                if ((soclinux_dataw_count == 1'd1)) begin
                    soclinux_dataw_count_sdphydataw_next_value0 <= 1'd0;
                    soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                    sdphydataw_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            soclinux_dataw_pads_out_payload_clk <= 1'd1;
            soclinux_dataw_pads_out_payload_data_oe <= 1'd1;
            soclinux_dataw_pads_out_payload_data_o <= 1'd0;
            soclinux_dataw_crc16_reset <= 1'd1;
            if (soclinux_dataw_pads_out_ready) begin
                sdphydataw_next_state <= 2'd3;
            end
        end
        2'd3: begin
            soclinux_dataw_stop <= (~soclinux_dataw_sink_valid);
            soclinux_dataw_pads_out_payload_clk <= 1'd1;
            soclinux_dataw_pads_out_payload_data_oe <= 1'd1;
            case (soclinux_data_width0)
                1'd1: begin
                    case (soclinux_dataw_count)
                        1'd0: begin
                            soclinux_dataw_pads_out_payload_data_o <= soclinux_dataw_sink_payload_data[7:4];
                        end
                        1'd1: begin
                            soclinux_dataw_pads_out_payload_data_o <= soclinux_dataw_sink_payload_data[3:0];
                        end
                    endcase
                    if (soclinux_dataw_pads_out_ready) begin
                        if ((soclinux_dataw_count == 1'd1)) begin
                            soclinux_dataw_count_sdphydataw_next_value0 <= 1'd0;
                            soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                            if (soclinux_dataw_sink_last) begin
                                sdphydataw_next_state <= 3'd4;
                            end else begin
                                soclinux_dataw_sink_ready <= 1'd1;
                            end
                        end else begin
                            soclinux_dataw_count_sdphydataw_next_value0 <= (soclinux_dataw_count + 1'd1);
                            soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                        end
                    end
                end
                default: begin
                    case (soclinux_dataw_count)
                        1'd0: begin
                            soclinux_dataw_pads_out_payload_data_o[0] <= soclinux_dataw_sink_payload_data[7];
                        end
                        1'd1: begin
                            soclinux_dataw_pads_out_payload_data_o[0] <= soclinux_dataw_sink_payload_data[6];
                        end
                        2'd2: begin
                            soclinux_dataw_pads_out_payload_data_o[0] <= soclinux_dataw_sink_payload_data[5];
                        end
                        2'd3: begin
                            soclinux_dataw_pads_out_payload_data_o[0] <= soclinux_dataw_sink_payload_data[4];
                        end
                        3'd4: begin
                            soclinux_dataw_pads_out_payload_data_o[0] <= soclinux_dataw_sink_payload_data[3];
                        end
                        3'd5: begin
                            soclinux_dataw_pads_out_payload_data_o[0] <= soclinux_dataw_sink_payload_data[2];
                        end
                        3'd6: begin
                            soclinux_dataw_pads_out_payload_data_o[0] <= soclinux_dataw_sink_payload_data[1];
                        end
                        3'd7: begin
                            soclinux_dataw_pads_out_payload_data_o[0] <= soclinux_dataw_sink_payload_data[0];
                        end
                    endcase
                    if (soclinux_dataw_pads_out_ready) begin
                        if ((soclinux_dataw_count == 3'd7)) begin
                            soclinux_dataw_count_sdphydataw_next_value0 <= 1'd0;
                            soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                            if (soclinux_dataw_sink_last) begin
                                sdphydataw_next_state <= 3'd4;
                            end else begin
                                soclinux_dataw_sink_ready <= 1'd1;
                            end
                        end else begin
                            soclinux_dataw_count_sdphydataw_next_value0 <= (soclinux_dataw_count + 1'd1);
                            soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                        end
                    end
                end
            endcase
            soclinux_dataw_crc16_enable <= soclinux_dataw_pads_out_ready;
        end
        3'd4: begin
            soclinux_dataw_pads_out_payload_clk <= 1'd1;
            soclinux_dataw_pads_out_payload_data_oe <= 1'd1;
            soclinux_dataw_pads_out_payload_data_o <= soclinux_dataw_crc16_data_pads_out;
            if (soclinux_dataw_pads_out_ready) begin
                soclinux_dataw_count_sdphydataw_next_value0 <= (soclinux_dataw_count + 1'd1);
                soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                if ((soclinux_dataw_count == 4'd15)) begin
                    soclinux_dataw_count_sdphydataw_next_value0 <= 1'd0;
                    soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                    sdphydataw_next_state <= 3'd5;
                end
            end
        end
        3'd5: begin
            soclinux_dataw_pads_out_payload_clk <= 1'd1;
            soclinux_dataw_pads_out_payload_data_oe <= 1'd1;
            soclinux_dataw_pads_out_payload_data_o <= {4{1'd1}};
            if (soclinux_dataw_pads_out_ready) begin
                soclinux_dataw_crc_reset <= 1'd1;
                sdphydataw_next_state <= 3'd6;
            end
        end
        3'd6: begin
            soclinux_dataw_pads_out_payload_clk <= 1'd1;
            if (soclinux_dataw_crc_source_valid) begin
                soclinux_dataw_source_source_valid <= 1'd1;
                case (soclinux_dataw_crc_source_payload_data[7:5])
                    2'd2: begin
                        soclinux_dataw_accepted1_sdphydataw_next_value1 <= 1'd1;
                        soclinux_dataw_accepted1_sdphydataw_next_value_ce1 <= 1'd1;
                        soclinux_dataw_source_source_payload_status <= 2'd2;
                    end
                    3'd5: begin
                        soclinux_dataw_crc_error1_sdphydataw_next_value2 <= 1'd1;
                        soclinux_dataw_crc_error1_sdphydataw_next_value_ce2 <= 1'd1;
                        soclinux_dataw_source_source_payload_status <= 3'd5;
                    end
                    3'd6: begin
                        soclinux_dataw_write_error1_sdphydataw_next_value3 <= 1'd1;
                        soclinux_dataw_write_error1_sdphydataw_next_value_ce3 <= 1'd1;
                        soclinux_dataw_source_source_payload_status <= 3'd6;
                    end
                endcase
                if (soclinux_dataw_sink_payload_last_block) begin
                    sdphydataw_next_state <= 3'd7;
                end else begin
                    sdphydataw_next_state <= 4'd8;
                end
            end
        end
        3'd7: begin
            soclinux_dataw_pads_out_payload_clk <= 1'd1;
            soclinux_dataw_pads_out_payload_cmd_oe <= 1'd1;
            soclinux_dataw_pads_out_payload_cmd_o <= 1'd1;
            if (soclinux_dataw_pads_out_ready) begin
                soclinux_dataw_count_sdphydataw_next_value0 <= (soclinux_dataw_count + 1'd1);
                soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                if ((soclinux_dataw_count == 3'd7)) begin
                    soclinux_dataw_count_sdphydataw_next_value0 <= 1'd0;
                    soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
                    sdphydataw_next_state <= 4'd8;
                end
            end
        end
        4'd8: begin
            soclinux_dataw_pads_out_payload_clk <= 1'd1;
            soclinux_dataw_count_sdphydataw_next_value0 <= 1'd0;
            soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
            if ((soclinux_dataw_pads_in_pads_in_valid & soclinux_dataw_pads_in_pads_in_payload_data_i[0])) begin
                soclinux_dataw_sink_ready <= 1'd1;
                if (soclinux_dataw_sink_payload_last_block) begin
                    sdphydataw_next_state <= 1'd0;
                end else begin
                    sdphydataw_next_state <= 1'd1;
                end
            end
        end
        default: begin
            soclinux_dataw_count_sdphydataw_next_value0 <= 1'd0;
            soclinux_dataw_count_sdphydataw_next_value_ce0 <= 1'd1;
            if ((soclinux_dataw_sink_valid & soclinux_dataw_pads_out_ready)) begin
                soclinux_dataw_accepted1_sdphydataw_next_value1 <= 1'd0;
                soclinux_dataw_accepted1_sdphydataw_next_value_ce1 <= 1'd1;
                soclinux_dataw_crc_error1_sdphydataw_next_value2 <= 1'd0;
                soclinux_dataw_crc_error1_sdphydataw_next_value_ce2 <= 1'd1;
                soclinux_dataw_write_error1_sdphydataw_next_value3 <= 1'd0;
                soclinux_dataw_write_error1_sdphydataw_next_value_ce3 <= 1'd1;
                sdphydataw_next_state <= 1'd1;
            end
        end
    endcase
end
assign soclinux_datar_crc16_reset = soclinux_datar_datar_reset;
assign soclinux_datar_data_done = (soclinux_datar_data_count == 1'd0);
assign soclinux_datar_crc16_enable = (soclinux_datar_datar_valid & (~soclinux_datar_data_done));
assign soclinux_datar_datar_1x_reset = soclinux_datar_datar_reset;
assign soclinux_datar_datar_1x_pads_in_valid = soclinux_datar_pads_in_pads_in_valid;
assign soclinux_datar_datar_1x_pads_in_first = soclinux_datar_pads_in_pads_in_first;
assign soclinux_datar_datar_1x_pads_in_last = soclinux_datar_pads_in_pads_in_last;
assign soclinux_datar_datar_1x_pads_in_payload_clk = soclinux_datar_pads_in_pads_in_payload_clk;
assign soclinux_datar_datar_1x_pads_in_payload_cmd_i = soclinux_datar_pads_in_pads_in_payload_cmd_i;
assign soclinux_datar_datar_1x_pads_in_payload_cmd_o = soclinux_datar_pads_in_pads_in_payload_cmd_o;
assign soclinux_datar_datar_1x_pads_in_payload_cmd_oe = soclinux_datar_pads_in_pads_in_payload_cmd_oe;
assign soclinux_datar_datar_1x_pads_in_payload_data_i = soclinux_datar_pads_in_pads_in_payload_data_i;
assign soclinux_datar_datar_1x_pads_in_payload_data_o = soclinux_datar_pads_in_pads_in_payload_data_o;
assign soclinux_datar_datar_1x_pads_in_payload_data_oe = soclinux_datar_pads_in_pads_in_payload_data_oe;
assign soclinux_datar_datar_1x_pads_in_payload_data_i_ce = soclinux_datar_pads_in_pads_in_payload_data_i_ce;
assign soclinux_datar_datar_4x_reset = soclinux_datar_datar_reset;
assign soclinux_datar_datar_4x_pads_in_valid = soclinux_datar_pads_in_pads_in_valid;
always @(*) begin
    soclinux_datar_pads_in_pads_in_ready <= 1'd0;
    soclinux_datar_pads_in_pads_in_ready <= soclinux_datar_datar_1x_pads_in_ready;
    soclinux_datar_pads_in_pads_in_ready <= soclinux_datar_datar_4x_pads_in_ready;
end
assign soclinux_datar_datar_4x_pads_in_first = soclinux_datar_pads_in_pads_in_first;
assign soclinux_datar_datar_4x_pads_in_last = soclinux_datar_pads_in_pads_in_last;
assign soclinux_datar_datar_4x_pads_in_payload_clk = soclinux_datar_pads_in_pads_in_payload_clk;
assign soclinux_datar_datar_4x_pads_in_payload_cmd_i = soclinux_datar_pads_in_pads_in_payload_cmd_i;
assign soclinux_datar_datar_4x_pads_in_payload_cmd_o = soclinux_datar_pads_in_pads_in_payload_cmd_o;
assign soclinux_datar_datar_4x_pads_in_payload_cmd_oe = soclinux_datar_pads_in_pads_in_payload_cmd_oe;
assign soclinux_datar_datar_4x_pads_in_payload_data_i = soclinux_datar_pads_in_pads_in_payload_data_i;
assign soclinux_datar_datar_4x_pads_in_payload_data_o = soclinux_datar_pads_in_pads_in_payload_data_o;
assign soclinux_datar_datar_4x_pads_in_payload_data_oe = soclinux_datar_pads_in_pads_in_payload_data_oe;
assign soclinux_datar_datar_4x_pads_in_payload_data_i_ce = soclinux_datar_pads_in_pads_in_payload_data_i_ce;
always @(*) begin
    soclinux_datar_crc_correct <= 1'd0;
    soclinux_datar_crc_len <= 5'd0;
    soclinux_datar_data_len <= 4'd0;
    soclinux_datar_datar_1x_source_ready <= 1'd0;
    soclinux_datar_datar_4x_source_ready <= 1'd0;
    soclinux_datar_datar_source_first <= 1'd0;
    soclinux_datar_datar_source_last <= 1'd0;
    soclinux_datar_datar_source_payload_data <= 8'd0;
    soclinux_datar_datar_source_valid <= 1'd0;
    soclinux_datar_datar_valid <= 1'd0;
    case (soclinux_data_width0)
        1'd1: begin
            soclinux_datar_datar_source_valid <= soclinux_datar_datar_4x_source_valid;
            soclinux_datar_datar_4x_source_ready <= soclinux_datar_datar_source_ready;
            soclinux_datar_datar_source_first <= soclinux_datar_datar_4x_source_first;
            soclinux_datar_datar_source_last <= soclinux_datar_datar_4x_source_last;
            soclinux_datar_datar_source_payload_data <= soclinux_datar_datar_4x_source_payload_data;
            soclinux_datar_crc_len <= 4'd8;
            soclinux_datar_data_len <= 3'd4;
            soclinux_datar_datar_valid <= soclinux_datar_datar_4x_converter_converter_sink_valid;
            soclinux_datar_crc_correct <= (soclinux_datar_crc16_data_pads_out == soclinux_datar_pads_in_pads_in_payload_data_i);
        end
        default: begin
            soclinux_datar_datar_source_valid <= soclinux_datar_datar_1x_source_valid;
            soclinux_datar_datar_1x_source_ready <= soclinux_datar_datar_source_ready;
            soclinux_datar_datar_source_first <= soclinux_datar_datar_1x_source_first;
            soclinux_datar_datar_source_last <= soclinux_datar_datar_1x_source_last;
            soclinux_datar_datar_source_payload_data <= soclinux_datar_datar_1x_source_payload_data;
            soclinux_datar_crc_len <= 2'd2;
            soclinux_datar_data_len <= 1'd1;
            soclinux_datar_datar_valid <= soclinux_datar_datar_1x_converter_converter_sink_valid;
            soclinux_datar_crc_correct <= (soclinux_datar_crc16_data_pads_out[0] == soclinux_datar_pads_in_pads_in_payload_data_i[0]);
        end
    endcase
end
assign soclinux_datar_crc16_crc0_reset = soclinux_datar_crc16_reset;
assign soclinux_datar_crc16_crc0_enable = soclinux_datar_crc16_enable;
assign soclinux_datar_crc16_crc0_din = soclinux_datar_pads_in_pads_in_payload_data_i[0];
assign soclinux_datar_crc16_crc1_reset = soclinux_datar_crc16_reset;
assign soclinux_datar_crc16_crc1_enable = soclinux_datar_crc16_enable;
assign soclinux_datar_crc16_crc1_din = soclinux_datar_pads_in_pads_in_payload_data_i[1];
assign soclinux_datar_crc16_crc2_reset = soclinux_datar_crc16_reset;
assign soclinux_datar_crc16_crc2_enable = soclinux_datar_crc16_enable;
assign soclinux_datar_crc16_crc2_din = soclinux_datar_pads_in_pads_in_payload_data_i[2];
assign soclinux_datar_crc16_crc3_reset = soclinux_datar_crc16_reset;
assign soclinux_datar_crc16_crc3_enable = soclinux_datar_crc16_enable;
assign soclinux_datar_crc16_crc3_din = soclinux_datar_pads_in_pads_in_payload_data_i[3];
always @(*) begin
    soclinux_datar_crc16_data_pads_out <= 4'd0;
    case (soclinux_datar_crc_count)
        1'd0: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[15];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[15];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[15];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[15];
        end
        1'd1: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[14];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[14];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[14];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[14];
        end
        2'd2: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[13];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[13];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[13];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[13];
        end
        2'd3: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[12];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[12];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[12];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[12];
        end
        3'd4: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[11];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[11];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[11];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[11];
        end
        3'd5: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[10];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[10];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[10];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[10];
        end
        3'd6: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[9];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[9];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[9];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[9];
        end
        3'd7: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[8];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[8];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[8];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[8];
        end
        4'd8: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[7];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[7];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[7];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[7];
        end
        4'd9: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[6];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[6];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[6];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[6];
        end
        4'd10: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[5];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[5];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[5];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[5];
        end
        4'd11: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[4];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[4];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[4];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[4];
        end
        4'd12: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[3];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[3];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[3];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[3];
        end
        4'd13: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[2];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[2];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[2];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[2];
        end
        4'd14: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[1];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[1];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[1];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[1];
        end
        4'd15: begin
            soclinux_datar_crc16_data_pads_out[0] <= soclinux_datar_crc16_crc0_crc[0];
            soclinux_datar_crc16_data_pads_out[1] <= soclinux_datar_crc16_crc1_crc[0];
            soclinux_datar_crc16_data_pads_out[2] <= soclinux_datar_crc16_crc2_crc[0];
            soclinux_datar_crc16_data_pads_out[3] <= soclinux_datar_crc16_crc3_crc[0];
        end
    endcase
end
assign soclinux_datar_crc16_crc0_reg1 = {soclinux_datar_crc16_crc0_reg0[14], soclinux_datar_crc16_crc0_reg0[13], soclinux_datar_crc16_crc0_reg0[12], (soclinux_datar_crc16_crc0_reg0[11] ^ (soclinux_datar_crc16_crc0_din ^ soclinux_datar_crc16_crc0_reg0[15])), soclinux_datar_crc16_crc0_reg0[10], soclinux_datar_crc16_crc0_reg0[9], soclinux_datar_crc16_crc0_reg0[8], soclinux_datar_crc16_crc0_reg0[7], soclinux_datar_crc16_crc0_reg0[6], soclinux_datar_crc16_crc0_reg0[5], (soclinux_datar_crc16_crc0_reg0[4] ^ (soclinux_datar_crc16_crc0_din ^ soclinux_datar_crc16_crc0_reg0[15])), soclinux_datar_crc16_crc0_reg0[3], soclinux_datar_crc16_crc0_reg0[2], soclinux_datar_crc16_crc0_reg0[1], soclinux_datar_crc16_crc0_reg0[0], (soclinux_datar_crc16_crc0_din ^ soclinux_datar_crc16_crc0_reg0[15])};
assign soclinux_datar_crc16_crc0_crc = soclinux_datar_crc16_crc0_reg0;
assign soclinux_datar_crc16_crc1_reg1 = {soclinux_datar_crc16_crc1_reg0[14], soclinux_datar_crc16_crc1_reg0[13], soclinux_datar_crc16_crc1_reg0[12], (soclinux_datar_crc16_crc1_reg0[11] ^ (soclinux_datar_crc16_crc1_din ^ soclinux_datar_crc16_crc1_reg0[15])), soclinux_datar_crc16_crc1_reg0[10], soclinux_datar_crc16_crc1_reg0[9], soclinux_datar_crc16_crc1_reg0[8], soclinux_datar_crc16_crc1_reg0[7], soclinux_datar_crc16_crc1_reg0[6], soclinux_datar_crc16_crc1_reg0[5], (soclinux_datar_crc16_crc1_reg0[4] ^ (soclinux_datar_crc16_crc1_din ^ soclinux_datar_crc16_crc1_reg0[15])), soclinux_datar_crc16_crc1_reg0[3], soclinux_datar_crc16_crc1_reg0[2], soclinux_datar_crc16_crc1_reg0[1], soclinux_datar_crc16_crc1_reg0[0], (soclinux_datar_crc16_crc1_din ^ soclinux_datar_crc16_crc1_reg0[15])};
assign soclinux_datar_crc16_crc1_crc = soclinux_datar_crc16_crc1_reg0;
assign soclinux_datar_crc16_crc2_reg1 = {soclinux_datar_crc16_crc2_reg0[14], soclinux_datar_crc16_crc2_reg0[13], soclinux_datar_crc16_crc2_reg0[12], (soclinux_datar_crc16_crc2_reg0[11] ^ (soclinux_datar_crc16_crc2_din ^ soclinux_datar_crc16_crc2_reg0[15])), soclinux_datar_crc16_crc2_reg0[10], soclinux_datar_crc16_crc2_reg0[9], soclinux_datar_crc16_crc2_reg0[8], soclinux_datar_crc16_crc2_reg0[7], soclinux_datar_crc16_crc2_reg0[6], soclinux_datar_crc16_crc2_reg0[5], (soclinux_datar_crc16_crc2_reg0[4] ^ (soclinux_datar_crc16_crc2_din ^ soclinux_datar_crc16_crc2_reg0[15])), soclinux_datar_crc16_crc2_reg0[3], soclinux_datar_crc16_crc2_reg0[2], soclinux_datar_crc16_crc2_reg0[1], soclinux_datar_crc16_crc2_reg0[0], (soclinux_datar_crc16_crc2_din ^ soclinux_datar_crc16_crc2_reg0[15])};
assign soclinux_datar_crc16_crc2_crc = soclinux_datar_crc16_crc2_reg0;
assign soclinux_datar_crc16_crc3_reg1 = {soclinux_datar_crc16_crc3_reg0[14], soclinux_datar_crc16_crc3_reg0[13], soclinux_datar_crc16_crc3_reg0[12], (soclinux_datar_crc16_crc3_reg0[11] ^ (soclinux_datar_crc16_crc3_din ^ soclinux_datar_crc16_crc3_reg0[15])), soclinux_datar_crc16_crc3_reg0[10], soclinux_datar_crc16_crc3_reg0[9], soclinux_datar_crc16_crc3_reg0[8], soclinux_datar_crc16_crc3_reg0[7], soclinux_datar_crc16_crc3_reg0[6], soclinux_datar_crc16_crc3_reg0[5], (soclinux_datar_crc16_crc3_reg0[4] ^ (soclinux_datar_crc16_crc3_din ^ soclinux_datar_crc16_crc3_reg0[15])), soclinux_datar_crc16_crc3_reg0[3], soclinux_datar_crc16_crc3_reg0[2], soclinux_datar_crc16_crc3_reg0[1], soclinux_datar_crc16_crc3_reg0[0], (soclinux_datar_crc16_crc3_din ^ soclinux_datar_crc16_crc3_reg0[15])};
assign soclinux_datar_crc16_crc3_crc = soclinux_datar_crc16_crc3_reg0;
assign soclinux_datar_datar_1x_start = (soclinux_datar_datar_1x_pads_in_payload_data_i[0] == 1'd0);
assign soclinux_datar_datar_1x_converter_converter_sink_valid = (soclinux_datar_datar_1x_pads_in_valid & soclinux_datar_datar_1x_run);
assign soclinux_datar_datar_1x_converter_converter_sink_payload_data = soclinux_datar_datar_1x_pads_in_payload_data_i[0];
assign soclinux_datar_datar_1x_buf_sink_sink_valid = soclinux_datar_datar_1x_converter_source_source_valid;
assign soclinux_datar_datar_1x_converter_source_source_ready = soclinux_datar_datar_1x_buf_sink_sink_ready;
assign soclinux_datar_datar_1x_buf_sink_sink_first = soclinux_datar_datar_1x_converter_source_source_first;
assign soclinux_datar_datar_1x_buf_sink_sink_last = soclinux_datar_datar_1x_converter_source_source_last;
assign soclinux_datar_datar_1x_buf_sink_sink_payload_data = soclinux_datar_datar_1x_converter_source_source_payload_data;
assign soclinux_datar_datar_1x_source_valid = soclinux_datar_datar_1x_buf_source_source_valid;
assign soclinux_datar_datar_1x_buf_source_source_ready = soclinux_datar_datar_1x_source_ready;
assign soclinux_datar_datar_1x_source_first = soclinux_datar_datar_1x_buf_source_source_first;
assign soclinux_datar_datar_1x_source_last = soclinux_datar_datar_1x_buf_source_source_last;
assign soclinux_datar_datar_1x_source_payload_data = soclinux_datar_datar_1x_buf_source_source_payload_data;
assign soclinux_datar_datar_1x_converter_source_source_valid = soclinux_datar_datar_1x_converter_converter_source_valid;
assign soclinux_datar_datar_1x_converter_converter_source_ready = soclinux_datar_datar_1x_converter_source_source_ready;
assign soclinux_datar_datar_1x_converter_source_source_first = soclinux_datar_datar_1x_converter_converter_source_first;
assign soclinux_datar_datar_1x_converter_source_source_last = soclinux_datar_datar_1x_converter_converter_source_last;
assign soclinux_datar_datar_1x_converter_source_source_payload_data = soclinux_datar_datar_1x_converter_converter_source_payload_data;
assign soclinux_datar_datar_1x_converter_converter_sink_ready = ((~soclinux_datar_datar_1x_converter_converter_strobe_all) | soclinux_datar_datar_1x_converter_converter_source_ready);
assign soclinux_datar_datar_1x_converter_converter_source_valid = soclinux_datar_datar_1x_converter_converter_strobe_all;
assign soclinux_datar_datar_1x_converter_converter_load_part = (soclinux_datar_datar_1x_converter_converter_sink_valid & soclinux_datar_datar_1x_converter_converter_sink_ready);
assign soclinux_datar_datar_1x_buf_pipe_valid_sink_ready = ((~soclinux_datar_datar_1x_buf_pipe_valid_source_valid) | soclinux_datar_datar_1x_buf_pipe_valid_source_ready);
assign soclinux_datar_datar_1x_buf_pipe_valid_sink_valid = soclinux_datar_datar_1x_buf_sink_sink_valid;
assign soclinux_datar_datar_1x_buf_sink_sink_ready = soclinux_datar_datar_1x_buf_pipe_valid_sink_ready;
assign soclinux_datar_datar_1x_buf_pipe_valid_sink_first = soclinux_datar_datar_1x_buf_sink_sink_first;
assign soclinux_datar_datar_1x_buf_pipe_valid_sink_last = soclinux_datar_datar_1x_buf_sink_sink_last;
assign soclinux_datar_datar_1x_buf_pipe_valid_sink_payload_data = soclinux_datar_datar_1x_buf_sink_sink_payload_data;
assign soclinux_datar_datar_1x_buf_source_source_valid = soclinux_datar_datar_1x_buf_pipe_valid_source_valid;
assign soclinux_datar_datar_1x_buf_pipe_valid_source_ready = soclinux_datar_datar_1x_buf_source_source_ready;
assign soclinux_datar_datar_1x_buf_source_source_first = soclinux_datar_datar_1x_buf_pipe_valid_source_first;
assign soclinux_datar_datar_1x_buf_source_source_last = soclinux_datar_datar_1x_buf_pipe_valid_source_last;
assign soclinux_datar_datar_1x_buf_source_source_payload_data = soclinux_datar_datar_1x_buf_pipe_valid_source_payload_data;
assign soclinux_datar_datar_4x_start = (soclinux_datar_datar_4x_pads_in_payload_data_i == 1'd0);
assign soclinux_datar_datar_4x_converter_converter_sink_valid = (soclinux_datar_datar_4x_pads_in_valid & soclinux_datar_datar_4x_run);
assign soclinux_datar_datar_4x_converter_converter_sink_payload_data = soclinux_datar_datar_4x_pads_in_payload_data_i;
assign soclinux_datar_datar_4x_buf_sink_sink_valid = soclinux_datar_datar_4x_converter_source_source_valid;
assign soclinux_datar_datar_4x_converter_source_source_ready = soclinux_datar_datar_4x_buf_sink_sink_ready;
assign soclinux_datar_datar_4x_buf_sink_sink_first = soclinux_datar_datar_4x_converter_source_source_first;
assign soclinux_datar_datar_4x_buf_sink_sink_last = soclinux_datar_datar_4x_converter_source_source_last;
assign soclinux_datar_datar_4x_buf_sink_sink_payload_data = soclinux_datar_datar_4x_converter_source_source_payload_data;
assign soclinux_datar_datar_4x_source_valid = soclinux_datar_datar_4x_buf_source_source_valid;
assign soclinux_datar_datar_4x_buf_source_source_ready = soclinux_datar_datar_4x_source_ready;
assign soclinux_datar_datar_4x_source_first = soclinux_datar_datar_4x_buf_source_source_first;
assign soclinux_datar_datar_4x_source_last = soclinux_datar_datar_4x_buf_source_source_last;
assign soclinux_datar_datar_4x_source_payload_data = soclinux_datar_datar_4x_buf_source_source_payload_data;
assign soclinux_datar_datar_4x_converter_source_source_valid = soclinux_datar_datar_4x_converter_converter_source_valid;
assign soclinux_datar_datar_4x_converter_converter_source_ready = soclinux_datar_datar_4x_converter_source_source_ready;
assign soclinux_datar_datar_4x_converter_source_source_first = soclinux_datar_datar_4x_converter_converter_source_first;
assign soclinux_datar_datar_4x_converter_source_source_last = soclinux_datar_datar_4x_converter_converter_source_last;
assign soclinux_datar_datar_4x_converter_source_source_payload_data = soclinux_datar_datar_4x_converter_converter_source_payload_data;
assign soclinux_datar_datar_4x_converter_converter_sink_ready = ((~soclinux_datar_datar_4x_converter_converter_strobe_all) | soclinux_datar_datar_4x_converter_converter_source_ready);
assign soclinux_datar_datar_4x_converter_converter_source_valid = soclinux_datar_datar_4x_converter_converter_strobe_all;
assign soclinux_datar_datar_4x_converter_converter_load_part = (soclinux_datar_datar_4x_converter_converter_sink_valid & soclinux_datar_datar_4x_converter_converter_sink_ready);
assign soclinux_datar_datar_4x_buf_pipe_valid_sink_ready = ((~soclinux_datar_datar_4x_buf_pipe_valid_source_valid) | soclinux_datar_datar_4x_buf_pipe_valid_source_ready);
assign soclinux_datar_datar_4x_buf_pipe_valid_sink_valid = soclinux_datar_datar_4x_buf_sink_sink_valid;
assign soclinux_datar_datar_4x_buf_sink_sink_ready = soclinux_datar_datar_4x_buf_pipe_valid_sink_ready;
assign soclinux_datar_datar_4x_buf_pipe_valid_sink_first = soclinux_datar_datar_4x_buf_sink_sink_first;
assign soclinux_datar_datar_4x_buf_pipe_valid_sink_last = soclinux_datar_datar_4x_buf_sink_sink_last;
assign soclinux_datar_datar_4x_buf_pipe_valid_sink_payload_data = soclinux_datar_datar_4x_buf_sink_sink_payload_data;
assign soclinux_datar_datar_4x_buf_source_source_valid = soclinux_datar_datar_4x_buf_pipe_valid_source_valid;
assign soclinux_datar_datar_4x_buf_pipe_valid_source_ready = soclinux_datar_datar_4x_buf_source_source_ready;
assign soclinux_datar_datar_4x_buf_source_source_first = soclinux_datar_datar_4x_buf_pipe_valid_source_first;
assign soclinux_datar_datar_4x_buf_source_source_last = soclinux_datar_datar_4x_buf_pipe_valid_source_last;
assign soclinux_datar_datar_4x_buf_source_source_payload_data = soclinux_datar_datar_4x_buf_pipe_valid_source_payload_data;
always @(*) begin
    sdphydatar_next_state <= 3'd0;
    soclinux_datar_count_sdphydatar_next_value0 <= 10'd0;
    soclinux_datar_count_sdphydatar_next_value_ce0 <= 1'd0;
    soclinux_datar_crc_count_sdphydatar_next_value1 <= 5'd0;
    soclinux_datar_crc_count_sdphydatar_next_value_ce1 <= 1'd0;
    soclinux_datar_crc_error_sdphydatar_next_value3 <= 1'd0;
    soclinux_datar_crc_error_sdphydatar_next_value_ce3 <= 1'd0;
    soclinux_datar_datar_reset_sdphydatar_next_value4 <= 1'd0;
    soclinux_datar_datar_reset_sdphydatar_next_value_ce4 <= 1'd0;
    soclinux_datar_datar_source_ready <= 1'd0;
    soclinux_datar_pads_out_payload_clk <= 1'd0;
    soclinux_datar_sink_ready <= 1'd0;
    soclinux_datar_source_source_first <= 1'd0;
    soclinux_datar_source_source_last <= 1'd0;
    soclinux_datar_source_source_payload_data <= 8'd0;
    soclinux_datar_source_source_payload_drop <= 1'd0;
    soclinux_datar_source_source_payload_status <= 3'd0;
    soclinux_datar_source_source_valid <= 1'd0;
    soclinux_datar_stop <= 1'd0;
    soclinux_datar_timeout_sdphydatar_next_value2 <= 32'd0;
    soclinux_datar_timeout_sdphydatar_next_value_ce2 <= 1'd0;
    sdphydatar_next_state <= sdphydatar_state;
    case (sdphydatar_state)
        1'd1: begin
            soclinux_datar_pads_out_payload_clk <= 1'd1;
            soclinux_datar_datar_reset_sdphydatar_next_value4 <= 1'd0;
            soclinux_datar_datar_reset_sdphydatar_next_value_ce4 <= 1'd1;
            if (soclinux_datar_datar_source_valid) begin
                sdphydatar_next_state <= 2'd2;
            end
            soclinux_datar_timeout_sdphydatar_next_value2 <= (soclinux_datar_timeout - 1'd1);
            soclinux_datar_timeout_sdphydatar_next_value_ce2 <= 1'd1;
            if ((soclinux_datar_timeout == 1'd0)) begin
                soclinux_datar_sink_ready <= 1'd1;
                sdphydatar_next_state <= 3'd4;
            end
        end
        2'd2: begin
            soclinux_datar_pads_out_payload_clk <= 1'd1;
            soclinux_datar_source_source_valid <= soclinux_datar_datar_source_valid;
            soclinux_datar_source_source_payload_status <= (soclinux_datar_crc_error ? 3'd5 : 1'd0);
            soclinux_datar_source_source_first <= (soclinux_datar_count == 1'd0);
            soclinux_datar_source_source_last <= (soclinux_datar_count == ((soclinux_datar_sink_payload_block_length + soclinux_datar_crc_len) - 1'd1));
            soclinux_datar_source_source_payload_drop <= (soclinux_datar_count > (soclinux_datar_sink_payload_block_length - 1'd1));
            soclinux_datar_source_source_payload_data <= soclinux_datar_datar_source_payload_data;
            if (soclinux_datar_source_source_valid) begin
                if (soclinux_datar_source_source_ready) begin
                    soclinux_datar_datar_source_ready <= 1'd1;
                    soclinux_datar_count_sdphydatar_next_value0 <= (soclinux_datar_count + 1'd1);
                    soclinux_datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                    if (soclinux_datar_source_source_last) begin
                        soclinux_datar_sink_ready <= 1'd1;
                        if (soclinux_datar_sink_last) begin
                            soclinux_datar_count_sdphydatar_next_value0 <= 1'd0;
                            soclinux_datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                            sdphydatar_next_state <= 2'd3;
                        end else begin
                            sdphydatar_next_state <= 1'd0;
                        end
                    end
                end else begin
                    soclinux_datar_stop <= 1'd1;
                end
            end
            if (((soclinux_datar_pads_in_pads_in_valid & soclinux_datar_data_done) & (soclinux_datar_crc_count < 5'd16))) begin
                soclinux_datar_crc_count_sdphydatar_next_value1 <= (soclinux_datar_crc_count + 1'd1);
                soclinux_datar_crc_count_sdphydatar_next_value_ce1 <= 1'd1;
                if ((~soclinux_datar_crc_correct)) begin
                    soclinux_datar_crc_error_sdphydatar_next_value3 <= 1'd1;
                    soclinux_datar_crc_error_sdphydatar_next_value_ce3 <= 1'd1;
                end
            end
            soclinux_datar_timeout_sdphydatar_next_value2 <= (soclinux_datar_timeout - 1'd1);
            soclinux_datar_timeout_sdphydatar_next_value_ce2 <= 1'd1;
            if ((soclinux_datar_timeout == 1'd0)) begin
                soclinux_datar_sink_ready <= 1'd1;
                sdphydatar_next_state <= 3'd4;
            end
        end
        2'd3: begin
            soclinux_datar_pads_out_payload_clk <= 1'd1;
            if (soclinux_datar_pads_out_ready) begin
                soclinux_datar_count_sdphydatar_next_value0 <= (soclinux_datar_count + 1'd1);
                soclinux_datar_count_sdphydatar_next_value_ce0 <= 1'd1;
                if ((soclinux_datar_count == 3'd7)) begin
                    sdphydatar_next_state <= 1'd0;
                end
            end
        end
        3'd4: begin
            soclinux_datar_source_source_valid <= 1'd1;
            soclinux_datar_source_source_payload_status <= 1'd1;
            soclinux_datar_source_source_last <= 1'd1;
            if (soclinux_datar_source_source_ready) begin
                sdphydatar_next_state <= 1'd0;
            end
        end
        default: begin
            soclinux_datar_count_sdphydatar_next_value0 <= 1'd0;
            soclinux_datar_count_sdphydatar_next_value_ce0 <= 1'd1;
            soclinux_datar_crc_count_sdphydatar_next_value1 <= 1'd0;
            soclinux_datar_crc_count_sdphydatar_next_value_ce1 <= 1'd1;
            if ((soclinux_datar_sink_valid & soclinux_datar_pads_out_ready)) begin
                soclinux_datar_pads_out_payload_clk <= 1'd1;
                soclinux_datar_timeout_sdphydatar_next_value2 <= soclinux_datar_timeout_storage;
                soclinux_datar_timeout_sdphydatar_next_value_ce2 <= 1'd1;
                soclinux_datar_crc_error_sdphydatar_next_value3 <= 1'd0;
                soclinux_datar_crc_error_sdphydatar_next_value_ce3 <= 1'd1;
                soclinux_datar_datar_reset_sdphydatar_next_value4 <= 1'd1;
                soclinux_datar_datar_reset_sdphydatar_next_value_ce4 <= 1'd1;
                sdphydatar_next_state <= 1'd1;
            end
        end
    endcase
end
assign sdcard_rst = 1'd0;
assign soclinux_sdpads_data_i_ce = (soclinux_clk_i & (~soclinux_clk_i_d));
assign soclinux_core_cmd_type = soclinux_core_csrfield_cmd_type;
assign soclinux_core_cmd_crc_en = soclinux_core_csrfield_crc0;
assign soclinux_core_data_type = soclinux_core_csrfield_data_type;
assign soclinux_core_cmd = soclinux_core_csrfield_cmd;
assign soclinux_core_csrfield_done0 = soclinux_core_cmd_done;
assign soclinux_core_csrfield_error0 = soclinux_core_cmd_error;
assign soclinux_core_csrfield_timeout0 = soclinux_core_cmd_timeout;
assign soclinux_core_csrfield_crc1 = 1'd0;
assign soclinux_core_csrfield_done1 = soclinux_core_data_done;
assign soclinux_core_csrfield_error1 = soclinux_core_data_error;
assign soclinux_core_csrfield_timeout1 = soclinux_core_data_timeout;
assign soclinux_core_csrfield_crc2 = soclinux_core_data_crc;
always @(*) begin
    soclinux_core_sink_last <= 1'd0;
    soclinux_core_sink_last <= soclinux_mem2block_source_source_last;
    if ((soclinux_core_count == (soclinux_core_block_length_storage - 1'd1))) begin
        soclinux_core_sink_last <= 1'd1;
    end
end
assign soclinux_core_crc7_inserter_reg1 = {soclinux_core_crc7_inserter_reg0[5], soclinux_core_crc7_inserter_reg0[4], soclinux_core_crc7_inserter_reg0[3], (soclinux_core_crc7_inserter_reg0[2] ^ (soclinux_core_crc7_inserter_din[7] ^ soclinux_core_crc7_inserter_reg0[6])), soclinux_core_crc7_inserter_reg0[1], soclinux_core_crc7_inserter_reg0[0], (soclinux_core_crc7_inserter_din[7] ^ soclinux_core_crc7_inserter_reg0[6])};
assign soclinux_core_crc7_inserter_reg2 = {soclinux_core_crc7_inserter_reg1[5], soclinux_core_crc7_inserter_reg1[4], soclinux_core_crc7_inserter_reg1[3], (soclinux_core_crc7_inserter_reg1[2] ^ (soclinux_core_crc7_inserter_din[6] ^ soclinux_core_crc7_inserter_reg1[6])), soclinux_core_crc7_inserter_reg1[1], soclinux_core_crc7_inserter_reg1[0], (soclinux_core_crc7_inserter_din[6] ^ soclinux_core_crc7_inserter_reg1[6])};
assign soclinux_core_crc7_inserter_reg3 = {soclinux_core_crc7_inserter_reg2[5], soclinux_core_crc7_inserter_reg2[4], soclinux_core_crc7_inserter_reg2[3], (soclinux_core_crc7_inserter_reg2[2] ^ (soclinux_core_crc7_inserter_din[5] ^ soclinux_core_crc7_inserter_reg2[6])), soclinux_core_crc7_inserter_reg2[1], soclinux_core_crc7_inserter_reg2[0], (soclinux_core_crc7_inserter_din[5] ^ soclinux_core_crc7_inserter_reg2[6])};
assign soclinux_core_crc7_inserter_reg4 = {soclinux_core_crc7_inserter_reg3[5], soclinux_core_crc7_inserter_reg3[4], soclinux_core_crc7_inserter_reg3[3], (soclinux_core_crc7_inserter_reg3[2] ^ (soclinux_core_crc7_inserter_din[4] ^ soclinux_core_crc7_inserter_reg3[6])), soclinux_core_crc7_inserter_reg3[1], soclinux_core_crc7_inserter_reg3[0], (soclinux_core_crc7_inserter_din[4] ^ soclinux_core_crc7_inserter_reg3[6])};
assign soclinux_core_crc7_inserter_reg5 = {soclinux_core_crc7_inserter_reg4[5], soclinux_core_crc7_inserter_reg4[4], soclinux_core_crc7_inserter_reg4[3], (soclinux_core_crc7_inserter_reg4[2] ^ (soclinux_core_crc7_inserter_din[3] ^ soclinux_core_crc7_inserter_reg4[6])), soclinux_core_crc7_inserter_reg4[1], soclinux_core_crc7_inserter_reg4[0], (soclinux_core_crc7_inserter_din[3] ^ soclinux_core_crc7_inserter_reg4[6])};
assign soclinux_core_crc7_inserter_reg6 = {soclinux_core_crc7_inserter_reg5[5], soclinux_core_crc7_inserter_reg5[4], soclinux_core_crc7_inserter_reg5[3], (soclinux_core_crc7_inserter_reg5[2] ^ (soclinux_core_crc7_inserter_din[2] ^ soclinux_core_crc7_inserter_reg5[6])), soclinux_core_crc7_inserter_reg5[1], soclinux_core_crc7_inserter_reg5[0], (soclinux_core_crc7_inserter_din[2] ^ soclinux_core_crc7_inserter_reg5[6])};
assign soclinux_core_crc7_inserter_reg7 = {soclinux_core_crc7_inserter_reg6[5], soclinux_core_crc7_inserter_reg6[4], soclinux_core_crc7_inserter_reg6[3], (soclinux_core_crc7_inserter_reg6[2] ^ (soclinux_core_crc7_inserter_din[1] ^ soclinux_core_crc7_inserter_reg6[6])), soclinux_core_crc7_inserter_reg6[1], soclinux_core_crc7_inserter_reg6[0], (soclinux_core_crc7_inserter_din[1] ^ soclinux_core_crc7_inserter_reg6[6])};
assign soclinux_core_crc7_inserter_reg8 = {soclinux_core_crc7_inserter_reg7[5], soclinux_core_crc7_inserter_reg7[4], soclinux_core_crc7_inserter_reg7[3], (soclinux_core_crc7_inserter_reg7[2] ^ (soclinux_core_crc7_inserter_din[0] ^ soclinux_core_crc7_inserter_reg7[6])), soclinux_core_crc7_inserter_reg7[1], soclinux_core_crc7_inserter_reg7[0], (soclinux_core_crc7_inserter_din[0] ^ soclinux_core_crc7_inserter_reg7[6])};
assign soclinux_core_crc7_inserter_crc = soclinux_core_crc7_inserter_reg0;
always @(*) begin
    sdcore_next_state <= 3'd0;
    soclinux_cmdr_sink_payload_cmd_type <= 2'd0;
    soclinux_cmdr_sink_payload_data_type <= 2'd0;
    soclinux_cmdr_sink_payload_length <= 8'd0;
    soclinux_cmdr_sink_valid <= 1'd0;
    soclinux_cmdr_source_source_ready <= 1'd0;
    soclinux_cmdw_sink_last <= 1'd0;
    soclinux_cmdw_sink_payload_cmd_type <= 2'd0;
    soclinux_cmdw_sink_payload_data <= 8'd0;
    soclinux_cmdw_sink_valid <= 1'd0;
    soclinux_core_cmd_count_sdcore_next_value2 <= 3'd0;
    soclinux_core_cmd_count_sdcore_next_value_ce2 <= 1'd0;
    soclinux_core_cmd_crc_sdcore_next_value6 <= 1'd0;
    soclinux_core_cmd_crc_sdcore_next_value_ce6 <= 1'd0;
    soclinux_core_cmd_done_sdcore_next_value0 <= 1'd0;
    soclinux_core_cmd_done_sdcore_next_value_ce0 <= 1'd0;
    soclinux_core_cmd_error_sdcore_next_value4 <= 1'd0;
    soclinux_core_cmd_error_sdcore_next_value_ce4 <= 1'd0;
    soclinux_core_cmd_response_status_sdcore_next_value10 <= 128'd0;
    soclinux_core_cmd_response_status_sdcore_next_value_ce10 <= 1'd0;
    soclinux_core_cmd_timeout_sdcore_next_value5 <= 1'd0;
    soclinux_core_cmd_timeout_sdcore_next_value_ce5 <= 1'd0;
    soclinux_core_crc7_inserter_din <= 8'd0;
    soclinux_core_crc7_inserter_enable <= 1'd0;
    soclinux_core_crc7_inserter_reset <= 1'd0;
    soclinux_core_data_count_sdcore_next_value3 <= 32'd0;
    soclinux_core_data_count_sdcore_next_value_ce3 <= 1'd0;
    soclinux_core_data_crc_sdcore_next_value9 <= 1'd0;
    soclinux_core_data_crc_sdcore_next_value_ce9 <= 1'd0;
    soclinux_core_data_done_sdcore_next_value1 <= 1'd0;
    soclinux_core_data_done_sdcore_next_value_ce1 <= 1'd0;
    soclinux_core_data_error_sdcore_next_value7 <= 1'd0;
    soclinux_core_data_error_sdcore_next_value_ce7 <= 1'd0;
    soclinux_core_data_timeout_sdcore_next_value8 <= 1'd0;
    soclinux_core_data_timeout_sdcore_next_value_ce8 <= 1'd0;
    soclinux_core_sink_ready <= 1'd0;
    soclinux_core_source_first <= 1'd0;
    soclinux_core_source_last <= 1'd0;
    soclinux_core_source_payload_data <= 8'd0;
    soclinux_core_source_valid <= 1'd0;
    soclinux_datar_sink_last <= 1'd0;
    soclinux_datar_sink_payload_block_length <= 10'd0;
    soclinux_datar_sink_valid <= 1'd0;
    soclinux_datar_source_source_ready <= 1'd0;
    soclinux_dataw_sink_first <= 1'd0;
    soclinux_dataw_sink_last <= 1'd0;
    soclinux_dataw_sink_payload_data <= 8'd0;
    soclinux_dataw_sink_payload_last_block <= 1'd0;
    soclinux_dataw_sink_valid <= 1'd0;
    soclinux_dataw_source_source_ready <= 1'd0;
    sdcore_next_state <= sdcore_state;
    case (sdcore_state)
        1'd1: begin
            soclinux_cmdw_sink_valid <= 1'd1;
            soclinux_cmdw_sink_last <= (soclinux_core_cmd_count == 3'd5);
            soclinux_cmdw_sink_payload_cmd_type <= soclinux_core_cmd_type;
            case (soclinux_core_cmd_count)
                1'd0: begin
                    soclinux_cmdw_sink_payload_data <= {1'd0, 1'd1, soclinux_core_cmd};
                end
                1'd1: begin
                    soclinux_cmdw_sink_payload_data <= soclinux_core_cmd_argument_storage[31:24];
                end
                2'd2: begin
                    soclinux_cmdw_sink_payload_data <= soclinux_core_cmd_argument_storage[23:16];
                end
                2'd3: begin
                    soclinux_cmdw_sink_payload_data <= soclinux_core_cmd_argument_storage[15:8];
                end
                3'd4: begin
                    soclinux_cmdw_sink_payload_data <= soclinux_core_cmd_argument_storage[7:0];
                end
                3'd5: begin
                    soclinux_cmdw_sink_payload_data <= {soclinux_core_crc7_inserter_crc, 1'd1};
                end
            endcase
            soclinux_core_crc7_inserter_din <= soclinux_cmdw_sink_payload_data;
            if (soclinux_cmdw_sink_ready) begin
                soclinux_core_cmd_count_sdcore_next_value2 <= (soclinux_core_cmd_count + 1'd1);
                soclinux_core_cmd_count_sdcore_next_value_ce2 <= 1'd1;
                if (soclinux_cmdw_sink_last) begin
                    soclinux_core_crc7_inserter_reset <= 1'd1;
                    if ((soclinux_core_cmd_type == 1'd0)) begin
                        sdcore_next_state <= 1'd0;
                    end else begin
                        soclinux_core_cmd_count_sdcore_next_value2 <= 1'd0;
                        soclinux_core_cmd_count_sdcore_next_value_ce2 <= 1'd1;
                        sdcore_next_state <= 2'd2;
                    end
                end else begin
                    soclinux_core_crc7_inserter_enable <= 1'd1;
                end
            end
        end
        2'd2: begin
            soclinux_cmdr_sink_valid <= 1'd1;
            soclinux_cmdr_sink_payload_cmd_type <= soclinux_core_cmd_type;
            soclinux_cmdr_sink_payload_data_type <= soclinux_core_data_type;
            if ((soclinux_core_cmd_type == 2'd2)) begin
                soclinux_cmdr_sink_payload_length <= 5'd17;
            end else begin
                soclinux_cmdr_sink_payload_length <= 3'd6;
            end
            soclinux_cmdr_source_source_ready <= 1'd1;
            soclinux_core_crc7_inserter_din <= soclinux_cmdr_source_source_payload_data;
            if (soclinux_cmdr_source_source_valid) begin
                if ((soclinux_cmdr_source_source_payload_status == 1'd1)) begin
                    soclinux_core_cmd_timeout_sdcore_next_value5 <= 1'd1;
                    soclinux_core_cmd_timeout_sdcore_next_value_ce5 <= 1'd1;
                    sdcore_next_state <= 1'd0;
                end else begin
                    if (soclinux_cmdr_source_source_last) begin
                        if ((soclinux_core_data_type == 2'd2)) begin
                            sdcore_next_state <= 2'd3;
                        end else begin
                            if ((soclinux_core_data_type == 1'd1)) begin
                                sdcore_next_state <= 3'd4;
                            end else begin
                                sdcore_next_state <= 1'd0;
                            end
                        end
                        if ((soclinux_core_cmd_type == 2'd2)) begin
                            soclinux_core_cmd_response_status_sdcore_next_value10 <= {soclinux_core_cmd_response_status, soclinux_cmdr_source_source_payload_data};
                            soclinux_core_cmd_response_status_sdcore_next_value_ce10 <= 1'd1;
                        end
                        if ((soclinux_core_cmd_crc_en & (soclinux_core_crc7_inserter_crc != soclinux_cmdr_source_source_payload_data[7:1]))) begin
                            soclinux_core_cmd_crc_sdcore_next_value6 <= 1'd1;
                            soclinux_core_cmd_crc_sdcore_next_value_ce6 <= 1'd1;
                            sdcore_next_state <= 1'd0;
                        end
                    end else begin
                        if ((soclinux_core_cmd_count == 1'd0)) begin
                            soclinux_core_cmd_count_sdcore_next_value2 <= 1'd1;
                            soclinux_core_cmd_count_sdcore_next_value_ce2 <= 1'd1;
                        end
                        soclinux_core_crc7_inserter_enable <= ((soclinux_core_cmd_type == 2'd2) ? (soclinux_core_cmd_count > 1'd0) : 1'd1);
                        soclinux_core_cmd_response_status_sdcore_next_value10 <= {soclinux_core_cmd_response_status, soclinux_cmdr_source_source_payload_data};
                        soclinux_core_cmd_response_status_sdcore_next_value_ce10 <= 1'd1;
                    end
                end
            end
        end
        2'd3: begin
            soclinux_dataw_sink_valid <= soclinux_core_sink_valid;
            soclinux_core_sink_ready <= soclinux_dataw_sink_ready;
            soclinux_dataw_sink_first <= soclinux_core_sink_first;
            soclinux_dataw_sink_last <= soclinux_core_sink_last;
            soclinux_dataw_sink_payload_data <= soclinux_core_sink_payload_data;
            soclinux_dataw_sink_payload_last_block <= (soclinux_core_data_count == (soclinux_core_block_count_storage - 1'd1));
            if (((soclinux_dataw_sink_valid & soclinux_dataw_sink_ready) & soclinux_dataw_sink_last)) begin
                soclinux_core_data_count_sdcore_next_value3 <= (soclinux_core_data_count + 1'd1);
                soclinux_core_data_count_sdcore_next_value_ce3 <= 1'd1;
                if (soclinux_dataw_sink_payload_last_block) begin
                    sdcore_next_state <= 1'd0;
                end
            end
            soclinux_dataw_source_source_ready <= 1'd1;
            if (soclinux_dataw_source_source_valid) begin
                if ((soclinux_dataw_source_source_payload_status == 3'd5)) begin
                    soclinux_core_data_crc_sdcore_next_value9 <= 1'd1;
                    soclinux_core_data_crc_sdcore_next_value_ce9 <= 1'd1;
                end else begin
                    if ((soclinux_dataw_source_source_payload_status != 2'd2)) begin
                        soclinux_core_data_error_sdcore_next_value7 <= 1'd1;
                        soclinux_core_data_error_sdcore_next_value_ce7 <= 1'd1;
                    end
                end
            end
        end
        3'd4: begin
            soclinux_datar_sink_valid <= 1'd1;
            soclinux_datar_sink_payload_block_length <= soclinux_core_block_length_storage;
            soclinux_datar_sink_last <= (soclinux_core_data_count == (soclinux_core_block_count_storage - 1'd1));
            if (soclinux_datar_source_source_valid) begin
                if (((soclinux_datar_source_source_payload_status == 1'd0) | (soclinux_datar_source_source_payload_status == 3'd5))) begin
                    if (soclinux_datar_source_source_payload_drop) begin
                        soclinux_datar_source_source_ready <= 1'd1;
                    end else begin
                        soclinux_core_source_valid <= soclinux_datar_source_source_valid;
                        soclinux_datar_source_source_ready <= soclinux_core_source_ready;
                        soclinux_core_source_first <= soclinux_datar_source_source_first;
                        soclinux_core_source_last <= soclinux_datar_source_source_last;
                        soclinux_core_source_payload_data <= soclinux_datar_source_source_payload_data;
                    end
                    if ((soclinux_datar_source_source_last & soclinux_datar_source_source_ready)) begin
                        soclinux_core_data_count_sdcore_next_value3 <= (soclinux_core_data_count + 1'd1);
                        soclinux_core_data_count_sdcore_next_value_ce3 <= 1'd1;
                        if ((soclinux_core_data_count == (soclinux_core_block_count_storage - 1'd1))) begin
                            sdcore_next_state <= 1'd0;
                        end
                    end
                    if ((soclinux_dataw_source_source_payload_status == 3'd5)) begin
                        soclinux_core_data_crc_sdcore_next_value9 <= 1'd1;
                        soclinux_core_data_crc_sdcore_next_value_ce9 <= 1'd1;
                    end
                end else begin
                    if ((soclinux_datar_source_source_payload_status == 1'd1)) begin
                        soclinux_core_data_timeout_sdcore_next_value8 <= 1'd1;
                        soclinux_core_data_timeout_sdcore_next_value_ce8 <= 1'd1;
                        soclinux_datar_source_source_ready <= 1'd1;
                        sdcore_next_state <= 1'd0;
                    end
                end
            end
        end
        default: begin
            soclinux_core_cmd_done_sdcore_next_value0 <= 1'd1;
            soclinux_core_cmd_done_sdcore_next_value_ce0 <= 1'd1;
            soclinux_core_data_done_sdcore_next_value1 <= 1'd1;
            soclinux_core_data_done_sdcore_next_value_ce1 <= 1'd1;
            soclinux_core_cmd_count_sdcore_next_value2 <= 1'd0;
            soclinux_core_cmd_count_sdcore_next_value_ce2 <= 1'd1;
            soclinux_core_data_count_sdcore_next_value3 <= 1'd0;
            soclinux_core_data_count_sdcore_next_value_ce3 <= 1'd1;
            soclinux_core_crc7_inserter_reset <= 1'd1;
            if (soclinux_core_cmd_send_re) begin
                soclinux_core_cmd_done_sdcore_next_value0 <= 1'd0;
                soclinux_core_cmd_done_sdcore_next_value_ce0 <= 1'd1;
                soclinux_core_cmd_error_sdcore_next_value4 <= 1'd0;
                soclinux_core_cmd_error_sdcore_next_value_ce4 <= 1'd1;
                soclinux_core_cmd_timeout_sdcore_next_value5 <= 1'd0;
                soclinux_core_cmd_timeout_sdcore_next_value_ce5 <= 1'd1;
                soclinux_core_cmd_crc_sdcore_next_value6 <= 1'd0;
                soclinux_core_cmd_crc_sdcore_next_value_ce6 <= 1'd1;
                soclinux_core_data_done_sdcore_next_value1 <= 1'd0;
                soclinux_core_data_done_sdcore_next_value_ce1 <= 1'd1;
                soclinux_core_data_error_sdcore_next_value7 <= 1'd0;
                soclinux_core_data_error_sdcore_next_value_ce7 <= 1'd1;
                soclinux_core_data_timeout_sdcore_next_value8 <= 1'd0;
                soclinux_core_data_timeout_sdcore_next_value_ce8 <= 1'd1;
                soclinux_core_data_crc_sdcore_next_value9 <= 1'd0;
                soclinux_core_data_crc_sdcore_next_value_ce9 <= 1'd1;
                sdcore_next_state <= 1'd1;
            end
        end
    endcase
end
assign soclinux_block2mem_start = (soclinux_block2mem_sink_sink_valid0 & soclinux_block2mem_sink_sink_first);
always @(*) begin
    soclinux_block2mem_fifo_sink_first <= 1'd0;
    soclinux_block2mem_fifo_sink_last <= 1'd0;
    soclinux_block2mem_fifo_sink_payload_data <= 8'd0;
    soclinux_block2mem_fifo_sink_valid <= 1'd0;
    soclinux_block2mem_sink_sink_ready0 <= 1'd0;
    if ((soclinux_block2mem_wishbonedmawriter_enable_storage & (soclinux_block2mem_start | soclinux_block2mem_connect))) begin
        soclinux_block2mem_fifo_sink_valid <= soclinux_block2mem_sink_sink_valid0;
        soclinux_block2mem_sink_sink_ready0 <= soclinux_block2mem_fifo_sink_ready;
        soclinux_block2mem_fifo_sink_first <= soclinux_block2mem_sink_sink_first;
        soclinux_block2mem_fifo_sink_last <= soclinux_block2mem_sink_sink_last0;
        soclinux_block2mem_fifo_sink_payload_data <= soclinux_block2mem_sink_sink_payload_data0;
    end else begin
        soclinux_block2mem_sink_sink_ready0 <= 1'd1;
    end
end
assign soclinux_block2mem_converter_sink_valid = soclinux_block2mem_fifo_source_valid;
assign soclinux_block2mem_fifo_source_ready = soclinux_block2mem_converter_sink_ready;
assign soclinux_block2mem_converter_sink_first = soclinux_block2mem_fifo_source_first;
assign soclinux_block2mem_converter_sink_last = soclinux_block2mem_fifo_source_last;
assign soclinux_block2mem_converter_sink_payload_data = soclinux_block2mem_fifo_source_payload_data;
assign soclinux_block2mem_wishbonedmawriter_sink_valid = soclinux_block2mem_source_source_valid;
assign soclinux_block2mem_source_source_ready = soclinux_block2mem_wishbonedmawriter_sink_ready;
assign soclinux_block2mem_wishbonedmawriter_sink_first = soclinux_block2mem_source_source_first;
assign soclinux_block2mem_wishbonedmawriter_sink_last = soclinux_block2mem_source_source_last;
assign soclinux_block2mem_wishbonedmawriter_sink_payload_data = soclinux_block2mem_source_source_payload_data;
assign soclinux_block2mem_fifo_syncfifo_din = {soclinux_block2mem_fifo_fifo_in_last, soclinux_block2mem_fifo_fifo_in_first, soclinux_block2mem_fifo_fifo_in_payload_data};
assign {soclinux_block2mem_fifo_fifo_out_last, soclinux_block2mem_fifo_fifo_out_first, soclinux_block2mem_fifo_fifo_out_payload_data} = soclinux_block2mem_fifo_syncfifo_dout;
assign soclinux_block2mem_fifo_sink_ready = soclinux_block2mem_fifo_syncfifo_writable;
assign soclinux_block2mem_fifo_syncfifo_we = soclinux_block2mem_fifo_sink_valid;
assign soclinux_block2mem_fifo_fifo_in_first = soclinux_block2mem_fifo_sink_first;
assign soclinux_block2mem_fifo_fifo_in_last = soclinux_block2mem_fifo_sink_last;
assign soclinux_block2mem_fifo_fifo_in_payload_data = soclinux_block2mem_fifo_sink_payload_data;
assign soclinux_block2mem_fifo_source_valid = soclinux_block2mem_fifo_readable;
assign soclinux_block2mem_fifo_source_first = soclinux_block2mem_fifo_fifo_out_first;
assign soclinux_block2mem_fifo_source_last = soclinux_block2mem_fifo_fifo_out_last;
assign soclinux_block2mem_fifo_source_payload_data = soclinux_block2mem_fifo_fifo_out_payload_data;
assign soclinux_block2mem_fifo_re = soclinux_block2mem_fifo_source_ready;
assign soclinux_block2mem_fifo_syncfifo_re = (soclinux_block2mem_fifo_syncfifo_readable & ((~soclinux_block2mem_fifo_readable) | soclinux_block2mem_fifo_re));
assign soclinux_block2mem_fifo_level1 = (soclinux_block2mem_fifo_level0 + soclinux_block2mem_fifo_readable);
always @(*) begin
    soclinux_block2mem_fifo_wrport_adr <= 9'd0;
    if (soclinux_block2mem_fifo_replace) begin
        soclinux_block2mem_fifo_wrport_adr <= (soclinux_block2mem_fifo_produce - 1'd1);
    end else begin
        soclinux_block2mem_fifo_wrport_adr <= soclinux_block2mem_fifo_produce;
    end
end
assign soclinux_block2mem_fifo_wrport_dat_w = soclinux_block2mem_fifo_syncfifo_din;
assign soclinux_block2mem_fifo_wrport_we = (soclinux_block2mem_fifo_syncfifo_we & (soclinux_block2mem_fifo_syncfifo_writable | soclinux_block2mem_fifo_replace));
assign soclinux_block2mem_fifo_do_read = (soclinux_block2mem_fifo_syncfifo_readable & soclinux_block2mem_fifo_syncfifo_re);
assign soclinux_block2mem_fifo_rdport_adr = soclinux_block2mem_fifo_consume;
assign soclinux_block2mem_fifo_syncfifo_dout = soclinux_block2mem_fifo_rdport_dat_r;
assign soclinux_block2mem_fifo_rdport_re = soclinux_block2mem_fifo_do_read;
assign soclinux_block2mem_fifo_syncfifo_writable = (soclinux_block2mem_fifo_level0 != 10'd512);
assign soclinux_block2mem_fifo_syncfifo_readable = (soclinux_block2mem_fifo_level0 != 1'd0);
assign soclinux_block2mem_source_source_valid = soclinux_block2mem_converter_source_valid;
assign soclinux_block2mem_converter_source_ready = soclinux_block2mem_source_source_ready;
assign soclinux_block2mem_source_source_first = soclinux_block2mem_converter_source_first;
assign soclinux_block2mem_source_source_last = soclinux_block2mem_converter_source_last;
assign soclinux_block2mem_source_source_payload_data = soclinux_block2mem_converter_source_payload_data;
assign soclinux_block2mem_converter_sink_ready = ((~soclinux_block2mem_converter_strobe_all) | soclinux_block2mem_converter_source_ready);
assign soclinux_block2mem_converter_source_valid = soclinux_block2mem_converter_strobe_all;
assign soclinux_block2mem_converter_load_part = (soclinux_block2mem_converter_sink_valid & soclinux_block2mem_converter_sink_ready);
assign soclinux_interface0_bus_stb = soclinux_block2mem_sink_sink_valid1;
assign soclinux_interface0_bus_cyc = soclinux_block2mem_sink_sink_valid1;
assign soclinux_interface0_bus_we = 1'd1;
assign soclinux_interface0_bus_sel = 4'd15;
assign soclinux_interface0_bus_adr = soclinux_block2mem_sink_sink_payload_address;
assign soclinux_interface0_bus_dat_w = {soclinux_block2mem_sink_sink_payload_data1[7:0], soclinux_block2mem_sink_sink_payload_data1[15:8], soclinux_block2mem_sink_sink_payload_data1[23:16], soclinux_block2mem_sink_sink_payload_data1[31:24]};
assign soclinux_block2mem_sink_sink_ready1 = soclinux_interface0_bus_ack;
assign soclinux_block2mem_wishbonedmawriter_base1 = soclinux_block2mem_wishbonedmawriter_base0[63:2];
assign soclinux_block2mem_wishbonedmawriter_length1 = soclinux_block2mem_wishbonedmawriter_length0[31:2];
assign soclinux_block2mem_wishbonedmawriter_offset0 = soclinux_block2mem_wishbonedmawriter_offset1;
assign soclinux_block2mem_wishbonedmawriter_reset = (~soclinux_block2mem_wishbonedmawriter_enable);
assign soclinux_block2mem_wishbonedmawriter_base0 = soclinux_block2mem_wishbonedmawriter_base_storage;
assign soclinux_block2mem_wishbonedmawriter_length0 = soclinux_block2mem_wishbonedmawriter_length_storage;
assign soclinux_block2mem_wishbonedmawriter_enable = soclinux_block2mem_wishbonedmawriter_enable_storage;
assign soclinux_block2mem_wishbonedmawriter_loop = soclinux_block2mem_wishbonedmawriter_loop_storage;
assign soclinux_block2mem_wishbonedmawriter_done_status = soclinux_block2mem_wishbonedmawriter_done;
assign soclinux_block2mem_wishbonedmawriter_offset_status = soclinux_block2mem_wishbonedmawriter_offset0;
always @(*) begin
    sdblock2memdma_next_state <= 2'd0;
    soclinux_block2mem_sink_sink_last1 <= 1'd0;
    soclinux_block2mem_sink_sink_payload_address <= 32'd0;
    soclinux_block2mem_sink_sink_payload_data1 <= 32'd0;
    soclinux_block2mem_sink_sink_valid1 <= 1'd0;
    soclinux_block2mem_wishbonedmawriter_done <= 1'd0;
    soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 32'd0;
    soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd0;
    soclinux_block2mem_wishbonedmawriter_sink_ready <= 1'd0;
    sdblock2memdma_next_state <= sdblock2memdma_state;
    case (sdblock2memdma_state)
        1'd1: begin
            soclinux_block2mem_sink_sink_valid1 <= soclinux_block2mem_wishbonedmawriter_sink_valid;
            soclinux_block2mem_sink_sink_last1 <= (soclinux_block2mem_wishbonedmawriter_sink_last | ((soclinux_block2mem_wishbonedmawriter_offset1 + 1'd1) == soclinux_block2mem_wishbonedmawriter_length1));
            soclinux_block2mem_sink_sink_payload_address <= (soclinux_block2mem_wishbonedmawriter_base1 + soclinux_block2mem_wishbonedmawriter_offset1);
            soclinux_block2mem_sink_sink_payload_data1 <= soclinux_block2mem_wishbonedmawriter_sink_payload_data;
            soclinux_block2mem_wishbonedmawriter_sink_ready <= soclinux_block2mem_sink_sink_ready1;
            if ((soclinux_block2mem_wishbonedmawriter_sink_valid & soclinux_block2mem_wishbonedmawriter_sink_ready)) begin
                soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= (soclinux_block2mem_wishbonedmawriter_offset1 + 1'd1);
                soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
                if (soclinux_block2mem_sink_sink_last1) begin
                    if (soclinux_block2mem_wishbonedmawriter_loop) begin
                        soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 1'd0;
                        soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
                    end else begin
                        sdblock2memdma_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            soclinux_block2mem_wishbonedmawriter_done <= 1'd1;
        end
        default: begin
            soclinux_block2mem_wishbonedmawriter_sink_ready <= 1'd1;
            soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value <= 1'd0;
            soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce <= 1'd1;
            sdblock2memdma_next_state <= 1'd1;
        end
    endcase
end
assign soclinux_mem2block_converter_converter_sink_valid = soclinux_mem2block_dma_source_source_valid;
assign soclinux_mem2block_dma_source_source_ready = soclinux_mem2block_converter_converter_sink_ready;
assign soclinux_mem2block_converter_converter_sink_first = soclinux_mem2block_dma_source_source_first;
assign soclinux_mem2block_converter_converter_sink_last = soclinux_mem2block_dma_source_source_last;
assign soclinux_mem2block_converter_converter_sink_payload_data = soclinux_mem2block_dma_source_source_payload_data;
assign soclinux_mem2block_fifo_sink_valid = soclinux_mem2block_converter_source_source_valid;
assign soclinux_mem2block_converter_source_source_ready = soclinux_mem2block_fifo_sink_ready;
assign soclinux_mem2block_fifo_sink_first = soclinux_mem2block_converter_source_source_first;
assign soclinux_mem2block_fifo_sink_last = soclinux_mem2block_converter_source_source_last;
assign soclinux_mem2block_fifo_sink_payload_data = soclinux_mem2block_converter_source_source_payload_data;
assign soclinux_mem2block_source_source_valid = soclinux_mem2block_fifo_source_valid;
assign soclinux_mem2block_fifo_source_ready = soclinux_mem2block_source_source_ready;
assign soclinux_mem2block_source_source_first = soclinux_mem2block_fifo_source_first;
assign soclinux_mem2block_source_source_last = soclinux_mem2block_fifo_source_last;
assign soclinux_mem2block_source_source_payload_data = soclinux_mem2block_fifo_source_payload_data;
assign soclinux_interface1_bus_stb = (soclinux_mem2block_dma_sink_sink_valid & soclinux_mem2block_dma_fifo_sink_ready);
assign soclinux_interface1_bus_cyc = (soclinux_mem2block_dma_sink_sink_valid & soclinux_mem2block_dma_fifo_sink_ready);
assign soclinux_interface1_bus_we = 1'd0;
assign soclinux_interface1_bus_sel = 4'd15;
assign soclinux_interface1_bus_adr = soclinux_mem2block_dma_sink_sink_payload_address;
assign soclinux_mem2block_dma_fifo_sink_last = soclinux_mem2block_dma_sink_sink_last;
assign soclinux_mem2block_dma_fifo_sink_payload_data = {soclinux_interface1_bus_dat_r[7:0], soclinux_interface1_bus_dat_r[15:8], soclinux_interface1_bus_dat_r[23:16], soclinux_interface1_bus_dat_r[31:24]};
always @(*) begin
    soclinux_mem2block_dma_fifo_sink_valid <= 1'd0;
    soclinux_mem2block_dma_sink_sink_ready <= 1'd0;
    if ((soclinux_interface1_bus_stb & soclinux_interface1_bus_ack)) begin
        soclinux_mem2block_dma_sink_sink_ready <= 1'd1;
        soclinux_mem2block_dma_fifo_sink_valid <= 1'd1;
    end
end
assign soclinux_mem2block_dma_source_source_valid = soclinux_mem2block_dma_fifo_source_valid;
assign soclinux_mem2block_dma_fifo_source_ready = soclinux_mem2block_dma_source_source_ready;
assign soclinux_mem2block_dma_source_source_first = soclinux_mem2block_dma_fifo_source_first;
assign soclinux_mem2block_dma_source_source_last = soclinux_mem2block_dma_fifo_source_last;
assign soclinux_mem2block_dma_source_source_payload_data = soclinux_mem2block_dma_fifo_source_payload_data;
assign soclinux_mem2block_dma_base1 = soclinux_mem2block_dma_base0[63:2];
assign soclinux_mem2block_dma_length1 = soclinux_mem2block_dma_length0[31:2];
assign soclinux_mem2block_dma_offset0 = soclinux_mem2block_dma_offset1;
assign soclinux_mem2block_dma_reset = (~soclinux_mem2block_dma_enable);
assign soclinux_mem2block_dma_base0 = soclinux_mem2block_dma_base_storage;
assign soclinux_mem2block_dma_length0 = soclinux_mem2block_dma_length_storage;
assign soclinux_mem2block_dma_enable = soclinux_mem2block_dma_enable_storage;
assign soclinux_mem2block_dma_loop = soclinux_mem2block_dma_loop_storage;
assign soclinux_mem2block_dma_done_status = soclinux_mem2block_dma_done;
assign soclinux_mem2block_dma_offset_status = soclinux_mem2block_dma_offset0;
assign soclinux_mem2block_dma_fifo_syncfifo_din = {soclinux_mem2block_dma_fifo_fifo_in_last, soclinux_mem2block_dma_fifo_fifo_in_first, soclinux_mem2block_dma_fifo_fifo_in_payload_data};
assign {soclinux_mem2block_dma_fifo_fifo_out_last, soclinux_mem2block_dma_fifo_fifo_out_first, soclinux_mem2block_dma_fifo_fifo_out_payload_data} = soclinux_mem2block_dma_fifo_syncfifo_dout;
assign soclinux_mem2block_dma_fifo_sink_ready = soclinux_mem2block_dma_fifo_syncfifo_writable;
assign soclinux_mem2block_dma_fifo_syncfifo_we = soclinux_mem2block_dma_fifo_sink_valid;
assign soclinux_mem2block_dma_fifo_fifo_in_first = soclinux_mem2block_dma_fifo_sink_first;
assign soclinux_mem2block_dma_fifo_fifo_in_last = soclinux_mem2block_dma_fifo_sink_last;
assign soclinux_mem2block_dma_fifo_fifo_in_payload_data = soclinux_mem2block_dma_fifo_sink_payload_data;
assign soclinux_mem2block_dma_fifo_source_valid = soclinux_mem2block_dma_fifo_syncfifo_readable;
assign soclinux_mem2block_dma_fifo_source_first = soclinux_mem2block_dma_fifo_fifo_out_first;
assign soclinux_mem2block_dma_fifo_source_last = soclinux_mem2block_dma_fifo_fifo_out_last;
assign soclinux_mem2block_dma_fifo_source_payload_data = soclinux_mem2block_dma_fifo_fifo_out_payload_data;
assign soclinux_mem2block_dma_fifo_syncfifo_re = soclinux_mem2block_dma_fifo_source_ready;
always @(*) begin
    soclinux_mem2block_dma_fifo_wrport_adr <= 4'd0;
    if (soclinux_mem2block_dma_fifo_replace) begin
        soclinux_mem2block_dma_fifo_wrport_adr <= (soclinux_mem2block_dma_fifo_produce - 1'd1);
    end else begin
        soclinux_mem2block_dma_fifo_wrport_adr <= soclinux_mem2block_dma_fifo_produce;
    end
end
assign soclinux_mem2block_dma_fifo_wrport_dat_w = soclinux_mem2block_dma_fifo_syncfifo_din;
assign soclinux_mem2block_dma_fifo_wrport_we = (soclinux_mem2block_dma_fifo_syncfifo_we & (soclinux_mem2block_dma_fifo_syncfifo_writable | soclinux_mem2block_dma_fifo_replace));
assign soclinux_mem2block_dma_fifo_do_read = (soclinux_mem2block_dma_fifo_syncfifo_readable & soclinux_mem2block_dma_fifo_syncfifo_re);
assign soclinux_mem2block_dma_fifo_rdport_adr = soclinux_mem2block_dma_fifo_consume;
assign soclinux_mem2block_dma_fifo_syncfifo_dout = soclinux_mem2block_dma_fifo_rdport_dat_r;
assign soclinux_mem2block_dma_fifo_syncfifo_writable = (soclinux_mem2block_dma_fifo_level != 5'd16);
assign soclinux_mem2block_dma_fifo_syncfifo_readable = (soclinux_mem2block_dma_fifo_level != 1'd0);
always @(*) begin
    sdmem2blockdma_next_state <= 2'd0;
    soclinux_mem2block_dma_done <= 1'd0;
    soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value <= 32'd0;
    soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd0;
    soclinux_mem2block_dma_sink_sink_last <= 1'd0;
    soclinux_mem2block_dma_sink_sink_payload_address <= 32'd0;
    soclinux_mem2block_dma_sink_sink_valid <= 1'd0;
    sdmem2blockdma_next_state <= sdmem2blockdma_state;
    case (sdmem2blockdma_state)
        1'd1: begin
            soclinux_mem2block_dma_sink_sink_valid <= 1'd1;
            soclinux_mem2block_dma_sink_sink_last <= (soclinux_mem2block_dma_offset1 == (soclinux_mem2block_dma_length1 - 1'd1));
            soclinux_mem2block_dma_sink_sink_payload_address <= (soclinux_mem2block_dma_base1 + soclinux_mem2block_dma_offset1);
            if (soclinux_mem2block_dma_sink_sink_ready) begin
                soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value <= (soclinux_mem2block_dma_offset1 + 1'd1);
                soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
                if (soclinux_mem2block_dma_sink_sink_last) begin
                    if (soclinux_mem2block_dma_loop) begin
                        soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value <= 1'd0;
                        soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
                    end else begin
                        sdmem2blockdma_next_state <= 2'd2;
                    end
                end
            end
        end
        2'd2: begin
            soclinux_mem2block_dma_done <= 1'd1;
        end
        default: begin
            soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value <= 1'd0;
            soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value_ce <= 1'd1;
            sdmem2blockdma_next_state <= 1'd1;
        end
    endcase
end
assign soclinux_mem2block_converter_source_source_valid = soclinux_mem2block_converter_converter_source_valid;
assign soclinux_mem2block_converter_converter_source_ready = soclinux_mem2block_converter_source_source_ready;
assign soclinux_mem2block_converter_source_source_first = soclinux_mem2block_converter_converter_source_first;
assign soclinux_mem2block_converter_source_source_last = soclinux_mem2block_converter_converter_source_last;
assign soclinux_mem2block_converter_source_source_payload_data = soclinux_mem2block_converter_converter_source_payload_data;
assign soclinux_mem2block_converter_converter_first = (soclinux_mem2block_converter_converter_mux == 1'd0);
assign soclinux_mem2block_converter_converter_last = (soclinux_mem2block_converter_converter_mux == 2'd3);
assign soclinux_mem2block_converter_converter_source_valid = soclinux_mem2block_converter_converter_sink_valid;
assign soclinux_mem2block_converter_converter_source_first = (soclinux_mem2block_converter_converter_sink_first & soclinux_mem2block_converter_converter_first);
assign soclinux_mem2block_converter_converter_source_last = (soclinux_mem2block_converter_converter_sink_last & soclinux_mem2block_converter_converter_last);
assign soclinux_mem2block_converter_converter_sink_ready = (soclinux_mem2block_converter_converter_last & soclinux_mem2block_converter_converter_source_ready);
always @(*) begin
    soclinux_mem2block_converter_converter_source_payload_data <= 8'd0;
    case (soclinux_mem2block_converter_converter_mux)
        1'd0: begin
            soclinux_mem2block_converter_converter_source_payload_data <= soclinux_mem2block_converter_converter_sink_payload_data[31:24];
        end
        1'd1: begin
            soclinux_mem2block_converter_converter_source_payload_data <= soclinux_mem2block_converter_converter_sink_payload_data[23:16];
        end
        2'd2: begin
            soclinux_mem2block_converter_converter_source_payload_data <= soclinux_mem2block_converter_converter_sink_payload_data[15:8];
        end
        default: begin
            soclinux_mem2block_converter_converter_source_payload_data <= soclinux_mem2block_converter_converter_sink_payload_data[7:0];
        end
    endcase
end
assign soclinux_mem2block_converter_converter_source_payload_valid_token_count = soclinux_mem2block_converter_converter_last;
assign soclinux_mem2block_fifo_syncfifo_din = {soclinux_mem2block_fifo_fifo_in_last, soclinux_mem2block_fifo_fifo_in_first, soclinux_mem2block_fifo_fifo_in_payload_data};
assign {soclinux_mem2block_fifo_fifo_out_last, soclinux_mem2block_fifo_fifo_out_first, soclinux_mem2block_fifo_fifo_out_payload_data} = soclinux_mem2block_fifo_syncfifo_dout;
assign soclinux_mem2block_fifo_sink_ready = soclinux_mem2block_fifo_syncfifo_writable;
assign soclinux_mem2block_fifo_syncfifo_we = soclinux_mem2block_fifo_sink_valid;
assign soclinux_mem2block_fifo_fifo_in_first = soclinux_mem2block_fifo_sink_first;
assign soclinux_mem2block_fifo_fifo_in_last = soclinux_mem2block_fifo_sink_last;
assign soclinux_mem2block_fifo_fifo_in_payload_data = soclinux_mem2block_fifo_sink_payload_data;
assign soclinux_mem2block_fifo_source_valid = soclinux_mem2block_fifo_readable;
assign soclinux_mem2block_fifo_source_first = soclinux_mem2block_fifo_fifo_out_first;
assign soclinux_mem2block_fifo_source_last = soclinux_mem2block_fifo_fifo_out_last;
assign soclinux_mem2block_fifo_source_payload_data = soclinux_mem2block_fifo_fifo_out_payload_data;
assign soclinux_mem2block_fifo_re = soclinux_mem2block_fifo_source_ready;
assign soclinux_mem2block_fifo_syncfifo_re = (soclinux_mem2block_fifo_syncfifo_readable & ((~soclinux_mem2block_fifo_readable) | soclinux_mem2block_fifo_re));
assign soclinux_mem2block_fifo_level1 = (soclinux_mem2block_fifo_level0 + soclinux_mem2block_fifo_readable);
always @(*) begin
    soclinux_mem2block_fifo_wrport_adr <= 9'd0;
    if (soclinux_mem2block_fifo_replace) begin
        soclinux_mem2block_fifo_wrport_adr <= (soclinux_mem2block_fifo_produce - 1'd1);
    end else begin
        soclinux_mem2block_fifo_wrport_adr <= soclinux_mem2block_fifo_produce;
    end
end
assign soclinux_mem2block_fifo_wrport_dat_w = soclinux_mem2block_fifo_syncfifo_din;
assign soclinux_mem2block_fifo_wrport_we = (soclinux_mem2block_fifo_syncfifo_we & (soclinux_mem2block_fifo_syncfifo_writable | soclinux_mem2block_fifo_replace));
assign soclinux_mem2block_fifo_do_read = (soclinux_mem2block_fifo_syncfifo_readable & soclinux_mem2block_fifo_syncfifo_re);
assign soclinux_mem2block_fifo_rdport_adr = soclinux_mem2block_fifo_consume;
assign soclinux_mem2block_fifo_syncfifo_dout = soclinux_mem2block_fifo_rdport_dat_r;
assign soclinux_mem2block_fifo_rdport_re = soclinux_mem2block_fifo_do_read;
assign soclinux_mem2block_fifo_syncfifo_writable = (soclinux_mem2block_fifo_level0 != 10'd512);
assign soclinux_mem2block_fifo_syncfifo_readable = (soclinux_mem2block_fifo_level0 != 1'd0);
assign soclinux_eventmanager_card_detect0 = soclinux_card_detect_status1;
assign soclinux_eventmanager_card_detect1 = soclinux_card_detect_pending;
always @(*) begin
    soclinux_card_detect_clear <= 1'd0;
    if ((soclinux_eventmanager_pending_re & soclinux_eventmanager_pending_r[0])) begin
        soclinux_card_detect_clear <= 1'd1;
    end
end
assign soclinux_eventmanager_block2mem_dma0 = soclinux_block2mem_dma_status;
assign soclinux_eventmanager_block2mem_dma1 = soclinux_block2mem_dma_pending;
always @(*) begin
    soclinux_block2mem_dma_clear <= 1'd0;
    if ((soclinux_eventmanager_pending_re & soclinux_eventmanager_pending_r[1])) begin
        soclinux_block2mem_dma_clear <= 1'd1;
    end
end
assign soclinux_eventmanager_mem2block_dma0 = soclinux_mem2block_dma_status;
assign soclinux_eventmanager_mem2block_dma1 = soclinux_mem2block_dma_pending;
always @(*) begin
    soclinux_mem2block_dma_clear <= 1'd0;
    if ((soclinux_eventmanager_pending_re & soclinux_eventmanager_pending_r[2])) begin
        soclinux_mem2block_dma_clear <= 1'd1;
    end
end
assign soclinux_eventmanager_data_done0 = soclinux_data_done_status;
assign soclinux_eventmanager_data_done1 = soclinux_data_done_pending;
always @(*) begin
    soclinux_data_done_clear <= 1'd0;
    if ((soclinux_eventmanager_pending_re & soclinux_eventmanager_pending_r[3])) begin
        soclinux_data_done_clear <= 1'd1;
    end
end
assign soclinux_eventmanager_cmd_done0 = soclinux_cmd_done_status;
assign soclinux_eventmanager_cmd_done1 = soclinux_cmd_done_pending;
always @(*) begin
    soclinux_cmd_done_clear <= 1'd0;
    if ((soclinux_eventmanager_pending_re & soclinux_eventmanager_pending_r[4])) begin
        soclinux_cmd_done_clear <= 1'd1;
    end
end
assign soclinux_ev_irq = (((((soclinux_eventmanager_pending_status[0] & soclinux_eventmanager_enable_storage[0]) | (soclinux_eventmanager_pending_status[1] & soclinux_eventmanager_enable_storage[1])) | (soclinux_eventmanager_pending_status[2] & soclinux_eventmanager_enable_storage[2])) | (soclinux_eventmanager_pending_status[3] & soclinux_eventmanager_enable_storage[3])) | (soclinux_eventmanager_pending_status[4] & soclinux_eventmanager_enable_storage[4]));
assign soclinux_card_detect_status1 = 1'd0;
assign soclinux_block2mem_dma_status = 1'd0;
assign soclinux_mem2block_dma_status = 1'd0;
assign soclinux_data_done_status = soclinux_data_done_trigger;
assign soclinux_data_done_pending = soclinux_data_done_trigger;
assign soclinux_cmd_done_status = soclinux_cmd_done_trigger;
assign soclinux_cmd_done_pending = soclinux_cmd_done_trigger;
always @(*) begin
    interface0_ack <= 1'd0;
    interface0_dat_r <= 32'd0;
    interface1_adr_wishbone2csr_next_value1 <= 14'd0;
    interface1_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    interface1_dat_w_wishbone2csr_next_value0 <= 32'd0;
    interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    interface1_re_wishbone2csr_next_value2 <= 1'd0;
    interface1_re_wishbone2csr_next_value_ce2 <= 1'd0;
    interface1_we_wishbone2csr_next_value3 <= 1'd0;
    interface1_we_wishbone2csr_next_value_ce3 <= 1'd0;
    wishbone2csr_next_state <= 2'd0;
    wishbone2csr_next_state <= wishbone2csr_state;
    case (wishbone2csr_state)
        1'd1: begin
            interface1_adr_wishbone2csr_next_value1 <= 1'd0;
            interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            interface1_re_wishbone2csr_next_value2 <= 1'd0;
            interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
            interface1_we_wishbone2csr_next_value3 <= 1'd0;
            interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
            wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            interface0_ack <= 1'd1;
            interface0_dat_r <= interface1_dat_r;
            wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            interface1_dat_w_wishbone2csr_next_value0 <= interface0_dat_w;
            interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((interface0_cyc & interface0_stb)) begin
                interface1_adr_wishbone2csr_next_value1 <= interface0_adr;
                interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                interface1_re_wishbone2csr_next_value2 <= ((~interface0_we) & (interface0_sel != 1'd0));
                interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
                interface1_we_wishbone2csr_next_value3 <= (interface0_we & (interface0_sel != 1'd0));
                interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
                wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank0_reset0_r = csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank0_reset0_re <= 1'd0;
    csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank0_reset0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_reset0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scratch0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank0_scratch0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scratch0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_bus_errors_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank0_bus_errors_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_bus_errors_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
always @(*) begin
    main_soclinux_soc_rst <= 1'd0;
    if (main_soclinux_reset_re) begin
        main_soclinux_soc_rst <= main_soclinux_reset_storage[0];
    end
end
assign main_soclinux_cpu_rst = main_soclinux_reset_storage[1];
assign csr_bankarray_csrbank0_reset0_w = main_soclinux_reset_storage;
assign csr_bankarray_csrbank0_scratch0_w = main_soclinux_scratch_storage;
assign csr_bankarray_csrbank0_bus_errors_w = main_soclinux_bus_errors_status;
assign main_soclinux_bus_errors_we = csr_bankarray_csrbank0_bus_errors_we;
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign csr_bankarray_csrbank1_rst0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_rst0_re <= 1'd0;
    csr_bankarray_csrbank1_rst0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank1_rst0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_rst0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_dly_sel0_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank1_dly_sel0_re <= 1'd0;
    csr_bankarray_csrbank1_dly_sel0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank1_dly_sel0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_dly_sel0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_half_sys8x_taps0_r = csr_bankarray_interface1_bank_bus_dat_w[4:0];
always @(*) begin
    csr_bankarray_csrbank1_half_sys8x_taps0_re <= 1'd0;
    csr_bankarray_csrbank1_half_sys8x_taps0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank1_half_sys8x_taps0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_half_sys8x_taps0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_wlevel_en0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_wlevel_en0_re <= 1'd0;
    csr_bankarray_csrbank1_wlevel_en0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank1_wlevel_en0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_wlevel_en0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_a7ddrphy_wlevel_strobe_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wlevel_strobe_re <= 1'd0;
    main_a7ddrphy_wlevel_strobe_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        main_a7ddrphy_wlevel_strobe_re <= csr_bankarray_interface1_bank_bus_we;
        main_a7ddrphy_wlevel_strobe_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_a7ddrphy_rdly_dq_rst_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_rst_re <= 1'd0;
    main_a7ddrphy_rdly_dq_rst_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        main_a7ddrphy_rdly_dq_rst_re <= csr_bankarray_interface1_bank_bus_we;
        main_a7ddrphy_rdly_dq_rst_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_a7ddrphy_rdly_dq_inc_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_inc_re <= 1'd0;
    main_a7ddrphy_rdly_dq_inc_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        main_a7ddrphy_rdly_dq_inc_re <= csr_bankarray_interface1_bank_bus_we;
        main_a7ddrphy_rdly_dq_inc_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_a7ddrphy_rdly_dq_bitslip_rst_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    main_a7ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        main_a7ddrphy_rdly_dq_bitslip_rst_re <= csr_bankarray_interface1_bank_bus_we;
        main_a7ddrphy_rdly_dq_bitslip_rst_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_a7ddrphy_rdly_dq_bitslip_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_rdly_dq_bitslip_re <= 1'd0;
    main_a7ddrphy_rdly_dq_bitslip_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        main_a7ddrphy_rdly_dq_bitslip_re <= csr_bankarray_interface1_bank_bus_we;
        main_a7ddrphy_rdly_dq_bitslip_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_a7ddrphy_wdly_dq_bitslip_rst_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wdly_dq_bitslip_rst_re <= 1'd0;
    main_a7ddrphy_wdly_dq_bitslip_rst_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        main_a7ddrphy_wdly_dq_bitslip_rst_re <= csr_bankarray_interface1_bank_bus_we;
        main_a7ddrphy_wdly_dq_bitslip_rst_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign main_a7ddrphy_wdly_dq_bitslip_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_a7ddrphy_wdly_dq_bitslip_re <= 1'd0;
    main_a7ddrphy_wdly_dq_bitslip_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        main_a7ddrphy_wdly_dq_bitslip_re <= csr_bankarray_interface1_bank_bus_we;
        main_a7ddrphy_wdly_dq_bitslip_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_rdphase0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_rdphase0_re <= 1'd0;
    csr_bankarray_csrbank1_rdphase0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank1_rdphase0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_rdphase0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_wrphase0_r = csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank1_wrphase0_re <= 1'd0;
    csr_bankarray_csrbank1_wrphase0_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank1_wrphase0_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_wrphase0_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_rst0_w = main_a7ddrphy_rst_storage;
assign csr_bankarray_csrbank1_dly_sel0_w = main_a7ddrphy_dly_sel_storage;
assign csr_bankarray_csrbank1_half_sys8x_taps0_w = main_a7ddrphy_half_sys8x_taps_storage;
assign csr_bankarray_csrbank1_wlevel_en0_w = main_a7ddrphy_wlevel_en_storage;
assign csr_bankarray_csrbank1_rdphase0_w = main_a7ddrphy_rdphase_storage;
assign csr_bankarray_csrbank1_wrphase0_w = main_a7ddrphy_wrphase_storage;
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 3'd4);
assign csr_bankarray_csrbank2_sram_writer_slot_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_writer_slot_re <= 1'd0;
    csr_bankarray_csrbank2_sram_writer_slot_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank2_sram_writer_slot_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_writer_slot_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_writer_length_r = csr_bankarray_interface2_bank_bus_dat_w[10:0];
always @(*) begin
    csr_bankarray_csrbank2_sram_writer_length_re <= 1'd0;
    csr_bankarray_csrbank2_sram_writer_length_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank2_sram_writer_length_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_writer_length_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_writer_errors_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_sram_writer_errors_re <= 1'd0;
    csr_bankarray_csrbank2_sram_writer_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank2_sram_writer_errors_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_writer_errors_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_writer_ev_status_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_writer_ev_status_re <= 1'd0;
    csr_bankarray_csrbank2_sram_writer_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank2_sram_writer_ev_status_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_writer_ev_status_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_writer_ev_pending_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_writer_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank2_sram_writer_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank2_sram_writer_ev_pending_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_writer_ev_pending_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_writer_ev_enable0_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_writer_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank2_sram_writer_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank2_sram_writer_ev_enable0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_writer_ev_enable0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign main_wishbone_interface_reader_start_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    main_wishbone_interface_reader_start_re <= 1'd0;
    main_wishbone_interface_reader_start_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
        main_wishbone_interface_reader_start_re <= csr_bankarray_interface2_bank_bus_we;
        main_wishbone_interface_reader_start_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_reader_ready_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_reader_ready_re <= 1'd0;
    csr_bankarray_csrbank2_sram_reader_ready_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank2_sram_reader_ready_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_reader_ready_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_reader_level_r = csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank2_sram_reader_level_re <= 1'd0;
    csr_bankarray_csrbank2_sram_reader_level_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank2_sram_reader_level_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_reader_level_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_reader_slot0_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_reader_slot0_re <= 1'd0;
    csr_bankarray_csrbank2_sram_reader_slot0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank2_sram_reader_slot0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_reader_slot0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_reader_length0_r = csr_bankarray_interface2_bank_bus_dat_w[10:0];
always @(*) begin
    csr_bankarray_csrbank2_sram_reader_length0_re <= 1'd0;
    csr_bankarray_csrbank2_sram_reader_length0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank2_sram_reader_length0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_reader_length0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_reader_ev_status_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_reader_ev_status_re <= 1'd0;
    csr_bankarray_csrbank2_sram_reader_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank2_sram_reader_ev_status_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_reader_ev_status_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_reader_ev_pending_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_reader_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank2_sram_reader_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank2_sram_reader_ev_pending_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_reader_ev_pending_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_reader_ev_enable0_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_sram_reader_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank2_sram_reader_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank2_sram_reader_ev_enable0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_sram_reader_ev_enable0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_preamble_crc_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank2_preamble_crc_re <= 1'd0;
    csr_bankarray_csrbank2_preamble_crc_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank2_preamble_crc_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_preamble_crc_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_rx_datapath_preamble_errors_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_rx_datapath_preamble_errors_re <= 1'd0;
    csr_bankarray_csrbank2_rx_datapath_preamble_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank2_rx_datapath_preamble_errors_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_rx_datapath_preamble_errors_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_rx_datapath_crc_errors_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_rx_datapath_crc_errors_re <= 1'd0;
    csr_bankarray_csrbank2_rx_datapath_crc_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 5'd16))) begin
        csr_bankarray_csrbank2_rx_datapath_crc_errors_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_rx_datapath_crc_errors_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_sram_writer_slot_w = main_wishbone_interface_writer_slot_status;
assign main_wishbone_interface_writer_slot_we = csr_bankarray_csrbank2_sram_writer_slot_we;
assign csr_bankarray_csrbank2_sram_writer_length_w = main_wishbone_interface_writer_length_status;
assign main_wishbone_interface_writer_length_we = csr_bankarray_csrbank2_sram_writer_length_we;
assign csr_bankarray_csrbank2_sram_writer_errors_w = main_wishbone_interface_writer_errors_status;
assign main_wishbone_interface_writer_errors_we = csr_bankarray_csrbank2_sram_writer_errors_we;
assign main_wishbone_interface_writer_status_status = main_wishbone_interface_writer_available0;
assign csr_bankarray_csrbank2_sram_writer_ev_status_w = main_wishbone_interface_writer_status_status;
assign main_wishbone_interface_writer_status_we = csr_bankarray_csrbank2_sram_writer_ev_status_we;
assign main_wishbone_interface_writer_pending_status = main_wishbone_interface_writer_available1;
assign csr_bankarray_csrbank2_sram_writer_ev_pending_w = main_wishbone_interface_writer_pending_status;
assign main_wishbone_interface_writer_pending_we = csr_bankarray_csrbank2_sram_writer_ev_pending_we;
assign main_wishbone_interface_writer_available2 = main_wishbone_interface_writer_enable_storage;
assign csr_bankarray_csrbank2_sram_writer_ev_enable0_w = main_wishbone_interface_writer_enable_storage;
assign csr_bankarray_csrbank2_sram_reader_ready_w = main_wishbone_interface_reader_ready_status;
assign main_wishbone_interface_reader_ready_we = csr_bankarray_csrbank2_sram_reader_ready_we;
assign csr_bankarray_csrbank2_sram_reader_level_w = main_wishbone_interface_reader_level_status;
assign main_wishbone_interface_reader_level_we = csr_bankarray_csrbank2_sram_reader_level_we;
assign csr_bankarray_csrbank2_sram_reader_slot0_w = main_wishbone_interface_reader_slot_storage;
assign csr_bankarray_csrbank2_sram_reader_length0_w = main_wishbone_interface_reader_length_storage;
assign main_wishbone_interface_reader_status_status = main_wishbone_interface_reader_event00;
assign csr_bankarray_csrbank2_sram_reader_ev_status_w = main_wishbone_interface_reader_status_status;
assign main_wishbone_interface_reader_status_we = csr_bankarray_csrbank2_sram_reader_ev_status_we;
assign main_wishbone_interface_reader_pending_status = main_wishbone_interface_reader_event01;
assign csr_bankarray_csrbank2_sram_reader_ev_pending_w = main_wishbone_interface_reader_pending_status;
assign main_wishbone_interface_reader_pending_we = csr_bankarray_csrbank2_sram_reader_ev_pending_we;
assign main_wishbone_interface_reader_event02 = main_wishbone_interface_reader_enable_storage;
assign csr_bankarray_csrbank2_sram_reader_ev_enable0_w = main_wishbone_interface_reader_enable_storage;
assign csr_bankarray_csrbank2_preamble_crc_w = main_core_status;
assign main_core_we = csr_bankarray_csrbank2_preamble_crc_we;
assign csr_bankarray_csrbank2_rx_datapath_preamble_errors_w = main_core_preamble_errors_status;
assign main_core_preamble_errors_we = csr_bankarray_csrbank2_rx_datapath_preamble_errors_we;
assign csr_bankarray_csrbank2_rx_datapath_crc_errors_w = main_core_crc_errors_status;
assign main_core_crc_errors_we = csr_bankarray_csrbank2_rx_datapath_crc_errors_we;
assign csr_bankarray_csrbank3_sel = (csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd5);
assign csr_bankarray_csrbank3_crg_reset0_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_crg_reset0_re <= 1'd0;
    csr_bankarray_csrbank3_crg_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank3_crg_reset0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_crg_reset0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_mdio_w0_r = csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank3_mdio_w0_re <= 1'd0;
    csr_bankarray_csrbank3_mdio_w0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank3_mdio_w0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_mdio_w0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_mdio_r_r = csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank3_mdio_r_re <= 1'd0;
    csr_bankarray_csrbank3_mdio_r_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank3_mdio_r_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_mdio_r_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_crg_reset0_w = main_ethphy_reset_storage;
assign main_ethphy_mdc = main_ethphy__w_storage[0];
assign main_ethphy_oe = main_ethphy__w_storage[1];
assign main_ethphy_w = main_ethphy__w_storage[2];
assign csr_bankarray_csrbank3_mdio_w0_w = main_ethphy__w_storage;
assign csr_bankarray_csrbank3_mdio_r_w = main_ethphy__r_status;
assign main_ethphy__r_we = csr_bankarray_csrbank3_mdio_r_we;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 3'd6);
always @(*) begin
    csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (csr_bankarray_sel_r) begin
        csr_bankarray_sram_bus_dat_r <= csr_bankarray_dat_r;
    end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[4:0];
assign csr_bankarray_csrbank4_sel = (csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd7);
assign csr_bankarray_csrbank4_out0_r = csr_bankarray_interface4_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank4_out0_re <= 1'd0;
    csr_bankarray_csrbank4_out0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank4_out0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_out0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_out0_w = main_storage;
assign csr_bankarray_csrbank5_sel = (csr_bankarray_interface5_bank_bus_adr[13:9] == 4'd8);
assign csr_bankarray_csrbank5_phy_card_detect_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_phy_card_detect_re <= 1'd0;
    csr_bankarray_csrbank5_phy_card_detect_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank5_phy_card_detect_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_phy_card_detect_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_phy_clocker_divider0_r = csr_bankarray_interface5_bank_bus_dat_w[8:0];
always @(*) begin
    csr_bankarray_csrbank5_phy_clocker_divider0_re <= 1'd0;
    csr_bankarray_csrbank5_phy_clocker_divider0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank5_phy_clocker_divider0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_phy_clocker_divider0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign soclinux_init_initialize_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    soclinux_init_initialize_re <= 1'd0;
    soclinux_init_initialize_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        soclinux_init_initialize_re <= csr_bankarray_interface5_bank_bus_we;
        soclinux_init_initialize_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_phy_cmdr_timeout0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_phy_cmdr_timeout0_re <= 1'd0;
    csr_bankarray_csrbank5_phy_cmdr_timeout0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank5_phy_cmdr_timeout0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_phy_cmdr_timeout0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_phy_dataw_status_r = csr_bankarray_interface5_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank5_phy_dataw_status_re <= 1'd0;
    csr_bankarray_csrbank5_phy_dataw_status_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank5_phy_dataw_status_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_phy_dataw_status_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_phy_datar_timeout0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_phy_datar_timeout0_re <= 1'd0;
    csr_bankarray_csrbank5_phy_datar_timeout0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank5_phy_datar_timeout0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_phy_datar_timeout0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_phy_settings0_r = csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank5_phy_settings0_re <= 1'd0;
    csr_bankarray_csrbank5_phy_settings0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank5_phy_settings0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_phy_settings0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_cmd_argument0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_core_cmd_argument0_re <= 1'd0;
    csr_bankarray_csrbank5_core_cmd_argument0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank5_core_cmd_argument0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_cmd_argument0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_cmd_command0_r = csr_bankarray_interface5_bank_bus_dat_w[13:0];
always @(*) begin
    csr_bankarray_csrbank5_core_cmd_command0_re <= 1'd0;
    csr_bankarray_csrbank5_core_cmd_command0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank5_core_cmd_command0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_cmd_command0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_cmd_send0_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_core_cmd_send0_re <= 1'd0;
    csr_bankarray_csrbank5_core_cmd_send0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank5_core_cmd_send0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_cmd_send0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_cmd_response3_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_core_cmd_response3_re <= 1'd0;
    csr_bankarray_csrbank5_core_cmd_response3_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank5_core_cmd_response3_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_cmd_response3_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_cmd_response2_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_core_cmd_response2_re <= 1'd0;
    csr_bankarray_csrbank5_core_cmd_response2_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank5_core_cmd_response2_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_cmd_response2_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_cmd_response1_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_core_cmd_response1_re <= 1'd0;
    csr_bankarray_csrbank5_core_cmd_response1_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank5_core_cmd_response1_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_cmd_response1_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_cmd_response0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_core_cmd_response0_re <= 1'd0;
    csr_bankarray_csrbank5_core_cmd_response0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank5_core_cmd_response0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_cmd_response0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_cmd_event_r = csr_bankarray_interface5_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank5_core_cmd_event_re <= 1'd0;
    csr_bankarray_csrbank5_core_cmd_event_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank5_core_cmd_event_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_cmd_event_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_data_event_r = csr_bankarray_interface5_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank5_core_data_event_re <= 1'd0;
    csr_bankarray_csrbank5_core_data_event_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank5_core_data_event_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_data_event_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_block_length0_r = csr_bankarray_interface5_bank_bus_dat_w[9:0];
always @(*) begin
    csr_bankarray_csrbank5_core_block_length0_re <= 1'd0;
    csr_bankarray_csrbank5_core_block_length0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd16))) begin
        csr_bankarray_csrbank5_core_block_length0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_block_length0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_core_block_count0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_core_block_count0_re <= 1'd0;
    csr_bankarray_csrbank5_core_block_count0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd17))) begin
        csr_bankarray_csrbank5_core_block_count0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_core_block_count0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_block2mem_dma_base1_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_block2mem_dma_base1_re <= 1'd0;
    csr_bankarray_csrbank5_block2mem_dma_base1_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd18))) begin
        csr_bankarray_csrbank5_block2mem_dma_base1_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_block2mem_dma_base1_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_block2mem_dma_base0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_block2mem_dma_base0_re <= 1'd0;
    csr_bankarray_csrbank5_block2mem_dma_base0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd19))) begin
        csr_bankarray_csrbank5_block2mem_dma_base0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_block2mem_dma_base0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_block2mem_dma_length0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_block2mem_dma_length0_re <= 1'd0;
    csr_bankarray_csrbank5_block2mem_dma_length0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd20))) begin
        csr_bankarray_csrbank5_block2mem_dma_length0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_block2mem_dma_length0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_block2mem_dma_enable0_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_block2mem_dma_enable0_re <= 1'd0;
    csr_bankarray_csrbank5_block2mem_dma_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd21))) begin
        csr_bankarray_csrbank5_block2mem_dma_enable0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_block2mem_dma_enable0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_block2mem_dma_done_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_block2mem_dma_done_re <= 1'd0;
    csr_bankarray_csrbank5_block2mem_dma_done_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd22))) begin
        csr_bankarray_csrbank5_block2mem_dma_done_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_block2mem_dma_done_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_block2mem_dma_loop0_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_block2mem_dma_loop0_re <= 1'd0;
    csr_bankarray_csrbank5_block2mem_dma_loop0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd23))) begin
        csr_bankarray_csrbank5_block2mem_dma_loop0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_block2mem_dma_loop0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_block2mem_dma_offset_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_block2mem_dma_offset_re <= 1'd0;
    csr_bankarray_csrbank5_block2mem_dma_offset_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd24))) begin
        csr_bankarray_csrbank5_block2mem_dma_offset_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_block2mem_dma_offset_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_mem2block_dma_base1_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_mem2block_dma_base1_re <= 1'd0;
    csr_bankarray_csrbank5_mem2block_dma_base1_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd25))) begin
        csr_bankarray_csrbank5_mem2block_dma_base1_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_mem2block_dma_base1_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_mem2block_dma_base0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_mem2block_dma_base0_re <= 1'd0;
    csr_bankarray_csrbank5_mem2block_dma_base0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd26))) begin
        csr_bankarray_csrbank5_mem2block_dma_base0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_mem2block_dma_base0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_mem2block_dma_length0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_mem2block_dma_length0_re <= 1'd0;
    csr_bankarray_csrbank5_mem2block_dma_length0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd27))) begin
        csr_bankarray_csrbank5_mem2block_dma_length0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_mem2block_dma_length0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_mem2block_dma_enable0_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_mem2block_dma_enable0_re <= 1'd0;
    csr_bankarray_csrbank5_mem2block_dma_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd28))) begin
        csr_bankarray_csrbank5_mem2block_dma_enable0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_mem2block_dma_enable0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_mem2block_dma_done_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_mem2block_dma_done_re <= 1'd0;
    csr_bankarray_csrbank5_mem2block_dma_done_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd29))) begin
        csr_bankarray_csrbank5_mem2block_dma_done_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_mem2block_dma_done_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_mem2block_dma_loop0_r = csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank5_mem2block_dma_loop0_re <= 1'd0;
    csr_bankarray_csrbank5_mem2block_dma_loop0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd30))) begin
        csr_bankarray_csrbank5_mem2block_dma_loop0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_mem2block_dma_loop0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_mem2block_dma_offset_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_mem2block_dma_offset_re <= 1'd0;
    csr_bankarray_csrbank5_mem2block_dma_offset_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 5'd31))) begin
        csr_bankarray_csrbank5_mem2block_dma_offset_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_mem2block_dma_offset_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_ev_status_r = csr_bankarray_interface5_bank_bus_dat_w[4:0];
always @(*) begin
    csr_bankarray_csrbank5_ev_status_re <= 1'd0;
    csr_bankarray_csrbank5_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 6'd32))) begin
        csr_bankarray_csrbank5_ev_status_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_status_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_ev_pending_r = csr_bankarray_interface5_bank_bus_dat_w[4:0];
always @(*) begin
    csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 6'd33))) begin
        csr_bankarray_csrbank5_ev_pending_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_pending_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_ev_enable0_r = csr_bankarray_interface5_bank_bus_dat_w[4:0];
always @(*) begin
    csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 6'd34))) begin
        csr_bankarray_csrbank5_ev_enable0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_ev_enable0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_phy_card_detect_w = soclinux_card_detect_status0;
assign soclinux_card_detect_we = csr_bankarray_csrbank5_phy_card_detect_we;
assign csr_bankarray_csrbank5_phy_clocker_divider0_w = soclinux_clocker_storage;
assign csr_bankarray_csrbank5_phy_cmdr_timeout0_w = soclinux_cmdr_timeout_storage;
always @(*) begin
    soclinux_dataw_status <= 3'd0;
    soclinux_dataw_status[0] <= soclinux_dataw_accepted0;
    soclinux_dataw_status[1] <= soclinux_dataw_crc_error0;
    soclinux_dataw_status[2] <= soclinux_dataw_write_error0;
end
assign csr_bankarray_csrbank5_phy_dataw_status_w = soclinux_dataw_status;
assign soclinux_dataw_we = csr_bankarray_csrbank5_phy_dataw_status_we;
assign csr_bankarray_csrbank5_phy_datar_timeout0_w = soclinux_datar_timeout_storage;
assign soclinux_data_width1 = soclinux_settings_storage;
assign csr_bankarray_csrbank5_phy_settings0_w = soclinux_settings_storage;
assign csr_bankarray_csrbank5_core_cmd_argument0_w = soclinux_core_cmd_argument_storage;
assign soclinux_core_csrfield_cmd_type = soclinux_core_cmd_command_storage[1:0];
assign soclinux_core_csrfield_crc0 = soclinux_core_cmd_command_storage[2];
assign soclinux_core_csrfield_data_type = soclinux_core_cmd_command_storage[6:5];
assign soclinux_core_csrfield_cmd = soclinux_core_cmd_command_storage[13:8];
assign csr_bankarray_csrbank5_core_cmd_command0_w = soclinux_core_cmd_command_storage;
assign csr_bankarray_csrbank5_core_cmd_send0_w = soclinux_core_cmd_send_storage;
assign csr_bankarray_csrbank5_core_cmd_response3_w = soclinux_core_cmd_response_status[127:96];
assign csr_bankarray_csrbank5_core_cmd_response2_w = soclinux_core_cmd_response_status[95:64];
assign csr_bankarray_csrbank5_core_cmd_response1_w = soclinux_core_cmd_response_status[63:32];
assign csr_bankarray_csrbank5_core_cmd_response0_w = soclinux_core_cmd_response_status[31:0];
assign soclinux_core_cmd_response_we = csr_bankarray_csrbank5_core_cmd_response0_we;
always @(*) begin
    soclinux_core_cmd_event_status <= 4'd0;
    soclinux_core_cmd_event_status[0] <= soclinux_core_csrfield_done0;
    soclinux_core_cmd_event_status[1] <= soclinux_core_csrfield_error0;
    soclinux_core_cmd_event_status[2] <= soclinux_core_csrfield_timeout0;
    soclinux_core_cmd_event_status[3] <= soclinux_core_csrfield_crc1;
end
assign csr_bankarray_csrbank5_core_cmd_event_w = soclinux_core_cmd_event_status;
assign soclinux_core_cmd_event_we = csr_bankarray_csrbank5_core_cmd_event_we;
always @(*) begin
    soclinux_core_data_event_status <= 4'd0;
    soclinux_core_data_event_status[0] <= soclinux_core_csrfield_done1;
    soclinux_core_data_event_status[1] <= soclinux_core_csrfield_error1;
    soclinux_core_data_event_status[2] <= soclinux_core_csrfield_timeout1;
    soclinux_core_data_event_status[3] <= soclinux_core_csrfield_crc2;
end
assign csr_bankarray_csrbank5_core_data_event_w = soclinux_core_data_event_status;
assign soclinux_core_data_event_we = csr_bankarray_csrbank5_core_data_event_we;
assign csr_bankarray_csrbank5_core_block_length0_w = soclinux_core_block_length_storage;
assign csr_bankarray_csrbank5_core_block_count0_w = soclinux_core_block_count_storage;
assign csr_bankarray_csrbank5_block2mem_dma_base1_w = soclinux_block2mem_wishbonedmawriter_base_storage[63:32];
assign csr_bankarray_csrbank5_block2mem_dma_base0_w = soclinux_block2mem_wishbonedmawriter_base_storage[31:0];
assign csr_bankarray_csrbank5_block2mem_dma_length0_w = soclinux_block2mem_wishbonedmawriter_length_storage;
assign csr_bankarray_csrbank5_block2mem_dma_enable0_w = soclinux_block2mem_wishbonedmawriter_enable_storage;
assign csr_bankarray_csrbank5_block2mem_dma_done_w = soclinux_block2mem_wishbonedmawriter_done_status;
assign soclinux_block2mem_wishbonedmawriter_done_we = csr_bankarray_csrbank5_block2mem_dma_done_we;
assign csr_bankarray_csrbank5_block2mem_dma_loop0_w = soclinux_block2mem_wishbonedmawriter_loop_storage;
assign csr_bankarray_csrbank5_block2mem_dma_offset_w = soclinux_block2mem_wishbonedmawriter_offset_status;
assign soclinux_block2mem_wishbonedmawriter_offset_we = csr_bankarray_csrbank5_block2mem_dma_offset_we;
assign csr_bankarray_csrbank5_mem2block_dma_base1_w = soclinux_mem2block_dma_base_storage[63:32];
assign csr_bankarray_csrbank5_mem2block_dma_base0_w = soclinux_mem2block_dma_base_storage[31:0];
assign csr_bankarray_csrbank5_mem2block_dma_length0_w = soclinux_mem2block_dma_length_storage;
assign csr_bankarray_csrbank5_mem2block_dma_enable0_w = soclinux_mem2block_dma_enable_storage;
assign csr_bankarray_csrbank5_mem2block_dma_done_w = soclinux_mem2block_dma_done_status;
assign soclinux_mem2block_dma_done_we = csr_bankarray_csrbank5_mem2block_dma_done_we;
assign csr_bankarray_csrbank5_mem2block_dma_loop0_w = soclinux_mem2block_dma_loop_storage;
assign csr_bankarray_csrbank5_mem2block_dma_offset_w = soclinux_mem2block_dma_offset_status;
assign soclinux_mem2block_dma_offset_we = csr_bankarray_csrbank5_mem2block_dma_offset_we;
always @(*) begin
    soclinux_eventmanager_status_status <= 5'd0;
    soclinux_eventmanager_status_status[0] <= soclinux_eventmanager_card_detect0;
    soclinux_eventmanager_status_status[1] <= soclinux_eventmanager_block2mem_dma0;
    soclinux_eventmanager_status_status[2] <= soclinux_eventmanager_mem2block_dma0;
    soclinux_eventmanager_status_status[3] <= soclinux_eventmanager_data_done0;
    soclinux_eventmanager_status_status[4] <= soclinux_eventmanager_cmd_done0;
end
assign csr_bankarray_csrbank5_ev_status_w = soclinux_eventmanager_status_status;
assign soclinux_eventmanager_status_we = csr_bankarray_csrbank5_ev_status_we;
always @(*) begin
    soclinux_eventmanager_pending_status <= 5'd0;
    soclinux_eventmanager_pending_status[0] <= soclinux_eventmanager_card_detect1;
    soclinux_eventmanager_pending_status[1] <= soclinux_eventmanager_block2mem_dma1;
    soclinux_eventmanager_pending_status[2] <= soclinux_eventmanager_mem2block_dma1;
    soclinux_eventmanager_pending_status[3] <= soclinux_eventmanager_data_done1;
    soclinux_eventmanager_pending_status[4] <= soclinux_eventmanager_cmd_done1;
end
assign csr_bankarray_csrbank5_ev_pending_w = soclinux_eventmanager_pending_status;
assign soclinux_eventmanager_pending_we = csr_bankarray_csrbank5_ev_pending_we;
assign soclinux_eventmanager_card_detect2 = soclinux_eventmanager_enable_storage[0];
assign soclinux_eventmanager_block2mem_dma2 = soclinux_eventmanager_enable_storage[1];
assign soclinux_eventmanager_mem2block_dma2 = soclinux_eventmanager_enable_storage[2];
assign soclinux_eventmanager_data_done2 = soclinux_eventmanager_enable_storage[3];
assign soclinux_eventmanager_cmd_done2 = soclinux_eventmanager_enable_storage[4];
assign csr_bankarray_csrbank5_ev_enable0_w = soclinux_eventmanager_enable_storage;
assign csr_bankarray_csrbank6_sel = (csr_bankarray_interface6_bank_bus_adr[13:9] == 4'd9);
assign csr_bankarray_csrbank6_dfii_control0_r = csr_bankarray_interface6_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank6_dfii_control0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank6_dfii_control0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_control0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi0_command0_r = csr_bankarray_interface6_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi0_command0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi0_command0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank6_dfii_pi0_command0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi0_command0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign main_sdram_phaseinjector0_command_issue_r = csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector0_command_issue_re <= 1'd0;
    main_sdram_phaseinjector0_command_issue_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
        main_sdram_phaseinjector0_command_issue_re <= csr_bankarray_interface6_bank_bus_we;
        main_sdram_phaseinjector0_command_issue_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi0_address0_r = csr_bankarray_interface6_bank_bus_dat_w[12:0];
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi0_address0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi0_address0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank6_dfii_pi0_address0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi0_address0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi0_baddress0_r = csr_bankarray_interface6_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi0_baddress0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi0_baddress0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank6_dfii_pi0_baddress0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi0_baddress0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi0_wrdata0_r = csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi0_wrdata0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi0_wrdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank6_dfii_pi0_wrdata0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi0_wrdata0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi0_rddata_r = csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi0_rddata_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi0_rddata_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank6_dfii_pi0_rddata_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi0_rddata_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi1_command0_r = csr_bankarray_interface6_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi1_command0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi1_command0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank6_dfii_pi1_command0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi1_command0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign main_sdram_phaseinjector1_command_issue_r = csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    main_sdram_phaseinjector1_command_issue_re <= 1'd0;
    main_sdram_phaseinjector1_command_issue_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd8))) begin
        main_sdram_phaseinjector1_command_issue_re <= csr_bankarray_interface6_bank_bus_we;
        main_sdram_phaseinjector1_command_issue_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi1_address0_r = csr_bankarray_interface6_bank_bus_dat_w[12:0];
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi1_address0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi1_address0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank6_dfii_pi1_address0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi1_address0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi1_baddress0_r = csr_bankarray_interface6_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi1_baddress0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi1_baddress0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank6_dfii_pi1_baddress0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi1_baddress0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi1_wrdata0_r = csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi1_wrdata0_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi1_wrdata0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank6_dfii_pi1_wrdata0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi1_wrdata0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_dfii_pi1_rddata_r = csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank6_dfii_pi1_rddata_re <= 1'd0;
    csr_bankarray_csrbank6_dfii_pi1_rddata_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank6_dfii_pi1_rddata_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_dfii_pi1_rddata_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign main_sdram_sel = main_sdram_storage[0];
assign main_sdram_cke = main_sdram_storage[1];
assign main_sdram_odt = main_sdram_storage[2];
assign main_sdram_reset_n = main_sdram_storage[3];
assign csr_bankarray_csrbank6_dfii_control0_w = main_sdram_storage;
assign main_sdram_phaseinjector0_csrfield_cs = main_sdram_phaseinjector0_command_storage[0];
assign main_sdram_phaseinjector0_csrfield_we = main_sdram_phaseinjector0_command_storage[1];
assign main_sdram_phaseinjector0_csrfield_cas = main_sdram_phaseinjector0_command_storage[2];
assign main_sdram_phaseinjector0_csrfield_ras = main_sdram_phaseinjector0_command_storage[3];
assign main_sdram_phaseinjector0_csrfield_wren = main_sdram_phaseinjector0_command_storage[4];
assign main_sdram_phaseinjector0_csrfield_rden = main_sdram_phaseinjector0_command_storage[5];
assign main_sdram_phaseinjector0_csrfield_cs_top = main_sdram_phaseinjector0_command_storage[6];
assign main_sdram_phaseinjector0_csrfield_cs_bottom = main_sdram_phaseinjector0_command_storage[7];
assign csr_bankarray_csrbank6_dfii_pi0_command0_w = main_sdram_phaseinjector0_command_storage;
assign csr_bankarray_csrbank6_dfii_pi0_address0_w = main_sdram_phaseinjector0_address_storage;
assign csr_bankarray_csrbank6_dfii_pi0_baddress0_w = main_sdram_phaseinjector0_baddress_storage;
assign csr_bankarray_csrbank6_dfii_pi0_wrdata0_w = main_sdram_phaseinjector0_wrdata_storage;
assign csr_bankarray_csrbank6_dfii_pi0_rddata_w = main_sdram_phaseinjector0_rddata_status;
assign main_sdram_phaseinjector0_rddata_we = csr_bankarray_csrbank6_dfii_pi0_rddata_we;
assign main_sdram_phaseinjector1_csrfield_cs = main_sdram_phaseinjector1_command_storage[0];
assign main_sdram_phaseinjector1_csrfield_we = main_sdram_phaseinjector1_command_storage[1];
assign main_sdram_phaseinjector1_csrfield_cas = main_sdram_phaseinjector1_command_storage[2];
assign main_sdram_phaseinjector1_csrfield_ras = main_sdram_phaseinjector1_command_storage[3];
assign main_sdram_phaseinjector1_csrfield_wren = main_sdram_phaseinjector1_command_storage[4];
assign main_sdram_phaseinjector1_csrfield_rden = main_sdram_phaseinjector1_command_storage[5];
assign main_sdram_phaseinjector1_csrfield_cs_top = main_sdram_phaseinjector1_command_storage[6];
assign main_sdram_phaseinjector1_csrfield_cs_bottom = main_sdram_phaseinjector1_command_storage[7];
assign csr_bankarray_csrbank6_dfii_pi1_command0_w = main_sdram_phaseinjector1_command_storage;
assign csr_bankarray_csrbank6_dfii_pi1_address0_w = main_sdram_phaseinjector1_address_storage;
assign csr_bankarray_csrbank6_dfii_pi1_baddress0_w = main_sdram_phaseinjector1_baddress_storage;
assign csr_bankarray_csrbank6_dfii_pi1_wrdata0_w = main_sdram_phaseinjector1_wrdata_storage;
assign csr_bankarray_csrbank6_dfii_pi1_rddata_w = main_sdram_phaseinjector1_rddata_status;
assign main_sdram_phaseinjector1_rddata_we = csr_bankarray_csrbank6_dfii_pi1_rddata_we;
assign csr_bankarray_csrbank7_sel = (csr_bankarray_interface7_bank_bus_adr[13:9] == 4'd10);
assign csr_bankarray_csrbank7_enable0_r = csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank7_enable0_re <= 1'd0;
    csr_bankarray_csrbank7_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank7_sel & (csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank7_enable0_re <= csr_bankarray_interface7_bank_bus_we;
        csr_bankarray_csrbank7_enable0_we <= csr_bankarray_interface7_bank_bus_re;
    end
end
assign csr_bankarray_csrbank7_width0_r = csr_bankarray_interface7_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank7_width0_re <= 1'd0;
    csr_bankarray_csrbank7_width0_we <= 1'd0;
    if ((csr_bankarray_csrbank7_sel & (csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank7_width0_re <= csr_bankarray_interface7_bank_bus_we;
        csr_bankarray_csrbank7_width0_we <= csr_bankarray_interface7_bank_bus_re;
    end
end
assign csr_bankarray_csrbank7_period0_r = csr_bankarray_interface7_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank7_period0_re <= 1'd0;
    csr_bankarray_csrbank7_period0_we <= 1'd0;
    if ((csr_bankarray_csrbank7_sel & (csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank7_period0_re <= csr_bankarray_interface7_bank_bus_we;
        csr_bankarray_csrbank7_period0_we <= csr_bankarray_interface7_bank_bus_re;
    end
end
assign csr_bankarray_csrbank7_enable0_w = soclinux_pwm0_enable_storage;
assign csr_bankarray_csrbank7_width0_w = soclinux_pwm0_width_storage;
assign csr_bankarray_csrbank7_period0_w = soclinux_pwm0_period_storage;
assign csr_bankarray_csrbank8_sel = (csr_bankarray_interface8_bank_bus_adr[13:9] == 4'd11);
assign csr_bankarray_csrbank8_enable0_r = csr_bankarray_interface8_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank8_enable0_re <= 1'd0;
    csr_bankarray_csrbank8_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank8_enable0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_enable0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_width0_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_width0_re <= 1'd0;
    csr_bankarray_csrbank8_width0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank8_width0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_width0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_period0_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_period0_re <= 1'd0;
    csr_bankarray_csrbank8_period0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank8_period0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_period0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_enable0_w = soclinux_pwm1_enable_storage;
assign csr_bankarray_csrbank8_width0_w = soclinux_pwm1_width_storage;
assign csr_bankarray_csrbank8_period0_w = soclinux_pwm1_period_storage;
assign csr_bankarray_csrbank9_sel = (csr_bankarray_interface9_bank_bus_adr[13:9] == 4'd12);
assign csr_bankarray_csrbank9_enable0_r = csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank9_enable0_re <= 1'd0;
    csr_bankarray_csrbank9_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank9_enable0_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_enable0_we <= csr_bankarray_interface9_bank_bus_re;
    end
end
assign csr_bankarray_csrbank9_width0_r = csr_bankarray_interface9_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank9_width0_re <= 1'd0;
    csr_bankarray_csrbank9_width0_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank9_width0_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_width0_we <= csr_bankarray_interface9_bank_bus_re;
    end
end
assign csr_bankarray_csrbank9_period0_r = csr_bankarray_interface9_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank9_period0_re <= 1'd0;
    csr_bankarray_csrbank9_period0_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank9_period0_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_period0_we <= csr_bankarray_interface9_bank_bus_re;
    end
end
assign csr_bankarray_csrbank9_enable0_w = soclinux_pwm2_enable_storage;
assign csr_bankarray_csrbank9_width0_w = soclinux_pwm2_width_storage;
assign csr_bankarray_csrbank9_period0_w = soclinux_pwm2_period_storage;
assign csr_bankarray_csrbank10_sel = (csr_bankarray_interface10_bank_bus_adr[13:9] == 4'd13);
assign csr_bankarray_csrbank10_enable0_r = csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank10_enable0_re <= 1'd0;
    csr_bankarray_csrbank10_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank10_enable0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_enable0_we <= csr_bankarray_interface10_bank_bus_re;
    end
end
assign csr_bankarray_csrbank10_width0_r = csr_bankarray_interface10_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank10_width0_re <= 1'd0;
    csr_bankarray_csrbank10_width0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank10_width0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_width0_we <= csr_bankarray_interface10_bank_bus_re;
    end
end
assign csr_bankarray_csrbank10_period0_r = csr_bankarray_interface10_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank10_period0_re <= 1'd0;
    csr_bankarray_csrbank10_period0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank10_period0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_period0_we <= csr_bankarray_interface10_bank_bus_re;
    end
end
assign csr_bankarray_csrbank10_enable0_w = soclinux_pwm3_enable_storage;
assign csr_bankarray_csrbank10_width0_w = soclinux_pwm3_width_storage;
assign csr_bankarray_csrbank10_period0_w = soclinux_pwm3_period_storage;
assign csr_bankarray_csrbank11_sel = (csr_bankarray_interface11_bank_bus_adr[13:9] == 2'd3);
assign csr_bankarray_csrbank11_load0_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_load0_re <= 1'd0;
    csr_bankarray_csrbank11_load0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank11_load0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_load0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reload0_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_reload0_re <= 1'd0;
    csr_bankarray_csrbank11_reload0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank11_reload0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reload0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_en0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_en0_re <= 1'd0;
    csr_bankarray_csrbank11_en0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank11_en0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_en0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_update_value0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_update_value0_re <= 1'd0;
    csr_bankarray_csrbank11_update_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank11_update_value0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_update_value0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_value_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_value_re <= 1'd0;
    csr_bankarray_csrbank11_value_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank11_value_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_value_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_ev_status_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_ev_status_re <= 1'd0;
    csr_bankarray_csrbank11_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank11_ev_status_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_ev_status_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_ev_pending_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank11_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank11_ev_pending_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_ev_pending_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_ev_enable0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank11_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank11_ev_enable0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_ev_enable0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_load0_w = main_soclinux_timer_load_storage;
assign csr_bankarray_csrbank11_reload0_w = main_soclinux_timer_reload_storage;
assign csr_bankarray_csrbank11_en0_w = main_soclinux_timer_en_storage;
assign csr_bankarray_csrbank11_update_value0_w = main_soclinux_timer_update_value_storage;
assign csr_bankarray_csrbank11_value_w = main_soclinux_timer_value_status;
assign main_soclinux_timer_value_we = csr_bankarray_csrbank11_value_we;
assign main_soclinux_timer_status_status = main_soclinux_timer_zero0;
assign csr_bankarray_csrbank11_ev_status_w = main_soclinux_timer_status_status;
assign main_soclinux_timer_status_we = csr_bankarray_csrbank11_ev_status_we;
assign main_soclinux_timer_pending_status = main_soclinux_timer_zero1;
assign csr_bankarray_csrbank11_ev_pending_w = main_soclinux_timer_pending_status;
assign main_soclinux_timer_pending_we = csr_bankarray_csrbank11_ev_pending_we;
assign main_soclinux_timer_zero2 = main_soclinux_timer_enable_storage;
assign csr_bankarray_csrbank11_ev_enable0_w = main_soclinux_timer_enable_storage;
assign csr_bankarray_csrbank12_sel = (csr_bankarray_interface12_bank_bus_adr[13:9] == 2'd2);
assign main_soclinux_uart_rxtx_r = csr_bankarray_interface12_bank_bus_dat_w[7:0];
always @(*) begin
    main_soclinux_uart_rxtx_re <= 1'd0;
    main_soclinux_uart_rxtx_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd0))) begin
        main_soclinux_uart_rxtx_re <= csr_bankarray_interface12_bank_bus_we;
        main_soclinux_uart_rxtx_we <= csr_bankarray_interface12_bank_bus_re;
    end
end
assign csr_bankarray_csrbank12_txfull_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank12_txfull_re <= 1'd0;
    csr_bankarray_csrbank12_txfull_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank12_txfull_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_txfull_we <= csr_bankarray_interface12_bank_bus_re;
    end
end
assign csr_bankarray_csrbank12_rxempty_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank12_rxempty_re <= 1'd0;
    csr_bankarray_csrbank12_rxempty_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank12_rxempty_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_rxempty_we <= csr_bankarray_interface12_bank_bus_re;
    end
end
assign csr_bankarray_csrbank12_ev_status_r = csr_bankarray_interface12_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank12_ev_status_re <= 1'd0;
    csr_bankarray_csrbank12_ev_status_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank12_ev_status_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_ev_status_we <= csr_bankarray_interface12_bank_bus_re;
    end
end
assign csr_bankarray_csrbank12_ev_pending_r = csr_bankarray_interface12_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank12_ev_pending_re <= 1'd0;
    csr_bankarray_csrbank12_ev_pending_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank12_ev_pending_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_ev_pending_we <= csr_bankarray_interface12_bank_bus_re;
    end
end
assign csr_bankarray_csrbank12_ev_enable0_r = csr_bankarray_interface12_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank12_ev_enable0_re <= 1'd0;
    csr_bankarray_csrbank12_ev_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank12_ev_enable0_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_ev_enable0_we <= csr_bankarray_interface12_bank_bus_re;
    end
end
assign csr_bankarray_csrbank12_txempty_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank12_txempty_re <= 1'd0;
    csr_bankarray_csrbank12_txempty_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank12_txempty_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_txempty_we <= csr_bankarray_interface12_bank_bus_re;
    end
end
assign csr_bankarray_csrbank12_rxfull_r = csr_bankarray_interface12_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank12_rxfull_re <= 1'd0;
    csr_bankarray_csrbank12_rxfull_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank12_rxfull_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_rxfull_we <= csr_bankarray_interface12_bank_bus_re;
    end
end
assign csr_bankarray_csrbank12_txfull_w = main_soclinux_uart_txfull_status;
assign main_soclinux_uart_txfull_we = csr_bankarray_csrbank12_txfull_we;
assign csr_bankarray_csrbank12_rxempty_w = main_soclinux_uart_rxempty_status;
assign main_soclinux_uart_rxempty_we = csr_bankarray_csrbank12_rxempty_we;
always @(*) begin
    main_soclinux_uart_status_status <= 2'd0;
    main_soclinux_uart_status_status[0] <= main_soclinux_uart_tx0;
    main_soclinux_uart_status_status[1] <= main_soclinux_uart_rx0;
end
assign csr_bankarray_csrbank12_ev_status_w = main_soclinux_uart_status_status;
assign main_soclinux_uart_status_we = csr_bankarray_csrbank12_ev_status_we;
always @(*) begin
    main_soclinux_uart_pending_status <= 2'd0;
    main_soclinux_uart_pending_status[0] <= main_soclinux_uart_tx1;
    main_soclinux_uart_pending_status[1] <= main_soclinux_uart_rx1;
end
assign csr_bankarray_csrbank12_ev_pending_w = main_soclinux_uart_pending_status;
assign main_soclinux_uart_pending_we = csr_bankarray_csrbank12_ev_pending_we;
assign main_soclinux_uart_tx2 = main_soclinux_uart_enable_storage[0];
assign main_soclinux_uart_rx2 = main_soclinux_uart_enable_storage[1];
assign csr_bankarray_csrbank12_ev_enable0_w = main_soclinux_uart_enable_storage;
assign csr_bankarray_csrbank12_txempty_w = main_soclinux_uart_txempty_status;
assign main_soclinux_uart_txempty_we = csr_bankarray_csrbank12_txempty_we;
assign csr_bankarray_csrbank12_rxfull_w = main_soclinux_uart_rxfull_status;
assign main_soclinux_uart_rxfull_we = csr_bankarray_csrbank12_rxfull_we;
assign csr_bankarray_csrbank13_sel = (csr_bankarray_interface13_bank_bus_adr[13:9] == 4'd14);
assign csr_bankarray_csrbank13_dma_base0_r = csr_bankarray_interface13_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank13_dma_base0_re <= 1'd0;
    csr_bankarray_csrbank13_dma_base0_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank13_dma_base0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_dma_base0_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_dma_length0_r = csr_bankarray_interface13_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank13_dma_length0_re <= 1'd0;
    csr_bankarray_csrbank13_dma_length0_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank13_dma_length0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_dma_length0_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_dma_enable0_r = csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank13_dma_enable0_re <= 1'd0;
    csr_bankarray_csrbank13_dma_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank13_dma_enable0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_dma_enable0_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_dma_done_r = csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank13_dma_done_re <= 1'd0;
    csr_bankarray_csrbank13_dma_done_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank13_dma_done_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_dma_done_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_dma_loop0_r = csr_bankarray_interface13_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank13_dma_loop0_re <= 1'd0;
    csr_bankarray_csrbank13_dma_loop0_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank13_dma_loop0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_dma_loop0_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_dma_offset_r = csr_bankarray_interface13_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank13_dma_offset_re <= 1'd0;
    csr_bankarray_csrbank13_dma_offset_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank13_dma_offset_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_dma_offset_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_dma_base0_w = main_vfb_litedramdmareader_base_storage;
assign csr_bankarray_csrbank13_dma_length0_w = main_vfb_litedramdmareader_length_storage;
assign csr_bankarray_csrbank13_dma_enable0_w = main_vfb_litedramdmareader_enable_storage;
assign csr_bankarray_csrbank13_dma_done_w = main_vfb_litedramdmareader_done_status;
assign main_vfb_litedramdmareader_done_we = csr_bankarray_csrbank13_dma_done_we;
assign csr_bankarray_csrbank13_dma_loop0_w = main_vfb_litedramdmareader_loop_storage;
assign csr_bankarray_csrbank13_dma_offset_w = main_vfb_litedramdmareader_offset_status;
assign main_vfb_litedramdmareader_offset_we = csr_bankarray_csrbank13_dma_offset_we;
assign csr_bankarray_csrbank14_sel = (csr_bankarray_interface14_bank_bus_adr[13:9] == 4'd15);
assign csr_bankarray_csrbank14_enable0_r = csr_bankarray_interface14_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank14_enable0_re <= 1'd0;
    csr_bankarray_csrbank14_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank14_enable0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_enable0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_hres0_r = csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank14_hres0_re <= 1'd0;
    csr_bankarray_csrbank14_hres0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank14_hres0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_hres0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_hsync_start0_r = csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank14_hsync_start0_re <= 1'd0;
    csr_bankarray_csrbank14_hsync_start0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank14_hsync_start0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_hsync_start0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_hsync_end0_r = csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank14_hsync_end0_re <= 1'd0;
    csr_bankarray_csrbank14_hsync_end0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank14_hsync_end0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_hsync_end0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_hscan0_r = csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank14_hscan0_re <= 1'd0;
    csr_bankarray_csrbank14_hscan0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank14_hscan0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_hscan0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_vres0_r = csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank14_vres0_re <= 1'd0;
    csr_bankarray_csrbank14_vres0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank14_vres0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_vres0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_vsync_start0_r = csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank14_vsync_start0_re <= 1'd0;
    csr_bankarray_csrbank14_vsync_start0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank14_vsync_start0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_vsync_start0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_vsync_end0_r = csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank14_vsync_end0_re <= 1'd0;
    csr_bankarray_csrbank14_vsync_end0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank14_vsync_end0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_vsync_end0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_vscan0_r = csr_bankarray_interface14_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank14_vscan0_re <= 1'd0;
    csr_bankarray_csrbank14_vscan0_we <= 1'd0;
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank14_vscan0_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank14_vscan0_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank14_enable0_w = main_vtg_enable_storage;
assign csr_bankarray_csrbank14_hres0_w = main_vtg_hres_storage;
assign csr_bankarray_csrbank14_hsync_start0_w = main_vtg_hsync_start_storage;
assign csr_bankarray_csrbank14_hsync_end0_w = main_vtg_hsync_end_storage;
assign csr_bankarray_csrbank14_hscan0_w = main_vtg_hscan_storage;
assign csr_bankarray_csrbank14_vres0_w = main_vtg_vres_storage;
assign csr_bankarray_csrbank14_vsync_start0_w = main_vtg_vsync_start_storage;
assign csr_bankarray_csrbank14_vsync_end0_w = main_vtg_vsync_end_storage;
assign csr_bankarray_csrbank14_vscan0_w = main_vtg_vscan_storage;
assign csr_interconnect_adr = interface1_adr;
assign csr_interconnect_re = interface1_re;
assign csr_interconnect_we = interface1_we;
assign csr_interconnect_dat_w = interface1_dat_w;
assign interface1_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface3_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface4_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface5_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface6_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface7_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface8_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface9_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface10_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface11_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface12_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface13_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface14_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface1_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface2_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface3_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface4_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface5_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface6_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface7_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface8_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface9_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface10_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface11_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface12_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface13_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface14_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_sram_bus_re = csr_interconnect_re;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface3_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface4_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface5_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface6_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface7_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface8_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface9_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface10_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface11_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface12_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface13_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface14_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface5_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface6_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface7_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface8_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface9_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface10_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface11_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface12_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface13_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface14_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = (((((((((((((((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_interface3_bank_bus_dat_r) | csr_bankarray_interface4_bank_bus_dat_r) | csr_bankarray_interface5_bank_bus_dat_r) | csr_bankarray_interface6_bank_bus_dat_r) | csr_bankarray_interface7_bank_bus_dat_r) | csr_bankarray_interface8_bank_bus_dat_r) | csr_bankarray_interface9_bank_bus_dat_r) | csr_bankarray_interface10_bank_bus_dat_r) | csr_bankarray_interface11_bank_bus_dat_r) | csr_bankarray_interface12_bank_bus_dat_r) | csr_bankarray_interface13_bank_bus_dat_r) | csr_bankarray_interface14_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
always @(*) begin
    rhs_self0 <= 30'd0;
    case (socbushandler1_grant)
        default: begin
            rhs_self0 <= main_soclinux_pbus_adr;
        end
    endcase
end
always @(*) begin
    rhs_self1 <= 32'd0;
    case (socbushandler1_grant)
        default: begin
            rhs_self1 <= main_soclinux_pbus_dat_w;
        end
    endcase
end
always @(*) begin
    rhs_self2 <= 4'd0;
    case (socbushandler1_grant)
        default: begin
            rhs_self2 <= main_soclinux_pbus_sel;
        end
    endcase
end
always @(*) begin
    rhs_self3 <= 1'd0;
    case (socbushandler1_grant)
        default: begin
            rhs_self3 <= main_soclinux_pbus_cyc;
        end
    endcase
end
always @(*) begin
    rhs_self4 <= 1'd0;
    case (socbushandler1_grant)
        default: begin
            rhs_self4 <= main_soclinux_pbus_stb;
        end
    endcase
end
always @(*) begin
    rhs_self5 <= 1'd0;
    case (socbushandler1_grant)
        default: begin
            rhs_self5 <= main_soclinux_pbus_we;
        end
    endcase
end
always @(*) begin
    rhs_self6 <= 3'd0;
    case (socbushandler1_grant)
        default: begin
            rhs_self6 <= main_soclinux_pbus_cti;
        end
    endcase
end
always @(*) begin
    rhs_self7 <= 2'd0;
    case (socbushandler1_grant)
        default: begin
            rhs_self7 <= main_soclinux_pbus_bte;
        end
    endcase
end
always @(*) begin
    rhs_self8 <= 29'd0;
    case (socbushandler0_grant)
        1'd0: begin
            rhs_self8 <= soclinux_interface0_adapted_interface_adr;
        end
        default: begin
            rhs_self8 <= soclinux_interface1_adapted_interface_adr;
        end
    endcase
end
always @(*) begin
    rhs_self9 <= 64'd0;
    case (socbushandler0_grant)
        1'd0: begin
            rhs_self9 <= soclinux_interface0_adapted_interface_dat_w;
        end
        default: begin
            rhs_self9 <= soclinux_interface1_adapted_interface_dat_w;
        end
    endcase
end
always @(*) begin
    rhs_self10 <= 8'd0;
    case (socbushandler0_grant)
        1'd0: begin
            rhs_self10 <= soclinux_interface0_adapted_interface_sel;
        end
        default: begin
            rhs_self10 <= soclinux_interface1_adapted_interface_sel;
        end
    endcase
end
always @(*) begin
    rhs_self11 <= 1'd0;
    case (socbushandler0_grant)
        1'd0: begin
            rhs_self11 <= soclinux_interface0_adapted_interface_cyc;
        end
        default: begin
            rhs_self11 <= soclinux_interface1_adapted_interface_cyc;
        end
    endcase
end
always @(*) begin
    rhs_self12 <= 1'd0;
    case (socbushandler0_grant)
        1'd0: begin
            rhs_self12 <= soclinux_interface0_adapted_interface_stb;
        end
        default: begin
            rhs_self12 <= soclinux_interface1_adapted_interface_stb;
        end
    endcase
end
always @(*) begin
    rhs_self13 <= 1'd0;
    case (socbushandler0_grant)
        1'd0: begin
            rhs_self13 <= soclinux_interface0_adapted_interface_we;
        end
        default: begin
            rhs_self13 <= soclinux_interface1_adapted_interface_we;
        end
    endcase
end
always @(*) begin
    rhs_self14 <= 3'd0;
    case (socbushandler0_grant)
        1'd0: begin
            rhs_self14 <= soclinux_interface0_adapted_interface_cti;
        end
        default: begin
            rhs_self14 <= soclinux_interface1_adapted_interface_cti;
        end
    endcase
end
always @(*) begin
    rhs_self15 <= 2'd0;
    case (socbushandler0_grant)
        1'd0: begin
            rhs_self15 <= soclinux_interface0_adapted_interface_bte;
        end
        default: begin
            rhs_self15 <= soclinux_interface1_adapted_interface_bte;
        end
    endcase
end
always @(*) begin
    rhs_self16 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self16 <= main_sdram_choose_cmd_requests[0];
        end
        1'd1: begin
            rhs_self16 <= main_sdram_choose_cmd_requests[1];
        end
        2'd2: begin
            rhs_self16 <= main_sdram_choose_cmd_requests[2];
        end
        2'd3: begin
            rhs_self16 <= main_sdram_choose_cmd_requests[3];
        end
        3'd4: begin
            rhs_self16 <= main_sdram_choose_cmd_requests[4];
        end
        3'd5: begin
            rhs_self16 <= main_sdram_choose_cmd_requests[5];
        end
        3'd6: begin
            rhs_self16 <= main_sdram_choose_cmd_requests[6];
        end
        default: begin
            rhs_self16 <= main_sdram_choose_cmd_requests[7];
        end
    endcase
end
always @(*) begin
    rhs_self17 <= 13'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self17 <= main_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_self17 <= main_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_self17 <= main_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            rhs_self17 <= main_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            rhs_self17 <= main_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            rhs_self17 <= main_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            rhs_self17 <= main_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            rhs_self17 <= main_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_self18 <= 3'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self18 <= main_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_self18 <= main_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_self18 <= main_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            rhs_self18 <= main_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            rhs_self18 <= main_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            rhs_self18 <= main_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            rhs_self18 <= main_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            rhs_self18 <= main_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_self19 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self19 <= main_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_self19 <= main_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_self19 <= main_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            rhs_self19 <= main_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            rhs_self19 <= main_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            rhs_self19 <= main_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            rhs_self19 <= main_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            rhs_self19 <= main_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_self20 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self20 <= main_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_self20 <= main_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_self20 <= main_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            rhs_self20 <= main_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            rhs_self20 <= main_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            rhs_self20 <= main_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            rhs_self20 <= main_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            rhs_self20 <= main_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_self21 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self21 <= main_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_self21 <= main_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_self21 <= main_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            rhs_self21 <= main_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            rhs_self21 <= main_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            rhs_self21 <= main_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            rhs_self21 <= main_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            rhs_self21 <= main_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_self0 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            t_self0 <= main_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_self0 <= main_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_self0 <= main_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            t_self0 <= main_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            t_self0 <= main_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            t_self0 <= main_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            t_self0 <= main_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            t_self0 <= main_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_self1 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            t_self1 <= main_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_self1 <= main_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_self1 <= main_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            t_self1 <= main_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            t_self1 <= main_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            t_self1 <= main_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            t_self1 <= main_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            t_self1 <= main_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_self2 <= 1'd0;
    case (main_sdram_choose_cmd_grant)
        1'd0: begin
            t_self2 <= main_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_self2 <= main_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_self2 <= main_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            t_self2 <= main_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            t_self2 <= main_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            t_self2 <= main_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            t_self2 <= main_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            t_self2 <= main_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self22 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            rhs_self22 <= main_sdram_choose_req_requests[0];
        end
        1'd1: begin
            rhs_self22 <= main_sdram_choose_req_requests[1];
        end
        2'd2: begin
            rhs_self22 <= main_sdram_choose_req_requests[2];
        end
        2'd3: begin
            rhs_self22 <= main_sdram_choose_req_requests[3];
        end
        3'd4: begin
            rhs_self22 <= main_sdram_choose_req_requests[4];
        end
        3'd5: begin
            rhs_self22 <= main_sdram_choose_req_requests[5];
        end
        3'd6: begin
            rhs_self22 <= main_sdram_choose_req_requests[6];
        end
        default: begin
            rhs_self22 <= main_sdram_choose_req_requests[7];
        end
    endcase
end
always @(*) begin
    rhs_self23 <= 13'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            rhs_self23 <= main_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_self23 <= main_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_self23 <= main_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            rhs_self23 <= main_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            rhs_self23 <= main_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            rhs_self23 <= main_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            rhs_self23 <= main_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            rhs_self23 <= main_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_self24 <= 3'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            rhs_self24 <= main_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_self24 <= main_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_self24 <= main_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            rhs_self24 <= main_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            rhs_self24 <= main_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            rhs_self24 <= main_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            rhs_self24 <= main_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            rhs_self24 <= main_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_self25 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            rhs_self25 <= main_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_self25 <= main_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_self25 <= main_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            rhs_self25 <= main_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            rhs_self25 <= main_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            rhs_self25 <= main_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            rhs_self25 <= main_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            rhs_self25 <= main_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_self26 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            rhs_self26 <= main_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_self26 <= main_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_self26 <= main_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            rhs_self26 <= main_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            rhs_self26 <= main_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            rhs_self26 <= main_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            rhs_self26 <= main_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            rhs_self26 <= main_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_self27 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            rhs_self27 <= main_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_self27 <= main_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_self27 <= main_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            rhs_self27 <= main_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            rhs_self27 <= main_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            rhs_self27 <= main_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            rhs_self27 <= main_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            rhs_self27 <= main_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_self3 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            t_self3 <= main_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_self3 <= main_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_self3 <= main_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            t_self3 <= main_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            t_self3 <= main_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            t_self3 <= main_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            t_self3 <= main_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            t_self3 <= main_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_self4 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            t_self4 <= main_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_self4 <= main_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_self4 <= main_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            t_self4 <= main_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            t_self4 <= main_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            t_self4 <= main_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            t_self4 <= main_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            t_self4 <= main_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_self5 <= 1'd0;
    case (main_sdram_choose_req_grant)
        1'd0: begin
            t_self5 <= main_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_self5 <= main_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_self5 <= main_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            t_self5 <= main_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            t_self5 <= main_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            t_self5 <= main_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            t_self5 <= main_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            t_self5 <= main_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self28 <= 21'd0;
    case (roundrobin0_grant)
        1'd0: begin
            rhs_self28 <= {main_litedramnativeport0_cmd_payload_addr[23:11], main_litedramnativeport0_cmd_payload_addr[7:0]};
        end
        1'd1: begin
            rhs_self28 <= {main_litedramnativeport1_cmd_payload_addr[23:11], main_litedramnativeport1_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self28 <= {main_litedramcrossbar_cmd_payload_addr[23:11], main_litedramcrossbar_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self29 <= 1'd0;
    case (roundrobin0_grant)
        1'd0: begin
            rhs_self29 <= main_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_self29 <= main_litedramnativeport1_cmd_payload_we;
        end
        default: begin
            rhs_self29 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self30 <= 1'd0;
    case (roundrobin0_grant)
        1'd0: begin
            rhs_self30 <= (((main_litedramnativeport0_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked0 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_self30 <= (((main_litedramnativeport1_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked1 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid);
        end
        default: begin
            rhs_self30 <= (((main_litedramcrossbar_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked2 | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self31 <= 21'd0;
    case (roundrobin1_grant)
        1'd0: begin
            rhs_self31 <= {main_litedramnativeport0_cmd_payload_addr[23:11], main_litedramnativeport0_cmd_payload_addr[7:0]};
        end
        1'd1: begin
            rhs_self31 <= {main_litedramnativeport1_cmd_payload_addr[23:11], main_litedramnativeport1_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self31 <= {main_litedramcrossbar_cmd_payload_addr[23:11], main_litedramcrossbar_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self32 <= 1'd0;
    case (roundrobin1_grant)
        1'd0: begin
            rhs_self32 <= main_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_self32 <= main_litedramnativeport1_cmd_payload_we;
        end
        default: begin
            rhs_self32 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self33 <= 1'd0;
    case (roundrobin1_grant)
        1'd0: begin
            rhs_self33 <= (((main_litedramnativeport0_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked3 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_self33 <= (((main_litedramnativeport1_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked4 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid);
        end
        default: begin
            rhs_self33 <= (((main_litedramcrossbar_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked5 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self34 <= 21'd0;
    case (roundrobin2_grant)
        1'd0: begin
            rhs_self34 <= {main_litedramnativeport0_cmd_payload_addr[23:11], main_litedramnativeport0_cmd_payload_addr[7:0]};
        end
        1'd1: begin
            rhs_self34 <= {main_litedramnativeport1_cmd_payload_addr[23:11], main_litedramnativeport1_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self34 <= {main_litedramcrossbar_cmd_payload_addr[23:11], main_litedramcrossbar_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self35 <= 1'd0;
    case (roundrobin2_grant)
        1'd0: begin
            rhs_self35 <= main_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_self35 <= main_litedramnativeport1_cmd_payload_we;
        end
        default: begin
            rhs_self35 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self36 <= 1'd0;
    case (roundrobin2_grant)
        1'd0: begin
            rhs_self36 <= (((main_litedramnativeport0_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked6 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_self36 <= (((main_litedramnativeport1_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked7 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid);
        end
        default: begin
            rhs_self36 <= (((main_litedramcrossbar_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked8 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self37 <= 21'd0;
    case (roundrobin3_grant)
        1'd0: begin
            rhs_self37 <= {main_litedramnativeport0_cmd_payload_addr[23:11], main_litedramnativeport0_cmd_payload_addr[7:0]};
        end
        1'd1: begin
            rhs_self37 <= {main_litedramnativeport1_cmd_payload_addr[23:11], main_litedramnativeport1_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self37 <= {main_litedramcrossbar_cmd_payload_addr[23:11], main_litedramcrossbar_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self38 <= 1'd0;
    case (roundrobin3_grant)
        1'd0: begin
            rhs_self38 <= main_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_self38 <= main_litedramnativeport1_cmd_payload_we;
        end
        default: begin
            rhs_self38 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self39 <= 1'd0;
    case (roundrobin3_grant)
        1'd0: begin
            rhs_self39 <= (((main_litedramnativeport0_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked9 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_self39 <= (((main_litedramnativeport1_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked10 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid);
        end
        default: begin
            rhs_self39 <= (((main_litedramcrossbar_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked11 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self40 <= 21'd0;
    case (roundrobin4_grant)
        1'd0: begin
            rhs_self40 <= {main_litedramnativeport0_cmd_payload_addr[23:11], main_litedramnativeport0_cmd_payload_addr[7:0]};
        end
        1'd1: begin
            rhs_self40 <= {main_litedramnativeport1_cmd_payload_addr[23:11], main_litedramnativeport1_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self40 <= {main_litedramcrossbar_cmd_payload_addr[23:11], main_litedramcrossbar_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self41 <= 1'd0;
    case (roundrobin4_grant)
        1'd0: begin
            rhs_self41 <= main_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_self41 <= main_litedramnativeport1_cmd_payload_we;
        end
        default: begin
            rhs_self41 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self42 <= 1'd0;
    case (roundrobin4_grant)
        1'd0: begin
            rhs_self42 <= (((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked12 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_self42 <= (((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked13 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid);
        end
        default: begin
            rhs_self42 <= (((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked14 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self43 <= 21'd0;
    case (roundrobin5_grant)
        1'd0: begin
            rhs_self43 <= {main_litedramnativeport0_cmd_payload_addr[23:11], main_litedramnativeport0_cmd_payload_addr[7:0]};
        end
        1'd1: begin
            rhs_self43 <= {main_litedramnativeport1_cmd_payload_addr[23:11], main_litedramnativeport1_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self43 <= {main_litedramcrossbar_cmd_payload_addr[23:11], main_litedramcrossbar_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self44 <= 1'd0;
    case (roundrobin5_grant)
        1'd0: begin
            rhs_self44 <= main_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_self44 <= main_litedramnativeport1_cmd_payload_we;
        end
        default: begin
            rhs_self44 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self45 <= 1'd0;
    case (roundrobin5_grant)
        1'd0: begin
            rhs_self45 <= (((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked15 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_self45 <= (((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked16 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid);
        end
        default: begin
            rhs_self45 <= (((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked17 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self46 <= 21'd0;
    case (roundrobin6_grant)
        1'd0: begin
            rhs_self46 <= {main_litedramnativeport0_cmd_payload_addr[23:11], main_litedramnativeport0_cmd_payload_addr[7:0]};
        end
        1'd1: begin
            rhs_self46 <= {main_litedramnativeport1_cmd_payload_addr[23:11], main_litedramnativeport1_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self46 <= {main_litedramcrossbar_cmd_payload_addr[23:11], main_litedramcrossbar_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self47 <= 1'd0;
    case (roundrobin6_grant)
        1'd0: begin
            rhs_self47 <= main_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_self47 <= main_litedramnativeport1_cmd_payload_we;
        end
        default: begin
            rhs_self47 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self48 <= 1'd0;
    case (roundrobin6_grant)
        1'd0: begin
            rhs_self48 <= (((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked18 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_self48 <= (((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked19 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid);
        end
        default: begin
            rhs_self48 <= (((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked20 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank7_lock & (roundrobin7_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self49 <= 21'd0;
    case (roundrobin7_grant)
        1'd0: begin
            rhs_self49 <= {main_litedramnativeport0_cmd_payload_addr[23:11], main_litedramnativeport0_cmd_payload_addr[7:0]};
        end
        1'd1: begin
            rhs_self49 <= {main_litedramnativeport1_cmd_payload_addr[23:11], main_litedramnativeport1_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self49 <= {main_litedramcrossbar_cmd_payload_addr[23:11], main_litedramcrossbar_cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self50 <= 1'd0;
    case (roundrobin7_grant)
        1'd0: begin
            rhs_self50 <= main_litedramnativeport0_cmd_payload_we;
        end
        1'd1: begin
            rhs_self50 <= main_litedramnativeport1_cmd_payload_we;
        end
        default: begin
            rhs_self50 <= main_litedramcrossbar_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self51 <= 1'd0;
    case (roundrobin7_grant)
        1'd0: begin
            rhs_self51 <= (((main_litedramnativeport0_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked21 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))))) & main_litedramnativeport0_cmd_valid);
        end
        1'd1: begin
            rhs_self51 <= (((main_litedramnativeport1_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked22 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))))) & main_litedramnativeport1_cmd_valid);
        end
        default: begin
            rhs_self51 <= (((main_litedramcrossbar_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked23 | (main_sdram_interface_bank0_lock & (roundrobin0_grant == 2'd2))) | (main_sdram_interface_bank1_lock & (roundrobin1_grant == 2'd2))) | (main_sdram_interface_bank2_lock & (roundrobin2_grant == 2'd2))) | (main_sdram_interface_bank3_lock & (roundrobin3_grant == 2'd2))) | (main_sdram_interface_bank4_lock & (roundrobin4_grant == 2'd2))) | (main_sdram_interface_bank5_lock & (roundrobin5_grant == 2'd2))) | (main_sdram_interface_bank6_lock & (roundrobin6_grant == 2'd2))))) & main_litedramcrossbar_cmd_valid);
        end
    endcase
end
always @(*) begin
    self0 <= 3'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            self0 <= main_sdram_nop_ba;
        end
        1'd1: begin
            self0 <= main_sdram_choose_cmd_cmd_payload_ba;
        end
        2'd2: begin
            self0 <= main_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            self0 <= main_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    self1 <= 13'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            self1 <= main_sdram_nop_a;
        end
        1'd1: begin
            self1 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            self1 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            self1 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    self2 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            self2 <= 1'd0;
        end
        1'd1: begin
            self2 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            self2 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            self2 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    self3 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            self3 <= 1'd0;
        end
        1'd1: begin
            self3 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            self3 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            self3 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    self4 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            self4 <= 1'd0;
        end
        1'd1: begin
            self4 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            self4 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            self4 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    self5 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            self5 <= 1'd0;
        end
        1'd1: begin
            self5 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            self5 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            self5 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    self6 <= 1'd0;
    case (main_sdram_steerer_sel0)
        1'd0: begin
            self6 <= 1'd0;
        end
        1'd1: begin
            self6 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            self6 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            self6 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    self7 <= 3'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            self7 <= main_sdram_nop_ba;
        end
        1'd1: begin
            self7 <= main_sdram_choose_cmd_cmd_payload_ba;
        end
        2'd2: begin
            self7 <= main_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            self7 <= main_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    self8 <= 13'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            self8 <= main_sdram_nop_a;
        end
        1'd1: begin
            self8 <= main_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            self8 <= main_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            self8 <= main_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    self9 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            self9 <= 1'd0;
        end
        1'd1: begin
            self9 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            self9 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            self9 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    self10 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            self10 <= 1'd0;
        end
        1'd1: begin
            self10 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            self10 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            self10 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    self11 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            self11 <= 1'd0;
        end
        1'd1: begin
            self11 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            self11 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            self11 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    self12 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            self12 <= 1'd0;
        end
        1'd1: begin
            self12 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            self12 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            self12 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    self13 <= 1'd0;
    case (main_sdram_steerer_sel1)
        1'd0: begin
            self13 <= 1'd0;
        end
        1'd1: begin
            self13 <= ((main_sdram_choose_cmd_cmd_valid & main_sdram_choose_cmd_cmd_ready) & main_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            self13 <= ((main_sdram_choose_req_cmd_valid & main_sdram_choose_req_cmd_ready) & main_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            self13 <= ((main_sdram_cmd_valid & main_sdram_cmd_ready) & main_sdram_cmd_payload_is_write);
        end
    endcase
end
assign impl_xilinxasyncresetsynchronizerimpl0 = (~main_crg_locked);
assign impl_xilinxasyncresetsynchronizerimpl1 = (~main_crg_locked);
assign impl_xilinxasyncresetsynchronizerimpl2 = (~main_crg_locked);
assign impl_xilinxasyncresetsynchronizerimpl3 = (~main_crg_locked);
assign impl_xilinxasyncresetsynchronizerimpl4 = (~main_crg_locked);
assign impl_xilinxasyncresetsynchronizerimpl5 = (~main_crg_locked);
assign main_soclinux_rx_rx = impl_xilinxmultiregimpl0_regs1;
always @(*) begin
    main_ethphy__r_status <= 1'd0;
    main_ethphy__r_status <= main_ethphy_r;
    main_ethphy__r_status <= impl_xilinxmultiregimpl1_regs1;
end
assign main_core_tx_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl2_regs1;
assign main_core_tx_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl3_regs1;
assign main_core_pulsesynchronizer0_toggle_o = impl_xilinxmultiregimpl4_regs1;
assign main_core_pulsesynchronizer1_toggle_o = impl_xilinxmultiregimpl5_regs1;
assign main_core_rx_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl6_regs1;
assign main_core_rx_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl7_regs1;
assign main_vtg_enable = impl_xilinxmultiregimpl8_regs1;
assign main_vtg_hres = impl_xilinxmultiregimpl9_regs1;
assign main_vtg_hsync_start = impl_xilinxmultiregimpl10_regs1;
assign main_vtg_hsync_end = impl_xilinxmultiregimpl11_regs1;
assign main_vtg_hscan = impl_xilinxmultiregimpl12_regs1;
assign main_vtg_vres = impl_xilinxmultiregimpl13_regs1;
assign main_vtg_vsync_start = impl_xilinxmultiregimpl14_regs1;
assign main_vtg_vsync_end = impl_xilinxmultiregimpl15_regs1;
assign main_vtg_vscan = impl_xilinxmultiregimpl16_regs1;
assign main_vfb_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl17_regs1;
assign main_vfb_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl18_regs1;
assign main_vfb_fsm_reset = impl_xilinxmultiregimpl19_regs1;
assign soclinux_pwm0_enable = soclinux_pwm0_enable_storage;
assign soclinux_pwm0_width = soclinux_pwm0_width_storage;
assign soclinux_pwm0_period = soclinux_pwm0_period_storage;
assign soclinux_pwm1_enable = soclinux_pwm1_enable_storage;
assign soclinux_pwm1_width = soclinux_pwm1_width_storage;
assign soclinux_pwm1_period = soclinux_pwm1_period_storage;
assign soclinux_pwm2_enable = soclinux_pwm2_enable_storage;
assign soclinux_pwm2_width = soclinux_pwm2_width_storage;
assign soclinux_pwm2_period = soclinux_pwm2_period_storage;
assign soclinux_pwm3_enable = soclinux_pwm3_enable_storage;
assign soclinux_pwm3_width = soclinux_pwm3_width_storage;
assign soclinux_pwm3_period = soclinux_pwm3_period_storage;
assign soclinux_clk_i = impl_xilinxmultiregimpl20_regs;
assign impl_xilinxmultiregimpl20 = (~soclinux_clocker_clk0);


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge eth_rx_clk) begin
    if (main_ethphy_liteethphyrmiirx_ce) begin
        main_ethphy_liteethphyrmiirx_crs_dv <= main_ethphy_liteethphyrmiirx_crs_dv_i;
        main_ethphy_liteethphyrmiirx_rx_data <= main_ethphy_liteethphyrmiirx_rx_data_i;
    end
    if (main_ethphy_liteethphyrmiirx_ce) begin
        main_ethphy_liteethphyrmiirx_crs_dv_d <= main_ethphy_liteethphyrmiirx_crs_dv;
    end
    if (main_ethphy_liteethphyrmiirx_crs_first) begin
        main_ethphy_liteethphyrmiirx_crs_run <= 1'd1;
    end
    if (main_ethphy_liteethphyrmiirx_crs_last) begin
        main_ethphy_liteethphyrmiirx_crs_run <= 1'd0;
    end
    if ((main_ethphy_liteethphyrmiirx_source_source_last0 & main_ethphy_liteethphyrmiirx_source_source_valid0)) begin
        main_ethphy_liteethphyrmiirx_source_source_payload_error <= 1'd0;
    end else begin
        if ((main_ethphy_liteethphyrmiirx_rx_er_i & main_ethphy_liteethphyrmiirx_crs_dv_i)) begin
            main_ethphy_liteethphyrmiirx_source_source_payload_error <= 1'd1;
        end
    end
    main_ethphy_liteethphyrmiirx_timer <= (main_ethphy_liteethphyrmiirx_timer - 1'd1);
    if ((main_ethphy_liteethphyrmiirx_ce | main_ethphy_liteethphyrmiirx_rst)) begin
        case (main_ethphy_liteethphyrmiirx_speed0)
            1'd0: begin
                main_ethphy_liteethphyrmiirx_timer <= 4'd9;
            end
            1'd1: begin
                main_ethphy_liteethphyrmiirx_timer <= 1'd0;
            end
        endcase
    end
    if (main_ethphy_liteethphyrmiirx_converter_source_ready) begin
        main_ethphy_liteethphyrmiirx_converter_strobe_all <= 1'd0;
    end
    if (main_ethphy_liteethphyrmiirx_converter_load_part) begin
        if (((main_ethphy_liteethphyrmiirx_converter_demux == 2'd3) | main_ethphy_liteethphyrmiirx_converter_sink_last)) begin
            main_ethphy_liteethphyrmiirx_converter_demux <= 1'd0;
            main_ethphy_liteethphyrmiirx_converter_strobe_all <= 1'd1;
        end else begin
            main_ethphy_liteethphyrmiirx_converter_demux <= (main_ethphy_liteethphyrmiirx_converter_demux + 1'd1);
        end
    end
    if ((main_ethphy_liteethphyrmiirx_converter_source_valid & main_ethphy_liteethphyrmiirx_converter_source_ready)) begin
        if ((main_ethphy_liteethphyrmiirx_converter_sink_valid & main_ethphy_liteethphyrmiirx_converter_sink_ready)) begin
            main_ethphy_liteethphyrmiirx_converter_source_first <= main_ethphy_liteethphyrmiirx_converter_sink_first;
            main_ethphy_liteethphyrmiirx_converter_source_last <= main_ethphy_liteethphyrmiirx_converter_sink_last;
        end else begin
            main_ethphy_liteethphyrmiirx_converter_source_first <= 1'd0;
            main_ethphy_liteethphyrmiirx_converter_source_last <= 1'd0;
        end
    end else begin
        if ((main_ethphy_liteethphyrmiirx_converter_sink_valid & main_ethphy_liteethphyrmiirx_converter_sink_ready)) begin
            main_ethphy_liteethphyrmiirx_converter_source_first <= (main_ethphy_liteethphyrmiirx_converter_sink_first | main_ethphy_liteethphyrmiirx_converter_source_first);
            main_ethphy_liteethphyrmiirx_converter_source_last <= (main_ethphy_liteethphyrmiirx_converter_sink_last | main_ethphy_liteethphyrmiirx_converter_source_last);
        end
    end
    if (main_ethphy_liteethphyrmiirx_converter_load_part) begin
        case (main_ethphy_liteethphyrmiirx_converter_demux)
            1'd0: begin
                main_ethphy_liteethphyrmiirx_converter_source_payload_data[1:0] <= main_ethphy_liteethphyrmiirx_converter_sink_payload_data;
            end
            1'd1: begin
                main_ethphy_liteethphyrmiirx_converter_source_payload_data[3:2] <= main_ethphy_liteethphyrmiirx_converter_sink_payload_data;
            end
            2'd2: begin
                main_ethphy_liteethphyrmiirx_converter_source_payload_data[5:4] <= main_ethphy_liteethphyrmiirx_converter_sink_payload_data;
            end
            2'd3: begin
                main_ethphy_liteethphyrmiirx_converter_source_payload_data[7:6] <= main_ethphy_liteethphyrmiirx_converter_sink_payload_data;
            end
        endcase
    end
    if (main_ethphy_liteethphyrmiirx_converter_load_part) begin
        main_ethphy_liteethphyrmiirx_converter_source_payload_valid_token_count <= (main_ethphy_liteethphyrmiirx_converter_demux + 1'd1);
    end
    if (((~main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_valid) | main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_ready)) begin
        main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_valid <= main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_valid;
        main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_first <= main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_first;
        main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_last <= main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_last;
        main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_payload_data <= main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_sink_payload_data;
    end
    if (((~main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_valid) | main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_ready)) begin
        main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_valid <= main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_valid;
        main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_first <= main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_first;
        main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_last <= main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_last;
        main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_payload_data <= main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_sink_payload_data;
    end
    liteethphyrmii_state <= liteethphyrmii_next_state;
    if (main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value_ce0) begin
        main_ethphy_liteethphyrmiirx_count <= main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value0;
    end
    if (main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value_ce1) begin
        main_ethphy_liteethphyrmiirx_speed1 <= main_ethphy_liteethphyrmiirx_speed1_liteethphyrmii_next_value1;
    end
    clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_state <= clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_next_state;
    if (main_core_pulsesynchronizer0_i) begin
        main_core_pulsesynchronizer0_toggle_i <= (~main_core_pulsesynchronizer0_toggle_i);
    end
    if (main_core_liteethmaccrc32checker_crc_ce) begin
        main_core_liteethmaccrc32checker_crc_reg <= main_core_liteethmaccrc32checker_crc_crc_next;
    end
    if (main_core_liteethmaccrc32checker_crc_reset) begin
        main_core_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
    end
    if (((main_core_liteethmaccrc32checker_syncfifo_syncfifo_we & main_core_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~main_core_liteethmaccrc32checker_syncfifo_replace))) begin
        if ((main_core_liteethmaccrc32checker_syncfifo_produce == 3'd4)) begin
            main_core_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
        end else begin
            main_core_liteethmaccrc32checker_syncfifo_produce <= (main_core_liteethmaccrc32checker_syncfifo_produce + 1'd1);
        end
    end
    if (main_core_liteethmaccrc32checker_syncfifo_do_read) begin
        if ((main_core_liteethmaccrc32checker_syncfifo_consume == 3'd4)) begin
            main_core_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
        end else begin
            main_core_liteethmaccrc32checker_syncfifo_consume <= (main_core_liteethmaccrc32checker_syncfifo_consume + 1'd1);
        end
    end
    if (((main_core_liteethmaccrc32checker_syncfifo_syncfifo_we & main_core_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~main_core_liteethmaccrc32checker_syncfifo_replace))) begin
        if ((~main_core_liteethmaccrc32checker_syncfifo_do_read)) begin
            main_core_liteethmaccrc32checker_syncfifo_level <= (main_core_liteethmaccrc32checker_syncfifo_level + 1'd1);
        end
    end else begin
        if (main_core_liteethmaccrc32checker_syncfifo_do_read) begin
            main_core_liteethmaccrc32checker_syncfifo_level <= (main_core_liteethmaccrc32checker_syncfifo_level - 1'd1);
        end
    end
    if (main_core_liteethmaccrc32checker_fifo_reset) begin
        main_core_liteethmaccrc32checker_syncfifo_level <= 3'd0;
        main_core_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
        main_core_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
    end
    clockdomainsrenamer_rxdatapath_bufferizeendpoints_state <= clockdomainsrenamer_rxdatapath_bufferizeendpoints_next_state;
    if (main_core_liteethmaccrc32checker_last_be_clockdomainsrenamer0_next_value_ce0) begin
        main_core_liteethmaccrc32checker_last_be <= main_core_liteethmaccrc32checker_last_be_clockdomainsrenamer0_next_value0;
    end
    if (main_core_liteethmaccrc32checker_crc_error1_clockdomainsrenamer0_next_value_ce1) begin
        main_core_liteethmaccrc32checker_crc_error1 <= main_core_liteethmaccrc32checker_crc_error1_clockdomainsrenamer0_next_value1;
    end
    if (((~main_core_bufferizeendpoints_pipe_valid_source_valid) | main_core_bufferizeendpoints_pipe_valid_source_ready)) begin
        main_core_bufferizeendpoints_pipe_valid_source_valid <= main_core_bufferizeendpoints_pipe_valid_sink_valid;
        main_core_bufferizeendpoints_pipe_valid_source_first <= main_core_bufferizeendpoints_pipe_valid_sink_first;
        main_core_bufferizeendpoints_pipe_valid_source_last <= main_core_bufferizeendpoints_pipe_valid_sink_last;
        main_core_bufferizeendpoints_pipe_valid_source_payload_data <= main_core_bufferizeendpoints_pipe_valid_sink_payload_data;
        main_core_bufferizeendpoints_pipe_valid_source_payload_last_be <= main_core_bufferizeendpoints_pipe_valid_sink_payload_last_be;
        main_core_bufferizeendpoints_pipe_valid_source_payload_error <= main_core_bufferizeendpoints_pipe_valid_sink_payload_error;
    end
    if (main_core_pulsesynchronizer1_i) begin
        main_core_pulsesynchronizer1_toggle_i <= (~main_core_pulsesynchronizer1_toggle_i);
    end
    if ((main_core_rx_padding_sink_valid & main_core_rx_padding_sink_ready)) begin
        if (main_core_rx_padding_sink_last) begin
            main_core_rx_padding_length <= 1'd0;
        end else begin
            main_core_rx_padding_length <= (main_core_rx_padding_length + main_core_rx_padding_length_inc);
        end
    end
    if (main_core_rx_converter_converter_source_ready) begin
        main_core_rx_converter_converter_strobe_all <= 1'd0;
    end
    if (main_core_rx_converter_converter_load_part) begin
        if (((main_core_rx_converter_converter_demux == 2'd3) | main_core_rx_converter_converter_sink_last)) begin
            main_core_rx_converter_converter_demux <= 1'd0;
            main_core_rx_converter_converter_strobe_all <= 1'd1;
        end else begin
            main_core_rx_converter_converter_demux <= (main_core_rx_converter_converter_demux + 1'd1);
        end
    end
    if ((main_core_rx_converter_converter_source_valid & main_core_rx_converter_converter_source_ready)) begin
        if ((main_core_rx_converter_converter_sink_valid & main_core_rx_converter_converter_sink_ready)) begin
            main_core_rx_converter_converter_source_first <= main_core_rx_converter_converter_sink_first;
            main_core_rx_converter_converter_source_last <= main_core_rx_converter_converter_sink_last;
        end else begin
            main_core_rx_converter_converter_source_first <= 1'd0;
            main_core_rx_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((main_core_rx_converter_converter_sink_valid & main_core_rx_converter_converter_sink_ready)) begin
            main_core_rx_converter_converter_source_first <= (main_core_rx_converter_converter_sink_first | main_core_rx_converter_converter_source_first);
            main_core_rx_converter_converter_source_last <= (main_core_rx_converter_converter_sink_last | main_core_rx_converter_converter_source_last);
        end
    end
    if (main_core_rx_converter_converter_load_part) begin
        case (main_core_rx_converter_converter_demux)
            1'd0: begin
                main_core_rx_converter_converter_source_payload_data[9:0] <= main_core_rx_converter_converter_sink_payload_data;
            end
            1'd1: begin
                main_core_rx_converter_converter_source_payload_data[19:10] <= main_core_rx_converter_converter_sink_payload_data;
            end
            2'd2: begin
                main_core_rx_converter_converter_source_payload_data[29:20] <= main_core_rx_converter_converter_sink_payload_data;
            end
            2'd3: begin
                main_core_rx_converter_converter_source_payload_data[39:30] <= main_core_rx_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (main_core_rx_converter_converter_load_part) begin
        main_core_rx_converter_converter_source_payload_valid_token_count <= (main_core_rx_converter_converter_demux + 1'd1);
    end
    main_core_rx_cdc_cdc_graycounter0_q_binary <= main_core_rx_cdc_cdc_graycounter0_q_next_binary;
    main_core_rx_cdc_cdc_graycounter0_q <= main_core_rx_cdc_cdc_graycounter0_q_next;
    if (eth_rx_rst) begin
        main_ethphy_liteethphyrmiirx_source_source_payload_error <= 1'd0;
        main_ethphy_liteethphyrmiirx_timer <= 4'd0;
        main_ethphy_liteethphyrmiirx_crs_dv <= 1'd0;
        main_ethphy_liteethphyrmiirx_rx_data <= 2'd0;
        main_ethphy_liteethphyrmiirx_converter_source_payload_data <= 8'd0;
        main_ethphy_liteethphyrmiirx_converter_source_payload_valid_token_count <= 3'd0;
        main_ethphy_liteethphyrmiirx_converter_demux <= 2'd0;
        main_ethphy_liteethphyrmiirx_converter_strobe_all <= 1'd0;
        main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_valid <= 1'd0;
        main_ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_payload_data <= 2'd0;
        main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_valid <= 1'd0;
        main_ethphy_liteethphyrmiirx_delay_buffer1_pipe_valid_source_payload_data <= 2'd0;
        main_ethphy_liteethphyrmiirx_crs_run <= 1'd0;
        main_ethphy_liteethphyrmiirx_crs_dv_d <= 1'd0;
        main_ethphy_liteethphyrmiirx_speed1 <= 1'd0;
        main_ethphy_liteethphyrmiirx_count <= 10'd0;
        main_core_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
        main_core_liteethmaccrc32checker_syncfifo_level <= 3'd0;
        main_core_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
        main_core_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
        main_core_liteethmaccrc32checker_last_be <= 1'd0;
        main_core_liteethmaccrc32checker_crc_error1 <= 1'd0;
        main_core_bufferizeendpoints_pipe_valid_source_valid <= 1'd0;
        main_core_bufferizeendpoints_pipe_valid_source_payload_data <= 8'd0;
        main_core_bufferizeendpoints_pipe_valid_source_payload_last_be <= 1'd0;
        main_core_bufferizeendpoints_pipe_valid_source_payload_error <= 1'd0;
        main_core_rx_padding_length <= 11'd0;
        main_core_rx_converter_converter_source_payload_data <= 40'd0;
        main_core_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
        main_core_rx_converter_converter_demux <= 2'd0;
        main_core_rx_converter_converter_strobe_all <= 1'd0;
        main_core_rx_cdc_cdc_graycounter0_q <= 6'd0;
        main_core_rx_cdc_cdc_graycounter0_q_binary <= 6'd0;
        liteethphyrmii_state <= 2'd0;
        clockdomainsrenamer_rxdatapath_liteethmacpreamblechecker_state <= 1'd0;
        clockdomainsrenamer_rxdatapath_bufferizeendpoints_state <= 2'd0;
    end
    impl_xilinxmultiregimpl7_regs0 <= main_core_rx_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl7_regs1 <= impl_xilinxmultiregimpl7_regs0;
end

always @(posedge eth_tx_clk) begin
    main_ethphy_liteethphyrmiitx_timer <= (main_ethphy_liteethphyrmiitx_timer - 1'd1);
    if ((main_ethphy_liteethphyrmiitx_ce | main_ethphy_liteethphyrmiitx_rst)) begin
        case (main_ethphy_liteethphyrmiitx_speed)
            1'd0: begin
                main_ethphy_liteethphyrmiitx_timer <= 4'd9;
            end
            1'd1: begin
                main_ethphy_liteethphyrmiitx_timer <= 1'd0;
            end
        endcase
    end
    if ((main_ethphy_liteethphyrmiitx_converter_source_valid & main_ethphy_liteethphyrmiitx_converter_source_ready)) begin
        if (main_ethphy_liteethphyrmiitx_converter_last) begin
            main_ethphy_liteethphyrmiitx_converter_mux <= 1'd0;
        end else begin
            main_ethphy_liteethphyrmiitx_converter_mux <= (main_ethphy_liteethphyrmiitx_converter_mux + 1'd1);
        end
    end
    main_core_tx_cdc_cdc_graycounter1_q_binary <= main_core_tx_cdc_cdc_graycounter1_q_next_binary;
    main_core_tx_cdc_cdc_graycounter1_q <= main_core_tx_cdc_cdc_graycounter1_q_next;
    if ((main_core_tx_converter_converter_source_valid & main_core_tx_converter_converter_source_ready)) begin
        if (main_core_tx_converter_converter_last) begin
            main_core_tx_converter_converter_mux <= 1'd0;
        end else begin
            main_core_tx_converter_converter_mux <= (main_core_tx_converter_converter_mux + 1'd1);
        end
    end
    clockdomainsrenamer_txdatapath_liteethmactxlastbe_state <= clockdomainsrenamer_txdatapath_liteethmactxlastbe_next_state;
    clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_state <= clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_next_state;
    if (main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value_ce) begin
        main_core_tx_padding_counter <= main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value;
    end
    if (main_core_tx_crc_fsm_is_ongoing0) begin
        main_core_tx_crc_cnt <= 2'd3;
    end else begin
        if ((main_core_tx_crc_fsm_is_ongoing1 & (~main_core_tx_crc_cnt_done))) begin
            main_core_tx_crc_cnt <= (main_core_tx_crc_cnt - main_core_tx_crc_source_ready);
        end
    end
    if (main_core_tx_crc_ce) begin
        main_core_tx_crc_reg <= main_core_tx_crc_crc_next;
    end
    if (main_core_tx_crc_reset) begin
        main_core_tx_crc_reg <= 32'd4294967295;
    end
    clockdomainsrenamer_txdatapath_bufferizeendpoints_state <= clockdomainsrenamer_txdatapath_bufferizeendpoints_next_state;
    if (main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce0) begin
        main_core_tx_crc_description <= main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value0;
    end
    if (main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce1) begin
        main_core_tx_crc_fsm <= main_core_tx_crc_fsm_clockdomainsrenamer0_clockdomainsrenamer1_next_value1;
    end
    if (((~main_core_tx_crc_pipe_valid_source_valid) | main_core_tx_crc_pipe_valid_source_ready)) begin
        main_core_tx_crc_pipe_valid_source_valid <= main_core_tx_crc_pipe_valid_sink_valid;
        main_core_tx_crc_pipe_valid_source_first <= main_core_tx_crc_pipe_valid_sink_first;
        main_core_tx_crc_pipe_valid_source_last <= main_core_tx_crc_pipe_valid_sink_last;
        main_core_tx_crc_pipe_valid_source_payload_data <= main_core_tx_crc_pipe_valid_sink_payload_data;
        main_core_tx_crc_pipe_valid_source_payload_last_be <= main_core_tx_crc_pipe_valid_sink_payload_last_be;
        main_core_tx_crc_pipe_valid_source_payload_error <= main_core_tx_crc_pipe_valid_sink_payload_error;
    end
    clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state <= clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_next_state;
    if (main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value_ce) begin
        main_core_tx_preamble_count <= main_core_tx_preamble_count_clockdomainsrenamer0_clockdomainsrenamer2_next_value;
    end
    clockdomainsrenamer_txdatapath_liteethmacgap_state <= clockdomainsrenamer_txdatapath_liteethmacgap_next_state;
    if (main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value_ce) begin
        main_core_tx_gap_counter <= main_core_tx_gap_counter_clockdomainsrenamer0_clockdomainsrenamer3_next_value;
    end
    if (eth_tx_rst) begin
        main_ethphy_liteethphyrmiitx_timer <= 4'd0;
        main_ethphy_liteethphyrmiitx_converter_mux <= 2'd0;
        main_core_tx_cdc_cdc_graycounter1_q <= 6'd0;
        main_core_tx_cdc_cdc_graycounter1_q_binary <= 6'd0;
        main_core_tx_converter_converter_mux <= 2'd0;
        main_core_tx_padding_counter <= 16'd0;
        main_core_tx_crc_reg <= 32'd4294967295;
        main_core_tx_crc_cnt <= 2'd3;
        main_core_tx_crc_pipe_valid_source_valid <= 1'd0;
        main_core_tx_crc_pipe_valid_source_payload_data <= 8'd0;
        main_core_tx_crc_pipe_valid_source_payload_last_be <= 1'd0;
        main_core_tx_crc_pipe_valid_source_payload_error <= 1'd0;
        clockdomainsrenamer_txdatapath_liteethmactxlastbe_state <= 1'd0;
        clockdomainsrenamer_txdatapath_liteethmacpaddinginserter_state <= 1'd0;
        clockdomainsrenamer_txdatapath_bufferizeendpoints_state <= 2'd0;
        clockdomainsrenamer_txdatapath_liteethmacpreambleinserter_state <= 2'd0;
        clockdomainsrenamer_txdatapath_liteethmacgap_state <= 1'd0;
    end
    impl_xilinxmultiregimpl2_regs0 <= main_core_tx_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl2_regs1 <= impl_xilinxmultiregimpl2_regs0;
end

always @(posedge idelay_clk) begin
    if ((main_crg_reset_counter != 1'd0)) begin
        main_crg_reset_counter <= (main_crg_reset_counter - 1'd1);
    end else begin
        main_crg_ic_reset <= 1'd0;
    end
    if (idelay_rst) begin
        main_crg_reset_counter <= 4'd15;
        main_crg_ic_reset <= 1'd1;
    end
end

always @(posedge sys_clk) begin
    socbushandler1_slaves <= socbushandler1_master;
    if (socbushandler1_wait) begin
        if ((~socbushandler1_done)) begin
            socbushandler1_count <= (socbushandler1_count - 1'd1);
        end
    end else begin
        socbushandler1_count <= 20'd1000000;
    end
    if ((main_soclinux_bus_errors != 32'd4294967295)) begin
        if (main_soclinux_bus_error) begin
            main_soclinux_bus_errors <= (main_soclinux_bus_errors + 1'd1);
        end
    end
    if (((main_soclinux_dma_bus_stb & main_soclinux_dma_bus_cyc) & (~main_soclinux_dma_bus_stall))) begin
        main_soclinux_dma_bus_inhibit <= 1'd1;
    end
    if (main_soclinux_dma_bus_ack) begin
        main_soclinux_dma_bus_inhibit <= 1'd0;
    end
    case (socbushandler0_grant)
        1'd0: begin
            if ((~socbushandler0_request[0])) begin
                if (socbushandler0_request[1]) begin
                    socbushandler0_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~socbushandler0_request[1])) begin
                if (socbushandler0_request[0]) begin
                    socbushandler0_grant <= 1'd0;
                end
            end
        end
    endcase
    socbushandler0_slaves <= socbushandler0_master;
    if (socbushandler0_wait) begin
        if ((~socbushandler0_done)) begin
            socbushandler0_count <= (socbushandler0_count - 1'd1);
        end
    end else begin
        socbushandler0_count <= 20'd1000000;
    end
    main_soclinux_soclinux_ram_bus_ack <= 1'd0;
    if (((main_soclinux_soclinux_ram_bus_cyc & main_soclinux_soclinux_ram_bus_stb) & ((~main_soclinux_soclinux_ram_bus_ack) | main_soclinux_soclinux_adr_burst))) begin
        main_soclinux_soclinux_ram_bus_ack <= 1'd1;
    end
    main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_soclinux_ram_bus_ram_bus_cyc & main_soclinux_ram_bus_ram_bus_stb) & ((~main_soclinux_ram_bus_ram_bus_ack) | main_soclinux_ram_adr_burst))) begin
        main_soclinux_ram_bus_ram_bus_ack <= 1'd1;
    end
    {main_soclinux_tx_tick, main_soclinux_tx_phase} <= 23'd6597069;
    if (main_soclinux_tx_enable) begin
        {main_soclinux_tx_tick, main_soclinux_tx_phase} <= (main_soclinux_tx_phase + 23'd6597069);
    end
    rs232phytx_state <= rs232phytx_next_state;
    if (main_soclinux_tx_count_rs232phytx_next_value_ce0) begin
        main_soclinux_tx_count <= main_soclinux_tx_count_rs232phytx_next_value0;
    end
    if (main_soclinux_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= main_soclinux_serial_tx_rs232phytx_next_value1;
    end
    if (main_soclinux_tx_data_rs232phytx_next_value_ce2) begin
        main_soclinux_tx_data <= main_soclinux_tx_data_rs232phytx_next_value2;
    end
    main_soclinux_rx_rx_d <= main_soclinux_rx_rx;
    {main_soclinux_rx_tick, main_soclinux_rx_phase} <= 32'd2147483648;
    if (main_soclinux_rx_enable) begin
        {main_soclinux_rx_tick, main_soclinux_rx_phase} <= (main_soclinux_rx_phase + 23'd6597069);
    end
    rs232phyrx_state <= rs232phyrx_next_state;
    if (main_soclinux_rx_count_rs232phyrx_next_value_ce0) begin
        main_soclinux_rx_count <= main_soclinux_rx_count_rs232phyrx_next_value0;
    end
    if (main_soclinux_rx_data_rs232phyrx_next_value_ce1) begin
        main_soclinux_rx_data <= main_soclinux_rx_data_rs232phyrx_next_value1;
    end
    if (main_soclinux_uart_tx_fifo_syncfifo_re) begin
        main_soclinux_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (main_soclinux_uart_tx_fifo_re) begin
            main_soclinux_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
        main_soclinux_uart_tx_fifo_produce <= (main_soclinux_uart_tx_fifo_produce + 1'd1);
    end
    if (main_soclinux_uart_tx_fifo_do_read) begin
        main_soclinux_uart_tx_fifo_consume <= (main_soclinux_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_soclinux_uart_tx_fifo_syncfifo_we & main_soclinux_uart_tx_fifo_syncfifo_writable) & (~main_soclinux_uart_tx_fifo_replace))) begin
        if ((~main_soclinux_uart_tx_fifo_do_read)) begin
            main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_soclinux_uart_tx_fifo_do_read) begin
            main_soclinux_uart_tx_fifo_level0 <= (main_soclinux_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (main_soclinux_uart_rx_fifo_syncfifo_re) begin
        main_soclinux_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (main_soclinux_uart_rx_fifo_re) begin
            main_soclinux_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
        main_soclinux_uart_rx_fifo_produce <= (main_soclinux_uart_rx_fifo_produce + 1'd1);
    end
    if (main_soclinux_uart_rx_fifo_do_read) begin
        main_soclinux_uart_rx_fifo_consume <= (main_soclinux_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_soclinux_uart_rx_fifo_syncfifo_we & main_soclinux_uart_rx_fifo_syncfifo_writable) & (~main_soclinux_uart_rx_fifo_replace))) begin
        if ((~main_soclinux_uart_rx_fifo_do_read)) begin
            main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_soclinux_uart_rx_fifo_do_read) begin
            main_soclinux_uart_rx_fifo_level0 <= (main_soclinux_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (main_soclinux_timer_en_storage) begin
        if ((main_soclinux_timer_value == 1'd0)) begin
            main_soclinux_timer_value <= main_soclinux_timer_reload_storage;
        end else begin
            main_soclinux_timer_value <= (main_soclinux_timer_value - 1'd1);
        end
    end else begin
        main_soclinux_timer_value <= main_soclinux_timer_load_storage;
    end
    if (main_soclinux_timer_update_value_re) begin
        main_soclinux_timer_value_status <= main_soclinux_timer_value;
    end
    if (main_soclinux_timer_zero_clear) begin
        main_soclinux_timer_zero_pending <= 1'd0;
    end
    main_soclinux_timer_zero_trigger_d <= main_soclinux_timer_zero_trigger;
    if ((main_soclinux_timer_zero_trigger & (~main_soclinux_timer_zero_trigger_d))) begin
        main_soclinux_timer_zero_pending <= 1'd1;
    end
    main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= main_a7ddrphy_dqs_oe_delay_tappeddelayline;
    main_a7ddrphy_dqspattern_o1 <= main_a7ddrphy_dqspattern_o0;
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value0 <= (main_a7ddrphy_bitslip0_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r0 <= {main_a7ddrphy_dqspattern_o1, main_a7ddrphy_bitslip0_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value0 <= (main_a7ddrphy_bitslip1_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r0 <= {main_a7ddrphy_dqspattern_o1, main_a7ddrphy_bitslip1_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value1 <= (main_a7ddrphy_bitslip0_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r1 <= {{main_a7ddrphy_dfi_p3_wrdata_mask[2], main_a7ddrphy_dfi_p3_wrdata_mask[0], main_a7ddrphy_dfi_p2_wrdata_mask[2], main_a7ddrphy_dfi_p2_wrdata_mask[0], main_a7ddrphy_dfi_p1_wrdata_mask[2], main_a7ddrphy_dfi_p1_wrdata_mask[0], main_a7ddrphy_dfi_p0_wrdata_mask[2], main_a7ddrphy_dfi_p0_wrdata_mask[0]}, main_a7ddrphy_bitslip0_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value1 <= (main_a7ddrphy_bitslip1_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r1 <= {{main_a7ddrphy_dfi_p3_wrdata_mask[3], main_a7ddrphy_dfi_p3_wrdata_mask[1], main_a7ddrphy_dfi_p2_wrdata_mask[3], main_a7ddrphy_dfi_p2_wrdata_mask[1], main_a7ddrphy_dfi_p1_wrdata_mask[3], main_a7ddrphy_dfi_p1_wrdata_mask[1], main_a7ddrphy_dfi_p0_wrdata_mask[3], main_a7ddrphy_dfi_p0_wrdata_mask[1]}, main_a7ddrphy_bitslip1_r1[15:8]};
    main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= main_a7ddrphy_dq_oe_delay_tappeddelayline;
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value2 <= (main_a7ddrphy_bitslip0_value2 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value2 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r2 <= {{main_a7ddrphy_dfi_p3_wrdata[16], main_a7ddrphy_dfi_p3_wrdata[0], main_a7ddrphy_dfi_p2_wrdata[16], main_a7ddrphy_dfi_p2_wrdata[0], main_a7ddrphy_dfi_p1_wrdata[16], main_a7ddrphy_dfi_p1_wrdata[0], main_a7ddrphy_dfi_p0_wrdata[16], main_a7ddrphy_dfi_p0_wrdata[0]}, main_a7ddrphy_bitslip0_r2[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip0_value3 <= (main_a7ddrphy_bitslip0_value3 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip0_value3 <= 3'd7;
    end
    main_a7ddrphy_bitslip0_r3 <= {main_a7ddrphy_bitslip03, main_a7ddrphy_bitslip0_r3[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value2 <= (main_a7ddrphy_bitslip1_value2 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value2 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r2 <= {{main_a7ddrphy_dfi_p3_wrdata[17], main_a7ddrphy_dfi_p3_wrdata[1], main_a7ddrphy_dfi_p2_wrdata[17], main_a7ddrphy_dfi_p2_wrdata[1], main_a7ddrphy_dfi_p1_wrdata[17], main_a7ddrphy_dfi_p1_wrdata[1], main_a7ddrphy_dfi_p0_wrdata[17], main_a7ddrphy_dfi_p0_wrdata[1]}, main_a7ddrphy_bitslip1_r2[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip1_value3 <= (main_a7ddrphy_bitslip1_value3 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip1_value3 <= 3'd7;
    end
    main_a7ddrphy_bitslip1_r3 <= {main_a7ddrphy_bitslip13, main_a7ddrphy_bitslip1_r3[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip2_value0 <= (main_a7ddrphy_bitslip2_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip2_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip2_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[18], main_a7ddrphy_dfi_p3_wrdata[2], main_a7ddrphy_dfi_p2_wrdata[18], main_a7ddrphy_dfi_p2_wrdata[2], main_a7ddrphy_dfi_p1_wrdata[18], main_a7ddrphy_dfi_p1_wrdata[2], main_a7ddrphy_dfi_p0_wrdata[18], main_a7ddrphy_dfi_p0_wrdata[2]}, main_a7ddrphy_bitslip2_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip2_value1 <= (main_a7ddrphy_bitslip2_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip2_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip2_r1 <= {main_a7ddrphy_bitslip21, main_a7ddrphy_bitslip2_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip3_value0 <= (main_a7ddrphy_bitslip3_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip3_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip3_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[19], main_a7ddrphy_dfi_p3_wrdata[3], main_a7ddrphy_dfi_p2_wrdata[19], main_a7ddrphy_dfi_p2_wrdata[3], main_a7ddrphy_dfi_p1_wrdata[19], main_a7ddrphy_dfi_p1_wrdata[3], main_a7ddrphy_dfi_p0_wrdata[19], main_a7ddrphy_dfi_p0_wrdata[3]}, main_a7ddrphy_bitslip3_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip3_value1 <= (main_a7ddrphy_bitslip3_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip3_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip3_r1 <= {main_a7ddrphy_bitslip31, main_a7ddrphy_bitslip3_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip4_value0 <= (main_a7ddrphy_bitslip4_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip4_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip4_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[20], main_a7ddrphy_dfi_p3_wrdata[4], main_a7ddrphy_dfi_p2_wrdata[20], main_a7ddrphy_dfi_p2_wrdata[4], main_a7ddrphy_dfi_p1_wrdata[20], main_a7ddrphy_dfi_p1_wrdata[4], main_a7ddrphy_dfi_p0_wrdata[20], main_a7ddrphy_dfi_p0_wrdata[4]}, main_a7ddrphy_bitslip4_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip4_value1 <= (main_a7ddrphy_bitslip4_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip4_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip4_r1 <= {main_a7ddrphy_bitslip41, main_a7ddrphy_bitslip4_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip5_value0 <= (main_a7ddrphy_bitslip5_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip5_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip5_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[21], main_a7ddrphy_dfi_p3_wrdata[5], main_a7ddrphy_dfi_p2_wrdata[21], main_a7ddrphy_dfi_p2_wrdata[5], main_a7ddrphy_dfi_p1_wrdata[21], main_a7ddrphy_dfi_p1_wrdata[5], main_a7ddrphy_dfi_p0_wrdata[21], main_a7ddrphy_dfi_p0_wrdata[5]}, main_a7ddrphy_bitslip5_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip5_value1 <= (main_a7ddrphy_bitslip5_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip5_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip5_r1 <= {main_a7ddrphy_bitslip51, main_a7ddrphy_bitslip5_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip6_value0 <= (main_a7ddrphy_bitslip6_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip6_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip6_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[22], main_a7ddrphy_dfi_p3_wrdata[6], main_a7ddrphy_dfi_p2_wrdata[22], main_a7ddrphy_dfi_p2_wrdata[6], main_a7ddrphy_dfi_p1_wrdata[22], main_a7ddrphy_dfi_p1_wrdata[6], main_a7ddrphy_dfi_p0_wrdata[22], main_a7ddrphy_dfi_p0_wrdata[6]}, main_a7ddrphy_bitslip6_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip6_value1 <= (main_a7ddrphy_bitslip6_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip6_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip6_r1 <= {main_a7ddrphy_bitslip61, main_a7ddrphy_bitslip6_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip7_value0 <= (main_a7ddrphy_bitslip7_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip7_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip7_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[23], main_a7ddrphy_dfi_p3_wrdata[7], main_a7ddrphy_dfi_p2_wrdata[23], main_a7ddrphy_dfi_p2_wrdata[7], main_a7ddrphy_dfi_p1_wrdata[23], main_a7ddrphy_dfi_p1_wrdata[7], main_a7ddrphy_dfi_p0_wrdata[23], main_a7ddrphy_dfi_p0_wrdata[7]}, main_a7ddrphy_bitslip7_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip7_value1 <= (main_a7ddrphy_bitslip7_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip7_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip7_r1 <= {main_a7ddrphy_bitslip71, main_a7ddrphy_bitslip7_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip8_value0 <= (main_a7ddrphy_bitslip8_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip8_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip8_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[24], main_a7ddrphy_dfi_p3_wrdata[8], main_a7ddrphy_dfi_p2_wrdata[24], main_a7ddrphy_dfi_p2_wrdata[8], main_a7ddrphy_dfi_p1_wrdata[24], main_a7ddrphy_dfi_p1_wrdata[8], main_a7ddrphy_dfi_p0_wrdata[24], main_a7ddrphy_dfi_p0_wrdata[8]}, main_a7ddrphy_bitslip8_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip8_value1 <= (main_a7ddrphy_bitslip8_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip8_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip8_r1 <= {main_a7ddrphy_bitslip81, main_a7ddrphy_bitslip8_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip9_value0 <= (main_a7ddrphy_bitslip9_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip9_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip9_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[25], main_a7ddrphy_dfi_p3_wrdata[9], main_a7ddrphy_dfi_p2_wrdata[25], main_a7ddrphy_dfi_p2_wrdata[9], main_a7ddrphy_dfi_p1_wrdata[25], main_a7ddrphy_dfi_p1_wrdata[9], main_a7ddrphy_dfi_p0_wrdata[25], main_a7ddrphy_dfi_p0_wrdata[9]}, main_a7ddrphy_bitslip9_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip9_value1 <= (main_a7ddrphy_bitslip9_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip9_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip9_r1 <= {main_a7ddrphy_bitslip91, main_a7ddrphy_bitslip9_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip10_value0 <= (main_a7ddrphy_bitslip10_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip10_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip10_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[26], main_a7ddrphy_dfi_p3_wrdata[10], main_a7ddrphy_dfi_p2_wrdata[26], main_a7ddrphy_dfi_p2_wrdata[10], main_a7ddrphy_dfi_p1_wrdata[26], main_a7ddrphy_dfi_p1_wrdata[10], main_a7ddrphy_dfi_p0_wrdata[26], main_a7ddrphy_dfi_p0_wrdata[10]}, main_a7ddrphy_bitslip10_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip10_value1 <= (main_a7ddrphy_bitslip10_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip10_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip10_r1 <= {main_a7ddrphy_bitslip101, main_a7ddrphy_bitslip10_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip11_value0 <= (main_a7ddrphy_bitslip11_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip11_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip11_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[27], main_a7ddrphy_dfi_p3_wrdata[11], main_a7ddrphy_dfi_p2_wrdata[27], main_a7ddrphy_dfi_p2_wrdata[11], main_a7ddrphy_dfi_p1_wrdata[27], main_a7ddrphy_dfi_p1_wrdata[11], main_a7ddrphy_dfi_p0_wrdata[27], main_a7ddrphy_dfi_p0_wrdata[11]}, main_a7ddrphy_bitslip11_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip11_value1 <= (main_a7ddrphy_bitslip11_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip11_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip11_r1 <= {main_a7ddrphy_bitslip111, main_a7ddrphy_bitslip11_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip12_value0 <= (main_a7ddrphy_bitslip12_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip12_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip12_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[28], main_a7ddrphy_dfi_p3_wrdata[12], main_a7ddrphy_dfi_p2_wrdata[28], main_a7ddrphy_dfi_p2_wrdata[12], main_a7ddrphy_dfi_p1_wrdata[28], main_a7ddrphy_dfi_p1_wrdata[12], main_a7ddrphy_dfi_p0_wrdata[28], main_a7ddrphy_dfi_p0_wrdata[12]}, main_a7ddrphy_bitslip12_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip12_value1 <= (main_a7ddrphy_bitslip12_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip12_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip12_r1 <= {main_a7ddrphy_bitslip121, main_a7ddrphy_bitslip12_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip13_value0 <= (main_a7ddrphy_bitslip13_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip13_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip13_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[29], main_a7ddrphy_dfi_p3_wrdata[13], main_a7ddrphy_dfi_p2_wrdata[29], main_a7ddrphy_dfi_p2_wrdata[13], main_a7ddrphy_dfi_p1_wrdata[29], main_a7ddrphy_dfi_p1_wrdata[13], main_a7ddrphy_dfi_p0_wrdata[29], main_a7ddrphy_dfi_p0_wrdata[13]}, main_a7ddrphy_bitslip13_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip13_value1 <= (main_a7ddrphy_bitslip13_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip13_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip13_r1 <= {main_a7ddrphy_bitslip131, main_a7ddrphy_bitslip13_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip14_value0 <= (main_a7ddrphy_bitslip14_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip14_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip14_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[30], main_a7ddrphy_dfi_p3_wrdata[14], main_a7ddrphy_dfi_p2_wrdata[30], main_a7ddrphy_dfi_p2_wrdata[14], main_a7ddrphy_dfi_p1_wrdata[30], main_a7ddrphy_dfi_p1_wrdata[14], main_a7ddrphy_dfi_p0_wrdata[30], main_a7ddrphy_dfi_p0_wrdata[14]}, main_a7ddrphy_bitslip14_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip14_value1 <= (main_a7ddrphy_bitslip14_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip14_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip14_r1 <= {main_a7ddrphy_bitslip141, main_a7ddrphy_bitslip14_r1[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip15_value0 <= (main_a7ddrphy_bitslip15_value0 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_wdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip15_value0 <= 3'd7;
    end
    main_a7ddrphy_bitslip15_r0 <= {{main_a7ddrphy_dfi_p3_wrdata[31], main_a7ddrphy_dfi_p3_wrdata[15], main_a7ddrphy_dfi_p2_wrdata[31], main_a7ddrphy_dfi_p2_wrdata[15], main_a7ddrphy_dfi_p1_wrdata[31], main_a7ddrphy_dfi_p1_wrdata[15], main_a7ddrphy_dfi_p0_wrdata[31], main_a7ddrphy_dfi_p0_wrdata[15]}, main_a7ddrphy_bitslip15_r0[15:8]};
    if ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_re)) begin
        main_a7ddrphy_bitslip15_value1 <= (main_a7ddrphy_bitslip15_value1 + 1'd1);
    end
    if (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_bitslip_rst_re) | main_a7ddrphy_rst_storage)) begin
        main_a7ddrphy_bitslip15_value1 <= 3'd7;
    end
    main_a7ddrphy_bitslip15_r1 <= {main_a7ddrphy_bitslip151, main_a7ddrphy_bitslip15_r1[15:8]};
    main_a7ddrphy_cmd_latency_tappeddelayline0 <= (main_a7ddrphy_dfi_p0_rddata_en | main_a7ddrphy_dfi_p1_rddata_en);
    main_a7ddrphy_cmd_latency_tappeddelayline1 <= main_a7ddrphy_cmd_latency_tappeddelayline0;
    main_a7ddrphy_cmd_latency_tappeddelayline2 <= main_a7ddrphy_cmd_latency_tappeddelayline1;
    main_a7ddrphy_cmd_latency_tappeddelayline3 <= main_a7ddrphy_cmd_latency_tappeddelayline2;
    main_a7ddrphy_cmd_latency_tappeddelayline4 <= main_a7ddrphy_cmd_latency_tappeddelayline3;
    main_a7ddrphy_cmd_latency_tappeddelayline5 <= main_a7ddrphy_cmd_latency_tappeddelayline4;
    main_a7ddrphy_cmd_latency_tappeddelayline6 <= main_a7ddrphy_cmd_latency_tappeddelayline5;
    main_a7ddrphy_cmd_latency_tappeddelayline7 <= main_a7ddrphy_cmd_latency_tappeddelayline6;
    main_a7ddrphy_wrdata_en_tappeddelayline0 <= (main_a7ddrphy_dfi_p0_wrdata_en | main_a7ddrphy_dfi_p1_wrdata_en);
    main_a7ddrphy_wrdata_en_tappeddelayline1 <= main_a7ddrphy_wrdata_en_tappeddelayline0;
    if (main_sdram_csr_dfi_p0_rddata_valid) begin
        main_sdram_phaseinjector0_rddata_status <= main_sdram_csr_dfi_p0_rddata;
    end
    if (main_sdram_csr_dfi_p1_rddata_valid) begin
        main_sdram_phaseinjector1_rddata_status <= main_sdram_csr_dfi_p1_rddata;
    end
    if ((main_sdram_timer_wait & (~main_sdram_timer_done0))) begin
        main_sdram_timer_count1 <= (main_sdram_timer_count1 - 1'd1);
    end else begin
        main_sdram_timer_count1 <= 10'd585;
    end
    main_sdram_postponer_req_o <= 1'd0;
    if (main_sdram_postponer_req_i) begin
        main_sdram_postponer_count <= (main_sdram_postponer_count - 1'd1);
        if ((main_sdram_postponer_count == 1'd0)) begin
            main_sdram_postponer_count <= 1'd0;
            main_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (main_sdram_sequencer_start0) begin
        main_sdram_sequencer_count <= 1'd0;
    end else begin
        if (main_sdram_sequencer_done1) begin
            if ((main_sdram_sequencer_count != 1'd0)) begin
                main_sdram_sequencer_count <= (main_sdram_sequencer_count - 1'd1);
            end
        end
    end
    main_sdram_cmd_payload_a <= 1'd0;
    main_sdram_cmd_payload_ba <= 1'd0;
    main_sdram_cmd_payload_cas <= 1'd0;
    main_sdram_cmd_payload_ras <= 1'd0;
    main_sdram_cmd_payload_we <= 1'd0;
    main_sdram_sequencer_done1 <= 1'd0;
    if ((main_sdram_sequencer_start1 & (main_sdram_sequencer_trigger == 1'd0))) begin
        main_sdram_cmd_payload_a <= 11'd1024;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd1;
        main_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_sdram_sequencer_trigger == 2'd2)) begin
        main_sdram_cmd_payload_a <= 11'd1024;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd1;
        main_sdram_cmd_payload_ras <= 1'd1;
        main_sdram_cmd_payload_we <= 1'd0;
    end
    if ((main_sdram_sequencer_trigger == 4'd13)) begin
        main_sdram_cmd_payload_a <= 1'd0;
        main_sdram_cmd_payload_ba <= 1'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd0;
        main_sdram_sequencer_done1 <= 1'd1;
    end
    if ((main_sdram_sequencer_trigger == 4'd13)) begin
        main_sdram_sequencer_trigger <= 1'd0;
    end else begin
        if ((main_sdram_sequencer_trigger != 1'd0)) begin
            main_sdram_sequencer_trigger <= (main_sdram_sequencer_trigger + 1'd1);
        end else begin
            if (main_sdram_sequencer_start1) begin
                main_sdram_sequencer_trigger <= 1'd1;
            end
        end
    end
    refresher_state <= refresher_next_state;
    if (main_sdram_bankmachine0_row_close) begin
        main_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine0_row_open) begin
            main_sdram_bankmachine0_row_opened <= 1'd1;
            main_sdram_bankmachine0_row <= main_sdram_bankmachine0_source_source_payload_addr[20:8];
        end
    end
    if (((main_sdram_bankmachine0_syncfifo0_we & main_sdram_bankmachine0_syncfifo0_writable) & (~main_sdram_bankmachine0_replace))) begin
        main_sdram_bankmachine0_produce <= (main_sdram_bankmachine0_produce + 1'd1);
    end
    if (main_sdram_bankmachine0_do_read) begin
        main_sdram_bankmachine0_consume <= (main_sdram_bankmachine0_consume + 1'd1);
    end
    if (((main_sdram_bankmachine0_syncfifo0_we & main_sdram_bankmachine0_syncfifo0_writable) & (~main_sdram_bankmachine0_replace))) begin
        if ((~main_sdram_bankmachine0_do_read)) begin
            main_sdram_bankmachine0_level <= (main_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine0_do_read) begin
            main_sdram_bankmachine0_level <= (main_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine0_pipe_valid_source_valid) | main_sdram_bankmachine0_pipe_valid_source_ready)) begin
        main_sdram_bankmachine0_pipe_valid_source_valid <= main_sdram_bankmachine0_pipe_valid_sink_valid;
        main_sdram_bankmachine0_pipe_valid_source_first <= main_sdram_bankmachine0_pipe_valid_sink_first;
        main_sdram_bankmachine0_pipe_valid_source_last <= main_sdram_bankmachine0_pipe_valid_sink_last;
        main_sdram_bankmachine0_pipe_valid_source_payload_we <= main_sdram_bankmachine0_pipe_valid_sink_payload_we;
        main_sdram_bankmachine0_pipe_valid_source_payload_addr <= main_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine0_twtpcon_valid) begin
        main_sdram_bankmachine0_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine0_twtpcon_ready)) begin
            main_sdram_bankmachine0_twtpcon_count <= (main_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine0_state <= bankmachine0_next_state;
    if (main_sdram_bankmachine1_row_close) begin
        main_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine1_row_open) begin
            main_sdram_bankmachine1_row_opened <= 1'd1;
            main_sdram_bankmachine1_row <= main_sdram_bankmachine1_source_source_payload_addr[20:8];
        end
    end
    if (((main_sdram_bankmachine1_syncfifo1_we & main_sdram_bankmachine1_syncfifo1_writable) & (~main_sdram_bankmachine1_replace))) begin
        main_sdram_bankmachine1_produce <= (main_sdram_bankmachine1_produce + 1'd1);
    end
    if (main_sdram_bankmachine1_do_read) begin
        main_sdram_bankmachine1_consume <= (main_sdram_bankmachine1_consume + 1'd1);
    end
    if (((main_sdram_bankmachine1_syncfifo1_we & main_sdram_bankmachine1_syncfifo1_writable) & (~main_sdram_bankmachine1_replace))) begin
        if ((~main_sdram_bankmachine1_do_read)) begin
            main_sdram_bankmachine1_level <= (main_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine1_do_read) begin
            main_sdram_bankmachine1_level <= (main_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine1_pipe_valid_source_valid) | main_sdram_bankmachine1_pipe_valid_source_ready)) begin
        main_sdram_bankmachine1_pipe_valid_source_valid <= main_sdram_bankmachine1_pipe_valid_sink_valid;
        main_sdram_bankmachine1_pipe_valid_source_first <= main_sdram_bankmachine1_pipe_valid_sink_first;
        main_sdram_bankmachine1_pipe_valid_source_last <= main_sdram_bankmachine1_pipe_valid_sink_last;
        main_sdram_bankmachine1_pipe_valid_source_payload_we <= main_sdram_bankmachine1_pipe_valid_sink_payload_we;
        main_sdram_bankmachine1_pipe_valid_source_payload_addr <= main_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine1_twtpcon_valid) begin
        main_sdram_bankmachine1_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine1_twtpcon_ready)) begin
            main_sdram_bankmachine1_twtpcon_count <= (main_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine1_state <= bankmachine1_next_state;
    if (main_sdram_bankmachine2_row_close) begin
        main_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine2_row_open) begin
            main_sdram_bankmachine2_row_opened <= 1'd1;
            main_sdram_bankmachine2_row <= main_sdram_bankmachine2_source_source_payload_addr[20:8];
        end
    end
    if (((main_sdram_bankmachine2_syncfifo2_we & main_sdram_bankmachine2_syncfifo2_writable) & (~main_sdram_bankmachine2_replace))) begin
        main_sdram_bankmachine2_produce <= (main_sdram_bankmachine2_produce + 1'd1);
    end
    if (main_sdram_bankmachine2_do_read) begin
        main_sdram_bankmachine2_consume <= (main_sdram_bankmachine2_consume + 1'd1);
    end
    if (((main_sdram_bankmachine2_syncfifo2_we & main_sdram_bankmachine2_syncfifo2_writable) & (~main_sdram_bankmachine2_replace))) begin
        if ((~main_sdram_bankmachine2_do_read)) begin
            main_sdram_bankmachine2_level <= (main_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine2_do_read) begin
            main_sdram_bankmachine2_level <= (main_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine2_pipe_valid_source_valid) | main_sdram_bankmachine2_pipe_valid_source_ready)) begin
        main_sdram_bankmachine2_pipe_valid_source_valid <= main_sdram_bankmachine2_pipe_valid_sink_valid;
        main_sdram_bankmachine2_pipe_valid_source_first <= main_sdram_bankmachine2_pipe_valid_sink_first;
        main_sdram_bankmachine2_pipe_valid_source_last <= main_sdram_bankmachine2_pipe_valid_sink_last;
        main_sdram_bankmachine2_pipe_valid_source_payload_we <= main_sdram_bankmachine2_pipe_valid_sink_payload_we;
        main_sdram_bankmachine2_pipe_valid_source_payload_addr <= main_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine2_twtpcon_valid) begin
        main_sdram_bankmachine2_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine2_twtpcon_ready)) begin
            main_sdram_bankmachine2_twtpcon_count <= (main_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine2_state <= bankmachine2_next_state;
    if (main_sdram_bankmachine3_row_close) begin
        main_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine3_row_open) begin
            main_sdram_bankmachine3_row_opened <= 1'd1;
            main_sdram_bankmachine3_row <= main_sdram_bankmachine3_source_source_payload_addr[20:8];
        end
    end
    if (((main_sdram_bankmachine3_syncfifo3_we & main_sdram_bankmachine3_syncfifo3_writable) & (~main_sdram_bankmachine3_replace))) begin
        main_sdram_bankmachine3_produce <= (main_sdram_bankmachine3_produce + 1'd1);
    end
    if (main_sdram_bankmachine3_do_read) begin
        main_sdram_bankmachine3_consume <= (main_sdram_bankmachine3_consume + 1'd1);
    end
    if (((main_sdram_bankmachine3_syncfifo3_we & main_sdram_bankmachine3_syncfifo3_writable) & (~main_sdram_bankmachine3_replace))) begin
        if ((~main_sdram_bankmachine3_do_read)) begin
            main_sdram_bankmachine3_level <= (main_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine3_do_read) begin
            main_sdram_bankmachine3_level <= (main_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine3_pipe_valid_source_valid) | main_sdram_bankmachine3_pipe_valid_source_ready)) begin
        main_sdram_bankmachine3_pipe_valid_source_valid <= main_sdram_bankmachine3_pipe_valid_sink_valid;
        main_sdram_bankmachine3_pipe_valid_source_first <= main_sdram_bankmachine3_pipe_valid_sink_first;
        main_sdram_bankmachine3_pipe_valid_source_last <= main_sdram_bankmachine3_pipe_valid_sink_last;
        main_sdram_bankmachine3_pipe_valid_source_payload_we <= main_sdram_bankmachine3_pipe_valid_sink_payload_we;
        main_sdram_bankmachine3_pipe_valid_source_payload_addr <= main_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine3_twtpcon_valid) begin
        main_sdram_bankmachine3_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine3_twtpcon_ready)) begin
            main_sdram_bankmachine3_twtpcon_count <= (main_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine3_state <= bankmachine3_next_state;
    if (main_sdram_bankmachine4_row_close) begin
        main_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine4_row_open) begin
            main_sdram_bankmachine4_row_opened <= 1'd1;
            main_sdram_bankmachine4_row <= main_sdram_bankmachine4_source_source_payload_addr[20:8];
        end
    end
    if (((main_sdram_bankmachine4_syncfifo4_we & main_sdram_bankmachine4_syncfifo4_writable) & (~main_sdram_bankmachine4_replace))) begin
        main_sdram_bankmachine4_produce <= (main_sdram_bankmachine4_produce + 1'd1);
    end
    if (main_sdram_bankmachine4_do_read) begin
        main_sdram_bankmachine4_consume <= (main_sdram_bankmachine4_consume + 1'd1);
    end
    if (((main_sdram_bankmachine4_syncfifo4_we & main_sdram_bankmachine4_syncfifo4_writable) & (~main_sdram_bankmachine4_replace))) begin
        if ((~main_sdram_bankmachine4_do_read)) begin
            main_sdram_bankmachine4_level <= (main_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine4_do_read) begin
            main_sdram_bankmachine4_level <= (main_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine4_pipe_valid_source_valid) | main_sdram_bankmachine4_pipe_valid_source_ready)) begin
        main_sdram_bankmachine4_pipe_valid_source_valid <= main_sdram_bankmachine4_pipe_valid_sink_valid;
        main_sdram_bankmachine4_pipe_valid_source_first <= main_sdram_bankmachine4_pipe_valid_sink_first;
        main_sdram_bankmachine4_pipe_valid_source_last <= main_sdram_bankmachine4_pipe_valid_sink_last;
        main_sdram_bankmachine4_pipe_valid_source_payload_we <= main_sdram_bankmachine4_pipe_valid_sink_payload_we;
        main_sdram_bankmachine4_pipe_valid_source_payload_addr <= main_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine4_twtpcon_valid) begin
        main_sdram_bankmachine4_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine4_twtpcon_ready)) begin
            main_sdram_bankmachine4_twtpcon_count <= (main_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine4_state <= bankmachine4_next_state;
    if (main_sdram_bankmachine5_row_close) begin
        main_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine5_row_open) begin
            main_sdram_bankmachine5_row_opened <= 1'd1;
            main_sdram_bankmachine5_row <= main_sdram_bankmachine5_source_source_payload_addr[20:8];
        end
    end
    if (((main_sdram_bankmachine5_syncfifo5_we & main_sdram_bankmachine5_syncfifo5_writable) & (~main_sdram_bankmachine5_replace))) begin
        main_sdram_bankmachine5_produce <= (main_sdram_bankmachine5_produce + 1'd1);
    end
    if (main_sdram_bankmachine5_do_read) begin
        main_sdram_bankmachine5_consume <= (main_sdram_bankmachine5_consume + 1'd1);
    end
    if (((main_sdram_bankmachine5_syncfifo5_we & main_sdram_bankmachine5_syncfifo5_writable) & (~main_sdram_bankmachine5_replace))) begin
        if ((~main_sdram_bankmachine5_do_read)) begin
            main_sdram_bankmachine5_level <= (main_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine5_do_read) begin
            main_sdram_bankmachine5_level <= (main_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine5_pipe_valid_source_valid) | main_sdram_bankmachine5_pipe_valid_source_ready)) begin
        main_sdram_bankmachine5_pipe_valid_source_valid <= main_sdram_bankmachine5_pipe_valid_sink_valid;
        main_sdram_bankmachine5_pipe_valid_source_first <= main_sdram_bankmachine5_pipe_valid_sink_first;
        main_sdram_bankmachine5_pipe_valid_source_last <= main_sdram_bankmachine5_pipe_valid_sink_last;
        main_sdram_bankmachine5_pipe_valid_source_payload_we <= main_sdram_bankmachine5_pipe_valid_sink_payload_we;
        main_sdram_bankmachine5_pipe_valid_source_payload_addr <= main_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine5_twtpcon_valid) begin
        main_sdram_bankmachine5_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine5_twtpcon_ready)) begin
            main_sdram_bankmachine5_twtpcon_count <= (main_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine5_state <= bankmachine5_next_state;
    if (main_sdram_bankmachine6_row_close) begin
        main_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine6_row_open) begin
            main_sdram_bankmachine6_row_opened <= 1'd1;
            main_sdram_bankmachine6_row <= main_sdram_bankmachine6_source_source_payload_addr[20:8];
        end
    end
    if (((main_sdram_bankmachine6_syncfifo6_we & main_sdram_bankmachine6_syncfifo6_writable) & (~main_sdram_bankmachine6_replace))) begin
        main_sdram_bankmachine6_produce <= (main_sdram_bankmachine6_produce + 1'd1);
    end
    if (main_sdram_bankmachine6_do_read) begin
        main_sdram_bankmachine6_consume <= (main_sdram_bankmachine6_consume + 1'd1);
    end
    if (((main_sdram_bankmachine6_syncfifo6_we & main_sdram_bankmachine6_syncfifo6_writable) & (~main_sdram_bankmachine6_replace))) begin
        if ((~main_sdram_bankmachine6_do_read)) begin
            main_sdram_bankmachine6_level <= (main_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine6_do_read) begin
            main_sdram_bankmachine6_level <= (main_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine6_pipe_valid_source_valid) | main_sdram_bankmachine6_pipe_valid_source_ready)) begin
        main_sdram_bankmachine6_pipe_valid_source_valid <= main_sdram_bankmachine6_pipe_valid_sink_valid;
        main_sdram_bankmachine6_pipe_valid_source_first <= main_sdram_bankmachine6_pipe_valid_sink_first;
        main_sdram_bankmachine6_pipe_valid_source_last <= main_sdram_bankmachine6_pipe_valid_sink_last;
        main_sdram_bankmachine6_pipe_valid_source_payload_we <= main_sdram_bankmachine6_pipe_valid_sink_payload_we;
        main_sdram_bankmachine6_pipe_valid_source_payload_addr <= main_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine6_twtpcon_valid) begin
        main_sdram_bankmachine6_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine6_twtpcon_ready)) begin
            main_sdram_bankmachine6_twtpcon_count <= (main_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine6_state <= bankmachine6_next_state;
    if (main_sdram_bankmachine7_row_close) begin
        main_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (main_sdram_bankmachine7_row_open) begin
            main_sdram_bankmachine7_row_opened <= 1'd1;
            main_sdram_bankmachine7_row <= main_sdram_bankmachine7_source_source_payload_addr[20:8];
        end
    end
    if (((main_sdram_bankmachine7_syncfifo7_we & main_sdram_bankmachine7_syncfifo7_writable) & (~main_sdram_bankmachine7_replace))) begin
        main_sdram_bankmachine7_produce <= (main_sdram_bankmachine7_produce + 1'd1);
    end
    if (main_sdram_bankmachine7_do_read) begin
        main_sdram_bankmachine7_consume <= (main_sdram_bankmachine7_consume + 1'd1);
    end
    if (((main_sdram_bankmachine7_syncfifo7_we & main_sdram_bankmachine7_syncfifo7_writable) & (~main_sdram_bankmachine7_replace))) begin
        if ((~main_sdram_bankmachine7_do_read)) begin
            main_sdram_bankmachine7_level <= (main_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (main_sdram_bankmachine7_do_read) begin
            main_sdram_bankmachine7_level <= (main_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~main_sdram_bankmachine7_pipe_valid_source_valid) | main_sdram_bankmachine7_pipe_valid_source_ready)) begin
        main_sdram_bankmachine7_pipe_valid_source_valid <= main_sdram_bankmachine7_pipe_valid_sink_valid;
        main_sdram_bankmachine7_pipe_valid_source_first <= main_sdram_bankmachine7_pipe_valid_sink_first;
        main_sdram_bankmachine7_pipe_valid_source_last <= main_sdram_bankmachine7_pipe_valid_sink_last;
        main_sdram_bankmachine7_pipe_valid_source_payload_we <= main_sdram_bankmachine7_pipe_valid_sink_payload_we;
        main_sdram_bankmachine7_pipe_valid_source_payload_addr <= main_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (main_sdram_bankmachine7_twtpcon_valid) begin
        main_sdram_bankmachine7_twtpcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            main_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_bankmachine7_twtpcon_ready)) begin
            main_sdram_bankmachine7_twtpcon_count <= (main_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((main_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
                main_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine7_state <= bankmachine7_next_state;
    if ((~main_sdram_en0)) begin
        main_sdram_time0 <= 5'd31;
    end else begin
        if ((~main_sdram_max_time0)) begin
            main_sdram_time0 <= (main_sdram_time0 - 1'd1);
        end
    end
    if ((~main_sdram_en1)) begin
        main_sdram_time1 <= 4'd15;
    end else begin
        if ((~main_sdram_max_time1)) begin
            main_sdram_time1 <= (main_sdram_time1 - 1'd1);
        end
    end
    if (main_sdram_choose_cmd_ce) begin
        case (main_sdram_choose_cmd_grant)
            1'd0: begin
                if (main_sdram_choose_cmd_request[1]) begin
                    main_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (main_sdram_choose_cmd_request[2]) begin
                        main_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (main_sdram_choose_cmd_request[3]) begin
                            main_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (main_sdram_choose_cmd_request[4]) begin
                                main_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (main_sdram_choose_cmd_request[5]) begin
                                    main_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (main_sdram_choose_cmd_request[6]) begin
                                        main_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[7]) begin
                                            main_sdram_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_sdram_choose_cmd_request[2]) begin
                    main_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (main_sdram_choose_cmd_request[3]) begin
                        main_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (main_sdram_choose_cmd_request[4]) begin
                            main_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (main_sdram_choose_cmd_request[5]) begin
                                main_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (main_sdram_choose_cmd_request[6]) begin
                                    main_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (main_sdram_choose_cmd_request[7]) begin
                                        main_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[0]) begin
                                            main_sdram_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_sdram_choose_cmd_request[3]) begin
                    main_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (main_sdram_choose_cmd_request[4]) begin
                        main_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (main_sdram_choose_cmd_request[5]) begin
                            main_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (main_sdram_choose_cmd_request[6]) begin
                                main_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (main_sdram_choose_cmd_request[7]) begin
                                    main_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (main_sdram_choose_cmd_request[0]) begin
                                        main_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[1]) begin
                                            main_sdram_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_sdram_choose_cmd_request[4]) begin
                    main_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (main_sdram_choose_cmd_request[5]) begin
                        main_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (main_sdram_choose_cmd_request[6]) begin
                            main_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (main_sdram_choose_cmd_request[7]) begin
                                main_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (main_sdram_choose_cmd_request[0]) begin
                                    main_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (main_sdram_choose_cmd_request[1]) begin
                                        main_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[2]) begin
                                            main_sdram_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_sdram_choose_cmd_request[5]) begin
                    main_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (main_sdram_choose_cmd_request[6]) begin
                        main_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (main_sdram_choose_cmd_request[7]) begin
                            main_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (main_sdram_choose_cmd_request[0]) begin
                                main_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (main_sdram_choose_cmd_request[1]) begin
                                    main_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (main_sdram_choose_cmd_request[2]) begin
                                        main_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[3]) begin
                                            main_sdram_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_sdram_choose_cmd_request[6]) begin
                    main_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (main_sdram_choose_cmd_request[7]) begin
                        main_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (main_sdram_choose_cmd_request[0]) begin
                            main_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (main_sdram_choose_cmd_request[1]) begin
                                main_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (main_sdram_choose_cmd_request[2]) begin
                                    main_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (main_sdram_choose_cmd_request[3]) begin
                                        main_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[4]) begin
                                            main_sdram_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_sdram_choose_cmd_request[7]) begin
                    main_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (main_sdram_choose_cmd_request[0]) begin
                        main_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (main_sdram_choose_cmd_request[1]) begin
                            main_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (main_sdram_choose_cmd_request[2]) begin
                                main_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (main_sdram_choose_cmd_request[3]) begin
                                    main_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (main_sdram_choose_cmd_request[4]) begin
                                        main_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[5]) begin
                                            main_sdram_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_sdram_choose_cmd_request[0]) begin
                    main_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (main_sdram_choose_cmd_request[1]) begin
                        main_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (main_sdram_choose_cmd_request[2]) begin
                            main_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (main_sdram_choose_cmd_request[3]) begin
                                main_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (main_sdram_choose_cmd_request[4]) begin
                                    main_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (main_sdram_choose_cmd_request[5]) begin
                                        main_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (main_sdram_choose_cmd_request[6]) begin
                                            main_sdram_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (main_sdram_choose_req_ce) begin
        case (main_sdram_choose_req_grant)
            1'd0: begin
                if (main_sdram_choose_req_request[1]) begin
                    main_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (main_sdram_choose_req_request[2]) begin
                        main_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (main_sdram_choose_req_request[3]) begin
                            main_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (main_sdram_choose_req_request[4]) begin
                                main_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (main_sdram_choose_req_request[5]) begin
                                    main_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (main_sdram_choose_req_request[6]) begin
                                        main_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (main_sdram_choose_req_request[7]) begin
                                            main_sdram_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_sdram_choose_req_request[2]) begin
                    main_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (main_sdram_choose_req_request[3]) begin
                        main_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (main_sdram_choose_req_request[4]) begin
                            main_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (main_sdram_choose_req_request[5]) begin
                                main_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (main_sdram_choose_req_request[6]) begin
                                    main_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (main_sdram_choose_req_request[7]) begin
                                        main_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (main_sdram_choose_req_request[0]) begin
                                            main_sdram_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_sdram_choose_req_request[3]) begin
                    main_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (main_sdram_choose_req_request[4]) begin
                        main_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (main_sdram_choose_req_request[5]) begin
                            main_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (main_sdram_choose_req_request[6]) begin
                                main_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (main_sdram_choose_req_request[7]) begin
                                    main_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (main_sdram_choose_req_request[0]) begin
                                        main_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (main_sdram_choose_req_request[1]) begin
                                            main_sdram_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_sdram_choose_req_request[4]) begin
                    main_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (main_sdram_choose_req_request[5]) begin
                        main_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (main_sdram_choose_req_request[6]) begin
                            main_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (main_sdram_choose_req_request[7]) begin
                                main_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (main_sdram_choose_req_request[0]) begin
                                    main_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (main_sdram_choose_req_request[1]) begin
                                        main_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (main_sdram_choose_req_request[2]) begin
                                            main_sdram_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_sdram_choose_req_request[5]) begin
                    main_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (main_sdram_choose_req_request[6]) begin
                        main_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (main_sdram_choose_req_request[7]) begin
                            main_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (main_sdram_choose_req_request[0]) begin
                                main_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (main_sdram_choose_req_request[1]) begin
                                    main_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (main_sdram_choose_req_request[2]) begin
                                        main_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (main_sdram_choose_req_request[3]) begin
                                            main_sdram_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_sdram_choose_req_request[6]) begin
                    main_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (main_sdram_choose_req_request[7]) begin
                        main_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (main_sdram_choose_req_request[0]) begin
                            main_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (main_sdram_choose_req_request[1]) begin
                                main_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (main_sdram_choose_req_request[2]) begin
                                    main_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (main_sdram_choose_req_request[3]) begin
                                        main_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (main_sdram_choose_req_request[4]) begin
                                            main_sdram_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_sdram_choose_req_request[7]) begin
                    main_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (main_sdram_choose_req_request[0]) begin
                        main_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (main_sdram_choose_req_request[1]) begin
                            main_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (main_sdram_choose_req_request[2]) begin
                                main_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (main_sdram_choose_req_request[3]) begin
                                    main_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (main_sdram_choose_req_request[4]) begin
                                        main_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (main_sdram_choose_req_request[5]) begin
                                            main_sdram_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_sdram_choose_req_request[0]) begin
                    main_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (main_sdram_choose_req_request[1]) begin
                        main_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (main_sdram_choose_req_request[2]) begin
                            main_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (main_sdram_choose_req_request[3]) begin
                                main_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (main_sdram_choose_req_request[4]) begin
                                    main_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (main_sdram_choose_req_request[5]) begin
                                        main_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (main_sdram_choose_req_request[6]) begin
                                            main_sdram_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    main_sdram_dfi_p0_cs_n <= 1'd0;
    main_sdram_dfi_p0_bank <= self0;
    main_sdram_dfi_p0_address <= self1;
    main_sdram_dfi_p0_cas_n <= (~self2);
    main_sdram_dfi_p0_ras_n <= (~self3);
    main_sdram_dfi_p0_we_n <= (~self4);
    main_sdram_dfi_p0_rddata_en <= self5;
    main_sdram_dfi_p0_wrdata_en <= self6;
    main_sdram_dfi_p1_cs_n <= 1'd0;
    main_sdram_dfi_p1_bank <= self7;
    main_sdram_dfi_p1_address <= self8;
    main_sdram_dfi_p1_cas_n <= (~self9);
    main_sdram_dfi_p1_ras_n <= (~self10);
    main_sdram_dfi_p1_we_n <= (~self11);
    main_sdram_dfi_p1_rddata_en <= self12;
    main_sdram_dfi_p1_wrdata_en <= self13;
    if (main_sdram_tccdcon_valid) begin
        main_sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            main_sdram_tccdcon_ready <= 1'd1;
        end else begin
            main_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_tccdcon_ready)) begin
            main_sdram_tccdcon_count <= (main_sdram_tccdcon_count - 1'd1);
            if ((main_sdram_tccdcon_count == 1'd1)) begin
                main_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (main_sdram_twtrcon_valid) begin
        main_sdram_twtrcon_count <= 2'd3;
        if (1'd0) begin
            main_sdram_twtrcon_ready <= 1'd1;
        end else begin
            main_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_sdram_twtrcon_ready)) begin
            main_sdram_twtrcon_count <= (main_sdram_twtrcon_count - 1'd1);
            if ((main_sdram_twtrcon_count == 1'd1)) begin
                main_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    multiplexer_state <= multiplexer_next_state;
    new_master_wdata_ready0 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd0) & main_sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd0) & main_sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd0) & main_sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd0) & main_sdram_interface_bank3_wdata_ready)) | ((roundrobin4_grant == 1'd0) & main_sdram_interface_bank4_wdata_ready)) | ((roundrobin5_grant == 1'd0) & main_sdram_interface_bank5_wdata_ready)) | ((roundrobin6_grant == 1'd0) & main_sdram_interface_bank6_wdata_ready)) | ((roundrobin7_grant == 1'd0) & main_sdram_interface_bank7_wdata_ready));
    new_master_wdata_ready1 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd1) & main_sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd1) & main_sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd1) & main_sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd1) & main_sdram_interface_bank3_wdata_ready)) | ((roundrobin4_grant == 1'd1) & main_sdram_interface_bank4_wdata_ready)) | ((roundrobin5_grant == 1'd1) & main_sdram_interface_bank5_wdata_ready)) | ((roundrobin6_grant == 1'd1) & main_sdram_interface_bank6_wdata_ready)) | ((roundrobin7_grant == 1'd1) & main_sdram_interface_bank7_wdata_ready));
    new_master_wdata_ready2 <= ((((((((1'd0 | ((roundrobin0_grant == 2'd2) & main_sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 2'd2) & main_sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 2'd2) & main_sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 2'd2) & main_sdram_interface_bank3_wdata_ready)) | ((roundrobin4_grant == 2'd2) & main_sdram_interface_bank4_wdata_ready)) | ((roundrobin5_grant == 2'd2) & main_sdram_interface_bank5_wdata_ready)) | ((roundrobin6_grant == 2'd2) & main_sdram_interface_bank6_wdata_ready)) | ((roundrobin7_grant == 2'd2) & main_sdram_interface_bank7_wdata_ready));
    new_master_rdata_valid0 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd0) & main_sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd0) & main_sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd0) & main_sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd0) & main_sdram_interface_bank3_rdata_valid)) | ((roundrobin4_grant == 1'd0) & main_sdram_interface_bank4_rdata_valid)) | ((roundrobin5_grant == 1'd0) & main_sdram_interface_bank5_rdata_valid)) | ((roundrobin6_grant == 1'd0) & main_sdram_interface_bank6_rdata_valid)) | ((roundrobin7_grant == 1'd0) & main_sdram_interface_bank7_rdata_valid));
    new_master_rdata_valid1 <= new_master_rdata_valid0;
    new_master_rdata_valid2 <= new_master_rdata_valid1;
    new_master_rdata_valid3 <= new_master_rdata_valid2;
    new_master_rdata_valid4 <= new_master_rdata_valid3;
    new_master_rdata_valid5 <= new_master_rdata_valid4;
    new_master_rdata_valid6 <= new_master_rdata_valid5;
    new_master_rdata_valid7 <= new_master_rdata_valid6;
    new_master_rdata_valid8 <= new_master_rdata_valid7;
    new_master_rdata_valid9 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd1) & main_sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd1) & main_sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd1) & main_sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd1) & main_sdram_interface_bank3_rdata_valid)) | ((roundrobin4_grant == 1'd1) & main_sdram_interface_bank4_rdata_valid)) | ((roundrobin5_grant == 1'd1) & main_sdram_interface_bank5_rdata_valid)) | ((roundrobin6_grant == 1'd1) & main_sdram_interface_bank6_rdata_valid)) | ((roundrobin7_grant == 1'd1) & main_sdram_interface_bank7_rdata_valid));
    new_master_rdata_valid10 <= new_master_rdata_valid9;
    new_master_rdata_valid11 <= new_master_rdata_valid10;
    new_master_rdata_valid12 <= new_master_rdata_valid11;
    new_master_rdata_valid13 <= new_master_rdata_valid12;
    new_master_rdata_valid14 <= new_master_rdata_valid13;
    new_master_rdata_valid15 <= new_master_rdata_valid14;
    new_master_rdata_valid16 <= new_master_rdata_valid15;
    new_master_rdata_valid17 <= new_master_rdata_valid16;
    new_master_rdata_valid18 <= ((((((((1'd0 | ((roundrobin0_grant == 2'd2) & main_sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 2'd2) & main_sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 2'd2) & main_sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 2'd2) & main_sdram_interface_bank3_rdata_valid)) | ((roundrobin4_grant == 2'd2) & main_sdram_interface_bank4_rdata_valid)) | ((roundrobin5_grant == 2'd2) & main_sdram_interface_bank5_rdata_valid)) | ((roundrobin6_grant == 2'd2) & main_sdram_interface_bank6_rdata_valid)) | ((roundrobin7_grant == 2'd2) & main_sdram_interface_bank7_rdata_valid));
    new_master_rdata_valid19 <= new_master_rdata_valid18;
    new_master_rdata_valid20 <= new_master_rdata_valid19;
    new_master_rdata_valid21 <= new_master_rdata_valid20;
    new_master_rdata_valid22 <= new_master_rdata_valid21;
    new_master_rdata_valid23 <= new_master_rdata_valid22;
    new_master_rdata_valid24 <= new_master_rdata_valid23;
    new_master_rdata_valid25 <= new_master_rdata_valid24;
    new_master_rdata_valid26 <= new_master_rdata_valid25;
    if (roundrobin0_ce) begin
        case (roundrobin0_grant)
            1'd0: begin
                if (roundrobin0_request[1]) begin
                    roundrobin0_grant <= 1'd1;
                end else begin
                    if (roundrobin0_request[2]) begin
                        roundrobin0_grant <= 2'd2;
                    end
                end
            end
            1'd1: begin
                if (roundrobin0_request[2]) begin
                    roundrobin0_grant <= 2'd2;
                end else begin
                    if (roundrobin0_request[0]) begin
                        roundrobin0_grant <= 1'd0;
                    end
                end
            end
            2'd2: begin
                if (roundrobin0_request[0]) begin
                    roundrobin0_grant <= 1'd0;
                end else begin
                    if (roundrobin0_request[1]) begin
                        roundrobin0_grant <= 1'd1;
                    end
                end
            end
        endcase
    end
    if (roundrobin1_ce) begin
        case (roundrobin1_grant)
            1'd0: begin
                if (roundrobin1_request[1]) begin
                    roundrobin1_grant <= 1'd1;
                end else begin
                    if (roundrobin1_request[2]) begin
                        roundrobin1_grant <= 2'd2;
                    end
                end
            end
            1'd1: begin
                if (roundrobin1_request[2]) begin
                    roundrobin1_grant <= 2'd2;
                end else begin
                    if (roundrobin1_request[0]) begin
                        roundrobin1_grant <= 1'd0;
                    end
                end
            end
            2'd2: begin
                if (roundrobin1_request[0]) begin
                    roundrobin1_grant <= 1'd0;
                end else begin
                    if (roundrobin1_request[1]) begin
                        roundrobin1_grant <= 1'd1;
                    end
                end
            end
        endcase
    end
    if (roundrobin2_ce) begin
        case (roundrobin2_grant)
            1'd0: begin
                if (roundrobin2_request[1]) begin
                    roundrobin2_grant <= 1'd1;
                end else begin
                    if (roundrobin2_request[2]) begin
                        roundrobin2_grant <= 2'd2;
                    end
                end
            end
            1'd1: begin
                if (roundrobin2_request[2]) begin
                    roundrobin2_grant <= 2'd2;
                end else begin
                    if (roundrobin2_request[0]) begin
                        roundrobin2_grant <= 1'd0;
                    end
                end
            end
            2'd2: begin
                if (roundrobin2_request[0]) begin
                    roundrobin2_grant <= 1'd0;
                end else begin
                    if (roundrobin2_request[1]) begin
                        roundrobin2_grant <= 1'd1;
                    end
                end
            end
        endcase
    end
    if (roundrobin3_ce) begin
        case (roundrobin3_grant)
            1'd0: begin
                if (roundrobin3_request[1]) begin
                    roundrobin3_grant <= 1'd1;
                end else begin
                    if (roundrobin3_request[2]) begin
                        roundrobin3_grant <= 2'd2;
                    end
                end
            end
            1'd1: begin
                if (roundrobin3_request[2]) begin
                    roundrobin3_grant <= 2'd2;
                end else begin
                    if (roundrobin3_request[0]) begin
                        roundrobin3_grant <= 1'd0;
                    end
                end
            end
            2'd2: begin
                if (roundrobin3_request[0]) begin
                    roundrobin3_grant <= 1'd0;
                end else begin
                    if (roundrobin3_request[1]) begin
                        roundrobin3_grant <= 1'd1;
                    end
                end
            end
        endcase
    end
    if (roundrobin4_ce) begin
        case (roundrobin4_grant)
            1'd0: begin
                if (roundrobin4_request[1]) begin
                    roundrobin4_grant <= 1'd1;
                end else begin
                    if (roundrobin4_request[2]) begin
                        roundrobin4_grant <= 2'd2;
                    end
                end
            end
            1'd1: begin
                if (roundrobin4_request[2]) begin
                    roundrobin4_grant <= 2'd2;
                end else begin
                    if (roundrobin4_request[0]) begin
                        roundrobin4_grant <= 1'd0;
                    end
                end
            end
            2'd2: begin
                if (roundrobin4_request[0]) begin
                    roundrobin4_grant <= 1'd0;
                end else begin
                    if (roundrobin4_request[1]) begin
                        roundrobin4_grant <= 1'd1;
                    end
                end
            end
        endcase
    end
    if (roundrobin5_ce) begin
        case (roundrobin5_grant)
            1'd0: begin
                if (roundrobin5_request[1]) begin
                    roundrobin5_grant <= 1'd1;
                end else begin
                    if (roundrobin5_request[2]) begin
                        roundrobin5_grant <= 2'd2;
                    end
                end
            end
            1'd1: begin
                if (roundrobin5_request[2]) begin
                    roundrobin5_grant <= 2'd2;
                end else begin
                    if (roundrobin5_request[0]) begin
                        roundrobin5_grant <= 1'd0;
                    end
                end
            end
            2'd2: begin
                if (roundrobin5_request[0]) begin
                    roundrobin5_grant <= 1'd0;
                end else begin
                    if (roundrobin5_request[1]) begin
                        roundrobin5_grant <= 1'd1;
                    end
                end
            end
        endcase
    end
    if (roundrobin6_ce) begin
        case (roundrobin6_grant)
            1'd0: begin
                if (roundrobin6_request[1]) begin
                    roundrobin6_grant <= 1'd1;
                end else begin
                    if (roundrobin6_request[2]) begin
                        roundrobin6_grant <= 2'd2;
                    end
                end
            end
            1'd1: begin
                if (roundrobin6_request[2]) begin
                    roundrobin6_grant <= 2'd2;
                end else begin
                    if (roundrobin6_request[0]) begin
                        roundrobin6_grant <= 1'd0;
                    end
                end
            end
            2'd2: begin
                if (roundrobin6_request[0]) begin
                    roundrobin6_grant <= 1'd0;
                end else begin
                    if (roundrobin6_request[1]) begin
                        roundrobin6_grant <= 1'd1;
                    end
                end
            end
        endcase
    end
    if (roundrobin7_ce) begin
        case (roundrobin7_grant)
            1'd0: begin
                if (roundrobin7_request[1]) begin
                    roundrobin7_grant <= 1'd1;
                end else begin
                    if (roundrobin7_request[2]) begin
                        roundrobin7_grant <= 2'd2;
                    end
                end
            end
            1'd1: begin
                if (roundrobin7_request[2]) begin
                    roundrobin7_grant <= 2'd2;
                end else begin
                    if (roundrobin7_request[0]) begin
                        roundrobin7_grant <= 1'd0;
                    end
                end
            end
            2'd2: begin
                if (roundrobin7_request[0]) begin
                    roundrobin7_grant <= 1'd0;
                end else begin
                    if (roundrobin7_request[1]) begin
                        roundrobin7_grant <= 1'd1;
                    end
                end
            end
        endcase
    end
    if (main_ethphy_counter_ce) begin
        main_ethphy_counter <= (main_ethphy_counter + 1'd1);
    end
    main_core_tx_cdc_cdc_graycounter0_q_binary <= main_core_tx_cdc_cdc_graycounter0_q_next_binary;
    main_core_tx_cdc_cdc_graycounter0_q <= main_core_tx_cdc_cdc_graycounter0_q_next;
    if (main_core_pulsesynchronizer0_o) begin
        main_core_preamble_errors_status <= (main_core_preamble_errors_status + 1'd1);
    end
    if (main_core_pulsesynchronizer1_o) begin
        main_core_crc_errors_status <= (main_core_crc_errors_status + 1'd1);
    end
    main_core_pulsesynchronizer0_toggle_o_r <= main_core_pulsesynchronizer0_toggle_o;
    main_core_pulsesynchronizer1_toggle_o_r <= main_core_pulsesynchronizer1_toggle_o;
    main_core_rx_cdc_cdc_graycounter1_q_binary <= main_core_rx_cdc_cdc_graycounter1_q_next_binary;
    main_core_rx_cdc_cdc_graycounter1_q <= main_core_rx_cdc_cdc_graycounter1_q_next;
    if (((main_wishbone_interface_writer_stat_fifo_syncfifo_we & main_wishbone_interface_writer_stat_fifo_syncfifo_writable) & (~main_wishbone_interface_writer_stat_fifo_replace))) begin
        main_wishbone_interface_writer_stat_fifo_produce <= (main_wishbone_interface_writer_stat_fifo_produce + 1'd1);
    end
    if (main_wishbone_interface_writer_stat_fifo_do_read) begin
        main_wishbone_interface_writer_stat_fifo_consume <= (main_wishbone_interface_writer_stat_fifo_consume + 1'd1);
    end
    if (((main_wishbone_interface_writer_stat_fifo_syncfifo_we & main_wishbone_interface_writer_stat_fifo_syncfifo_writable) & (~main_wishbone_interface_writer_stat_fifo_replace))) begin
        if ((~main_wishbone_interface_writer_stat_fifo_do_read)) begin
            main_wishbone_interface_writer_stat_fifo_level <= (main_wishbone_interface_writer_stat_fifo_level + 1'd1);
        end
    end else begin
        if (main_wishbone_interface_writer_stat_fifo_do_read) begin
            main_wishbone_interface_writer_stat_fifo_level <= (main_wishbone_interface_writer_stat_fifo_level - 1'd1);
        end
    end
    clockdomainsrenamer_liteethmacsramwriter_state <= clockdomainsrenamer_liteethmacsramwriter_next_state;
    if (main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value_ce) begin
        main_wishbone_interface_writer_length <= main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value;
    end
    if (main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value_ce) begin
        main_wishbone_interface_writer_errors_status <= main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value;
    end
    if (main_wishbone_interface_writer_slot_clockdomainsrenamer0_liteethmacsramwriter_next_value_ce) begin
        main_wishbone_interface_writer_slot <= main_wishbone_interface_writer_slot_clockdomainsrenamer0_liteethmacsramwriter_next_value;
    end
    if (main_wishbone_interface_reader_eventsourcepulse_clear) begin
        main_wishbone_interface_reader_eventsourcepulse_pending <= 1'd0;
    end
    if (main_wishbone_interface_reader_eventsourcepulse_trigger) begin
        main_wishbone_interface_reader_eventsourcepulse_pending <= 1'd1;
    end
    if (((main_wishbone_interface_reader_cmd_fifo_syncfifo_we & main_wishbone_interface_reader_cmd_fifo_syncfifo_writable) & (~main_wishbone_interface_reader_cmd_fifo_replace))) begin
        main_wishbone_interface_reader_cmd_fifo_produce <= (main_wishbone_interface_reader_cmd_fifo_produce + 1'd1);
    end
    if (main_wishbone_interface_reader_cmd_fifo_do_read) begin
        main_wishbone_interface_reader_cmd_fifo_consume <= (main_wishbone_interface_reader_cmd_fifo_consume + 1'd1);
    end
    if (((main_wishbone_interface_reader_cmd_fifo_syncfifo_we & main_wishbone_interface_reader_cmd_fifo_syncfifo_writable) & (~main_wishbone_interface_reader_cmd_fifo_replace))) begin
        if ((~main_wishbone_interface_reader_cmd_fifo_do_read)) begin
            main_wishbone_interface_reader_cmd_fifo_level <= (main_wishbone_interface_reader_cmd_fifo_level + 1'd1);
        end
    end else begin
        if (main_wishbone_interface_reader_cmd_fifo_do_read) begin
            main_wishbone_interface_reader_cmd_fifo_level <= (main_wishbone_interface_reader_cmd_fifo_level - 1'd1);
        end
    end
    clockdomainsrenamer_liteethmacsramreader_state <= clockdomainsrenamer_liteethmacsramreader_next_state;
    if (main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value_ce) begin
        main_wishbone_interface_reader_length <= main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value;
    end
    main_wishbone_interface_interface0_ack <= 1'd0;
    if (((main_wishbone_interface_interface0_cyc & main_wishbone_interface_interface0_stb) & ((~main_wishbone_interface_interface0_ack) | main_wishbone_interface_sram0_adr_burst))) begin
        main_wishbone_interface_interface0_ack <= 1'd1;
    end
    main_wishbone_interface_interface1_ack <= 1'd0;
    if (((main_wishbone_interface_interface1_cyc & main_wishbone_interface_interface1_stb) & ((~main_wishbone_interface_interface1_ack) | main_wishbone_interface_sram1_adr_burst))) begin
        main_wishbone_interface_interface1_ack <= 1'd1;
    end
    main_wishbone_interface_decoder0_slaves <= main_wishbone_interface_decoder0_master;
    main_wishbone_interface_interface2_ack <= 1'd0;
    if (((main_wishbone_interface_interface2_cyc & main_wishbone_interface_interface2_stb) & ((~main_wishbone_interface_interface2_ack) | main_wishbone_interface_sram2_adr_burst))) begin
        main_wishbone_interface_interface2_ack <= 1'd1;
    end
    main_wishbone_interface_interface3_ack <= 1'd0;
    if (((main_wishbone_interface_interface3_cyc & main_wishbone_interface_interface3_stb) & ((~main_wishbone_interface_interface3_ack) | main_wishbone_interface_sram3_adr_burst))) begin
        main_wishbone_interface_interface3_ack <= 1'd1;
    end
    main_wishbone_interface_decoder1_slaves <= main_wishbone_interface_decoder1_master;
    if (((main_vfb_dma_res_fifo_syncfifo_we & main_vfb_dma_res_fifo_syncfifo_writable) & (~main_vfb_dma_res_fifo_replace))) begin
        main_vfb_dma_res_fifo_produce <= (main_vfb_dma_res_fifo_produce + 1'd1);
    end
    if (main_vfb_dma_res_fifo_do_read) begin
        main_vfb_dma_res_fifo_consume <= (main_vfb_dma_res_fifo_consume + 1'd1);
    end
    if (((main_vfb_dma_res_fifo_syncfifo_we & main_vfb_dma_res_fifo_syncfifo_writable) & (~main_vfb_dma_res_fifo_replace))) begin
        if ((~main_vfb_dma_res_fifo_do_read)) begin
            main_vfb_dma_res_fifo_level <= (main_vfb_dma_res_fifo_level + 1'd1);
        end
    end else begin
        if (main_vfb_dma_res_fifo_do_read) begin
            main_vfb_dma_res_fifo_level <= (main_vfb_dma_res_fifo_level - 1'd1);
        end
    end
    if (main_vfb_dma_fifo_syncfifo_re) begin
        main_vfb_dma_fifo_readable <= 1'd1;
    end else begin
        if (main_vfb_dma_fifo_re) begin
            main_vfb_dma_fifo_readable <= 1'd0;
        end
    end
    if (((main_vfb_dma_fifo_syncfifo_we & main_vfb_dma_fifo_syncfifo_writable) & (~main_vfb_dma_fifo_replace))) begin
        main_vfb_dma_fifo_produce <= (main_vfb_dma_fifo_produce + 1'd1);
    end
    if (main_vfb_dma_fifo_do_read) begin
        main_vfb_dma_fifo_consume <= (main_vfb_dma_fifo_consume + 1'd1);
    end
    if (((main_vfb_dma_fifo_syncfifo_we & main_vfb_dma_fifo_syncfifo_writable) & (~main_vfb_dma_fifo_replace))) begin
        if ((~main_vfb_dma_fifo_do_read)) begin
            main_vfb_dma_fifo_level0 <= (main_vfb_dma_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_vfb_dma_fifo_do_read) begin
            main_vfb_dma_fifo_level0 <= (main_vfb_dma_fifo_level0 - 1'd1);
        end
    end
    litedramdmareader_state <= litedramdmareader_next_state;
    if (main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) begin
        main_vfb_litedramdmareader_offset <= main_vfb_litedramdmareader_offset_litedramdmareader_next_value;
    end
    if (main_vfb_litedramdmareader_reset) begin
        main_vfb_litedramdmareader_offset <= 24'd0;
        litedramdmareader_state <= 2'd0;
    end
    if ((main_vfb_conv_converter_source_valid & main_vfb_conv_converter_source_ready)) begin
        if (main_vfb_conv_converter_last) begin
            main_vfb_conv_converter_mux <= 1'd0;
        end else begin
            main_vfb_conv_converter_mux <= (main_vfb_conv_converter_mux + 1'd1);
        end
    end
    main_vfb_cdc_cdc_graycounter0_q_binary <= main_vfb_cdc_cdc_graycounter0_q_next_binary;
    main_vfb_cdc_cdc_graycounter0_q <= main_vfb_cdc_cdc_graycounter0_q_next;
    if (main_done) begin
        main_chaser <= {main_chaser, (~main_chaser[15])};
    end
    if (main_re) begin
        main_mode <= 1'd1;
    end
    if (main_wait) begin
        if ((~main_done)) begin
            main_count <= (main_count - 1'd1);
        end
    end else begin
        main_count <= 22'd2343750;
    end
    soclinux_pwm0_counter <= 1'd0;
    if ((soclinux_pwm0_enable & (~soclinux_pwm0_reset))) begin
        if ((soclinux_pwm0_counter < (soclinux_pwm0_period - 1'd1))) begin
            soclinux_pwm0_counter <= (soclinux_pwm0_counter + 1'd1);
        end
    end
    servo0 <= (soclinux_pwm0_enable & (soclinux_pwm0_counter < soclinux_pwm0_width));
    soclinux_pwm1_counter <= 1'd0;
    if ((soclinux_pwm1_enable & (~soclinux_pwm1_reset))) begin
        if ((soclinux_pwm1_counter < (soclinux_pwm1_period - 1'd1))) begin
            soclinux_pwm1_counter <= (soclinux_pwm1_counter + 1'd1);
        end
    end
    servo1 <= (soclinux_pwm1_enable & (soclinux_pwm1_counter < soclinux_pwm1_width));
    soclinux_pwm2_counter <= 1'd0;
    if ((soclinux_pwm2_enable & (~soclinux_pwm2_reset))) begin
        if ((soclinux_pwm2_counter < (soclinux_pwm2_period - 1'd1))) begin
            soclinux_pwm2_counter <= (soclinux_pwm2_counter + 1'd1);
        end
    end
    servo2 <= (soclinux_pwm2_enable & (soclinux_pwm2_counter < soclinux_pwm2_width));
    soclinux_pwm3_counter <= 1'd0;
    if ((soclinux_pwm3_enable & (~soclinux_pwm3_reset))) begin
        if ((soclinux_pwm3_counter < (soclinux_pwm3_period - 1'd1))) begin
            soclinux_pwm3_counter <= (soclinux_pwm3_counter + 1'd1);
        end
    end
    servo3 <= (soclinux_pwm3_enable & (soclinux_pwm3_counter < soclinux_pwm3_width));
    soclinux_card_detect_d <= soclinux_card_detect_status0;
    soclinux_card_detect_irq <= (soclinux_card_detect_status0 ^ soclinux_card_detect_d);
    if ((~soclinux_clocker_stop)) begin
        if ((soclinux_clocker_count <= 1'd1)) begin
            soclinux_clocker_clk1 <= (~soclinux_clocker_clk1);
            soclinux_clocker_count <= soclinux_clocker_half;
        end else begin
            soclinux_clocker_count <= (soclinux_clocker_count - 1'd1);
        end
    end
    soclinux_clocker_clk_d <= soclinux_clocker_clk1;
    if (soclinux_clocker_clk_d) begin
        soclinux_clocker_ce_delayed <= soclinux_clocker_clk_en;
    end
    sdphyinit_state <= sdphyinit_next_state;
    if (soclinux_init_count_sdphyinit_next_value_ce) begin
        soclinux_init_count <= soclinux_init_count_sdphyinit_next_value;
    end
    sdphycmdw_state <= sdphycmdw_next_state;
    if (soclinux_cmdw_count_sdphycmdw_next_value_ce) begin
        soclinux_cmdw_count <= soclinux_cmdw_count_sdphycmdw_next_value;
    end
    if (soclinux_cmdr_cmdr_pads_in_valid) begin
        soclinux_cmdr_cmdr_run <= (soclinux_cmdr_cmdr_start | soclinux_cmdr_cmdr_run);
    end
    if (soclinux_cmdr_cmdr_converter_converter_source_ready) begin
        soclinux_cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
    end
    if (soclinux_cmdr_cmdr_converter_converter_load_part) begin
        if (((soclinux_cmdr_cmdr_converter_converter_demux == 3'd7) | soclinux_cmdr_cmdr_converter_converter_sink_last)) begin
            soclinux_cmdr_cmdr_converter_converter_demux <= 1'd0;
            soclinux_cmdr_cmdr_converter_converter_strobe_all <= 1'd1;
        end else begin
            soclinux_cmdr_cmdr_converter_converter_demux <= (soclinux_cmdr_cmdr_converter_converter_demux + 1'd1);
        end
    end
    if ((soclinux_cmdr_cmdr_converter_converter_source_valid & soclinux_cmdr_cmdr_converter_converter_source_ready)) begin
        if ((soclinux_cmdr_cmdr_converter_converter_sink_valid & soclinux_cmdr_cmdr_converter_converter_sink_ready)) begin
            soclinux_cmdr_cmdr_converter_converter_source_first <= soclinux_cmdr_cmdr_converter_converter_sink_first;
            soclinux_cmdr_cmdr_converter_converter_source_last <= soclinux_cmdr_cmdr_converter_converter_sink_last;
        end else begin
            soclinux_cmdr_cmdr_converter_converter_source_first <= 1'd0;
            soclinux_cmdr_cmdr_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((soclinux_cmdr_cmdr_converter_converter_sink_valid & soclinux_cmdr_cmdr_converter_converter_sink_ready)) begin
            soclinux_cmdr_cmdr_converter_converter_source_first <= (soclinux_cmdr_cmdr_converter_converter_sink_first | soclinux_cmdr_cmdr_converter_converter_source_first);
            soclinux_cmdr_cmdr_converter_converter_source_last <= (soclinux_cmdr_cmdr_converter_converter_sink_last | soclinux_cmdr_cmdr_converter_converter_source_last);
        end
    end
    if (soclinux_cmdr_cmdr_converter_converter_load_part) begin
        case (soclinux_cmdr_cmdr_converter_converter_demux)
            1'd0: begin
                soclinux_cmdr_cmdr_converter_converter_source_payload_data[7] <= soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
            end
            1'd1: begin
                soclinux_cmdr_cmdr_converter_converter_source_payload_data[6] <= soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
            end
            2'd2: begin
                soclinux_cmdr_cmdr_converter_converter_source_payload_data[5] <= soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
            end
            2'd3: begin
                soclinux_cmdr_cmdr_converter_converter_source_payload_data[4] <= soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd4: begin
                soclinux_cmdr_cmdr_converter_converter_source_payload_data[3] <= soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd5: begin
                soclinux_cmdr_cmdr_converter_converter_source_payload_data[2] <= soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd6: begin
                soclinux_cmdr_cmdr_converter_converter_source_payload_data[1] <= soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
            end
            3'd7: begin
                soclinux_cmdr_cmdr_converter_converter_source_payload_data[0] <= soclinux_cmdr_cmdr_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (soclinux_cmdr_cmdr_converter_converter_load_part) begin
        soclinux_cmdr_cmdr_converter_converter_source_payload_valid_token_count <= (soclinux_cmdr_cmdr_converter_converter_demux + 1'd1);
    end
    if (((~soclinux_cmdr_cmdr_buf_pipe_valid_source_valid) | soclinux_cmdr_cmdr_buf_pipe_valid_source_ready)) begin
        soclinux_cmdr_cmdr_buf_pipe_valid_source_valid <= soclinux_cmdr_cmdr_buf_pipe_valid_sink_valid;
        soclinux_cmdr_cmdr_buf_pipe_valid_source_first <= soclinux_cmdr_cmdr_buf_pipe_valid_sink_first;
        soclinux_cmdr_cmdr_buf_pipe_valid_source_last <= soclinux_cmdr_cmdr_buf_pipe_valid_sink_last;
        soclinux_cmdr_cmdr_buf_pipe_valid_source_payload_data <= soclinux_cmdr_cmdr_buf_pipe_valid_sink_payload_data;
    end
    if (soclinux_cmdr_cmdr_reset) begin
        soclinux_cmdr_cmdr_run <= 1'd0;
        soclinux_cmdr_cmdr_converter_converter_source_payload_data <= 8'd0;
        soclinux_cmdr_cmdr_converter_converter_source_payload_valid_token_count <= 4'd0;
        soclinux_cmdr_cmdr_converter_converter_demux <= 3'd0;
        soclinux_cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
        soclinux_cmdr_cmdr_buf_pipe_valid_source_valid <= 1'd0;
        soclinux_cmdr_cmdr_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    sdphycmdr_state <= sdphycmdr_next_state;
    if (soclinux_cmdr_timeout_sdphycmdr_next_value_ce0) begin
        soclinux_cmdr_timeout <= soclinux_cmdr_timeout_sdphycmdr_next_value0;
    end
    if (soclinux_cmdr_count_sdphycmdr_next_value_ce1) begin
        soclinux_cmdr_count <= soclinux_cmdr_count_sdphycmdr_next_value1;
    end
    if (soclinux_cmdr_cmdr_reset_sdphycmdr_next_value_ce2) begin
        soclinux_cmdr_cmdr_reset <= soclinux_cmdr_cmdr_reset_sdphycmdr_next_value2;
    end
    if (soclinux_cmdr_last_data_sdphycmdr_next_value_ce3) begin
        soclinux_cmdr_last_data <= soclinux_cmdr_last_data_sdphycmdr_next_value3;
    end
    if (soclinux_dataw_crc_pads_in_valid) begin
        soclinux_dataw_crc_run <= (soclinux_dataw_crc_start | soclinux_dataw_crc_run);
    end
    if (soclinux_dataw_crc_converter_converter_source_ready) begin
        soclinux_dataw_crc_converter_converter_strobe_all <= 1'd0;
    end
    if (soclinux_dataw_crc_converter_converter_load_part) begin
        if (((soclinux_dataw_crc_converter_converter_demux == 3'd7) | soclinux_dataw_crc_converter_converter_sink_last)) begin
            soclinux_dataw_crc_converter_converter_demux <= 1'd0;
            soclinux_dataw_crc_converter_converter_strobe_all <= 1'd1;
        end else begin
            soclinux_dataw_crc_converter_converter_demux <= (soclinux_dataw_crc_converter_converter_demux + 1'd1);
        end
    end
    if ((soclinux_dataw_crc_converter_converter_source_valid & soclinux_dataw_crc_converter_converter_source_ready)) begin
        if ((soclinux_dataw_crc_converter_converter_sink_valid & soclinux_dataw_crc_converter_converter_sink_ready)) begin
            soclinux_dataw_crc_converter_converter_source_first <= soclinux_dataw_crc_converter_converter_sink_first;
            soclinux_dataw_crc_converter_converter_source_last <= soclinux_dataw_crc_converter_converter_sink_last;
        end else begin
            soclinux_dataw_crc_converter_converter_source_first <= 1'd0;
            soclinux_dataw_crc_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((soclinux_dataw_crc_converter_converter_sink_valid & soclinux_dataw_crc_converter_converter_sink_ready)) begin
            soclinux_dataw_crc_converter_converter_source_first <= (soclinux_dataw_crc_converter_converter_sink_first | soclinux_dataw_crc_converter_converter_source_first);
            soclinux_dataw_crc_converter_converter_source_last <= (soclinux_dataw_crc_converter_converter_sink_last | soclinux_dataw_crc_converter_converter_source_last);
        end
    end
    if (soclinux_dataw_crc_converter_converter_load_part) begin
        case (soclinux_dataw_crc_converter_converter_demux)
            1'd0: begin
                soclinux_dataw_crc_converter_converter_source_payload_data[7] <= soclinux_dataw_crc_converter_converter_sink_payload_data;
            end
            1'd1: begin
                soclinux_dataw_crc_converter_converter_source_payload_data[6] <= soclinux_dataw_crc_converter_converter_sink_payload_data;
            end
            2'd2: begin
                soclinux_dataw_crc_converter_converter_source_payload_data[5] <= soclinux_dataw_crc_converter_converter_sink_payload_data;
            end
            2'd3: begin
                soclinux_dataw_crc_converter_converter_source_payload_data[4] <= soclinux_dataw_crc_converter_converter_sink_payload_data;
            end
            3'd4: begin
                soclinux_dataw_crc_converter_converter_source_payload_data[3] <= soclinux_dataw_crc_converter_converter_sink_payload_data;
            end
            3'd5: begin
                soclinux_dataw_crc_converter_converter_source_payload_data[2] <= soclinux_dataw_crc_converter_converter_sink_payload_data;
            end
            3'd6: begin
                soclinux_dataw_crc_converter_converter_source_payload_data[1] <= soclinux_dataw_crc_converter_converter_sink_payload_data;
            end
            3'd7: begin
                soclinux_dataw_crc_converter_converter_source_payload_data[0] <= soclinux_dataw_crc_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (soclinux_dataw_crc_converter_converter_load_part) begin
        soclinux_dataw_crc_converter_converter_source_payload_valid_token_count <= (soclinux_dataw_crc_converter_converter_demux + 1'd1);
    end
    if (((~soclinux_dataw_crc_buf_pipe_valid_source_valid) | soclinux_dataw_crc_buf_pipe_valid_source_ready)) begin
        soclinux_dataw_crc_buf_pipe_valid_source_valid <= soclinux_dataw_crc_buf_pipe_valid_sink_valid;
        soclinux_dataw_crc_buf_pipe_valid_source_first <= soclinux_dataw_crc_buf_pipe_valid_sink_first;
        soclinux_dataw_crc_buf_pipe_valid_source_last <= soclinux_dataw_crc_buf_pipe_valid_sink_last;
        soclinux_dataw_crc_buf_pipe_valid_source_payload_data <= soclinux_dataw_crc_buf_pipe_valid_sink_payload_data;
    end
    if (soclinux_dataw_crc_reset) begin
        soclinux_dataw_crc_run <= 1'd0;
        soclinux_dataw_crc_converter_converter_source_payload_data <= 8'd0;
        soclinux_dataw_crc_converter_converter_source_payload_valid_token_count <= 4'd0;
        soclinux_dataw_crc_converter_converter_demux <= 3'd0;
        soclinux_dataw_crc_converter_converter_strobe_all <= 1'd0;
        soclinux_dataw_crc_buf_pipe_valid_source_valid <= 1'd0;
        soclinux_dataw_crc_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    if (soclinux_dataw_crc16_crc0_reset) begin
        soclinux_dataw_crc16_crc0_reg0 <= 1'd0;
    end else begin
        if (soclinux_dataw_crc16_crc0_enable) begin
            soclinux_dataw_crc16_crc0_reg0 <= soclinux_dataw_crc16_crc0_reg1;
        end
    end
    if (soclinux_dataw_crc16_crc1_reset) begin
        soclinux_dataw_crc16_crc1_reg0 <= 1'd0;
    end else begin
        if (soclinux_dataw_crc16_crc1_enable) begin
            soclinux_dataw_crc16_crc1_reg0 <= soclinux_dataw_crc16_crc1_reg1;
        end
    end
    if (soclinux_dataw_crc16_crc2_reset) begin
        soclinux_dataw_crc16_crc2_reg0 <= 1'd0;
    end else begin
        if (soclinux_dataw_crc16_crc2_enable) begin
            soclinux_dataw_crc16_crc2_reg0 <= soclinux_dataw_crc16_crc2_reg1;
        end
    end
    if (soclinux_dataw_crc16_crc3_reset) begin
        soclinux_dataw_crc16_crc3_reg0 <= 1'd0;
    end else begin
        if (soclinux_dataw_crc16_crc3_enable) begin
            soclinux_dataw_crc16_crc3_reg0 <= soclinux_dataw_crc16_crc3_reg1;
        end
    end
    sdphydataw_state <= sdphydataw_next_state;
    if (soclinux_dataw_count_sdphydataw_next_value_ce0) begin
        soclinux_dataw_count <= soclinux_dataw_count_sdphydataw_next_value0;
    end
    if (soclinux_dataw_accepted1_sdphydataw_next_value_ce1) begin
        soclinux_dataw_accepted1 <= soclinux_dataw_accepted1_sdphydataw_next_value1;
    end
    if (soclinux_dataw_crc_error1_sdphydataw_next_value_ce2) begin
        soclinux_dataw_crc_error1 <= soclinux_dataw_crc_error1_sdphydataw_next_value2;
    end
    if (soclinux_dataw_write_error1_sdphydataw_next_value_ce3) begin
        soclinux_dataw_write_error1 <= soclinux_dataw_write_error1_sdphydataw_next_value3;
    end
    if (soclinux_datar_crc16_reset) begin
        soclinux_datar_data_count <= (soclinux_datar_sink_payload_block_length * 4'd8);
    end else begin
        if (soclinux_datar_crc16_enable) begin
            soclinux_datar_data_count <= (soclinux_datar_data_count - soclinux_datar_data_len);
        end
    end
    if (soclinux_datar_crc16_crc0_reset) begin
        soclinux_datar_crc16_crc0_reg0 <= 1'd0;
    end else begin
        if (soclinux_datar_crc16_crc0_enable) begin
            soclinux_datar_crc16_crc0_reg0 <= soclinux_datar_crc16_crc0_reg1;
        end
    end
    if (soclinux_datar_crc16_crc1_reset) begin
        soclinux_datar_crc16_crc1_reg0 <= 1'd0;
    end else begin
        if (soclinux_datar_crc16_crc1_enable) begin
            soclinux_datar_crc16_crc1_reg0 <= soclinux_datar_crc16_crc1_reg1;
        end
    end
    if (soclinux_datar_crc16_crc2_reset) begin
        soclinux_datar_crc16_crc2_reg0 <= 1'd0;
    end else begin
        if (soclinux_datar_crc16_crc2_enable) begin
            soclinux_datar_crc16_crc2_reg0 <= soclinux_datar_crc16_crc2_reg1;
        end
    end
    if (soclinux_datar_crc16_crc3_reset) begin
        soclinux_datar_crc16_crc3_reg0 <= 1'd0;
    end else begin
        if (soclinux_datar_crc16_crc3_enable) begin
            soclinux_datar_crc16_crc3_reg0 <= soclinux_datar_crc16_crc3_reg1;
        end
    end
    if (soclinux_datar_datar_1x_pads_in_valid) begin
        soclinux_datar_datar_1x_run <= (soclinux_datar_datar_1x_start | soclinux_datar_datar_1x_run);
    end
    if (soclinux_datar_datar_1x_converter_converter_source_ready) begin
        soclinux_datar_datar_1x_converter_converter_strobe_all <= 1'd0;
    end
    if (soclinux_datar_datar_1x_converter_converter_load_part) begin
        if (((soclinux_datar_datar_1x_converter_converter_demux == 3'd7) | soclinux_datar_datar_1x_converter_converter_sink_last)) begin
            soclinux_datar_datar_1x_converter_converter_demux <= 1'd0;
            soclinux_datar_datar_1x_converter_converter_strobe_all <= 1'd1;
        end else begin
            soclinux_datar_datar_1x_converter_converter_demux <= (soclinux_datar_datar_1x_converter_converter_demux + 1'd1);
        end
    end
    if ((soclinux_datar_datar_1x_converter_converter_source_valid & soclinux_datar_datar_1x_converter_converter_source_ready)) begin
        if ((soclinux_datar_datar_1x_converter_converter_sink_valid & soclinux_datar_datar_1x_converter_converter_sink_ready)) begin
            soclinux_datar_datar_1x_converter_converter_source_first <= soclinux_datar_datar_1x_converter_converter_sink_first;
            soclinux_datar_datar_1x_converter_converter_source_last <= soclinux_datar_datar_1x_converter_converter_sink_last;
        end else begin
            soclinux_datar_datar_1x_converter_converter_source_first <= 1'd0;
            soclinux_datar_datar_1x_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((soclinux_datar_datar_1x_converter_converter_sink_valid & soclinux_datar_datar_1x_converter_converter_sink_ready)) begin
            soclinux_datar_datar_1x_converter_converter_source_first <= (soclinux_datar_datar_1x_converter_converter_sink_first | soclinux_datar_datar_1x_converter_converter_source_first);
            soclinux_datar_datar_1x_converter_converter_source_last <= (soclinux_datar_datar_1x_converter_converter_sink_last | soclinux_datar_datar_1x_converter_converter_source_last);
        end
    end
    if (soclinux_datar_datar_1x_converter_converter_load_part) begin
        case (soclinux_datar_datar_1x_converter_converter_demux)
            1'd0: begin
                soclinux_datar_datar_1x_converter_converter_source_payload_data[7] <= soclinux_datar_datar_1x_converter_converter_sink_payload_data;
            end
            1'd1: begin
                soclinux_datar_datar_1x_converter_converter_source_payload_data[6] <= soclinux_datar_datar_1x_converter_converter_sink_payload_data;
            end
            2'd2: begin
                soclinux_datar_datar_1x_converter_converter_source_payload_data[5] <= soclinux_datar_datar_1x_converter_converter_sink_payload_data;
            end
            2'd3: begin
                soclinux_datar_datar_1x_converter_converter_source_payload_data[4] <= soclinux_datar_datar_1x_converter_converter_sink_payload_data;
            end
            3'd4: begin
                soclinux_datar_datar_1x_converter_converter_source_payload_data[3] <= soclinux_datar_datar_1x_converter_converter_sink_payload_data;
            end
            3'd5: begin
                soclinux_datar_datar_1x_converter_converter_source_payload_data[2] <= soclinux_datar_datar_1x_converter_converter_sink_payload_data;
            end
            3'd6: begin
                soclinux_datar_datar_1x_converter_converter_source_payload_data[1] <= soclinux_datar_datar_1x_converter_converter_sink_payload_data;
            end
            3'd7: begin
                soclinux_datar_datar_1x_converter_converter_source_payload_data[0] <= soclinux_datar_datar_1x_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (soclinux_datar_datar_1x_converter_converter_load_part) begin
        soclinux_datar_datar_1x_converter_converter_source_payload_valid_token_count <= (soclinux_datar_datar_1x_converter_converter_demux + 1'd1);
    end
    if (((~soclinux_datar_datar_1x_buf_pipe_valid_source_valid) | soclinux_datar_datar_1x_buf_pipe_valid_source_ready)) begin
        soclinux_datar_datar_1x_buf_pipe_valid_source_valid <= soclinux_datar_datar_1x_buf_pipe_valid_sink_valid;
        soclinux_datar_datar_1x_buf_pipe_valid_source_first <= soclinux_datar_datar_1x_buf_pipe_valid_sink_first;
        soclinux_datar_datar_1x_buf_pipe_valid_source_last <= soclinux_datar_datar_1x_buf_pipe_valid_sink_last;
        soclinux_datar_datar_1x_buf_pipe_valid_source_payload_data <= soclinux_datar_datar_1x_buf_pipe_valid_sink_payload_data;
    end
    if (soclinux_datar_datar_1x_reset) begin
        soclinux_datar_datar_1x_run <= 1'd0;
        soclinux_datar_datar_1x_converter_converter_source_payload_data <= 8'd0;
        soclinux_datar_datar_1x_converter_converter_source_payload_valid_token_count <= 4'd0;
        soclinux_datar_datar_1x_converter_converter_demux <= 3'd0;
        soclinux_datar_datar_1x_converter_converter_strobe_all <= 1'd0;
        soclinux_datar_datar_1x_buf_pipe_valid_source_valid <= 1'd0;
        soclinux_datar_datar_1x_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    if (soclinux_datar_datar_4x_pads_in_valid) begin
        soclinux_datar_datar_4x_run <= (soclinux_datar_datar_4x_start | soclinux_datar_datar_4x_run);
    end
    if (soclinux_datar_datar_4x_converter_converter_source_ready) begin
        soclinux_datar_datar_4x_converter_converter_strobe_all <= 1'd0;
    end
    if (soclinux_datar_datar_4x_converter_converter_load_part) begin
        if (((soclinux_datar_datar_4x_converter_converter_demux == 1'd1) | soclinux_datar_datar_4x_converter_converter_sink_last)) begin
            soclinux_datar_datar_4x_converter_converter_demux <= 1'd0;
            soclinux_datar_datar_4x_converter_converter_strobe_all <= 1'd1;
        end else begin
            soclinux_datar_datar_4x_converter_converter_demux <= (soclinux_datar_datar_4x_converter_converter_demux + 1'd1);
        end
    end
    if ((soclinux_datar_datar_4x_converter_converter_source_valid & soclinux_datar_datar_4x_converter_converter_source_ready)) begin
        if ((soclinux_datar_datar_4x_converter_converter_sink_valid & soclinux_datar_datar_4x_converter_converter_sink_ready)) begin
            soclinux_datar_datar_4x_converter_converter_source_first <= soclinux_datar_datar_4x_converter_converter_sink_first;
            soclinux_datar_datar_4x_converter_converter_source_last <= soclinux_datar_datar_4x_converter_converter_sink_last;
        end else begin
            soclinux_datar_datar_4x_converter_converter_source_first <= 1'd0;
            soclinux_datar_datar_4x_converter_converter_source_last <= 1'd0;
        end
    end else begin
        if ((soclinux_datar_datar_4x_converter_converter_sink_valid & soclinux_datar_datar_4x_converter_converter_sink_ready)) begin
            soclinux_datar_datar_4x_converter_converter_source_first <= (soclinux_datar_datar_4x_converter_converter_sink_first | soclinux_datar_datar_4x_converter_converter_source_first);
            soclinux_datar_datar_4x_converter_converter_source_last <= (soclinux_datar_datar_4x_converter_converter_sink_last | soclinux_datar_datar_4x_converter_converter_source_last);
        end
    end
    if (soclinux_datar_datar_4x_converter_converter_load_part) begin
        case (soclinux_datar_datar_4x_converter_converter_demux)
            1'd0: begin
                soclinux_datar_datar_4x_converter_converter_source_payload_data[7:4] <= soclinux_datar_datar_4x_converter_converter_sink_payload_data;
            end
            1'd1: begin
                soclinux_datar_datar_4x_converter_converter_source_payload_data[3:0] <= soclinux_datar_datar_4x_converter_converter_sink_payload_data;
            end
        endcase
    end
    if (soclinux_datar_datar_4x_converter_converter_load_part) begin
        soclinux_datar_datar_4x_converter_converter_source_payload_valid_token_count <= (soclinux_datar_datar_4x_converter_converter_demux + 1'd1);
    end
    if (((~soclinux_datar_datar_4x_buf_pipe_valid_source_valid) | soclinux_datar_datar_4x_buf_pipe_valid_source_ready)) begin
        soclinux_datar_datar_4x_buf_pipe_valid_source_valid <= soclinux_datar_datar_4x_buf_pipe_valid_sink_valid;
        soclinux_datar_datar_4x_buf_pipe_valid_source_first <= soclinux_datar_datar_4x_buf_pipe_valid_sink_first;
        soclinux_datar_datar_4x_buf_pipe_valid_source_last <= soclinux_datar_datar_4x_buf_pipe_valid_sink_last;
        soclinux_datar_datar_4x_buf_pipe_valid_source_payload_data <= soclinux_datar_datar_4x_buf_pipe_valid_sink_payload_data;
    end
    if (soclinux_datar_datar_4x_reset) begin
        soclinux_datar_datar_4x_run <= 1'd0;
        soclinux_datar_datar_4x_converter_converter_source_payload_data <= 8'd0;
        soclinux_datar_datar_4x_converter_converter_source_payload_valid_token_count <= 2'd0;
        soclinux_datar_datar_4x_converter_converter_demux <= 1'd0;
        soclinux_datar_datar_4x_converter_converter_strobe_all <= 1'd0;
        soclinux_datar_datar_4x_buf_pipe_valid_source_valid <= 1'd0;
        soclinux_datar_datar_4x_buf_pipe_valid_source_payload_data <= 8'd0;
    end
    sdphydatar_state <= sdphydatar_next_state;
    if (soclinux_datar_count_sdphydatar_next_value_ce0) begin
        soclinux_datar_count <= soclinux_datar_count_sdphydatar_next_value0;
    end
    if (soclinux_datar_crc_count_sdphydatar_next_value_ce1) begin
        soclinux_datar_crc_count <= soclinux_datar_crc_count_sdphydatar_next_value1;
    end
    if (soclinux_datar_timeout_sdphydatar_next_value_ce2) begin
        soclinux_datar_timeout <= soclinux_datar_timeout_sdphydatar_next_value2;
    end
    if (soclinux_datar_crc_error_sdphydatar_next_value_ce3) begin
        soclinux_datar_crc_error <= soclinux_datar_crc_error_sdphydatar_next_value3;
    end
    if (soclinux_datar_datar_reset_sdphydatar_next_value_ce4) begin
        soclinux_datar_datar_reset <= soclinux_datar_datar_reset_sdphydatar_next_value4;
    end
    soclinux_clk_i_d <= soclinux_clk_i;
    if ((soclinux_core_sink_valid & soclinux_core_sink_ready)) begin
        soclinux_core_count <= (soclinux_core_count + 1'd1);
        if (soclinux_core_sink_last) begin
            soclinux_core_count <= 1'd0;
        end
    end
    soclinux_core_done_d <= soclinux_core_cmd_done;
    soclinux_core_irq <= (soclinux_core_cmd_done & (~soclinux_core_done_d));
    if (soclinux_core_crc7_inserter_reset) begin
        soclinux_core_crc7_inserter_reg0 <= 1'd0;
    end else begin
        if (soclinux_core_crc7_inserter_enable) begin
            soclinux_core_crc7_inserter_reg0 <= soclinux_core_crc7_inserter_reg8;
        end
    end
    sdcore_state <= sdcore_next_state;
    if (soclinux_core_cmd_done_sdcore_next_value_ce0) begin
        soclinux_core_cmd_done <= soclinux_core_cmd_done_sdcore_next_value0;
    end
    if (soclinux_core_data_done_sdcore_next_value_ce1) begin
        soclinux_core_data_done <= soclinux_core_data_done_sdcore_next_value1;
    end
    if (soclinux_core_cmd_count_sdcore_next_value_ce2) begin
        soclinux_core_cmd_count <= soclinux_core_cmd_count_sdcore_next_value2;
    end
    if (soclinux_core_data_count_sdcore_next_value_ce3) begin
        soclinux_core_data_count <= soclinux_core_data_count_sdcore_next_value3;
    end
    if (soclinux_core_cmd_error_sdcore_next_value_ce4) begin
        soclinux_core_cmd_error <= soclinux_core_cmd_error_sdcore_next_value4;
    end
    if (soclinux_core_cmd_timeout_sdcore_next_value_ce5) begin
        soclinux_core_cmd_timeout <= soclinux_core_cmd_timeout_sdcore_next_value5;
    end
    if (soclinux_core_cmd_crc_sdcore_next_value_ce6) begin
        soclinux_core_cmd_crc <= soclinux_core_cmd_crc_sdcore_next_value6;
    end
    if (soclinux_core_data_error_sdcore_next_value_ce7) begin
        soclinux_core_data_error <= soclinux_core_data_error_sdcore_next_value7;
    end
    if (soclinux_core_data_timeout_sdcore_next_value_ce8) begin
        soclinux_core_data_timeout <= soclinux_core_data_timeout_sdcore_next_value8;
    end
    if (soclinux_core_data_crc_sdcore_next_value_ce9) begin
        soclinux_core_data_crc <= soclinux_core_data_crc_sdcore_next_value9;
    end
    if (soclinux_core_cmd_response_status_sdcore_next_value_ce10) begin
        soclinux_core_cmd_response_status <= soclinux_core_cmd_response_status_sdcore_next_value10;
    end
    if ((~soclinux_block2mem_wishbonedmawriter_enable_storage)) begin
        soclinux_block2mem_connect <= 1'd0;
    end else begin
        if (soclinux_block2mem_start) begin
            soclinux_block2mem_connect <= 1'd1;
        end
    end
    soclinux_block2mem_done_d <= soclinux_block2mem_wishbonedmawriter_done_status;
    soclinux_block2mem_irq <= (soclinux_block2mem_wishbonedmawriter_done_status & (~soclinux_block2mem_done_d));
    if (soclinux_block2mem_fifo_syncfifo_re) begin
        soclinux_block2mem_fifo_readable <= 1'd1;
    end else begin
        if (soclinux_block2mem_fifo_re) begin
            soclinux_block2mem_fifo_readable <= 1'd0;
        end
    end
    if (((soclinux_block2mem_fifo_syncfifo_we & soclinux_block2mem_fifo_syncfifo_writable) & (~soclinux_block2mem_fifo_replace))) begin
        soclinux_block2mem_fifo_produce <= (soclinux_block2mem_fifo_produce + 1'd1);
    end
    if (soclinux_block2mem_fifo_do_read) begin
        soclinux_block2mem_fifo_consume <= (soclinux_block2mem_fifo_consume + 1'd1);
    end
    if (((soclinux_block2mem_fifo_syncfifo_we & soclinux_block2mem_fifo_syncfifo_writable) & (~soclinux_block2mem_fifo_replace))) begin
        if ((~soclinux_block2mem_fifo_do_read)) begin
            soclinux_block2mem_fifo_level0 <= (soclinux_block2mem_fifo_level0 + 1'd1);
        end
    end else begin
        if (soclinux_block2mem_fifo_do_read) begin
            soclinux_block2mem_fifo_level0 <= (soclinux_block2mem_fifo_level0 - 1'd1);
        end
    end
    if (soclinux_block2mem_converter_source_ready) begin
        soclinux_block2mem_converter_strobe_all <= 1'd0;
    end
    if (soclinux_block2mem_converter_load_part) begin
        if (((soclinux_block2mem_converter_demux == 2'd3) | soclinux_block2mem_converter_sink_last)) begin
            soclinux_block2mem_converter_demux <= 1'd0;
            soclinux_block2mem_converter_strobe_all <= 1'd1;
        end else begin
            soclinux_block2mem_converter_demux <= (soclinux_block2mem_converter_demux + 1'd1);
        end
    end
    if ((soclinux_block2mem_converter_source_valid & soclinux_block2mem_converter_source_ready)) begin
        if ((soclinux_block2mem_converter_sink_valid & soclinux_block2mem_converter_sink_ready)) begin
            soclinux_block2mem_converter_source_first <= soclinux_block2mem_converter_sink_first;
            soclinux_block2mem_converter_source_last <= soclinux_block2mem_converter_sink_last;
        end else begin
            soclinux_block2mem_converter_source_first <= 1'd0;
            soclinux_block2mem_converter_source_last <= 1'd0;
        end
    end else begin
        if ((soclinux_block2mem_converter_sink_valid & soclinux_block2mem_converter_sink_ready)) begin
            soclinux_block2mem_converter_source_first <= (soclinux_block2mem_converter_sink_first | soclinux_block2mem_converter_source_first);
            soclinux_block2mem_converter_source_last <= (soclinux_block2mem_converter_sink_last | soclinux_block2mem_converter_source_last);
        end
    end
    if (soclinux_block2mem_converter_load_part) begin
        case (soclinux_block2mem_converter_demux)
            1'd0: begin
                soclinux_block2mem_converter_source_payload_data[31:24] <= soclinux_block2mem_converter_sink_payload_data;
            end
            1'd1: begin
                soclinux_block2mem_converter_source_payload_data[23:16] <= soclinux_block2mem_converter_sink_payload_data;
            end
            2'd2: begin
                soclinux_block2mem_converter_source_payload_data[15:8] <= soclinux_block2mem_converter_sink_payload_data;
            end
            2'd3: begin
                soclinux_block2mem_converter_source_payload_data[7:0] <= soclinux_block2mem_converter_sink_payload_data;
            end
        endcase
    end
    if (soclinux_block2mem_converter_load_part) begin
        soclinux_block2mem_converter_source_payload_valid_token_count <= (soclinux_block2mem_converter_demux + 1'd1);
    end
    sdblock2memdma_state <= sdblock2memdma_next_state;
    if (soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value_ce) begin
        soclinux_block2mem_wishbonedmawriter_offset1 <= soclinux_block2mem_wishbonedmawriter_offset1_sdblock2memdma_next_value;
    end
    if (soclinux_block2mem_wishbonedmawriter_reset) begin
        soclinux_block2mem_wishbonedmawriter_offset1 <= 32'd0;
        sdblock2memdma_state <= 2'd0;
    end
    soclinux_mem2block_done_d <= soclinux_mem2block_dma_done_status;
    soclinux_mem2block_irq <= (soclinux_mem2block_dma_done_status & (~soclinux_mem2block_done_d));
    if (((soclinux_mem2block_dma_fifo_syncfifo_we & soclinux_mem2block_dma_fifo_syncfifo_writable) & (~soclinux_mem2block_dma_fifo_replace))) begin
        soclinux_mem2block_dma_fifo_produce <= (soclinux_mem2block_dma_fifo_produce + 1'd1);
    end
    if (soclinux_mem2block_dma_fifo_do_read) begin
        soclinux_mem2block_dma_fifo_consume <= (soclinux_mem2block_dma_fifo_consume + 1'd1);
    end
    if (((soclinux_mem2block_dma_fifo_syncfifo_we & soclinux_mem2block_dma_fifo_syncfifo_writable) & (~soclinux_mem2block_dma_fifo_replace))) begin
        if ((~soclinux_mem2block_dma_fifo_do_read)) begin
            soclinux_mem2block_dma_fifo_level <= (soclinux_mem2block_dma_fifo_level + 1'd1);
        end
    end else begin
        if (soclinux_mem2block_dma_fifo_do_read) begin
            soclinux_mem2block_dma_fifo_level <= (soclinux_mem2block_dma_fifo_level - 1'd1);
        end
    end
    sdmem2blockdma_state <= sdmem2blockdma_next_state;
    if (soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value_ce) begin
        soclinux_mem2block_dma_offset1 <= soclinux_mem2block_dma_offset1_sdmem2blockdma_next_value;
    end
    if (soclinux_mem2block_dma_reset) begin
        soclinux_mem2block_dma_offset1 <= 32'd0;
        sdmem2blockdma_state <= 2'd0;
    end
    if ((soclinux_mem2block_converter_converter_source_valid & soclinux_mem2block_converter_converter_source_ready)) begin
        if (soclinux_mem2block_converter_converter_last) begin
            soclinux_mem2block_converter_converter_mux <= 1'd0;
        end else begin
            soclinux_mem2block_converter_converter_mux <= (soclinux_mem2block_converter_converter_mux + 1'd1);
        end
    end
    if (soclinux_mem2block_fifo_syncfifo_re) begin
        soclinux_mem2block_fifo_readable <= 1'd1;
    end else begin
        if (soclinux_mem2block_fifo_re) begin
            soclinux_mem2block_fifo_readable <= 1'd0;
        end
    end
    if (((soclinux_mem2block_fifo_syncfifo_we & soclinux_mem2block_fifo_syncfifo_writable) & (~soclinux_mem2block_fifo_replace))) begin
        soclinux_mem2block_fifo_produce <= (soclinux_mem2block_fifo_produce + 1'd1);
    end
    if (soclinux_mem2block_fifo_do_read) begin
        soclinux_mem2block_fifo_consume <= (soclinux_mem2block_fifo_consume + 1'd1);
    end
    if (((soclinux_mem2block_fifo_syncfifo_we & soclinux_mem2block_fifo_syncfifo_writable) & (~soclinux_mem2block_fifo_replace))) begin
        if ((~soclinux_mem2block_fifo_do_read)) begin
            soclinux_mem2block_fifo_level0 <= (soclinux_mem2block_fifo_level0 + 1'd1);
        end
    end else begin
        if (soclinux_mem2block_fifo_do_read) begin
            soclinux_mem2block_fifo_level0 <= (soclinux_mem2block_fifo_level0 - 1'd1);
        end
    end
    if (soclinux_card_detect_clear) begin
        soclinux_card_detect_pending <= 1'd0;
    end
    if (soclinux_card_detect_trigger) begin
        soclinux_card_detect_pending <= 1'd1;
    end
    if (soclinux_block2mem_dma_clear) begin
        soclinux_block2mem_dma_pending <= 1'd0;
    end
    if (soclinux_block2mem_dma_trigger) begin
        soclinux_block2mem_dma_pending <= 1'd1;
    end
    if (soclinux_mem2block_dma_clear) begin
        soclinux_mem2block_dma_pending <= 1'd0;
    end
    if (soclinux_mem2block_dma_trigger) begin
        soclinux_mem2block_dma_pending <= 1'd1;
    end
    wishbone2csr_state <= wishbone2csr_next_state;
    if (interface1_dat_w_wishbone2csr_next_value_ce0) begin
        interface1_dat_w <= interface1_dat_w_wishbone2csr_next_value0;
    end
    if (interface1_adr_wishbone2csr_next_value_ce1) begin
        interface1_adr <= interface1_adr_wishbone2csr_next_value1;
    end
    if (interface1_re_wishbone2csr_next_value_ce2) begin
        interface1_re <= interface1_re_wishbone2csr_next_value2;
    end
    if (interface1_we_wishbone2csr_next_value_ce3) begin
        interface1_we <= interface1_we_wishbone2csr_next_value3;
    end
    csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank0_sel) begin
        case (csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank0_reset0_re) begin
        main_soclinux_reset_storage <= csr_bankarray_csrbank0_reset0_r;
    end
    main_soclinux_reset_re <= csr_bankarray_csrbank0_reset0_re;
    if (csr_bankarray_csrbank0_scratch0_re) begin
        main_soclinux_scratch_storage <= csr_bankarray_csrbank0_scratch0_r;
    end
    main_soclinux_scratch_re <= csr_bankarray_csrbank0_scratch0_re;
    main_soclinux_bus_errors_re <= csr_bankarray_csrbank0_bus_errors_re;
    csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank1_sel) begin
        case (csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_rst0_w;
            end
            1'd1: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_dly_sel0_w;
            end
            2'd2: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_half_sys8x_taps0_w;
            end
            2'd3: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_wlevel_en0_w;
            end
            3'd4: begin
                csr_bankarray_interface1_bank_bus_dat_r <= main_a7ddrphy_wlevel_strobe_w;
            end
            3'd5: begin
                csr_bankarray_interface1_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_rst_w;
            end
            3'd6: begin
                csr_bankarray_interface1_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_inc_w;
            end
            3'd7: begin
                csr_bankarray_interface1_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_bitslip_rst_w;
            end
            4'd8: begin
                csr_bankarray_interface1_bank_bus_dat_r <= main_a7ddrphy_rdly_dq_bitslip_w;
            end
            4'd9: begin
                csr_bankarray_interface1_bank_bus_dat_r <= main_a7ddrphy_wdly_dq_bitslip_rst_w;
            end
            4'd10: begin
                csr_bankarray_interface1_bank_bus_dat_r <= main_a7ddrphy_wdly_dq_bitslip_w;
            end
            4'd11: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_rdphase0_w;
            end
            4'd12: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_wrphase0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank1_rst0_re) begin
        main_a7ddrphy_rst_storage <= csr_bankarray_csrbank1_rst0_r;
    end
    main_a7ddrphy_rst_re <= csr_bankarray_csrbank1_rst0_re;
    if (csr_bankarray_csrbank1_dly_sel0_re) begin
        main_a7ddrphy_dly_sel_storage <= csr_bankarray_csrbank1_dly_sel0_r;
    end
    main_a7ddrphy_dly_sel_re <= csr_bankarray_csrbank1_dly_sel0_re;
    if (csr_bankarray_csrbank1_half_sys8x_taps0_re) begin
        main_a7ddrphy_half_sys8x_taps_storage <= csr_bankarray_csrbank1_half_sys8x_taps0_r;
    end
    main_a7ddrphy_half_sys8x_taps_re <= csr_bankarray_csrbank1_half_sys8x_taps0_re;
    if (csr_bankarray_csrbank1_wlevel_en0_re) begin
        main_a7ddrphy_wlevel_en_storage <= csr_bankarray_csrbank1_wlevel_en0_r;
    end
    main_a7ddrphy_wlevel_en_re <= csr_bankarray_csrbank1_wlevel_en0_re;
    if (csr_bankarray_csrbank1_rdphase0_re) begin
        main_a7ddrphy_rdphase_storage <= csr_bankarray_csrbank1_rdphase0_r;
    end
    main_a7ddrphy_rdphase_re <= csr_bankarray_csrbank1_rdphase0_re;
    if (csr_bankarray_csrbank1_wrphase0_re) begin
        main_a7ddrphy_wrphase_storage <= csr_bankarray_csrbank1_wrphase0_r;
    end
    main_a7ddrphy_wrphase_re <= csr_bankarray_csrbank1_wrphase0_re;
    csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank2_sel) begin
        case (csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_writer_slot_w;
            end
            1'd1: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_writer_length_w;
            end
            2'd2: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_writer_errors_w;
            end
            2'd3: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_writer_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_writer_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_writer_ev_enable0_w;
            end
            3'd6: begin
                csr_bankarray_interface2_bank_bus_dat_r <= main_wishbone_interface_reader_start_w;
            end
            3'd7: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_reader_ready_w;
            end
            4'd8: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_reader_level_w;
            end
            4'd9: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_reader_slot0_w;
            end
            4'd10: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_reader_length0_w;
            end
            4'd11: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_reader_ev_status_w;
            end
            4'd12: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_reader_ev_pending_w;
            end
            4'd13: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_sram_reader_ev_enable0_w;
            end
            4'd14: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_preamble_crc_w;
            end
            4'd15: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_rx_datapath_preamble_errors_w;
            end
            5'd16: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_rx_datapath_crc_errors_w;
            end
        endcase
    end
    main_wishbone_interface_writer_slot_re <= csr_bankarray_csrbank2_sram_writer_slot_re;
    main_wishbone_interface_writer_length_re <= csr_bankarray_csrbank2_sram_writer_length_re;
    main_wishbone_interface_writer_errors_re <= csr_bankarray_csrbank2_sram_writer_errors_re;
    main_wishbone_interface_writer_status_re <= csr_bankarray_csrbank2_sram_writer_ev_status_re;
    if (csr_bankarray_csrbank2_sram_writer_ev_pending_re) begin
        main_wishbone_interface_writer_pending_r <= csr_bankarray_csrbank2_sram_writer_ev_pending_r;
    end
    main_wishbone_interface_writer_pending_re <= csr_bankarray_csrbank2_sram_writer_ev_pending_re;
    if (csr_bankarray_csrbank2_sram_writer_ev_enable0_re) begin
        main_wishbone_interface_writer_enable_storage <= csr_bankarray_csrbank2_sram_writer_ev_enable0_r;
    end
    main_wishbone_interface_writer_enable_re <= csr_bankarray_csrbank2_sram_writer_ev_enable0_re;
    main_wishbone_interface_reader_ready_re <= csr_bankarray_csrbank2_sram_reader_ready_re;
    main_wishbone_interface_reader_level_re <= csr_bankarray_csrbank2_sram_reader_level_re;
    if (csr_bankarray_csrbank2_sram_reader_slot0_re) begin
        main_wishbone_interface_reader_slot_storage <= csr_bankarray_csrbank2_sram_reader_slot0_r;
    end
    main_wishbone_interface_reader_slot_re <= csr_bankarray_csrbank2_sram_reader_slot0_re;
    if (csr_bankarray_csrbank2_sram_reader_length0_re) begin
        main_wishbone_interface_reader_length_storage <= csr_bankarray_csrbank2_sram_reader_length0_r;
    end
    main_wishbone_interface_reader_length_re <= csr_bankarray_csrbank2_sram_reader_length0_re;
    main_wishbone_interface_reader_status_re <= csr_bankarray_csrbank2_sram_reader_ev_status_re;
    if (csr_bankarray_csrbank2_sram_reader_ev_pending_re) begin
        main_wishbone_interface_reader_pending_r <= csr_bankarray_csrbank2_sram_reader_ev_pending_r;
    end
    main_wishbone_interface_reader_pending_re <= csr_bankarray_csrbank2_sram_reader_ev_pending_re;
    if (csr_bankarray_csrbank2_sram_reader_ev_enable0_re) begin
        main_wishbone_interface_reader_enable_storage <= csr_bankarray_csrbank2_sram_reader_ev_enable0_r;
    end
    main_wishbone_interface_reader_enable_re <= csr_bankarray_csrbank2_sram_reader_ev_enable0_re;
    main_core_re <= csr_bankarray_csrbank2_preamble_crc_re;
    main_core_preamble_errors_re <= csr_bankarray_csrbank2_rx_datapath_preamble_errors_re;
    main_core_crc_errors_re <= csr_bankarray_csrbank2_rx_datapath_crc_errors_re;
    csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank3_sel) begin
        case (csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_crg_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_mdio_w0_w;
            end
            2'd2: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_mdio_r_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank3_crg_reset0_re) begin
        main_ethphy_reset_storage <= csr_bankarray_csrbank3_crg_reset0_r;
    end
    main_ethphy_reset_re <= csr_bankarray_csrbank3_crg_reset0_re;
    if (csr_bankarray_csrbank3_mdio_w0_re) begin
        main_ethphy__w_storage <= csr_bankarray_csrbank3_mdio_w0_r;
    end
    main_ethphy__w_re <= csr_bankarray_csrbank3_mdio_w0_re;
    main_ethphy__r_re <= csr_bankarray_csrbank3_mdio_r_re;
    csr_bankarray_sel_r <= csr_bankarray_sel;
    csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank4_sel) begin
        case (csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_out0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank4_out0_re) begin
        main_storage <= csr_bankarray_csrbank4_out0_r;
    end
    main_re <= csr_bankarray_csrbank4_out0_re;
    csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank5_sel) begin
        case (csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_phy_card_detect_w;
            end
            1'd1: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_phy_clocker_divider0_w;
            end
            2'd2: begin
                csr_bankarray_interface5_bank_bus_dat_r <= soclinux_init_initialize_w;
            end
            2'd3: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_phy_cmdr_timeout0_w;
            end
            3'd4: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_phy_dataw_status_w;
            end
            3'd5: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_phy_datar_timeout0_w;
            end
            3'd6: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_phy_settings0_w;
            end
            3'd7: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_cmd_argument0_w;
            end
            4'd8: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_cmd_command0_w;
            end
            4'd9: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_cmd_send0_w;
            end
            4'd10: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_cmd_response3_w;
            end
            4'd11: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_cmd_response2_w;
            end
            4'd12: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_cmd_response1_w;
            end
            4'd13: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_cmd_response0_w;
            end
            4'd14: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_cmd_event_w;
            end
            4'd15: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_data_event_w;
            end
            5'd16: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_block_length0_w;
            end
            5'd17: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_core_block_count0_w;
            end
            5'd18: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_block2mem_dma_base1_w;
            end
            5'd19: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_block2mem_dma_base0_w;
            end
            5'd20: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_block2mem_dma_length0_w;
            end
            5'd21: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_block2mem_dma_enable0_w;
            end
            5'd22: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_block2mem_dma_done_w;
            end
            5'd23: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_block2mem_dma_loop0_w;
            end
            5'd24: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_block2mem_dma_offset_w;
            end
            5'd25: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_mem2block_dma_base1_w;
            end
            5'd26: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_mem2block_dma_base0_w;
            end
            5'd27: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_mem2block_dma_length0_w;
            end
            5'd28: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_mem2block_dma_enable0_w;
            end
            5'd29: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_mem2block_dma_done_w;
            end
            5'd30: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_mem2block_dma_loop0_w;
            end
            5'd31: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_mem2block_dma_offset_w;
            end
            6'd32: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_status_w;
            end
            6'd33: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_pending_w;
            end
            6'd34: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_ev_enable0_w;
            end
        endcase
    end
    soclinux_card_detect_re <= csr_bankarray_csrbank5_phy_card_detect_re;
    if (csr_bankarray_csrbank5_phy_clocker_divider0_re) begin
        soclinux_clocker_storage <= csr_bankarray_csrbank5_phy_clocker_divider0_r;
    end
    soclinux_clocker_re <= csr_bankarray_csrbank5_phy_clocker_divider0_re;
    if (csr_bankarray_csrbank5_phy_cmdr_timeout0_re) begin
        soclinux_cmdr_timeout_storage <= csr_bankarray_csrbank5_phy_cmdr_timeout0_r;
    end
    soclinux_cmdr_timeout_re <= csr_bankarray_csrbank5_phy_cmdr_timeout0_re;
    soclinux_dataw_re <= csr_bankarray_csrbank5_phy_dataw_status_re;
    if (csr_bankarray_csrbank5_phy_datar_timeout0_re) begin
        soclinux_datar_timeout_storage <= csr_bankarray_csrbank5_phy_datar_timeout0_r;
    end
    soclinux_datar_timeout_re <= csr_bankarray_csrbank5_phy_datar_timeout0_re;
    if (csr_bankarray_csrbank5_phy_settings0_re) begin
        soclinux_settings_storage <= csr_bankarray_csrbank5_phy_settings0_r;
    end
    soclinux_settings_re <= csr_bankarray_csrbank5_phy_settings0_re;
    if (csr_bankarray_csrbank5_core_cmd_argument0_re) begin
        soclinux_core_cmd_argument_storage <= csr_bankarray_csrbank5_core_cmd_argument0_r;
    end
    soclinux_core_cmd_argument_re <= csr_bankarray_csrbank5_core_cmd_argument0_re;
    if (csr_bankarray_csrbank5_core_cmd_command0_re) begin
        soclinux_core_cmd_command_storage <= csr_bankarray_csrbank5_core_cmd_command0_r;
    end
    soclinux_core_cmd_command_re <= csr_bankarray_csrbank5_core_cmd_command0_re;
    if (csr_bankarray_csrbank5_core_cmd_send0_re) begin
        soclinux_core_cmd_send_storage <= csr_bankarray_csrbank5_core_cmd_send0_r;
    end
    soclinux_core_cmd_send_re <= csr_bankarray_csrbank5_core_cmd_send0_re;
    soclinux_core_cmd_response_re <= csr_bankarray_csrbank5_core_cmd_response0_re;
    soclinux_core_cmd_event_re <= csr_bankarray_csrbank5_core_cmd_event_re;
    soclinux_core_data_event_re <= csr_bankarray_csrbank5_core_data_event_re;
    if (csr_bankarray_csrbank5_core_block_length0_re) begin
        soclinux_core_block_length_storage <= csr_bankarray_csrbank5_core_block_length0_r;
    end
    soclinux_core_block_length_re <= csr_bankarray_csrbank5_core_block_length0_re;
    if (csr_bankarray_csrbank5_core_block_count0_re) begin
        soclinux_core_block_count_storage <= csr_bankarray_csrbank5_core_block_count0_r;
    end
    soclinux_core_block_count_re <= csr_bankarray_csrbank5_core_block_count0_re;
    if (csr_bankarray_csrbank5_block2mem_dma_base1_re) begin
        soclinux_block2mem_wishbonedmawriter_base_storage[63:32] <= csr_bankarray_csrbank5_block2mem_dma_base1_r;
    end
    if (csr_bankarray_csrbank5_block2mem_dma_base0_re) begin
        soclinux_block2mem_wishbonedmawriter_base_storage[31:0] <= csr_bankarray_csrbank5_block2mem_dma_base0_r;
    end
    soclinux_block2mem_wishbonedmawriter_base_re <= csr_bankarray_csrbank5_block2mem_dma_base0_re;
    if (csr_bankarray_csrbank5_block2mem_dma_length0_re) begin
        soclinux_block2mem_wishbonedmawriter_length_storage <= csr_bankarray_csrbank5_block2mem_dma_length0_r;
    end
    soclinux_block2mem_wishbonedmawriter_length_re <= csr_bankarray_csrbank5_block2mem_dma_length0_re;
    if (csr_bankarray_csrbank5_block2mem_dma_enable0_re) begin
        soclinux_block2mem_wishbonedmawriter_enable_storage <= csr_bankarray_csrbank5_block2mem_dma_enable0_r;
    end
    soclinux_block2mem_wishbonedmawriter_enable_re <= csr_bankarray_csrbank5_block2mem_dma_enable0_re;
    soclinux_block2mem_wishbonedmawriter_done_re <= csr_bankarray_csrbank5_block2mem_dma_done_re;
    if (csr_bankarray_csrbank5_block2mem_dma_loop0_re) begin
        soclinux_block2mem_wishbonedmawriter_loop_storage <= csr_bankarray_csrbank5_block2mem_dma_loop0_r;
    end
    soclinux_block2mem_wishbonedmawriter_loop_re <= csr_bankarray_csrbank5_block2mem_dma_loop0_re;
    soclinux_block2mem_wishbonedmawriter_offset_re <= csr_bankarray_csrbank5_block2mem_dma_offset_re;
    if (csr_bankarray_csrbank5_mem2block_dma_base1_re) begin
        soclinux_mem2block_dma_base_storage[63:32] <= csr_bankarray_csrbank5_mem2block_dma_base1_r;
    end
    if (csr_bankarray_csrbank5_mem2block_dma_base0_re) begin
        soclinux_mem2block_dma_base_storage[31:0] <= csr_bankarray_csrbank5_mem2block_dma_base0_r;
    end
    soclinux_mem2block_dma_base_re <= csr_bankarray_csrbank5_mem2block_dma_base0_re;
    if (csr_bankarray_csrbank5_mem2block_dma_length0_re) begin
        soclinux_mem2block_dma_length_storage <= csr_bankarray_csrbank5_mem2block_dma_length0_r;
    end
    soclinux_mem2block_dma_length_re <= csr_bankarray_csrbank5_mem2block_dma_length0_re;
    if (csr_bankarray_csrbank5_mem2block_dma_enable0_re) begin
        soclinux_mem2block_dma_enable_storage <= csr_bankarray_csrbank5_mem2block_dma_enable0_r;
    end
    soclinux_mem2block_dma_enable_re <= csr_bankarray_csrbank5_mem2block_dma_enable0_re;
    soclinux_mem2block_dma_done_re <= csr_bankarray_csrbank5_mem2block_dma_done_re;
    if (csr_bankarray_csrbank5_mem2block_dma_loop0_re) begin
        soclinux_mem2block_dma_loop_storage <= csr_bankarray_csrbank5_mem2block_dma_loop0_r;
    end
    soclinux_mem2block_dma_loop_re <= csr_bankarray_csrbank5_mem2block_dma_loop0_re;
    soclinux_mem2block_dma_offset_re <= csr_bankarray_csrbank5_mem2block_dma_offset_re;
    soclinux_eventmanager_status_re <= csr_bankarray_csrbank5_ev_status_re;
    if (csr_bankarray_csrbank5_ev_pending_re) begin
        soclinux_eventmanager_pending_r <= csr_bankarray_csrbank5_ev_pending_r;
    end
    soclinux_eventmanager_pending_re <= csr_bankarray_csrbank5_ev_pending_re;
    if (csr_bankarray_csrbank5_ev_enable0_re) begin
        soclinux_eventmanager_enable_storage <= csr_bankarray_csrbank5_ev_enable0_r;
    end
    soclinux_eventmanager_enable_re <= csr_bankarray_csrbank5_ev_enable0_re;
    csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank6_sel) begin
        case (csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_control0_w;
            end
            1'd1: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi0_command0_w;
            end
            2'd2: begin
                csr_bankarray_interface6_bank_bus_dat_r <= main_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi0_address0_w;
            end
            3'd4: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi0_wrdata0_w;
            end
            3'd6: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi0_rddata_w;
            end
            3'd7: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi1_command0_w;
            end
            4'd8: begin
                csr_bankarray_interface6_bank_bus_dat_r <= main_sdram_phaseinjector1_command_issue_w;
            end
            4'd9: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi1_address0_w;
            end
            4'd10: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi1_baddress0_w;
            end
            4'd11: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi1_wrdata0_w;
            end
            4'd12: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_dfii_pi1_rddata_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank6_dfii_control0_re) begin
        main_sdram_storage <= csr_bankarray_csrbank6_dfii_control0_r;
    end
    main_sdram_re <= csr_bankarray_csrbank6_dfii_control0_re;
    if (csr_bankarray_csrbank6_dfii_pi0_command0_re) begin
        main_sdram_phaseinjector0_command_storage <= csr_bankarray_csrbank6_dfii_pi0_command0_r;
    end
    main_sdram_phaseinjector0_command_re <= csr_bankarray_csrbank6_dfii_pi0_command0_re;
    if (csr_bankarray_csrbank6_dfii_pi0_address0_re) begin
        main_sdram_phaseinjector0_address_storage <= csr_bankarray_csrbank6_dfii_pi0_address0_r;
    end
    main_sdram_phaseinjector0_address_re <= csr_bankarray_csrbank6_dfii_pi0_address0_re;
    if (csr_bankarray_csrbank6_dfii_pi0_baddress0_re) begin
        main_sdram_phaseinjector0_baddress_storage <= csr_bankarray_csrbank6_dfii_pi0_baddress0_r;
    end
    main_sdram_phaseinjector0_baddress_re <= csr_bankarray_csrbank6_dfii_pi0_baddress0_re;
    if (csr_bankarray_csrbank6_dfii_pi0_wrdata0_re) begin
        main_sdram_phaseinjector0_wrdata_storage <= csr_bankarray_csrbank6_dfii_pi0_wrdata0_r;
    end
    main_sdram_phaseinjector0_wrdata_re <= csr_bankarray_csrbank6_dfii_pi0_wrdata0_re;
    main_sdram_phaseinjector0_rddata_re <= csr_bankarray_csrbank6_dfii_pi0_rddata_re;
    if (csr_bankarray_csrbank6_dfii_pi1_command0_re) begin
        main_sdram_phaseinjector1_command_storage <= csr_bankarray_csrbank6_dfii_pi1_command0_r;
    end
    main_sdram_phaseinjector1_command_re <= csr_bankarray_csrbank6_dfii_pi1_command0_re;
    if (csr_bankarray_csrbank6_dfii_pi1_address0_re) begin
        main_sdram_phaseinjector1_address_storage <= csr_bankarray_csrbank6_dfii_pi1_address0_r;
    end
    main_sdram_phaseinjector1_address_re <= csr_bankarray_csrbank6_dfii_pi1_address0_re;
    if (csr_bankarray_csrbank6_dfii_pi1_baddress0_re) begin
        main_sdram_phaseinjector1_baddress_storage <= csr_bankarray_csrbank6_dfii_pi1_baddress0_r;
    end
    main_sdram_phaseinjector1_baddress_re <= csr_bankarray_csrbank6_dfii_pi1_baddress0_re;
    if (csr_bankarray_csrbank6_dfii_pi1_wrdata0_re) begin
        main_sdram_phaseinjector1_wrdata_storage <= csr_bankarray_csrbank6_dfii_pi1_wrdata0_r;
    end
    main_sdram_phaseinjector1_wrdata_re <= csr_bankarray_csrbank6_dfii_pi1_wrdata0_re;
    main_sdram_phaseinjector1_rddata_re <= csr_bankarray_csrbank6_dfii_pi1_rddata_re;
    csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank7_sel) begin
        case (csr_bankarray_interface7_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface7_bank_bus_dat_r <= csr_bankarray_csrbank7_enable0_w;
            end
            1'd1: begin
                csr_bankarray_interface7_bank_bus_dat_r <= csr_bankarray_csrbank7_width0_w;
            end
            2'd2: begin
                csr_bankarray_interface7_bank_bus_dat_r <= csr_bankarray_csrbank7_period0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank7_enable0_re) begin
        soclinux_pwm0_enable_storage <= csr_bankarray_csrbank7_enable0_r;
    end
    soclinux_pwm0_enable_re <= csr_bankarray_csrbank7_enable0_re;
    if (csr_bankarray_csrbank7_width0_re) begin
        soclinux_pwm0_width_storage <= csr_bankarray_csrbank7_width0_r;
    end
    soclinux_pwm0_width_re <= csr_bankarray_csrbank7_width0_re;
    if (csr_bankarray_csrbank7_period0_re) begin
        soclinux_pwm0_period_storage <= csr_bankarray_csrbank7_period0_r;
    end
    soclinux_pwm0_period_re <= csr_bankarray_csrbank7_period0_re;
    csr_bankarray_interface8_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank8_sel) begin
        case (csr_bankarray_interface8_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_enable0_w;
            end
            1'd1: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_width0_w;
            end
            2'd2: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_period0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank8_enable0_re) begin
        soclinux_pwm1_enable_storage <= csr_bankarray_csrbank8_enable0_r;
    end
    soclinux_pwm1_enable_re <= csr_bankarray_csrbank8_enable0_re;
    if (csr_bankarray_csrbank8_width0_re) begin
        soclinux_pwm1_width_storage <= csr_bankarray_csrbank8_width0_r;
    end
    soclinux_pwm1_width_re <= csr_bankarray_csrbank8_width0_re;
    if (csr_bankarray_csrbank8_period0_re) begin
        soclinux_pwm1_period_storage <= csr_bankarray_csrbank8_period0_r;
    end
    soclinux_pwm1_period_re <= csr_bankarray_csrbank8_period0_re;
    csr_bankarray_interface9_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank9_sel) begin
        case (csr_bankarray_interface9_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_enable0_w;
            end
            1'd1: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_width0_w;
            end
            2'd2: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_period0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank9_enable0_re) begin
        soclinux_pwm2_enable_storage <= csr_bankarray_csrbank9_enable0_r;
    end
    soclinux_pwm2_enable_re <= csr_bankarray_csrbank9_enable0_re;
    if (csr_bankarray_csrbank9_width0_re) begin
        soclinux_pwm2_width_storage <= csr_bankarray_csrbank9_width0_r;
    end
    soclinux_pwm2_width_re <= csr_bankarray_csrbank9_width0_re;
    if (csr_bankarray_csrbank9_period0_re) begin
        soclinux_pwm2_period_storage <= csr_bankarray_csrbank9_period0_r;
    end
    soclinux_pwm2_period_re <= csr_bankarray_csrbank9_period0_re;
    csr_bankarray_interface10_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank10_sel) begin
        case (csr_bankarray_interface10_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_enable0_w;
            end
            1'd1: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_width0_w;
            end
            2'd2: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_period0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank10_enable0_re) begin
        soclinux_pwm3_enable_storage <= csr_bankarray_csrbank10_enable0_r;
    end
    soclinux_pwm3_enable_re <= csr_bankarray_csrbank10_enable0_re;
    if (csr_bankarray_csrbank10_width0_re) begin
        soclinux_pwm3_width_storage <= csr_bankarray_csrbank10_width0_r;
    end
    soclinux_pwm3_width_re <= csr_bankarray_csrbank10_width0_re;
    if (csr_bankarray_csrbank10_period0_re) begin
        soclinux_pwm3_period_storage <= csr_bankarray_csrbank10_period0_r;
    end
    soclinux_pwm3_period_re <= csr_bankarray_csrbank10_period0_re;
    csr_bankarray_interface11_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank11_sel) begin
        case (csr_bankarray_interface11_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_load0_w;
            end
            1'd1: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reload0_w;
            end
            2'd2: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_en0_w;
            end
            2'd3: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_update_value0_w;
            end
            3'd4: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_value_w;
            end
            3'd5: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_ev_status_w;
            end
            3'd6: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_ev_pending_w;
            end
            3'd7: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_ev_enable0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank11_load0_re) begin
        main_soclinux_timer_load_storage <= csr_bankarray_csrbank11_load0_r;
    end
    main_soclinux_timer_load_re <= csr_bankarray_csrbank11_load0_re;
    if (csr_bankarray_csrbank11_reload0_re) begin
        main_soclinux_timer_reload_storage <= csr_bankarray_csrbank11_reload0_r;
    end
    main_soclinux_timer_reload_re <= csr_bankarray_csrbank11_reload0_re;
    if (csr_bankarray_csrbank11_en0_re) begin
        main_soclinux_timer_en_storage <= csr_bankarray_csrbank11_en0_r;
    end
    main_soclinux_timer_en_re <= csr_bankarray_csrbank11_en0_re;
    if (csr_bankarray_csrbank11_update_value0_re) begin
        main_soclinux_timer_update_value_storage <= csr_bankarray_csrbank11_update_value0_r;
    end
    main_soclinux_timer_update_value_re <= csr_bankarray_csrbank11_update_value0_re;
    main_soclinux_timer_value_re <= csr_bankarray_csrbank11_value_re;
    main_soclinux_timer_status_re <= csr_bankarray_csrbank11_ev_status_re;
    if (csr_bankarray_csrbank11_ev_pending_re) begin
        main_soclinux_timer_pending_r <= csr_bankarray_csrbank11_ev_pending_r;
    end
    main_soclinux_timer_pending_re <= csr_bankarray_csrbank11_ev_pending_re;
    if (csr_bankarray_csrbank11_ev_enable0_re) begin
        main_soclinux_timer_enable_storage <= csr_bankarray_csrbank11_ev_enable0_r;
    end
    main_soclinux_timer_enable_re <= csr_bankarray_csrbank11_ev_enable0_re;
    csr_bankarray_interface12_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank12_sel) begin
        case (csr_bankarray_interface12_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface12_bank_bus_dat_r <= main_soclinux_uart_rxtx_w;
            end
            1'd1: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_txfull_w;
            end
            2'd2: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_rxempty_w;
            end
            2'd3: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_ev_status_w;
            end
            3'd4: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_ev_pending_w;
            end
            3'd5: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_ev_enable0_w;
            end
            3'd6: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_txempty_w;
            end
            3'd7: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_rxfull_w;
            end
        endcase
    end
    main_soclinux_uart_txfull_re <= csr_bankarray_csrbank12_txfull_re;
    main_soclinux_uart_rxempty_re <= csr_bankarray_csrbank12_rxempty_re;
    main_soclinux_uart_status_re <= csr_bankarray_csrbank12_ev_status_re;
    if (csr_bankarray_csrbank12_ev_pending_re) begin
        main_soclinux_uart_pending_r <= csr_bankarray_csrbank12_ev_pending_r;
    end
    main_soclinux_uart_pending_re <= csr_bankarray_csrbank12_ev_pending_re;
    if (csr_bankarray_csrbank12_ev_enable0_re) begin
        main_soclinux_uart_enable_storage <= csr_bankarray_csrbank12_ev_enable0_r;
    end
    main_soclinux_uart_enable_re <= csr_bankarray_csrbank12_ev_enable0_re;
    main_soclinux_uart_txempty_re <= csr_bankarray_csrbank12_txempty_re;
    main_soclinux_uart_rxfull_re <= csr_bankarray_csrbank12_rxfull_re;
    csr_bankarray_interface13_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank13_sel) begin
        case (csr_bankarray_interface13_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_dma_base0_w;
            end
            1'd1: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_dma_length0_w;
            end
            2'd2: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_dma_enable0_w;
            end
            2'd3: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_dma_done_w;
            end
            3'd4: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_dma_loop0_w;
            end
            3'd5: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_dma_offset_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank13_dma_base0_re) begin
        main_vfb_litedramdmareader_base_storage <= csr_bankarray_csrbank13_dma_base0_r;
    end
    main_vfb_litedramdmareader_base_re <= csr_bankarray_csrbank13_dma_base0_re;
    if (csr_bankarray_csrbank13_dma_length0_re) begin
        main_vfb_litedramdmareader_length_storage <= csr_bankarray_csrbank13_dma_length0_r;
    end
    main_vfb_litedramdmareader_length_re <= csr_bankarray_csrbank13_dma_length0_re;
    if (csr_bankarray_csrbank13_dma_enable0_re) begin
        main_vfb_litedramdmareader_enable_storage <= csr_bankarray_csrbank13_dma_enable0_r;
    end
    main_vfb_litedramdmareader_enable_re <= csr_bankarray_csrbank13_dma_enable0_re;
    main_vfb_litedramdmareader_done_re <= csr_bankarray_csrbank13_dma_done_re;
    if (csr_bankarray_csrbank13_dma_loop0_re) begin
        main_vfb_litedramdmareader_loop_storage <= csr_bankarray_csrbank13_dma_loop0_r;
    end
    main_vfb_litedramdmareader_loop_re <= csr_bankarray_csrbank13_dma_loop0_re;
    main_vfb_litedramdmareader_offset_re <= csr_bankarray_csrbank13_dma_offset_re;
    csr_bankarray_interface14_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank14_sel) begin
        case (csr_bankarray_interface14_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_enable0_w;
            end
            1'd1: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_hres0_w;
            end
            2'd2: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_hsync_start0_w;
            end
            2'd3: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_hsync_end0_w;
            end
            3'd4: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_hscan0_w;
            end
            3'd5: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_vres0_w;
            end
            3'd6: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_vsync_start0_w;
            end
            3'd7: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_vsync_end0_w;
            end
            4'd8: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank14_vscan0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank14_enable0_re) begin
        main_vtg_enable_storage <= csr_bankarray_csrbank14_enable0_r;
    end
    main_vtg_enable_re <= csr_bankarray_csrbank14_enable0_re;
    if (csr_bankarray_csrbank14_hres0_re) begin
        main_vtg_hres_storage <= csr_bankarray_csrbank14_hres0_r;
    end
    main_vtg_hres_re <= csr_bankarray_csrbank14_hres0_re;
    if (csr_bankarray_csrbank14_hsync_start0_re) begin
        main_vtg_hsync_start_storage <= csr_bankarray_csrbank14_hsync_start0_r;
    end
    main_vtg_hsync_start_re <= csr_bankarray_csrbank14_hsync_start0_re;
    if (csr_bankarray_csrbank14_hsync_end0_re) begin
        main_vtg_hsync_end_storage <= csr_bankarray_csrbank14_hsync_end0_r;
    end
    main_vtg_hsync_end_re <= csr_bankarray_csrbank14_hsync_end0_re;
    if (csr_bankarray_csrbank14_hscan0_re) begin
        main_vtg_hscan_storage <= csr_bankarray_csrbank14_hscan0_r;
    end
    main_vtg_hscan_re <= csr_bankarray_csrbank14_hscan0_re;
    if (csr_bankarray_csrbank14_vres0_re) begin
        main_vtg_vres_storage <= csr_bankarray_csrbank14_vres0_r;
    end
    main_vtg_vres_re <= csr_bankarray_csrbank14_vres0_re;
    if (csr_bankarray_csrbank14_vsync_start0_re) begin
        main_vtg_vsync_start_storage <= csr_bankarray_csrbank14_vsync_start0_r;
    end
    main_vtg_vsync_start_re <= csr_bankarray_csrbank14_vsync_start0_re;
    if (csr_bankarray_csrbank14_vsync_end0_re) begin
        main_vtg_vsync_end_storage <= csr_bankarray_csrbank14_vsync_end0_r;
    end
    main_vtg_vsync_end_re <= csr_bankarray_csrbank14_vsync_end0_re;
    if (csr_bankarray_csrbank14_vscan0_re) begin
        main_vtg_vscan_storage <= csr_bankarray_csrbank14_vscan0_r;
    end
    main_vtg_vscan_re <= csr_bankarray_csrbank14_vscan0_re;
    if (sys_rst) begin
        main_soclinux_reset_storage <= 2'd0;
        main_soclinux_reset_re <= 1'd0;
        main_soclinux_scratch_storage <= 32'd305419896;
        main_soclinux_scratch_re <= 1'd0;
        main_soclinux_bus_errors_re <= 1'd0;
        main_soclinux_bus_errors <= 32'd0;
        main_soclinux_dma_bus_inhibit <= 1'd0;
        main_soclinux_soclinux_ram_bus_ack <= 1'd0;
        main_soclinux_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        main_soclinux_tx_tick <= 1'd0;
        main_soclinux_rx_tick <= 1'd0;
        main_soclinux_rx_rx_d <= 1'd0;
        main_soclinux_uart_txfull_re <= 1'd0;
        main_soclinux_uart_rxempty_re <= 1'd0;
        main_soclinux_uart_status_re <= 1'd0;
        main_soclinux_uart_pending_re <= 1'd0;
        main_soclinux_uart_pending_r <= 2'd0;
        main_soclinux_uart_enable_storage <= 2'd0;
        main_soclinux_uart_enable_re <= 1'd0;
        main_soclinux_uart_txempty_re <= 1'd0;
        main_soclinux_uart_rxfull_re <= 1'd0;
        main_soclinux_uart_tx_fifo_readable <= 1'd0;
        main_soclinux_uart_tx_fifo_level0 <= 5'd0;
        main_soclinux_uart_tx_fifo_produce <= 4'd0;
        main_soclinux_uart_tx_fifo_consume <= 4'd0;
        main_soclinux_uart_rx_fifo_readable <= 1'd0;
        main_soclinux_uart_rx_fifo_level0 <= 5'd0;
        main_soclinux_uart_rx_fifo_produce <= 4'd0;
        main_soclinux_uart_rx_fifo_consume <= 4'd0;
        main_soclinux_timer_load_storage <= 32'd0;
        main_soclinux_timer_load_re <= 1'd0;
        main_soclinux_timer_reload_storage <= 32'd0;
        main_soclinux_timer_reload_re <= 1'd0;
        main_soclinux_timer_en_storage <= 1'd0;
        main_soclinux_timer_en_re <= 1'd0;
        main_soclinux_timer_update_value_storage <= 1'd0;
        main_soclinux_timer_update_value_re <= 1'd0;
        main_soclinux_timer_value_status <= 32'd0;
        main_soclinux_timer_value_re <= 1'd0;
        main_soclinux_timer_zero_pending <= 1'd0;
        main_soclinux_timer_zero_trigger_d <= 1'd0;
        main_soclinux_timer_status_re <= 1'd0;
        main_soclinux_timer_pending_re <= 1'd0;
        main_soclinux_timer_pending_r <= 1'd0;
        main_soclinux_timer_enable_storage <= 1'd0;
        main_soclinux_timer_enable_re <= 1'd0;
        main_soclinux_timer_value <= 32'd0;
        main_a7ddrphy_rst_storage <= 1'd0;
        main_a7ddrphy_rst_re <= 1'd0;
        main_a7ddrphy_dly_sel_storage <= 2'd0;
        main_a7ddrphy_dly_sel_re <= 1'd0;
        main_a7ddrphy_half_sys8x_taps_storage <= 5'd21;
        main_a7ddrphy_half_sys8x_taps_re <= 1'd0;
        main_a7ddrphy_wlevel_en_storage <= 1'd0;
        main_a7ddrphy_wlevel_en_re <= 1'd0;
        main_a7ddrphy_rdphase_storage <= 1'd1;
        main_a7ddrphy_rdphase_re <= 1'd0;
        main_a7ddrphy_wrphase_storage <= 1'd0;
        main_a7ddrphy_wrphase_re <= 1'd0;
        main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;
        main_a7ddrphy_dqspattern_o1 <= 8'd0;
        main_a7ddrphy_bitslip0_value0 <= 3'd7;
        main_a7ddrphy_bitslip1_value0 <= 3'd7;
        main_a7ddrphy_bitslip0_value1 <= 3'd7;
        main_a7ddrphy_bitslip1_value1 <= 3'd7;
        main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;
        main_a7ddrphy_bitslip0_value2 <= 3'd7;
        main_a7ddrphy_bitslip0_value3 <= 3'd7;
        main_a7ddrphy_bitslip1_value2 <= 3'd7;
        main_a7ddrphy_bitslip1_value3 <= 3'd7;
        main_a7ddrphy_bitslip2_value0 <= 3'd7;
        main_a7ddrphy_bitslip2_value1 <= 3'd7;
        main_a7ddrphy_bitslip3_value0 <= 3'd7;
        main_a7ddrphy_bitslip3_value1 <= 3'd7;
        main_a7ddrphy_bitslip4_value0 <= 3'd7;
        main_a7ddrphy_bitslip4_value1 <= 3'd7;
        main_a7ddrphy_bitslip5_value0 <= 3'd7;
        main_a7ddrphy_bitslip5_value1 <= 3'd7;
        main_a7ddrphy_bitslip6_value0 <= 3'd7;
        main_a7ddrphy_bitslip6_value1 <= 3'd7;
        main_a7ddrphy_bitslip7_value0 <= 3'd7;
        main_a7ddrphy_bitslip7_value1 <= 3'd7;
        main_a7ddrphy_bitslip8_value0 <= 3'd7;
        main_a7ddrphy_bitslip8_value1 <= 3'd7;
        main_a7ddrphy_bitslip9_value0 <= 3'd7;
        main_a7ddrphy_bitslip9_value1 <= 3'd7;
        main_a7ddrphy_bitslip10_value0 <= 3'd7;
        main_a7ddrphy_bitslip10_value1 <= 3'd7;
        main_a7ddrphy_bitslip11_value0 <= 3'd7;
        main_a7ddrphy_bitslip11_value1 <= 3'd7;
        main_a7ddrphy_bitslip12_value0 <= 3'd7;
        main_a7ddrphy_bitslip12_value1 <= 3'd7;
        main_a7ddrphy_bitslip13_value0 <= 3'd7;
        main_a7ddrphy_bitslip13_value1 <= 3'd7;
        main_a7ddrphy_bitslip14_value0 <= 3'd7;
        main_a7ddrphy_bitslip14_value1 <= 3'd7;
        main_a7ddrphy_bitslip15_value0 <= 3'd7;
        main_a7ddrphy_bitslip15_value1 <= 3'd7;
        main_a7ddrphy_cmd_latency_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_cmd_latency_tappeddelayline1 <= 1'd0;
        main_a7ddrphy_cmd_latency_tappeddelayline2 <= 1'd0;
        main_a7ddrphy_cmd_latency_tappeddelayline3 <= 1'd0;
        main_a7ddrphy_cmd_latency_tappeddelayline4 <= 1'd0;
        main_a7ddrphy_cmd_latency_tappeddelayline5 <= 1'd0;
        main_a7ddrphy_cmd_latency_tappeddelayline6 <= 1'd0;
        main_a7ddrphy_cmd_latency_tappeddelayline7 <= 1'd0;
        main_a7ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        main_a7ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        main_sdram_storage <= 4'd1;
        main_sdram_re <= 1'd0;
        main_sdram_phaseinjector0_command_storage <= 8'd0;
        main_sdram_phaseinjector0_command_re <= 1'd0;
        main_sdram_phaseinjector0_address_re <= 1'd0;
        main_sdram_phaseinjector0_baddress_re <= 1'd0;
        main_sdram_phaseinjector0_wrdata_re <= 1'd0;
        main_sdram_phaseinjector0_rddata_status <= 32'd0;
        main_sdram_phaseinjector0_rddata_re <= 1'd0;
        main_sdram_phaseinjector1_command_storage <= 8'd0;
        main_sdram_phaseinjector1_command_re <= 1'd0;
        main_sdram_phaseinjector1_address_re <= 1'd0;
        main_sdram_phaseinjector1_baddress_re <= 1'd0;
        main_sdram_phaseinjector1_wrdata_re <= 1'd0;
        main_sdram_phaseinjector1_rddata_status <= 32'd0;
        main_sdram_phaseinjector1_rddata_re <= 1'd0;
        main_sdram_dfi_p0_address <= 13'd0;
        main_sdram_dfi_p0_bank <= 3'd0;
        main_sdram_dfi_p0_cas_n <= 1'd1;
        main_sdram_dfi_p0_cs_n <= 1'd1;
        main_sdram_dfi_p0_ras_n <= 1'd1;
        main_sdram_dfi_p0_we_n <= 1'd1;
        main_sdram_dfi_p0_wrdata_en <= 1'd0;
        main_sdram_dfi_p0_rddata_en <= 1'd0;
        main_sdram_dfi_p1_address <= 13'd0;
        main_sdram_dfi_p1_bank <= 3'd0;
        main_sdram_dfi_p1_cas_n <= 1'd1;
        main_sdram_dfi_p1_cs_n <= 1'd1;
        main_sdram_dfi_p1_ras_n <= 1'd1;
        main_sdram_dfi_p1_we_n <= 1'd1;
        main_sdram_dfi_p1_wrdata_en <= 1'd0;
        main_sdram_dfi_p1_rddata_en <= 1'd0;
        main_sdram_cmd_payload_a <= 13'd0;
        main_sdram_cmd_payload_ba <= 3'd0;
        main_sdram_cmd_payload_cas <= 1'd0;
        main_sdram_cmd_payload_ras <= 1'd0;
        main_sdram_cmd_payload_we <= 1'd0;
        main_sdram_timer_count1 <= 10'd585;
        main_sdram_postponer_req_o <= 1'd0;
        main_sdram_postponer_count <= 1'd0;
        main_sdram_sequencer_done1 <= 1'd0;
        main_sdram_sequencer_trigger <= 4'd0;
        main_sdram_sequencer_count <= 1'd0;
        main_sdram_bankmachine0_level <= 4'd0;
        main_sdram_bankmachine0_produce <= 3'd0;
        main_sdram_bankmachine0_consume <= 3'd0;
        main_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine0_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine0_row <= 13'd0;
        main_sdram_bankmachine0_row_opened <= 1'd0;
        main_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine0_twtpcon_count <= 2'd0;
        main_sdram_bankmachine1_level <= 4'd0;
        main_sdram_bankmachine1_produce <= 3'd0;
        main_sdram_bankmachine1_consume <= 3'd0;
        main_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine1_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine1_row <= 13'd0;
        main_sdram_bankmachine1_row_opened <= 1'd0;
        main_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine1_twtpcon_count <= 2'd0;
        main_sdram_bankmachine2_level <= 4'd0;
        main_sdram_bankmachine2_produce <= 3'd0;
        main_sdram_bankmachine2_consume <= 3'd0;
        main_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine2_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine2_row <= 13'd0;
        main_sdram_bankmachine2_row_opened <= 1'd0;
        main_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine2_twtpcon_count <= 2'd0;
        main_sdram_bankmachine3_level <= 4'd0;
        main_sdram_bankmachine3_produce <= 3'd0;
        main_sdram_bankmachine3_consume <= 3'd0;
        main_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine3_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine3_row <= 13'd0;
        main_sdram_bankmachine3_row_opened <= 1'd0;
        main_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine3_twtpcon_count <= 2'd0;
        main_sdram_bankmachine4_level <= 4'd0;
        main_sdram_bankmachine4_produce <= 3'd0;
        main_sdram_bankmachine4_consume <= 3'd0;
        main_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine4_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine4_row <= 13'd0;
        main_sdram_bankmachine4_row_opened <= 1'd0;
        main_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine4_twtpcon_count <= 2'd0;
        main_sdram_bankmachine5_level <= 4'd0;
        main_sdram_bankmachine5_produce <= 3'd0;
        main_sdram_bankmachine5_consume <= 3'd0;
        main_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine5_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine5_row <= 13'd0;
        main_sdram_bankmachine5_row_opened <= 1'd0;
        main_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine5_twtpcon_count <= 2'd0;
        main_sdram_bankmachine6_level <= 4'd0;
        main_sdram_bankmachine6_produce <= 3'd0;
        main_sdram_bankmachine6_consume <= 3'd0;
        main_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine6_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine6_row <= 13'd0;
        main_sdram_bankmachine6_row_opened <= 1'd0;
        main_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine6_twtpcon_count <= 2'd0;
        main_sdram_bankmachine7_level <= 4'd0;
        main_sdram_bankmachine7_produce <= 3'd0;
        main_sdram_bankmachine7_consume <= 3'd0;
        main_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        main_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        main_sdram_bankmachine7_pipe_valid_source_payload_addr <= 21'd0;
        main_sdram_bankmachine7_row <= 13'd0;
        main_sdram_bankmachine7_row_opened <= 1'd0;
        main_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        main_sdram_bankmachine7_twtpcon_count <= 2'd0;
        main_sdram_choose_cmd_grant <= 3'd0;
        main_sdram_choose_req_grant <= 3'd0;
        main_sdram_tccdcon_ready <= 1'd0;
        main_sdram_tccdcon_count <= 1'd0;
        main_sdram_twtrcon_ready <= 1'd0;
        main_sdram_twtrcon_count <= 2'd0;
        main_sdram_time0 <= 5'd0;
        main_sdram_time1 <= 4'd0;
        main_ethphy_reset_storage <= 1'd0;
        main_ethphy_reset_re <= 1'd0;
        main_ethphy_counter <= 9'd0;
        main_ethphy__w_storage <= 3'd0;
        main_ethphy__w_re <= 1'd0;
        main_ethphy__r_re <= 1'd0;
        main_core_re <= 1'd0;
        main_core_tx_cdc_cdc_graycounter0_q <= 6'd0;
        main_core_tx_cdc_cdc_graycounter0_q_binary <= 6'd0;
        main_core_preamble_errors_status <= 32'd0;
        main_core_preamble_errors_re <= 1'd0;
        main_core_crc_errors_status <= 32'd0;
        main_core_crc_errors_re <= 1'd0;
        main_core_rx_cdc_cdc_graycounter1_q <= 6'd0;
        main_core_rx_cdc_cdc_graycounter1_q_binary <= 6'd0;
        main_wishbone_interface_writer_slot_re <= 1'd0;
        main_wishbone_interface_writer_length_re <= 1'd0;
        main_wishbone_interface_writer_errors_status <= 32'd0;
        main_wishbone_interface_writer_errors_re <= 1'd0;
        main_wishbone_interface_writer_status_re <= 1'd0;
        main_wishbone_interface_writer_pending_re <= 1'd0;
        main_wishbone_interface_writer_pending_r <= 1'd0;
        main_wishbone_interface_writer_enable_storage <= 1'd0;
        main_wishbone_interface_writer_enable_re <= 1'd0;
        main_wishbone_interface_writer_slot <= 1'd0;
        main_wishbone_interface_writer_length <= 11'd0;
        main_wishbone_interface_writer_stat_fifo_level <= 2'd0;
        main_wishbone_interface_writer_stat_fifo_produce <= 1'd0;
        main_wishbone_interface_writer_stat_fifo_consume <= 1'd0;
        main_wishbone_interface_reader_ready_re <= 1'd0;
        main_wishbone_interface_reader_level_re <= 1'd0;
        main_wishbone_interface_reader_slot_re <= 1'd0;
        main_wishbone_interface_reader_length_re <= 1'd0;
        main_wishbone_interface_reader_eventsourcepulse_pending <= 1'd0;
        main_wishbone_interface_reader_status_re <= 1'd0;
        main_wishbone_interface_reader_pending_re <= 1'd0;
        main_wishbone_interface_reader_pending_r <= 1'd0;
        main_wishbone_interface_reader_enable_storage <= 1'd0;
        main_wishbone_interface_reader_enable_re <= 1'd0;
        main_wishbone_interface_reader_length <= 11'd0;
        main_wishbone_interface_reader_cmd_fifo_level <= 2'd0;
        main_wishbone_interface_reader_cmd_fifo_produce <= 1'd0;
        main_wishbone_interface_reader_cmd_fifo_consume <= 1'd0;
        main_wishbone_interface_interface0_ack <= 1'd0;
        main_wishbone_interface_interface1_ack <= 1'd0;
        main_wishbone_interface_decoder0_slaves <= 2'd0;
        main_wishbone_interface_interface2_ack <= 1'd0;
        main_wishbone_interface_interface3_ack <= 1'd0;
        main_wishbone_interface_decoder1_slaves <= 2'd0;
        main_vtg_enable_storage <= 1'd1;
        main_vtg_enable_re <= 1'd0;
        main_vtg_hres_storage <= 12'd800;
        main_vtg_hres_re <= 1'd0;
        main_vtg_hsync_start_storage <= 12'd840;
        main_vtg_hsync_start_re <= 1'd0;
        main_vtg_hsync_end_storage <= 12'd968;
        main_vtg_hsync_end_re <= 1'd0;
        main_vtg_hscan_storage <= 12'd1055;
        main_vtg_hscan_re <= 1'd0;
        main_vtg_vres_storage <= 12'd600;
        main_vtg_vres_re <= 1'd0;
        main_vtg_vsync_start_storage <= 12'd601;
        main_vtg_vsync_start_re <= 1'd0;
        main_vtg_vsync_end_storage <= 12'd605;
        main_vtg_vsync_end_re <= 1'd0;
        main_vtg_vscan_storage <= 12'd627;
        main_vtg_vscan_re <= 1'd0;
        main_vfb_dma_res_fifo_level <= 14'd0;
        main_vfb_dma_res_fifo_produce <= 13'd0;
        main_vfb_dma_res_fifo_consume <= 13'd0;
        main_vfb_dma_fifo_readable <= 1'd0;
        main_vfb_dma_fifo_level0 <= 14'd0;
        main_vfb_dma_fifo_produce <= 13'd0;
        main_vfb_dma_fifo_consume <= 13'd0;
        main_vfb_litedramdmareader_base_storage <= 32'd1086324736;
        main_vfb_litedramdmareader_base_re <= 1'd0;
        main_vfb_litedramdmareader_length_storage <= 32'd1920000;
        main_vfb_litedramdmareader_length_re <= 1'd0;
        main_vfb_litedramdmareader_enable_storage <= 1'd0;
        main_vfb_litedramdmareader_enable_re <= 1'd0;
        main_vfb_litedramdmareader_done_re <= 1'd0;
        main_vfb_litedramdmareader_loop_storage <= 1'd1;
        main_vfb_litedramdmareader_loop_re <= 1'd0;
        main_vfb_litedramdmareader_offset_re <= 1'd0;
        main_vfb_litedramdmareader_offset <= 24'd0;
        main_vfb_conv_converter_mux <= 1'd0;
        main_vfb_cdc_cdc_graycounter0_q <= 3'd0;
        main_vfb_cdc_cdc_graycounter0_q_binary <= 3'd0;
        main_storage <= 16'd0;
        main_re <= 1'd0;
        main_chaser <= 16'd0;
        main_mode <= 1'd0;
        main_count <= 22'd2343750;
        servo0 <= 1'd0;
        soclinux_pwm0_enable_storage <= 1'd0;
        soclinux_pwm0_enable_re <= 1'd0;
        soclinux_pwm0_width_re <= 1'd0;
        soclinux_pwm0_period_re <= 1'd0;
        servo1 <= 1'd0;
        soclinux_pwm1_enable_storage <= 1'd0;
        soclinux_pwm1_enable_re <= 1'd0;
        soclinux_pwm1_width_re <= 1'd0;
        soclinux_pwm1_period_re <= 1'd0;
        servo2 <= 1'd0;
        soclinux_pwm2_enable_storage <= 1'd0;
        soclinux_pwm2_enable_re <= 1'd0;
        soclinux_pwm2_width_re <= 1'd0;
        soclinux_pwm2_period_re <= 1'd0;
        servo3 <= 1'd0;
        soclinux_pwm3_enable_storage <= 1'd0;
        soclinux_pwm3_enable_re <= 1'd0;
        soclinux_pwm3_width_re <= 1'd0;
        soclinux_pwm3_period_re <= 1'd0;
        soclinux_card_detect_re <= 1'd0;
        soclinux_clocker_storage <= 9'd256;
        soclinux_clocker_re <= 1'd0;
        soclinux_clocker_clk1 <= 1'd0;
        soclinux_clocker_count <= 10'd0;
        soclinux_clocker_clk_d <= 1'd0;
        soclinux_clocker_ce_delayed <= 1'd0;
        soclinux_init_count <= 8'd0;
        soclinux_cmdw_count <= 8'd0;
        soclinux_cmdr_timeout_storage <= 32'd75000000;
        soclinux_cmdr_timeout_re <= 1'd0;
        soclinux_cmdr_timeout <= 32'd0;
        soclinux_cmdr_count <= 8'd0;
        soclinux_cmdr_last_data <= 8'd0;
        soclinux_cmdr_cmdr_run <= 1'd0;
        soclinux_cmdr_cmdr_converter_converter_source_payload_data <= 8'd0;
        soclinux_cmdr_cmdr_converter_converter_source_payload_valid_token_count <= 4'd0;
        soclinux_cmdr_cmdr_converter_converter_demux <= 3'd0;
        soclinux_cmdr_cmdr_converter_converter_strobe_all <= 1'd0;
        soclinux_cmdr_cmdr_buf_pipe_valid_source_valid <= 1'd0;
        soclinux_cmdr_cmdr_buf_pipe_valid_source_payload_data <= 8'd0;
        soclinux_cmdr_cmdr_reset <= 1'd0;
        soclinux_dataw_re <= 1'd0;
        soclinux_dataw_count <= 8'd0;
        soclinux_dataw_accepted1 <= 1'd0;
        soclinux_dataw_crc_error1 <= 1'd0;
        soclinux_dataw_write_error1 <= 1'd0;
        soclinux_dataw_crc_run <= 1'd0;
        soclinux_dataw_crc_converter_converter_source_payload_data <= 8'd0;
        soclinux_dataw_crc_converter_converter_source_payload_valid_token_count <= 4'd0;
        soclinux_dataw_crc_converter_converter_demux <= 3'd0;
        soclinux_dataw_crc_converter_converter_strobe_all <= 1'd0;
        soclinux_dataw_crc_buf_pipe_valid_source_valid <= 1'd0;
        soclinux_dataw_crc_buf_pipe_valid_source_payload_data <= 8'd0;
        soclinux_dataw_crc16_crc0_reg0 <= 16'd0;
        soclinux_dataw_crc16_crc1_reg0 <= 16'd0;
        soclinux_dataw_crc16_crc2_reg0 <= 16'd0;
        soclinux_dataw_crc16_crc3_reg0 <= 16'd0;
        soclinux_datar_timeout_storage <= 32'd75000000;
        soclinux_datar_timeout_re <= 1'd0;
        soclinux_datar_timeout <= 32'd0;
        soclinux_datar_count <= 10'd0;
        soclinux_datar_crc_count <= 5'd0;
        soclinux_datar_crc_error <= 1'd0;
        soclinux_datar_data_count <= 16'd0;
        soclinux_datar_datar_reset <= 1'd0;
        soclinux_datar_crc16_crc0_reg0 <= 16'd0;
        soclinux_datar_crc16_crc1_reg0 <= 16'd0;
        soclinux_datar_crc16_crc2_reg0 <= 16'd0;
        soclinux_datar_crc16_crc3_reg0 <= 16'd0;
        soclinux_datar_datar_1x_run <= 1'd0;
        soclinux_datar_datar_1x_converter_converter_source_payload_data <= 8'd0;
        soclinux_datar_datar_1x_converter_converter_source_payload_valid_token_count <= 4'd0;
        soclinux_datar_datar_1x_converter_converter_demux <= 3'd0;
        soclinux_datar_datar_1x_converter_converter_strobe_all <= 1'd0;
        soclinux_datar_datar_1x_buf_pipe_valid_source_valid <= 1'd0;
        soclinux_datar_datar_1x_buf_pipe_valid_source_payload_data <= 8'd0;
        soclinux_datar_datar_4x_run <= 1'd0;
        soclinux_datar_datar_4x_converter_converter_source_payload_data <= 8'd0;
        soclinux_datar_datar_4x_converter_converter_source_payload_valid_token_count <= 2'd0;
        soclinux_datar_datar_4x_converter_converter_demux <= 1'd0;
        soclinux_datar_datar_4x_converter_converter_strobe_all <= 1'd0;
        soclinux_datar_datar_4x_buf_pipe_valid_source_valid <= 1'd0;
        soclinux_datar_datar_4x_buf_pipe_valid_source_payload_data <= 8'd0;
        soclinux_settings_storage <= 2'd1;
        soclinux_settings_re <= 1'd0;
        soclinux_clk_i_d <= 1'd0;
        soclinux_card_detect_irq <= 1'd0;
        soclinux_card_detect_d <= 1'd0;
        soclinux_core_irq <= 1'd0;
        soclinux_core_cmd_argument_storage <= 32'd0;
        soclinux_core_cmd_argument_re <= 1'd0;
        soclinux_core_cmd_command_storage <= 14'd0;
        soclinux_core_cmd_command_re <= 1'd0;
        soclinux_core_cmd_send_storage <= 1'd0;
        soclinux_core_cmd_send_re <= 1'd0;
        soclinux_core_cmd_response_status <= 128'd0;
        soclinux_core_cmd_response_re <= 1'd0;
        soclinux_core_cmd_event_re <= 1'd0;
        soclinux_core_data_event_re <= 1'd0;
        soclinux_core_block_length_storage <= 10'd0;
        soclinux_core_block_length_re <= 1'd0;
        soclinux_core_block_count_storage <= 32'd0;
        soclinux_core_block_count_re <= 1'd0;
        soclinux_core_crc7_inserter_reg0 <= 7'd0;
        soclinux_core_cmd_count <= 3'd0;
        soclinux_core_cmd_done <= 1'd0;
        soclinux_core_cmd_error <= 1'd0;
        soclinux_core_cmd_timeout <= 1'd0;
        soclinux_core_cmd_crc <= 1'd0;
        soclinux_core_data_count <= 32'd0;
        soclinux_core_data_done <= 1'd0;
        soclinux_core_data_error <= 1'd0;
        soclinux_core_data_timeout <= 1'd0;
        soclinux_core_data_crc <= 1'd0;
        soclinux_core_count <= 9'd0;
        soclinux_core_done_d <= 1'd0;
        soclinux_block2mem_irq <= 1'd0;
        soclinux_block2mem_fifo_readable <= 1'd0;
        soclinux_block2mem_fifo_level0 <= 10'd0;
        soclinux_block2mem_fifo_produce <= 9'd0;
        soclinux_block2mem_fifo_consume <= 9'd0;
        soclinux_block2mem_converter_source_payload_data <= 32'd0;
        soclinux_block2mem_converter_source_payload_valid_token_count <= 3'd0;
        soclinux_block2mem_converter_demux <= 2'd0;
        soclinux_block2mem_converter_strobe_all <= 1'd0;
        soclinux_block2mem_wishbonedmawriter_offset1 <= 32'd0;
        soclinux_block2mem_wishbonedmawriter_base_storage <= 64'd0;
        soclinux_block2mem_wishbonedmawriter_base_re <= 1'd0;
        soclinux_block2mem_wishbonedmawriter_length_storage <= 32'd0;
        soclinux_block2mem_wishbonedmawriter_length_re <= 1'd0;
        soclinux_block2mem_wishbonedmawriter_enable_storage <= 1'd0;
        soclinux_block2mem_wishbonedmawriter_enable_re <= 1'd0;
        soclinux_block2mem_wishbonedmawriter_done_re <= 1'd0;
        soclinux_block2mem_wishbonedmawriter_loop_storage <= 1'd0;
        soclinux_block2mem_wishbonedmawriter_loop_re <= 1'd0;
        soclinux_block2mem_wishbonedmawriter_offset_re <= 1'd0;
        soclinux_block2mem_connect <= 1'd0;
        soclinux_block2mem_done_d <= 1'd0;
        soclinux_mem2block_irq <= 1'd0;
        soclinux_mem2block_dma_fifo_level <= 5'd0;
        soclinux_mem2block_dma_fifo_produce <= 4'd0;
        soclinux_mem2block_dma_fifo_consume <= 4'd0;
        soclinux_mem2block_dma_offset1 <= 32'd0;
        soclinux_mem2block_dma_base_storage <= 64'd0;
        soclinux_mem2block_dma_base_re <= 1'd0;
        soclinux_mem2block_dma_length_storage <= 32'd0;
        soclinux_mem2block_dma_length_re <= 1'd0;
        soclinux_mem2block_dma_enable_storage <= 1'd0;
        soclinux_mem2block_dma_enable_re <= 1'd0;
        soclinux_mem2block_dma_done_re <= 1'd0;
        soclinux_mem2block_dma_loop_storage <= 1'd0;
        soclinux_mem2block_dma_loop_re <= 1'd0;
        soclinux_mem2block_dma_offset_re <= 1'd0;
        soclinux_mem2block_converter_converter_mux <= 2'd0;
        soclinux_mem2block_fifo_readable <= 1'd0;
        soclinux_mem2block_fifo_level0 <= 10'd0;
        soclinux_mem2block_fifo_produce <= 9'd0;
        soclinux_mem2block_fifo_consume <= 9'd0;
        soclinux_mem2block_done_d <= 1'd0;
        soclinux_card_detect_pending <= 1'd0;
        soclinux_block2mem_dma_pending <= 1'd0;
        soclinux_mem2block_dma_pending <= 1'd0;
        soclinux_eventmanager_status_re <= 1'd0;
        soclinux_eventmanager_pending_re <= 1'd0;
        soclinux_eventmanager_pending_r <= 5'd0;
        soclinux_eventmanager_enable_storage <= 5'd0;
        soclinux_eventmanager_enable_re <= 1'd0;
        interface1_re <= 1'd0;
        interface1_we <= 1'd0;
        socbushandler1_slaves <= 7'd0;
        socbushandler1_count <= 20'd1000000;
        socbushandler0_grant <= 1'd0;
        socbushandler0_slaves <= 1'd0;
        socbushandler0_count <= 20'd1000000;
        csr_bankarray_sel_r <= 1'd0;
        rs232phytx_state <= 1'd0;
        rs232phyrx_state <= 1'd0;
        refresher_state <= 2'd0;
        bankmachine0_state <= 3'd0;
        bankmachine1_state <= 3'd0;
        bankmachine2_state <= 3'd0;
        bankmachine3_state <= 3'd0;
        bankmachine4_state <= 3'd0;
        bankmachine5_state <= 3'd0;
        bankmachine6_state <= 3'd0;
        bankmachine7_state <= 3'd0;
        multiplexer_state <= 4'd0;
        roundrobin0_grant <= 2'd0;
        roundrobin1_grant <= 2'd0;
        roundrobin2_grant <= 2'd0;
        roundrobin3_grant <= 2'd0;
        roundrobin4_grant <= 2'd0;
        roundrobin5_grant <= 2'd0;
        roundrobin6_grant <= 2'd0;
        roundrobin7_grant <= 2'd0;
        new_master_wdata_ready0 <= 1'd0;
        new_master_wdata_ready1 <= 1'd0;
        new_master_wdata_ready2 <= 1'd0;
        new_master_rdata_valid0 <= 1'd0;
        new_master_rdata_valid1 <= 1'd0;
        new_master_rdata_valid2 <= 1'd0;
        new_master_rdata_valid3 <= 1'd0;
        new_master_rdata_valid4 <= 1'd0;
        new_master_rdata_valid5 <= 1'd0;
        new_master_rdata_valid6 <= 1'd0;
        new_master_rdata_valid7 <= 1'd0;
        new_master_rdata_valid8 <= 1'd0;
        new_master_rdata_valid9 <= 1'd0;
        new_master_rdata_valid10 <= 1'd0;
        new_master_rdata_valid11 <= 1'd0;
        new_master_rdata_valid12 <= 1'd0;
        new_master_rdata_valid13 <= 1'd0;
        new_master_rdata_valid14 <= 1'd0;
        new_master_rdata_valid15 <= 1'd0;
        new_master_rdata_valid16 <= 1'd0;
        new_master_rdata_valid17 <= 1'd0;
        new_master_rdata_valid18 <= 1'd0;
        new_master_rdata_valid19 <= 1'd0;
        new_master_rdata_valid20 <= 1'd0;
        new_master_rdata_valid21 <= 1'd0;
        new_master_rdata_valid22 <= 1'd0;
        new_master_rdata_valid23 <= 1'd0;
        new_master_rdata_valid24 <= 1'd0;
        new_master_rdata_valid25 <= 1'd0;
        new_master_rdata_valid26 <= 1'd0;
        clockdomainsrenamer_liteethmacsramwriter_state <= 3'd0;
        clockdomainsrenamer_liteethmacsramreader_state <= 2'd0;
        litedramdmareader_state <= 2'd0;
        sdphyinit_state <= 1'd0;
        sdphycmdw_state <= 2'd0;
        sdphycmdr_state <= 3'd0;
        sdphydataw_state <= 4'd0;
        sdphydatar_state <= 3'd0;
        sdcore_state <= 3'd0;
        sdblock2memdma_state <= 2'd0;
        sdmem2blockdma_state <= 2'd0;
        wishbone2csr_state <= 2'd0;
    end
    impl_xilinxmultiregimpl0_regs0 <= serial_rx;
    impl_xilinxmultiregimpl0_regs1 <= impl_xilinxmultiregimpl0_regs0;
    impl_xilinxmultiregimpl1_regs0 <= main_ethphy_data_r;
    impl_xilinxmultiregimpl1_regs1 <= impl_xilinxmultiregimpl1_regs0;
    impl_xilinxmultiregimpl3_regs0 <= main_core_tx_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl3_regs1 <= impl_xilinxmultiregimpl3_regs0;
    impl_xilinxmultiregimpl4_regs0 <= main_core_pulsesynchronizer0_toggle_i;
    impl_xilinxmultiregimpl4_regs1 <= impl_xilinxmultiregimpl4_regs0;
    impl_xilinxmultiregimpl5_regs0 <= main_core_pulsesynchronizer1_toggle_i;
    impl_xilinxmultiregimpl5_regs1 <= impl_xilinxmultiregimpl5_regs0;
    impl_xilinxmultiregimpl6_regs0 <= main_core_rx_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl6_regs1 <= impl_xilinxmultiregimpl6_regs0;
    impl_xilinxmultiregimpl18_regs0 <= main_vfb_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl18_regs1 <= impl_xilinxmultiregimpl18_regs0;
    impl_xilinxmultiregimpl20_regs <= (~soclinux_clocker_clk0);
end

always @(posedge vga_clk) begin
    main_vtg_source_first <= ((main_vtg_source_payload_hcount == 1'd0) & (main_vtg_source_payload_vcount == 1'd0));
    main_vtg_source_last <= ((main_vtg_source_payload_hcount == main_vtg_hscan) & (main_vtg_source_payload_vcount == main_vtg_vscan));
    clockdomainsrenamer_state <= clockdomainsrenamer_next_state;
    if (main_vtg_hactive_clockdomainsrenamer1_next_value_ce0) begin
        main_vtg_hactive <= main_vtg_hactive_clockdomainsrenamer1_next_value0;
    end
    if (main_vtg_vactive_clockdomainsrenamer1_next_value_ce1) begin
        main_vtg_vactive <= main_vtg_vactive_clockdomainsrenamer1_next_value1;
    end
    if (main_vtg_source_payload_hres_clockdomainsrenamer1_next_value_ce2) begin
        main_vtg_source_payload_hres <= main_vtg_source_payload_hres_clockdomainsrenamer1_next_value2;
    end
    if (main_vtg_source_payload_vres_clockdomainsrenamer1_next_value_ce3) begin
        main_vtg_source_payload_vres <= main_vtg_source_payload_vres_clockdomainsrenamer1_next_value3;
    end
    if (main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4) begin
        main_vtg_source_payload_hcount <= main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value4;
    end
    if (main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value_ce5) begin
        main_vtg_source_payload_vcount <= main_vtg_source_payload_vcount_clockdomainsrenamer1_next_value5;
    end
    if (main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value_ce6) begin
        main_vtg_source_payload_hsync <= main_vtg_source_payload_hsync_clockdomainsrenamer1_next_value6;
    end
    if (main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value_ce7) begin
        main_vtg_source_payload_vsync <= main_vtg_source_payload_vsync_clockdomainsrenamer1_next_value7;
    end
    if (main_vtg_reset) begin
        main_vtg_source_payload_hsync <= 1'd0;
        main_vtg_source_payload_vsync <= 1'd0;
        main_vtg_source_payload_hres <= 12'd0;
        main_vtg_source_payload_vres <= 12'd0;
        main_vtg_source_payload_hcount <= 12'd0;
        main_vtg_source_payload_vcount <= 12'd0;
        main_vtg_hactive <= 1'd0;
        main_vtg_vactive <= 1'd0;
        clockdomainsrenamer_state <= 1'd0;
    end
    main_vfb_cdc_cdc_graycounter1_q_binary <= main_vfb_cdc_cdc_graycounter1_q_next_binary;
    main_vfb_cdc_cdc_graycounter1_q <= main_vfb_cdc_cdc_graycounter1_q_next;
    resetinserter_state <= resetinserter_next_state;
    if (main_vfb_first_resetinserter_next_value_ce) begin
        main_vfb_first <= main_vfb_first_resetinserter_next_value;
    end
    if (main_vfb_fsm_reset) begin
        main_vfb_first <= 1'd0;
        resetinserter_state <= 1'd0;
    end
    if (vga_rst) begin
        main_vtg_source_payload_hsync <= 1'd0;
        main_vtg_source_payload_vsync <= 1'd0;
        main_vtg_source_payload_hres <= 12'd0;
        main_vtg_source_payload_vres <= 12'd0;
        main_vtg_source_payload_hcount <= 12'd0;
        main_vtg_source_payload_vcount <= 12'd0;
        main_vtg_hactive <= 1'd0;
        main_vtg_vactive <= 1'd0;
        main_vfb_cdc_cdc_graycounter1_q <= 3'd0;
        main_vfb_cdc_cdc_graycounter1_q_binary <= 3'd0;
        main_vfb_first <= 1'd0;
        clockdomainsrenamer_state <= 1'd0;
        resetinserter_state <= 1'd0;
    end
    impl_xilinxmultiregimpl8_regs0 <= main_vtg_enable_storage;
    impl_xilinxmultiregimpl8_regs1 <= impl_xilinxmultiregimpl8_regs0;
    impl_xilinxmultiregimpl9_regs0 <= main_vtg_hres_storage;
    impl_xilinxmultiregimpl9_regs1 <= impl_xilinxmultiregimpl9_regs0;
    impl_xilinxmultiregimpl10_regs0 <= main_vtg_hsync_start_storage;
    impl_xilinxmultiregimpl10_regs1 <= impl_xilinxmultiregimpl10_regs0;
    impl_xilinxmultiregimpl11_regs0 <= main_vtg_hsync_end_storage;
    impl_xilinxmultiregimpl11_regs1 <= impl_xilinxmultiregimpl11_regs0;
    impl_xilinxmultiregimpl12_regs0 <= main_vtg_hscan_storage;
    impl_xilinxmultiregimpl12_regs1 <= impl_xilinxmultiregimpl12_regs0;
    impl_xilinxmultiregimpl13_regs0 <= main_vtg_vres_storage;
    impl_xilinxmultiregimpl13_regs1 <= impl_xilinxmultiregimpl13_regs0;
    impl_xilinxmultiregimpl14_regs0 <= main_vtg_vsync_start_storage;
    impl_xilinxmultiregimpl14_regs1 <= impl_xilinxmultiregimpl14_regs0;
    impl_xilinxmultiregimpl15_regs0 <= main_vtg_vsync_end_storage;
    impl_xilinxmultiregimpl15_regs1 <= impl_xilinxmultiregimpl15_regs0;
    impl_xilinxmultiregimpl16_regs0 <= main_vtg_vscan_storage;
    impl_xilinxmultiregimpl16_regs1 <= impl_xilinxmultiregimpl16_regs0;
    impl_xilinxmultiregimpl17_regs0 <= main_vfb_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl17_regs1 <= impl_xilinxmultiregimpl17_regs0;
    impl_xilinxmultiregimpl19_regs0 <= main_vfb_litedramdmareader_reset;
    impl_xilinxmultiregimpl19_regs1 <= impl_xilinxmultiregimpl19_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Instance BUFG of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG(
	// Inputs.
	.I (main_crg_clkout0),

	// Outputs.
	.O (main_crg_clkout_buf0)
);

//------------------------------------------------------------------------------
// Instance BUFG_1 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_1(
	// Inputs.
	.I (main_crg_clkout1),

	// Outputs.
	.O (main_crg_clkout_buf1)
);

//------------------------------------------------------------------------------
// Instance BUFG_2 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_2(
	// Inputs.
	.I (main_crg_clkout2),

	// Outputs.
	.O (main_crg_clkout_buf2)
);

//------------------------------------------------------------------------------
// Instance BUFG_3 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_3(
	// Inputs.
	.I (main_crg_clkout3),

	// Outputs.
	.O (main_crg_clkout_buf3)
);

//------------------------------------------------------------------------------
// Instance BUFG_4 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_4(
	// Inputs.
	.I (main_crg_clkout4),

	// Outputs.
	.O (main_crg_clkout_buf4)
);

//------------------------------------------------------------------------------
// Instance BUFG_5 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_5(
	// Inputs.
	.I (main_crg_clkout5),

	// Outputs.
	.O (main_crg_clkout_buf5)
);

//------------------------------------------------------------------------------
// Instance IDELAYCTRL of IDELAYCTRL Module.
//------------------------------------------------------------------------------
IDELAYCTRL IDELAYCTRL(
	// Inputs.
	.REFCLK (idelay_clk),
	.RST    (main_crg_ic_reset)
);

//------------------------------------------------------------------------------
// Memory rom: 12421-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:12420];
initial begin
	$readmemh("nexys4ddr_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[main_soclinux_soclinux_adr];
end
assign main_soclinux_soclinux_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 1536-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8
reg [31:0] sram[0:1535];
initial begin
	$readmemh("nexys4ddr_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin : mem_write_block
	integer we_index;
	for(we_index = 0; we_index < 4; we_index=we_index+1)
		if (main_soclinux_ram_we[we_index])
			sram[main_soclinux_ram_adr][we_index*8 +: 8] <= main_soclinux_ram_dat_w[we_index*8 +: 8];
	sram_adr0 <= main_soclinux_ram_adr;
end
assign main_soclinux_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 23-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:22];
initial begin
	$readmemh("nexys4ddr_mem.init", mem);
end
reg [4:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= csr_bankarray_adr;
end
assign csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (main_soclinux_uart_tx_fifo_wrport_we)
		storage[main_soclinux_uart_tx_fifo_wrport_adr] <= main_soclinux_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[main_soclinux_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_soclinux_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[main_soclinux_uart_tx_fifo_rdport_adr];
end
assign main_soclinux_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign main_soclinux_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (main_soclinux_uart_rx_fifo_wrport_we)
		storage_1[main_soclinux_uart_rx_fifo_wrport_adr] <= main_soclinux_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_soclinux_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_soclinux_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[main_soclinux_uart_rx_fifo_rdport_adr];
end
assign main_soclinux_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign main_soclinux_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Instance OSERDESE2 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (1'd0),
	.D2     (1'd1),
	.D3     (1'd0),
	.D4     (1'd1),
	.D5     (1'd0),
	.D6     (1'd1),
	.D7     (1'd0),
	.D8     (1'd1),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_sd_clk_se_nodelay)
);

//------------------------------------------------------------------------------
// Instance OBUFDS of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS(
	// Inputs.
	.I  (main_a7ddrphy_sd_clk_se_nodelay),

	// Outputs.
	.O  (ddram_clk_p),
	.OB (ddram_clk_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_1 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_1 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cs_n),
	.D2     (main_a7ddrphy_dfi_p0_cs_n),
	.D3     (main_a7ddrphy_dfi_p1_cs_n),
	.D4     (main_a7ddrphy_dfi_p1_cs_n),
	.D5     (main_a7ddrphy_dfi_p2_cs_n),
	.D6     (main_a7ddrphy_dfi_p2_cs_n),
	.D7     (main_a7ddrphy_dfi_p3_cs_n),
	.D8     (main_a7ddrphy_dfi_p3_cs_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cs_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_2 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_2 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[0]),
	.D2     (main_a7ddrphy_dfi_p0_address[0]),
	.D3     (main_a7ddrphy_dfi_p1_address[0]),
	.D4     (main_a7ddrphy_dfi_p1_address[0]),
	.D5     (main_a7ddrphy_dfi_p2_address[0]),
	.D6     (main_a7ddrphy_dfi_p2_address[0]),
	.D7     (main_a7ddrphy_dfi_p3_address[0]),
	.D8     (main_a7ddrphy_dfi_p3_address[0]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_3 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_3 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[1]),
	.D2     (main_a7ddrphy_dfi_p0_address[1]),
	.D3     (main_a7ddrphy_dfi_p1_address[1]),
	.D4     (main_a7ddrphy_dfi_p1_address[1]),
	.D5     (main_a7ddrphy_dfi_p2_address[1]),
	.D6     (main_a7ddrphy_dfi_p2_address[1]),
	.D7     (main_a7ddrphy_dfi_p3_address[1]),
	.D8     (main_a7ddrphy_dfi_p3_address[1]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_4 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_4 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[2]),
	.D2     (main_a7ddrphy_dfi_p0_address[2]),
	.D3     (main_a7ddrphy_dfi_p1_address[2]),
	.D4     (main_a7ddrphy_dfi_p1_address[2]),
	.D5     (main_a7ddrphy_dfi_p2_address[2]),
	.D6     (main_a7ddrphy_dfi_p2_address[2]),
	.D7     (main_a7ddrphy_dfi_p3_address[2]),
	.D8     (main_a7ddrphy_dfi_p3_address[2]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_5 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_5 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[3]),
	.D2     (main_a7ddrphy_dfi_p0_address[3]),
	.D3     (main_a7ddrphy_dfi_p1_address[3]),
	.D4     (main_a7ddrphy_dfi_p1_address[3]),
	.D5     (main_a7ddrphy_dfi_p2_address[3]),
	.D6     (main_a7ddrphy_dfi_p2_address[3]),
	.D7     (main_a7ddrphy_dfi_p3_address[3]),
	.D8     (main_a7ddrphy_dfi_p3_address[3]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_6 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_6 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[4]),
	.D2     (main_a7ddrphy_dfi_p0_address[4]),
	.D3     (main_a7ddrphy_dfi_p1_address[4]),
	.D4     (main_a7ddrphy_dfi_p1_address[4]),
	.D5     (main_a7ddrphy_dfi_p2_address[4]),
	.D6     (main_a7ddrphy_dfi_p2_address[4]),
	.D7     (main_a7ddrphy_dfi_p3_address[4]),
	.D8     (main_a7ddrphy_dfi_p3_address[4]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_7 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_7 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[5]),
	.D2     (main_a7ddrphy_dfi_p0_address[5]),
	.D3     (main_a7ddrphy_dfi_p1_address[5]),
	.D4     (main_a7ddrphy_dfi_p1_address[5]),
	.D5     (main_a7ddrphy_dfi_p2_address[5]),
	.D6     (main_a7ddrphy_dfi_p2_address[5]),
	.D7     (main_a7ddrphy_dfi_p3_address[5]),
	.D8     (main_a7ddrphy_dfi_p3_address[5]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_8 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_8 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[6]),
	.D2     (main_a7ddrphy_dfi_p0_address[6]),
	.D3     (main_a7ddrphy_dfi_p1_address[6]),
	.D4     (main_a7ddrphy_dfi_p1_address[6]),
	.D5     (main_a7ddrphy_dfi_p2_address[6]),
	.D6     (main_a7ddrphy_dfi_p2_address[6]),
	.D7     (main_a7ddrphy_dfi_p3_address[6]),
	.D8     (main_a7ddrphy_dfi_p3_address[6]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_9 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_9 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[7]),
	.D2     (main_a7ddrphy_dfi_p0_address[7]),
	.D3     (main_a7ddrphy_dfi_p1_address[7]),
	.D4     (main_a7ddrphy_dfi_p1_address[7]),
	.D5     (main_a7ddrphy_dfi_p2_address[7]),
	.D6     (main_a7ddrphy_dfi_p2_address[7]),
	.D7     (main_a7ddrphy_dfi_p3_address[7]),
	.D8     (main_a7ddrphy_dfi_p3_address[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_10 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_10 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[8]),
	.D2     (main_a7ddrphy_dfi_p0_address[8]),
	.D3     (main_a7ddrphy_dfi_p1_address[8]),
	.D4     (main_a7ddrphy_dfi_p1_address[8]),
	.D5     (main_a7ddrphy_dfi_p2_address[8]),
	.D6     (main_a7ddrphy_dfi_p2_address[8]),
	.D7     (main_a7ddrphy_dfi_p3_address[8]),
	.D8     (main_a7ddrphy_dfi_p3_address[8]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_11 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_11 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[9]),
	.D2     (main_a7ddrphy_dfi_p0_address[9]),
	.D3     (main_a7ddrphy_dfi_p1_address[9]),
	.D4     (main_a7ddrphy_dfi_p1_address[9]),
	.D5     (main_a7ddrphy_dfi_p2_address[9]),
	.D6     (main_a7ddrphy_dfi_p2_address[9]),
	.D7     (main_a7ddrphy_dfi_p3_address[9]),
	.D8     (main_a7ddrphy_dfi_p3_address[9]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_12 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_12 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[10]),
	.D2     (main_a7ddrphy_dfi_p0_address[10]),
	.D3     (main_a7ddrphy_dfi_p1_address[10]),
	.D4     (main_a7ddrphy_dfi_p1_address[10]),
	.D5     (main_a7ddrphy_dfi_p2_address[10]),
	.D6     (main_a7ddrphy_dfi_p2_address[10]),
	.D7     (main_a7ddrphy_dfi_p3_address[10]),
	.D8     (main_a7ddrphy_dfi_p3_address[10]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_13 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_13 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[11]),
	.D2     (main_a7ddrphy_dfi_p0_address[11]),
	.D3     (main_a7ddrphy_dfi_p1_address[11]),
	.D4     (main_a7ddrphy_dfi_p1_address[11]),
	.D5     (main_a7ddrphy_dfi_p2_address[11]),
	.D6     (main_a7ddrphy_dfi_p2_address[11]),
	.D7     (main_a7ddrphy_dfi_p3_address[11]),
	.D8     (main_a7ddrphy_dfi_p3_address[11]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_14 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_14 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_address[12]),
	.D2     (main_a7ddrphy_dfi_p0_address[12]),
	.D3     (main_a7ddrphy_dfi_p1_address[12]),
	.D4     (main_a7ddrphy_dfi_p1_address[12]),
	.D5     (main_a7ddrphy_dfi_p2_address[12]),
	.D6     (main_a7ddrphy_dfi_p2_address[12]),
	.D7     (main_a7ddrphy_dfi_p3_address[12]),
	.D8     (main_a7ddrphy_dfi_p3_address[12]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_15 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_15 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[0]),
	.D2     (main_a7ddrphy_dfi_p0_bank[0]),
	.D3     (main_a7ddrphy_dfi_p1_bank[0]),
	.D4     (main_a7ddrphy_dfi_p1_bank[0]),
	.D5     (main_a7ddrphy_dfi_p2_bank[0]),
	.D6     (main_a7ddrphy_dfi_p2_bank[0]),
	.D7     (main_a7ddrphy_dfi_p3_bank[0]),
	.D8     (main_a7ddrphy_dfi_p3_bank[0]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_16 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_16 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[1]),
	.D2     (main_a7ddrphy_dfi_p0_bank[1]),
	.D3     (main_a7ddrphy_dfi_p1_bank[1]),
	.D4     (main_a7ddrphy_dfi_p1_bank[1]),
	.D5     (main_a7ddrphy_dfi_p2_bank[1]),
	.D6     (main_a7ddrphy_dfi_p2_bank[1]),
	.D7     (main_a7ddrphy_dfi_p3_bank[1]),
	.D8     (main_a7ddrphy_dfi_p3_bank[1]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_17 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_17 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_bank[2]),
	.D2     (main_a7ddrphy_dfi_p0_bank[2]),
	.D3     (main_a7ddrphy_dfi_p1_bank[2]),
	.D4     (main_a7ddrphy_dfi_p1_bank[2]),
	.D5     (main_a7ddrphy_dfi_p2_bank[2]),
	.D6     (main_a7ddrphy_dfi_p2_bank[2]),
	.D7     (main_a7ddrphy_dfi_p3_bank[2]),
	.D8     (main_a7ddrphy_dfi_p3_bank[2]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (main_a7ddrphy_pads_ba[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_18 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_18 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_ras_n),
	.D2     (main_a7ddrphy_dfi_p0_ras_n),
	.D3     (main_a7ddrphy_dfi_p1_ras_n),
	.D4     (main_a7ddrphy_dfi_p1_ras_n),
	.D5     (main_a7ddrphy_dfi_p2_ras_n),
	.D6     (main_a7ddrphy_dfi_p2_ras_n),
	.D7     (main_a7ddrphy_dfi_p3_ras_n),
	.D8     (main_a7ddrphy_dfi_p3_ras_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_ras_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_19 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_19 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cas_n),
	.D2     (main_a7ddrphy_dfi_p0_cas_n),
	.D3     (main_a7ddrphy_dfi_p1_cas_n),
	.D4     (main_a7ddrphy_dfi_p1_cas_n),
	.D5     (main_a7ddrphy_dfi_p2_cas_n),
	.D6     (main_a7ddrphy_dfi_p2_cas_n),
	.D7     (main_a7ddrphy_dfi_p3_cas_n),
	.D8     (main_a7ddrphy_dfi_p3_cas_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cas_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_20 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_20 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_we_n),
	.D2     (main_a7ddrphy_dfi_p0_we_n),
	.D3     (main_a7ddrphy_dfi_p1_we_n),
	.D4     (main_a7ddrphy_dfi_p1_we_n),
	.D5     (main_a7ddrphy_dfi_p2_we_n),
	.D6     (main_a7ddrphy_dfi_p2_we_n),
	.D7     (main_a7ddrphy_dfi_p3_we_n),
	.D8     (main_a7ddrphy_dfi_p3_we_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_we_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_21 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_21 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_cke),
	.D2     (main_a7ddrphy_dfi_p0_cke),
	.D3     (main_a7ddrphy_dfi_p1_cke),
	.D4     (main_a7ddrphy_dfi_p1_cke),
	.D5     (main_a7ddrphy_dfi_p2_cke),
	.D6     (main_a7ddrphy_dfi_p2_cke),
	.D7     (main_a7ddrphy_dfi_p3_cke),
	.D8     (main_a7ddrphy_dfi_p3_cke),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cke)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_22 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_22 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_dfi_p0_odt),
	.D2     (main_a7ddrphy_dfi_p0_odt),
	.D3     (main_a7ddrphy_dfi_p1_odt),
	.D4     (main_a7ddrphy_dfi_p1_odt),
	.D5     (main_a7ddrphy_dfi_p2_odt),
	.D6     (main_a7ddrphy_dfi_p2_odt),
	.D7     (main_a7ddrphy_dfi_p3_odt),
	.D8     (main_a7ddrphy_dfi_p3_odt),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_odt)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_23 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_23 (
	// Inputs.
	.CLK    (sys2x_dqs_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip00[0]),
	.D2     (main_a7ddrphy_bitslip00[1]),
	.D3     (main_a7ddrphy_bitslip00[2]),
	.D4     (main_a7ddrphy_bitslip00[3]),
	.D5     (main_a7ddrphy_bitslip00[4]),
	.D6     (main_a7ddrphy_bitslip00[5]),
	.D7     (main_a7ddrphy_bitslip00[6]),
	.D8     (main_a7ddrphy_bitslip00[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OFB    (main_a7ddrphy0),
	.OQ     (main_a7ddrphy_dqs_o_no_delay0),
	.TQ     (main_a7ddrphy_dqs_t0)
);

//------------------------------------------------------------------------------
// Instance IOBUFDS of IOBUFDS Module.
//------------------------------------------------------------------------------
IOBUFDS IOBUFDS(
	// Inputs.
	.I   (main_a7ddrphy_dqs_o_no_delay0),
	.T   (main_a7ddrphy_dqs_t0),

	// InOuts.
	.IO  (ddram_dqs_p[0]),
	.IOB (ddram_dqs_n[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_24 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_24 (
	// Inputs.
	.CLK    (sys2x_dqs_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip10[0]),
	.D2     (main_a7ddrphy_bitslip10[1]),
	.D3     (main_a7ddrphy_bitslip10[2]),
	.D4     (main_a7ddrphy_bitslip10[3]),
	.D5     (main_a7ddrphy_bitslip10[4]),
	.D6     (main_a7ddrphy_bitslip10[5]),
	.D7     (main_a7ddrphy_bitslip10[6]),
	.D8     (main_a7ddrphy_bitslip10[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OFB    (main_a7ddrphy1),
	.OQ     (main_a7ddrphy_dqs_o_no_delay1),
	.TQ     (main_a7ddrphy_dqs_t1)
);

//------------------------------------------------------------------------------
// Instance IOBUFDS_1 of IOBUFDS Module.
//------------------------------------------------------------------------------
IOBUFDS IOBUFDS_1(
	// Inputs.
	.I   (main_a7ddrphy_dqs_o_no_delay1),
	.T   (main_a7ddrphy_dqs_t1),

	// InOuts.
	.IO  (ddram_dqs_p[1]),
	.IOB (ddram_dqs_n[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_25 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_25 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip01[0]),
	.D2     (main_a7ddrphy_bitslip01[1]),
	.D3     (main_a7ddrphy_bitslip01[2]),
	.D4     (main_a7ddrphy_bitslip01[3]),
	.D5     (main_a7ddrphy_bitslip01[4]),
	.D6     (main_a7ddrphy_bitslip01[5]),
	.D7     (main_a7ddrphy_bitslip01[6]),
	.D8     (main_a7ddrphy_bitslip01[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_dm[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_26 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_26 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip11[0]),
	.D2     (main_a7ddrphy_bitslip11[1]),
	.D3     (main_a7ddrphy_bitslip11[2]),
	.D4     (main_a7ddrphy_bitslip11[3]),
	.D5     (main_a7ddrphy_bitslip11[4]),
	.D6     (main_a7ddrphy_bitslip11[5]),
	.D7     (main_a7ddrphy_bitslip11[6]),
	.D8     (main_a7ddrphy_bitslip11[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_dm[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_27 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_27 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip02[0]),
	.D2     (main_a7ddrphy_bitslip02[1]),
	.D3     (main_a7ddrphy_bitslip02[2]),
	.D4     (main_a7ddrphy_bitslip02[3]),
	.D5     (main_a7ddrphy_bitslip02[4]),
	.D6     (main_a7ddrphy_bitslip02[5]),
	.D7     (main_a7ddrphy_bitslip02[6]),
	.D8     (main_a7ddrphy_bitslip02[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay0),
	.TQ     (main_a7ddrphy_dq_t0)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed0),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip03[7]),
	.Q2      (main_a7ddrphy_bitslip03[6]),
	.Q3      (main_a7ddrphy_bitslip03[5]),
	.Q4      (main_a7ddrphy_bitslip03[4]),
	.Q5      (main_a7ddrphy_bitslip03[3]),
	.Q6      (main_a7ddrphy_bitslip03[2]),
	.Q7      (main_a7ddrphy_bitslip03[1]),
	.Q8      (main_a7ddrphy_bitslip03[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay0),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed0)
);

//------------------------------------------------------------------------------
// Instance IOBUF of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay0),
	.T  (main_a7ddrphy_dq_t0),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay0),

	// InOuts.
	.IO (ddram_dq[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_28 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_28 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip12[0]),
	.D2     (main_a7ddrphy_bitslip12[1]),
	.D3     (main_a7ddrphy_bitslip12[2]),
	.D4     (main_a7ddrphy_bitslip12[3]),
	.D5     (main_a7ddrphy_bitslip12[4]),
	.D6     (main_a7ddrphy_bitslip12[5]),
	.D7     (main_a7ddrphy_bitslip12[6]),
	.D8     (main_a7ddrphy_bitslip12[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay1),
	.TQ     (main_a7ddrphy_dq_t1)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_1 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_1 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed1),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip13[7]),
	.Q2      (main_a7ddrphy_bitslip13[6]),
	.Q3      (main_a7ddrphy_bitslip13[5]),
	.Q4      (main_a7ddrphy_bitslip13[4]),
	.Q5      (main_a7ddrphy_bitslip13[3]),
	.Q6      (main_a7ddrphy_bitslip13[2]),
	.Q7      (main_a7ddrphy_bitslip13[1]),
	.Q8      (main_a7ddrphy_bitslip13[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_1 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_1 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay1),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed1)
);

//------------------------------------------------------------------------------
// Instance IOBUF_1 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_1(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay1),
	.T  (main_a7ddrphy_dq_t1),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay1),

	// InOuts.
	.IO (ddram_dq[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_29 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_29 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip20[0]),
	.D2     (main_a7ddrphy_bitslip20[1]),
	.D3     (main_a7ddrphy_bitslip20[2]),
	.D4     (main_a7ddrphy_bitslip20[3]),
	.D5     (main_a7ddrphy_bitslip20[4]),
	.D6     (main_a7ddrphy_bitslip20[5]),
	.D7     (main_a7ddrphy_bitslip20[6]),
	.D8     (main_a7ddrphy_bitslip20[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay2),
	.TQ     (main_a7ddrphy_dq_t2)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_2 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_2 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed2),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip21[7]),
	.Q2      (main_a7ddrphy_bitslip21[6]),
	.Q3      (main_a7ddrphy_bitslip21[5]),
	.Q4      (main_a7ddrphy_bitslip21[4]),
	.Q5      (main_a7ddrphy_bitslip21[3]),
	.Q6      (main_a7ddrphy_bitslip21[2]),
	.Q7      (main_a7ddrphy_bitslip21[1]),
	.Q8      (main_a7ddrphy_bitslip21[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_2 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay2),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed2)
);

//------------------------------------------------------------------------------
// Instance IOBUF_2 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_2(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay2),
	.T  (main_a7ddrphy_dq_t2),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay2),

	// InOuts.
	.IO (ddram_dq[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_30 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_30 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip30[0]),
	.D2     (main_a7ddrphy_bitslip30[1]),
	.D3     (main_a7ddrphy_bitslip30[2]),
	.D4     (main_a7ddrphy_bitslip30[3]),
	.D5     (main_a7ddrphy_bitslip30[4]),
	.D6     (main_a7ddrphy_bitslip30[5]),
	.D7     (main_a7ddrphy_bitslip30[6]),
	.D8     (main_a7ddrphy_bitslip30[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay3),
	.TQ     (main_a7ddrphy_dq_t3)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_3 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_3 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed3),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip31[7]),
	.Q2      (main_a7ddrphy_bitslip31[6]),
	.Q3      (main_a7ddrphy_bitslip31[5]),
	.Q4      (main_a7ddrphy_bitslip31[4]),
	.Q5      (main_a7ddrphy_bitslip31[3]),
	.Q6      (main_a7ddrphy_bitslip31[2]),
	.Q7      (main_a7ddrphy_bitslip31[1]),
	.Q8      (main_a7ddrphy_bitslip31[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_3 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_3 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay3),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed3)
);

//------------------------------------------------------------------------------
// Instance IOBUF_3 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_3(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay3),
	.T  (main_a7ddrphy_dq_t3),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay3),

	// InOuts.
	.IO (ddram_dq[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_31 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_31 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip40[0]),
	.D2     (main_a7ddrphy_bitslip40[1]),
	.D3     (main_a7ddrphy_bitslip40[2]),
	.D4     (main_a7ddrphy_bitslip40[3]),
	.D5     (main_a7ddrphy_bitslip40[4]),
	.D6     (main_a7ddrphy_bitslip40[5]),
	.D7     (main_a7ddrphy_bitslip40[6]),
	.D8     (main_a7ddrphy_bitslip40[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay4),
	.TQ     (main_a7ddrphy_dq_t4)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_4 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_4 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed4),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip41[7]),
	.Q2      (main_a7ddrphy_bitslip41[6]),
	.Q3      (main_a7ddrphy_bitslip41[5]),
	.Q4      (main_a7ddrphy_bitslip41[4]),
	.Q5      (main_a7ddrphy_bitslip41[3]),
	.Q6      (main_a7ddrphy_bitslip41[2]),
	.Q7      (main_a7ddrphy_bitslip41[1]),
	.Q8      (main_a7ddrphy_bitslip41[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_4 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_4 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay4),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed4)
);

//------------------------------------------------------------------------------
// Instance IOBUF_4 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_4(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay4),
	.T  (main_a7ddrphy_dq_t4),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay4),

	// InOuts.
	.IO (ddram_dq[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_32 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_32 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip50[0]),
	.D2     (main_a7ddrphy_bitslip50[1]),
	.D3     (main_a7ddrphy_bitslip50[2]),
	.D4     (main_a7ddrphy_bitslip50[3]),
	.D5     (main_a7ddrphy_bitslip50[4]),
	.D6     (main_a7ddrphy_bitslip50[5]),
	.D7     (main_a7ddrphy_bitslip50[6]),
	.D8     (main_a7ddrphy_bitslip50[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay5),
	.TQ     (main_a7ddrphy_dq_t5)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_5 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_5 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed5),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip51[7]),
	.Q2      (main_a7ddrphy_bitslip51[6]),
	.Q3      (main_a7ddrphy_bitslip51[5]),
	.Q4      (main_a7ddrphy_bitslip51[4]),
	.Q5      (main_a7ddrphy_bitslip51[3]),
	.Q6      (main_a7ddrphy_bitslip51[2]),
	.Q7      (main_a7ddrphy_bitslip51[1]),
	.Q8      (main_a7ddrphy_bitslip51[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_5 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_5 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay5),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed5)
);

//------------------------------------------------------------------------------
// Instance IOBUF_5 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_5(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay5),
	.T  (main_a7ddrphy_dq_t5),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay5),

	// InOuts.
	.IO (ddram_dq[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_33 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_33 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip60[0]),
	.D2     (main_a7ddrphy_bitslip60[1]),
	.D3     (main_a7ddrphy_bitslip60[2]),
	.D4     (main_a7ddrphy_bitslip60[3]),
	.D5     (main_a7ddrphy_bitslip60[4]),
	.D6     (main_a7ddrphy_bitslip60[5]),
	.D7     (main_a7ddrphy_bitslip60[6]),
	.D8     (main_a7ddrphy_bitslip60[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay6),
	.TQ     (main_a7ddrphy_dq_t6)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_6 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_6 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed6),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip61[7]),
	.Q2      (main_a7ddrphy_bitslip61[6]),
	.Q3      (main_a7ddrphy_bitslip61[5]),
	.Q4      (main_a7ddrphy_bitslip61[4]),
	.Q5      (main_a7ddrphy_bitslip61[3]),
	.Q6      (main_a7ddrphy_bitslip61[2]),
	.Q7      (main_a7ddrphy_bitslip61[1]),
	.Q8      (main_a7ddrphy_bitslip61[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_6 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_6 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay6),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed6)
);

//------------------------------------------------------------------------------
// Instance IOBUF_6 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_6(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay6),
	.T  (main_a7ddrphy_dq_t6),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay6),

	// InOuts.
	.IO (ddram_dq[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_34 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_34 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip70[0]),
	.D2     (main_a7ddrphy_bitslip70[1]),
	.D3     (main_a7ddrphy_bitslip70[2]),
	.D4     (main_a7ddrphy_bitslip70[3]),
	.D5     (main_a7ddrphy_bitslip70[4]),
	.D6     (main_a7ddrphy_bitslip70[5]),
	.D7     (main_a7ddrphy_bitslip70[6]),
	.D8     (main_a7ddrphy_bitslip70[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay7),
	.TQ     (main_a7ddrphy_dq_t7)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_7 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_7 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed7),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip71[7]),
	.Q2      (main_a7ddrphy_bitslip71[6]),
	.Q3      (main_a7ddrphy_bitslip71[5]),
	.Q4      (main_a7ddrphy_bitslip71[4]),
	.Q5      (main_a7ddrphy_bitslip71[3]),
	.Q6      (main_a7ddrphy_bitslip71[2]),
	.Q7      (main_a7ddrphy_bitslip71[1]),
	.Q8      (main_a7ddrphy_bitslip71[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_7 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_7 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay7),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[0] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed7)
);

//------------------------------------------------------------------------------
// Instance IOBUF_7 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_7(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay7),
	.T  (main_a7ddrphy_dq_t7),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay7),

	// InOuts.
	.IO (ddram_dq[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_35 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_35 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip80[0]),
	.D2     (main_a7ddrphy_bitslip80[1]),
	.D3     (main_a7ddrphy_bitslip80[2]),
	.D4     (main_a7ddrphy_bitslip80[3]),
	.D5     (main_a7ddrphy_bitslip80[4]),
	.D6     (main_a7ddrphy_bitslip80[5]),
	.D7     (main_a7ddrphy_bitslip80[6]),
	.D8     (main_a7ddrphy_bitslip80[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay8),
	.TQ     (main_a7ddrphy_dq_t8)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_8 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_8 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed8),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip81[7]),
	.Q2      (main_a7ddrphy_bitslip81[6]),
	.Q3      (main_a7ddrphy_bitslip81[5]),
	.Q4      (main_a7ddrphy_bitslip81[4]),
	.Q5      (main_a7ddrphy_bitslip81[3]),
	.Q6      (main_a7ddrphy_bitslip81[2]),
	.Q7      (main_a7ddrphy_bitslip81[1]),
	.Q8      (main_a7ddrphy_bitslip81[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_8 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_8 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay8),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed8)
);

//------------------------------------------------------------------------------
// Instance IOBUF_8 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_8(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay8),
	.T  (main_a7ddrphy_dq_t8),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay8),

	// InOuts.
	.IO (ddram_dq[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_36 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_36 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip90[0]),
	.D2     (main_a7ddrphy_bitslip90[1]),
	.D3     (main_a7ddrphy_bitslip90[2]),
	.D4     (main_a7ddrphy_bitslip90[3]),
	.D5     (main_a7ddrphy_bitslip90[4]),
	.D6     (main_a7ddrphy_bitslip90[5]),
	.D7     (main_a7ddrphy_bitslip90[6]),
	.D8     (main_a7ddrphy_bitslip90[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay9),
	.TQ     (main_a7ddrphy_dq_t9)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_9 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_9 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed9),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip91[7]),
	.Q2      (main_a7ddrphy_bitslip91[6]),
	.Q3      (main_a7ddrphy_bitslip91[5]),
	.Q4      (main_a7ddrphy_bitslip91[4]),
	.Q5      (main_a7ddrphy_bitslip91[3]),
	.Q6      (main_a7ddrphy_bitslip91[2]),
	.Q7      (main_a7ddrphy_bitslip91[1]),
	.Q8      (main_a7ddrphy_bitslip91[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_9 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_9 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay9),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed9)
);

//------------------------------------------------------------------------------
// Instance IOBUF_9 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_9(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay9),
	.T  (main_a7ddrphy_dq_t9),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay9),

	// InOuts.
	.IO (ddram_dq[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_37 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_37 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip100[0]),
	.D2     (main_a7ddrphy_bitslip100[1]),
	.D3     (main_a7ddrphy_bitslip100[2]),
	.D4     (main_a7ddrphy_bitslip100[3]),
	.D5     (main_a7ddrphy_bitslip100[4]),
	.D6     (main_a7ddrphy_bitslip100[5]),
	.D7     (main_a7ddrphy_bitslip100[6]),
	.D8     (main_a7ddrphy_bitslip100[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay10),
	.TQ     (main_a7ddrphy_dq_t10)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_10 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_10 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed10),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip101[7]),
	.Q2      (main_a7ddrphy_bitslip101[6]),
	.Q3      (main_a7ddrphy_bitslip101[5]),
	.Q4      (main_a7ddrphy_bitslip101[4]),
	.Q5      (main_a7ddrphy_bitslip101[3]),
	.Q6      (main_a7ddrphy_bitslip101[2]),
	.Q7      (main_a7ddrphy_bitslip101[1]),
	.Q8      (main_a7ddrphy_bitslip101[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_10 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_10 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay10),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed10)
);

//------------------------------------------------------------------------------
// Instance IOBUF_10 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_10(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay10),
	.T  (main_a7ddrphy_dq_t10),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay10),

	// InOuts.
	.IO (ddram_dq[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_38 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_38 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip110[0]),
	.D2     (main_a7ddrphy_bitslip110[1]),
	.D3     (main_a7ddrphy_bitslip110[2]),
	.D4     (main_a7ddrphy_bitslip110[3]),
	.D5     (main_a7ddrphy_bitslip110[4]),
	.D6     (main_a7ddrphy_bitslip110[5]),
	.D7     (main_a7ddrphy_bitslip110[6]),
	.D8     (main_a7ddrphy_bitslip110[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay11),
	.TQ     (main_a7ddrphy_dq_t11)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_11 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_11 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed11),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip111[7]),
	.Q2      (main_a7ddrphy_bitslip111[6]),
	.Q3      (main_a7ddrphy_bitslip111[5]),
	.Q4      (main_a7ddrphy_bitslip111[4]),
	.Q5      (main_a7ddrphy_bitslip111[3]),
	.Q6      (main_a7ddrphy_bitslip111[2]),
	.Q7      (main_a7ddrphy_bitslip111[1]),
	.Q8      (main_a7ddrphy_bitslip111[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_11 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_11 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay11),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed11)
);

//------------------------------------------------------------------------------
// Instance IOBUF_11 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_11(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay11),
	.T  (main_a7ddrphy_dq_t11),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay11),

	// InOuts.
	.IO (ddram_dq[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_39 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_39 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip120[0]),
	.D2     (main_a7ddrphy_bitslip120[1]),
	.D3     (main_a7ddrphy_bitslip120[2]),
	.D4     (main_a7ddrphy_bitslip120[3]),
	.D5     (main_a7ddrphy_bitslip120[4]),
	.D6     (main_a7ddrphy_bitslip120[5]),
	.D7     (main_a7ddrphy_bitslip120[6]),
	.D8     (main_a7ddrphy_bitslip120[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay12),
	.TQ     (main_a7ddrphy_dq_t12)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_12 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_12 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed12),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip121[7]),
	.Q2      (main_a7ddrphy_bitslip121[6]),
	.Q3      (main_a7ddrphy_bitslip121[5]),
	.Q4      (main_a7ddrphy_bitslip121[4]),
	.Q5      (main_a7ddrphy_bitslip121[3]),
	.Q6      (main_a7ddrphy_bitslip121[2]),
	.Q7      (main_a7ddrphy_bitslip121[1]),
	.Q8      (main_a7ddrphy_bitslip121[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_12 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_12 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay12),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed12)
);

//------------------------------------------------------------------------------
// Instance IOBUF_12 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_12(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay12),
	.T  (main_a7ddrphy_dq_t12),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay12),

	// InOuts.
	.IO (ddram_dq[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_40 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_40 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip130[0]),
	.D2     (main_a7ddrphy_bitslip130[1]),
	.D3     (main_a7ddrphy_bitslip130[2]),
	.D4     (main_a7ddrphy_bitslip130[3]),
	.D5     (main_a7ddrphy_bitslip130[4]),
	.D6     (main_a7ddrphy_bitslip130[5]),
	.D7     (main_a7ddrphy_bitslip130[6]),
	.D8     (main_a7ddrphy_bitslip130[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay13),
	.TQ     (main_a7ddrphy_dq_t13)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_13 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_13 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed13),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip131[7]),
	.Q2      (main_a7ddrphy_bitslip131[6]),
	.Q3      (main_a7ddrphy_bitslip131[5]),
	.Q4      (main_a7ddrphy_bitslip131[4]),
	.Q5      (main_a7ddrphy_bitslip131[3]),
	.Q6      (main_a7ddrphy_bitslip131[2]),
	.Q7      (main_a7ddrphy_bitslip131[1]),
	.Q8      (main_a7ddrphy_bitslip131[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_13 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_13 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay13),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed13)
);

//------------------------------------------------------------------------------
// Instance IOBUF_13 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_13(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay13),
	.T  (main_a7ddrphy_dq_t13),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay13),

	// InOuts.
	.IO (ddram_dq[13])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_41 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_41 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip140[0]),
	.D2     (main_a7ddrphy_bitslip140[1]),
	.D3     (main_a7ddrphy_bitslip140[2]),
	.D4     (main_a7ddrphy_bitslip140[3]),
	.D5     (main_a7ddrphy_bitslip140[4]),
	.D6     (main_a7ddrphy_bitslip140[5]),
	.D7     (main_a7ddrphy_bitslip140[6]),
	.D8     (main_a7ddrphy_bitslip140[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay14),
	.TQ     (main_a7ddrphy_dq_t14)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_14 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_14 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed14),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip141[7]),
	.Q2      (main_a7ddrphy_bitslip141[6]),
	.Q3      (main_a7ddrphy_bitslip141[5]),
	.Q4      (main_a7ddrphy_bitslip141[4]),
	.Q5      (main_a7ddrphy_bitslip141[3]),
	.Q6      (main_a7ddrphy_bitslip141[2]),
	.Q7      (main_a7ddrphy_bitslip141[1]),
	.Q8      (main_a7ddrphy_bitslip141[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_14 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_14 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay14),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed14)
);

//------------------------------------------------------------------------------
// Instance IOBUF_14 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_14(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay14),
	.T  (main_a7ddrphy_dq_t14),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay14),

	// InOuts.
	.IO (ddram_dq[14])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_42 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_42 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (main_a7ddrphy_bitslip150[0]),
	.D2     (main_a7ddrphy_bitslip150[1]),
	.D3     (main_a7ddrphy_bitslip150[2]),
	.D4     (main_a7ddrphy_bitslip150[3]),
	.D5     (main_a7ddrphy_bitslip150[4]),
	.D6     (main_a7ddrphy_bitslip150[5]),
	.D7     (main_a7ddrphy_bitslip150[6]),
	.D8     (main_a7ddrphy_bitslip150[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | main_a7ddrphy_rst_storage)),
	.T1     ((~main_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (main_a7ddrphy_dq_o_nodelay15),
	.TQ     (main_a7ddrphy_dq_t15)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_15 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_15 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (main_a7ddrphy_dq_i_delayed15),
	.RST     ((sys_rst | main_a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (main_a7ddrphy_bitslip151[7]),
	.Q2      (main_a7ddrphy_bitslip151[6]),
	.Q3      (main_a7ddrphy_bitslip151[5]),
	.Q4      (main_a7ddrphy_bitslip151[4]),
	.Q5      (main_a7ddrphy_bitslip151[3]),
	.Q6      (main_a7ddrphy_bitslip151[2]),
	.Q7      (main_a7ddrphy_bitslip151[1]),
	.Q8      (main_a7ddrphy_bitslip151[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_15 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_15 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (main_a7ddrphy_dq_i_nodelay15),
	.INC      (1'd1),
	.LD       (((main_a7ddrphy_dly_sel_storage[1] & main_a7ddrphy_rdly_dq_rst_re) | main_a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (main_a7ddrphy_dq_i_delayed15)
);

//------------------------------------------------------------------------------
// Instance IOBUF_15 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_15(
	// Inputs.
	.I  (main_a7ddrphy_dq_o_nodelay15),
	.T  (main_a7ddrphy_dq_t15),

	// Outputs.
	.O  (main_a7ddrphy_dq_i_nodelay15),

	// InOuts.
	.IO (ddram_dq[15])
);

//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_2[0:7];
reg [23:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine0_wrport_we)
		storage_2[main_sdram_bankmachine0_wrport_adr] <= main_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign main_sdram_bankmachine0_rdport_dat_r = storage_2[main_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_3[0:7];
reg [23:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine1_wrport_we)
		storage_3[main_sdram_bankmachine1_wrport_adr] <= main_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign main_sdram_bankmachine1_rdport_dat_r = storage_3[main_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_4[0:7];
reg [23:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine2_wrport_we)
		storage_4[main_sdram_bankmachine2_wrport_adr] <= main_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[main_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign main_sdram_bankmachine2_rdport_dat_r = storage_4[main_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_5[0:7];
reg [23:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine3_wrport_we)
		storage_5[main_sdram_bankmachine3_wrport_adr] <= main_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[main_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign main_sdram_bankmachine3_rdport_dat_r = storage_5[main_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_6[0:7];
reg [23:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine4_wrport_we)
		storage_6[main_sdram_bankmachine4_wrport_adr] <= main_sdram_bankmachine4_wrport_dat_w;
	storage_6_dat0 <= storage_6[main_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine4_wrport_dat_r = storage_6_dat0;
assign main_sdram_bankmachine4_rdport_dat_r = storage_6[main_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_7[0:7];
reg [23:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine5_wrport_we)
		storage_7[main_sdram_bankmachine5_wrport_adr] <= main_sdram_bankmachine5_wrport_dat_w;
	storage_7_dat0 <= storage_7[main_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine5_wrport_dat_r = storage_7_dat0;
assign main_sdram_bankmachine5_rdport_dat_r = storage_7[main_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_8[0:7];
reg [23:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine6_wrport_we)
		storage_8[main_sdram_bankmachine6_wrport_adr] <= main_sdram_bankmachine6_wrport_dat_w;
	storage_8_dat0 <= storage_8[main_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine6_wrport_dat_r = storage_8_dat0;
assign main_sdram_bankmachine6_rdport_dat_r = storage_8[main_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_9[0:7];
reg [23:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (main_sdram_bankmachine7_wrport_we)
		storage_9[main_sdram_bankmachine7_wrport_adr] <= main_sdram_bankmachine7_wrport_dat_w;
	storage_9_dat0 <= storage_9[main_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_sdram_bankmachine7_wrport_dat_r = storage_9_dat0;
assign main_sdram_bankmachine7_rdport_dat_r = storage_9[main_sdram_bankmachine7_rdport_adr];


assign eth_mdio = main_ethphy_data_oe ? main_ethphy_data_w : 1'bz;
assign main_ethphy_data_r = eth_mdio;

//------------------------------------------------------------------------------
// Memory storage_10: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_10[0:31];
reg [41:0] storage_10_dat0;
reg [41:0] storage_10_dat1;
always @(posedge sys_clk) begin
	if (main_core_tx_cdc_cdc_wrport_we)
		storage_10[main_core_tx_cdc_cdc_wrport_adr] <= main_core_tx_cdc_cdc_wrport_dat_w;
	storage_10_dat0 <= storage_10[main_core_tx_cdc_cdc_wrport_adr];
end
always @(posedge eth_tx_clk) begin
	storage_10_dat1 <= storage_10[main_core_tx_cdc_cdc_rdport_adr];
end
assign main_core_tx_cdc_cdc_wrport_dat_r = storage_10_dat0;
assign main_core_tx_cdc_cdc_rdport_dat_r = storage_10_dat1;


//------------------------------------------------------------------------------
// Memory storage_11: 5-words x 12-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [11:0] storage_11[0:4];
reg [11:0] storage_11_dat0;
always @(posedge eth_rx_clk) begin
	if (main_core_liteethmaccrc32checker_syncfifo_wrport_we)
		storage_11[main_core_liteethmaccrc32checker_syncfifo_wrport_adr] <= main_core_liteethmaccrc32checker_syncfifo_wrport_dat_w;
	storage_11_dat0 <= storage_11[main_core_liteethmaccrc32checker_syncfifo_wrport_adr];
end
always @(posedge eth_rx_clk) begin
end
assign main_core_liteethmaccrc32checker_syncfifo_wrport_dat_r = storage_11_dat0;
assign main_core_liteethmaccrc32checker_syncfifo_rdport_dat_r = storage_11[main_core_liteethmaccrc32checker_syncfifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_12: 32-words x 42-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [41:0] storage_12[0:31];
reg [41:0] storage_12_dat0;
reg [41:0] storage_12_dat1;
always @(posedge eth_rx_clk) begin
	if (main_core_rx_cdc_cdc_wrport_we)
		storage_12[main_core_rx_cdc_cdc_wrport_adr] <= main_core_rx_cdc_cdc_wrport_dat_w;
	storage_12_dat0 <= storage_12[main_core_rx_cdc_cdc_wrport_adr];
end
always @(posedge sys_clk) begin
	storage_12_dat1 <= storage_12[main_core_rx_cdc_cdc_rdport_adr];
end
assign main_core_rx_cdc_cdc_wrport_dat_r = storage_12_dat0;
assign main_core_rx_cdc_cdc_rdport_dat_r = storage_12_dat1;


//------------------------------------------------------------------------------
// Memory storage_13: 2-words x 14-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [13:0] storage_13[0:1];
reg [13:0] storage_13_dat0;
always @(posedge sys_clk) begin
	if (main_wishbone_interface_writer_stat_fifo_wrport_we)
		storage_13[main_wishbone_interface_writer_stat_fifo_wrport_adr] <= main_wishbone_interface_writer_stat_fifo_wrport_dat_w;
	storage_13_dat0 <= storage_13[main_wishbone_interface_writer_stat_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_wishbone_interface_writer_stat_fifo_wrport_dat_r = storage_13_dat0;
assign main_wishbone_interface_writer_stat_fifo_rdport_dat_r = storage_13[main_wishbone_interface_writer_stat_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory mac_sram_writer_slot0: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
// Port 1 | Read: Sync  | Write: ---- | 
reg [31:0] mac_sram_writer_slot0[0:382];
reg [8:0] mac_sram_writer_slot0_adr0;
reg [31:0] mac_sram_writer_slot0_dat1;
always @(posedge sys_clk) begin
	if (main_wishbone_interface_writer_memory0_we)
		mac_sram_writer_slot0[main_wishbone_interface_writer_memory0_adr] <= main_wishbone_interface_writer_memory0_dat_w;
	mac_sram_writer_slot0_adr0 <= main_wishbone_interface_writer_memory0_adr;
end
always @(posedge sys_clk) begin
	mac_sram_writer_slot0_dat1 <= mac_sram_writer_slot0[main_wishbone_interface_sram0_adr];
end
assign main_wishbone_interface_writer_memory0_dat_r = mac_sram_writer_slot0[mac_sram_writer_slot0_adr0];
assign main_wishbone_interface_sram0_dat_r = mac_sram_writer_slot0_dat1;


//------------------------------------------------------------------------------
// Memory mac_sram_writer_slot1: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First
// Port 1 | Read: Sync  | Write: ---- | 
reg [31:0] mac_sram_writer_slot1[0:382];
reg [8:0] mac_sram_writer_slot1_adr0;
reg [31:0] mac_sram_writer_slot1_dat1;
always @(posedge sys_clk) begin
	if (main_wishbone_interface_writer_memory1_we)
		mac_sram_writer_slot1[main_wishbone_interface_writer_memory1_adr] <= main_wishbone_interface_writer_memory1_dat_w;
	mac_sram_writer_slot1_adr0 <= main_wishbone_interface_writer_memory1_adr;
end
always @(posedge sys_clk) begin
	mac_sram_writer_slot1_dat1 <= mac_sram_writer_slot1[main_wishbone_interface_sram1_adr];
end
assign main_wishbone_interface_writer_memory1_dat_r = mac_sram_writer_slot1[mac_sram_writer_slot1_adr0];
assign main_wishbone_interface_sram1_dat_r = mac_sram_writer_slot1_dat1;


//------------------------------------------------------------------------------
// Memory storage_14: 2-words x 14-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [13:0] storage_14[0:1];
reg [13:0] storage_14_dat0;
always @(posedge sys_clk) begin
	if (main_wishbone_interface_reader_cmd_fifo_wrport_we)
		storage_14[main_wishbone_interface_reader_cmd_fifo_wrport_adr] <= main_wishbone_interface_reader_cmd_fifo_wrport_dat_w;
	storage_14_dat0 <= storage_14[main_wishbone_interface_reader_cmd_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_wishbone_interface_reader_cmd_fifo_wrport_dat_r = storage_14_dat0;
assign main_wishbone_interface_reader_cmd_fifo_rdport_dat_r = storage_14[main_wishbone_interface_reader_cmd_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory mac_sram_reader_slot0: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
// Port 1 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8
reg [31:0] mac_sram_reader_slot0[0:382];
reg [31:0] mac_sram_reader_slot0_dat0;
reg [8:0] mac_sram_reader_slot0_adr1;
always @(posedge sys_clk) begin
	if (main_wishbone_interface_reader_memory0_re)
		mac_sram_reader_slot0_dat0 <= mac_sram_reader_slot0[main_wishbone_interface_reader_memory0_adr];
end
always @(posedge sys_clk) begin : mem_write_block_1
	integer we_index_1;
	for(we_index_1 = 0; we_index_1 < 4; we_index_1=we_index_1+1)
		if (main_wishbone_interface_sram2_we[we_index_1])
			mac_sram_reader_slot0[main_wishbone_interface_sram2_adr][we_index_1*8 +: 8] <= main_wishbone_interface_sram2_dat_w[we_index_1*8 +: 8];
	mac_sram_reader_slot0_adr1 <= main_wishbone_interface_sram2_adr;
end
assign main_wishbone_interface_reader_memory0_dat_r = mac_sram_reader_slot0_dat0;
assign main_wishbone_interface_sram2_dat_r = mac_sram_reader_slot0[mac_sram_reader_slot0_adr1];


//------------------------------------------------------------------------------
// Memory mac_sram_reader_slot1: 383-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
// Port 1 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8
reg [31:0] mac_sram_reader_slot1[0:382];
reg [31:0] mac_sram_reader_slot1_dat0;
reg [8:0] mac_sram_reader_slot1_adr1;
always @(posedge sys_clk) begin
	if (main_wishbone_interface_reader_memory1_re)
		mac_sram_reader_slot1_dat0 <= mac_sram_reader_slot1[main_wishbone_interface_reader_memory1_adr];
end
always @(posedge sys_clk) begin : mem_write_block_2
	integer we_index_2;
	for(we_index_2 = 0; we_index_2 < 4; we_index_2=we_index_2+1)
		if (main_wishbone_interface_sram3_we[we_index_2])
			mac_sram_reader_slot1[main_wishbone_interface_sram3_adr][we_index_2*8 +: 8] <= main_wishbone_interface_sram3_dat_w[we_index_2*8 +: 8];
	mac_sram_reader_slot1_adr1 <= main_wishbone_interface_sram3_adr;
end
assign main_wishbone_interface_reader_memory1_dat_r = mac_sram_reader_slot1_dat0;
assign main_wishbone_interface_sram3_dat_r = mac_sram_reader_slot1[mac_sram_reader_slot1_adr1];


//------------------------------------------------------------------------------
// Memory storage_15: 8192-words x 3-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [2:0] storage_15[0:8191];
reg [2:0] storage_15_dat0;
always @(posedge sys_clk) begin
	if (main_vfb_dma_res_fifo_wrport_we)
		storage_15[main_vfb_dma_res_fifo_wrport_adr] <= main_vfb_dma_res_fifo_wrport_dat_w;
	storage_15_dat0 <= storage_15[main_vfb_dma_res_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_vfb_dma_res_fifo_wrport_dat_r = storage_15_dat0;
assign main_vfb_dma_res_fifo_rdport_dat_r = storage_15[main_vfb_dma_res_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_16: 8192-words x 66-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [65:0] storage_16[0:8191];
reg [65:0] storage_16_dat0;
reg [65:0] storage_16_dat1;
always @(posedge sys_clk) begin
	if (main_vfb_dma_fifo_wrport_we)
		storage_16[main_vfb_dma_fifo_wrport_adr] <= main_vfb_dma_fifo_wrport_dat_w;
	storage_16_dat0 <= storage_16[main_vfb_dma_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_vfb_dma_fifo_rdport_re)
		storage_16_dat1 <= storage_16[main_vfb_dma_fifo_rdport_adr];
end
assign main_vfb_dma_fifo_wrport_dat_r = storage_16_dat0;
assign main_vfb_dma_fifo_rdport_dat_r = storage_16_dat1;


//------------------------------------------------------------------------------
// Memory storage_17: 4-words x 34-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [33:0] storage_17[0:3];
reg [33:0] storage_17_dat0;
reg [33:0] storage_17_dat1;
always @(posedge sys_clk) begin
	if (main_vfb_cdc_cdc_wrport_we)
		storage_17[main_vfb_cdc_cdc_wrport_adr] <= main_vfb_cdc_cdc_wrport_dat_w;
	storage_17_dat0 <= storage_17[main_vfb_cdc_cdc_wrport_adr];
end
always @(posedge vga_clk) begin
	storage_17_dat1 <= storage_17[main_vfb_cdc_cdc_rdport_adr];
end
assign main_vfb_cdc_cdc_wrport_dat_r = storage_17_dat0;
assign main_vfb_cdc_cdc_rdport_dat_r = storage_17_dat1;


//------------------------------------------------------------------------------
// Memory storage_18: 512-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_18[0:511];
reg [9:0] storage_18_dat0;
reg [9:0] storage_18_dat1;
always @(posedge sys_clk) begin
	if (soclinux_block2mem_fifo_wrport_we)
		storage_18[soclinux_block2mem_fifo_wrport_adr] <= soclinux_block2mem_fifo_wrport_dat_w;
	storage_18_dat0 <= storage_18[soclinux_block2mem_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soclinux_block2mem_fifo_rdport_re)
		storage_18_dat1 <= storage_18[soclinux_block2mem_fifo_rdport_adr];
end
assign soclinux_block2mem_fifo_wrport_dat_r = storage_18_dat0;
assign soclinux_block2mem_fifo_rdport_dat_r = storage_18_dat1;


//------------------------------------------------------------------------------
// Memory storage_19: 16-words x 34-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Async | Write: ---- | 
reg [33:0] storage_19[0:15];
reg [33:0] storage_19_dat0;
always @(posedge sys_clk) begin
	if (soclinux_mem2block_dma_fifo_wrport_we)
		storage_19[soclinux_mem2block_dma_fifo_wrport_adr] <= soclinux_mem2block_dma_fifo_wrport_dat_w;
	storage_19_dat0 <= storage_19[soclinux_mem2block_dma_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_mem2block_dma_fifo_wrport_dat_r = storage_19_dat0;
assign soclinux_mem2block_dma_fifo_rdport_dat_r = storage_19[soclinux_mem2block_dma_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_20: 512-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_20[0:511];
reg [9:0] storage_20_dat0;
reg [9:0] storage_20_dat1;
always @(posedge sys_clk) begin
	if (soclinux_mem2block_fifo_wrport_we)
		storage_20[soclinux_mem2block_fifo_wrport_adr] <= soclinux_mem2block_fifo_wrport_dat_w;
	storage_20_dat0 <= storage_20[soclinux_mem2block_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soclinux_mem2block_fifo_rdport_re)
		storage_20_dat1 <= storage_20[soclinux_mem2block_fifo_rdport_adr];
end
assign soclinux_mem2block_fifo_wrport_dat_r = storage_20_dat0;
assign soclinux_mem2block_fifo_rdport_dat_r = storage_20_dat1;


//------------------------------------------------------------------------------
// Instance FDCE of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (main_crg_reset),

	// Outputs.
	.Q   (reset0)
);

//------------------------------------------------------------------------------
// Instance FDCE_1 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_1(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset0),

	// Outputs.
	.Q   (reset1)
);

//------------------------------------------------------------------------------
// Instance FDCE_2 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_2(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset1),

	// Outputs.
	.Q   (reset2)
);

//------------------------------------------------------------------------------
// Instance FDCE_3 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_3(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset2),

	// Outputs.
	.Q   (reset3)
);

//------------------------------------------------------------------------------
// Instance FDCE_4 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_4(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset3),

	// Outputs.
	.Q   (reset4)
);

//------------------------------------------------------------------------------
// Instance FDCE_5 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_5(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset4),

	// Outputs.
	.Q   (reset5)
);

//------------------------------------------------------------------------------
// Instance FDCE_6 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_6(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset5),

	// Outputs.
	.Q   (reset6)
);

//------------------------------------------------------------------------------
// Instance FDCE_7 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_7(
	// Inputs.
	.C   (main_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset6),

	// Outputs.
	.Q   (reset7)
);

//------------------------------------------------------------------------------
// Instance MMCME2_ADV of MMCME2_ADV Module.
//------------------------------------------------------------------------------
MMCME2_ADV #(
	// Parameters.
	.BANDWIDTH        ("OPTIMIZED"),
	.CLKFBOUT_MULT_F  (4'd12),
	.CLKIN1_PERIOD    (10.0),
	.CLKOUT0_DIVIDE_F (5'd16),
	.CLKOUT0_PHASE    (1'd0),
	.CLKOUT1_DIVIDE   (4'd8),
	.CLKOUT1_PHASE    (1'd0),
	.CLKOUT2_DIVIDE   (4'd8),
	.CLKOUT2_PHASE    (7'd90),
	.CLKOUT3_DIVIDE   (3'd6),
	.CLKOUT3_PHASE    (1'd0),
	.CLKOUT4_DIVIDE   (5'd24),
	.CLKOUT4_PHASE    (1'd0),
	.CLKOUT5_DIVIDE   (5'd30),
	.CLKOUT5_PHASE    (1'd0),
	.DIVCLK_DIVIDE    (1'd1),
	.REF_JITTER1      (0.01)
) MMCME2_ADV (
	// Inputs.
	.CLKFBIN  (mmcm_fb),
	.CLKIN1   (main_crg_clkin),
	.PWRDWN   (main_crg_power_down),
	.RST      (reset7),

	// Outputs.
	.CLKFBOUT (mmcm_fb),
	.CLKOUT0  (main_crg_clkout0),
	.CLKOUT1  (main_crg_clkout1),
	.CLKOUT2  (main_crg_clkout2),
	.CLKOUT3  (main_crg_clkout3),
	.CLKOUT4  (main_crg_clkout4),
	.CLKOUT5  (main_crg_clkout5),
	.LOCKED   (main_crg_locked)
);

//------------------------------------------------------------------------------
// Instance VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1 of VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1 Module.
//------------------------------------------------------------------------------
VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1(
	// Inputs.
	.clintWishbone_ADR               (main_soclinux_clintbus_adr),
	.clintWishbone_CYC               (main_soclinux_clintbus_cyc),
	.clintWishbone_DAT_MOSI          (main_soclinux_clintbus_dat_w),
	.clintWishbone_STB               (main_soclinux_clintbus_stb),
	.clintWishbone_WE                (main_soclinux_clintbus_we),
	.dBridge_dram_cmd_ready          (main_dbus_cmd_ready),
	.dBridge_dram_rdata_payload_data (main_dbus_rdata_payload_data),
	.dBridge_dram_rdata_valid        (main_dbus_rdata_valid),
	.dBridge_dram_wdata_ready        (main_dbus_wdata_ready),
	.debugCd_external_clk            (sys_clk),
	.debugCd_external_reset          ((sys_rst | main_soclinux_reset)),
	.debugPort_capture               (main_soclinux_jtag_capture),
	.debugPort_enable                (main_soclinux_jtag_enable),
	.debugPort_reset                 (main_soclinux_jtag_reset),
	.debugPort_shift                 (main_soclinux_jtag_shift),
	.debugPort_tdi                   (main_soclinux_jtag_tdi),
	.debugPort_update                (main_soclinux_jtag_update),
	.dma_wishbone_ADR                (main_soclinux_dma_bus_adr),
	.dma_wishbone_CYC                (main_soclinux_dma_bus_cyc),
	.dma_wishbone_DAT_MOSI           (main_soclinux_dma_bus_dat_w),
	.dma_wishbone_SEL                (main_soclinux_dma_bus_sel),
	.dma_wishbone_STB                ((main_soclinux_dma_bus_stb & (~main_soclinux_dma_bus_inhibit))),
	.dma_wishbone_WE                 (main_soclinux_dma_bus_we),
	.iBridge_dram_cmd_ready          (main_ibus_cmd_ready),
	.iBridge_dram_rdata_payload_data (main_ibus_rdata_payload_data),
	.iBridge_dram_rdata_valid        (main_ibus_rdata_valid),
	.iBridge_dram_wdata_ready        (main_ibus_wdata_ready),
	.interrupts                      (main_soclinux_interrupt),
	.jtag_clk                        (main_soclinux_jtag_clk),
	.peripheral_ACK                  (main_soclinux_pbus_ack),
	.peripheral_DAT_MISO             (main_soclinux_pbus_dat_r),
	.peripheral_ERR                  (main_soclinux_pbus_err),
	.plicWishbone_ADR                (main_soclinux_plicbus_adr),
	.plicWishbone_CYC                (main_soclinux_plicbus_cyc),
	.plicWishbone_DAT_MOSI           (main_soclinux_plicbus_dat_w),
	.plicWishbone_STB                (main_soclinux_plicbus_stb),
	.plicWishbone_WE                 (main_soclinux_plicbus_we),

	// Outputs.
	.clintWishbone_ACK               (main_soclinux_clintbus_ack),
	.clintWishbone_DAT_MISO          (main_soclinux_clintbus_dat_r),
	.dBridge_dram_cmd_payload_addr   (main_dbus_cmd_payload_addr),
	.dBridge_dram_cmd_payload_we     (main_dbus_cmd_payload_we),
	.dBridge_dram_cmd_valid          (main_dbus_cmd_valid),
	.dBridge_dram_rdata_ready        (main_dbus_rdata_ready),
	.dBridge_dram_wdata_payload_data (main_dbus_wdata_payload_data),
	.dBridge_dram_wdata_payload_we   (main_dbus_wdata_payload_we),
	.dBridge_dram_wdata_valid        (main_dbus_wdata_valid),
	.debugPort_tdo                   (main_soclinux_jtag_tdo),
	.dma_wishbone_ACK                (main_soclinux_dma_bus_ack),
	.dma_wishbone_DAT_MISO           (main_soclinux_dma_bus_dat_r),
	.dma_wishbone_STALL              (main_soclinux_dma_bus_stall),
	.iBridge_dram_cmd_payload_addr   (main_ibus_cmd_payload_addr),
	.iBridge_dram_cmd_payload_we     (main_ibus_cmd_payload_we),
	.iBridge_dram_cmd_valid          (main_ibus_cmd_valid),
	.iBridge_dram_rdata_ready        (main_ibus_rdata_ready),
	.iBridge_dram_wdata_payload_data (main_ibus_wdata_payload_data),
	.iBridge_dram_wdata_payload_we   (main_ibus_wdata_payload_we),
	.iBridge_dram_wdata_valid        (main_ibus_wdata_valid),
	.peripheral_ADR                  (main_soclinux_pbus_adr),
	.peripheral_BTE                  (main_soclinux_pbus_bte),
	.peripheral_CTI                  (main_soclinux_pbus_cti),
	.peripheral_CYC                  (main_soclinux_pbus_cyc),
	.peripheral_DAT_MOSI             (main_soclinux_pbus_dat_w),
	.peripheral_SEL                  (main_soclinux_pbus_sel),
	.peripheral_STB                  (main_soclinux_pbus_stb),
	.peripheral_WE                   (main_soclinux_pbus_we),
	.plicWishbone_ACK                (main_soclinux_plicbus_ack),
	.plicWishbone_DAT_MISO           (main_soclinux_plicbus_dat_r)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl0),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_1 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_1 (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl0),

	// Outputs.
	.Q   (sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_2 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_2 (
	// Inputs.
	.C   (sys2x_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl1),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_3 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_3 (
	// Inputs.
	.C   (sys2x_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl1),

	// Outputs.
	.Q   (sys2x_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_4 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_4 (
	// Inputs.
	.C   (sys2x_dqs_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl2),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_5 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_5 (
	// Inputs.
	.C   (sys2x_dqs_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl2),

	// Outputs.
	.Q   (sys2x_dqs_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_6 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_6 (
	// Inputs.
	.C   (idelay_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl3),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_7 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_7 (
	// Inputs.
	.C   (idelay_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl3),

	// Outputs.
	.Q   (idelay_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_8 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_8 (
	// Inputs.
	.C   (eth_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl4),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl4_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_9 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_9 (
	// Inputs.
	.C   (eth_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl4_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl4),

	// Outputs.
	.Q   (eth_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_10 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_10 (
	// Inputs.
	.C   (vga_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl5),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl5_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_11 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_11 (
	// Inputs.
	.C   (vga_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl5_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl5),

	// Outputs.
	.Q   (vga_rst)
);

//------------------------------------------------------------------------------
// Instance ODDR of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR (
	// Inputs.
	.C  (eth_clk),
	.CE (1'd1),
	.D1 (1'd0),
	.D2 (1'd1),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (eth_clocks_ref_clk)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_12 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_12 (
	// Inputs.
	.C   (eth_tx_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (main_ethphy_reset0),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl6_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_13 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_13 (
	// Inputs.
	.C   (eth_tx_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl6_rst_meta),
	.PRE (main_ethphy_reset0),

	// Outputs.
	.Q   (eth_tx_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_14 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_14 (
	// Inputs.
	.C   (eth_rx_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (main_ethphy_reset0),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl7_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_15 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_15 (
	// Inputs.
	.C   (eth_rx_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl7_rst_meta),
	.PRE (main_ethphy_reset0),

	// Outputs.
	.Q   (eth_rx_rst)
);

//------------------------------------------------------------------------------
// Instance ODDR_1 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_1 (
	// Inputs.
	.C  (eth_clk),
	.CE (1'd1),
	.D1 (main_ethphy_liteethphyrmiitx_source_source_valid),
	.D2 (main_ethphy_liteethphyrmiitx_source_source_valid),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (eth_tx_en)
);

//------------------------------------------------------------------------------
// Instance ODDR_2 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_2 (
	// Inputs.
	.C  (eth_clk),
	.CE (1'd1),
	.D1 (main_ethphy_liteethphyrmiitx_source_source_payload_data[0]),
	.D2 (main_ethphy_liteethphyrmiitx_source_source_payload_data[0]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (eth_tx_data[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_3 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_3 (
	// Inputs.
	.C  (eth_clk),
	.CE (1'd1),
	.D1 (main_ethphy_liteethphyrmiitx_source_source_payload_data[1]),
	.D2 (main_ethphy_liteethphyrmiitx_source_source_payload_data[1]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (eth_tx_data[1])
);

//------------------------------------------------------------------------------
// Instance IDDR of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR (
	// Inputs.
	.C  (eth_clk),
	.CE (1'd1),
	.D  (eth_crs_dv),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (main_ethphy_liteethphyrmiirx_crs_dv_i),
	.Q2 (impl0)
);

//------------------------------------------------------------------------------
// Instance IDDR_1 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_1 (
	// Inputs.
	.C  (eth_clk),
	.CE (1'd1),
	.D  (eth_rx_data[0]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (main_ethphy_liteethphyrmiirx_rx_data_i[0]),
	.Q2 (impl1[0])
);

//------------------------------------------------------------------------------
// Instance IDDR_2 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_2 (
	// Inputs.
	.C  (eth_clk),
	.CE (1'd1),
	.D  (eth_rx_data[1]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (main_ethphy_liteethphyrmiirx_rx_data_i[1]),
	.Q2 (impl1[1])
);

//------------------------------------------------------------------------------
// Instance IDDR_3 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_3 (
	// Inputs.
	.C  (eth_clk),
	.CE (1'd1),
	.D  (eth_rx_er),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (main_ethphy_liteethphyrmiirx_rx_er_i),
	.Q2 (impl2)
);

//------------------------------------------------------------------------------
// Instance ODDR_4 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_4 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((~main_sink_payload_hsync)),
	.D2 ((~main_sink_payload_hsync)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_hsync_n)
);

//------------------------------------------------------------------------------
// Instance ODDR_5 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_5 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((~main_sink_payload_vsync)),
	.D2 ((~main_sink_payload_vsync)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_vsync_n)
);

//------------------------------------------------------------------------------
// Instance ODDR_6 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_6 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[4] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[4] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_r[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_7 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_7 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[4] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[4] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_g[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_8 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_8 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[4] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[4] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_b[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_9 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_9 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[5] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[5] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_r[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_10 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_10 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[5] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[5] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_g[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_11 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_11 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[5] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[5] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_b[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_12 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_12 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[6] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[6] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_r[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_13 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_13 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[6] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[6] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_g[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_14 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_14 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[6] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[6] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_b[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_15 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_15 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_r[7] & main_sink_payload_de)),
	.D2 ((main_sink_payload_r[7] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_r[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_16 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_16 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_g[7] & main_sink_payload_de)),
	.D2 ((main_sink_payload_g[7] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_g[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_17 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_17 (
	// Inputs.
	.C  (vga_clk),
	.CE (1'd1),
	.D1 ((main_sink_payload_b[7] & main_sink_payload_de)),
	.D2 ((main_sink_payload_b[7] & main_sink_payload_de)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (vga_b[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_18 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_18 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~soclinux_clocker_clk0)),
	.D2 ((~soclinux_clocker_clk0)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (sdcard_clk)
);

//------------------------------------------------------------------------------
// Instance IOBUF_16 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_16(
	// Inputs.
	.I  (impl_xilinxsdrtristateimpl0__o),
	.T  (impl_xilinxsdrtristateimpl0_oe_n),

	// Outputs.
	.O  (impl_xilinxsdrtristateimpl0__i),

	// InOuts.
	.IO (sdcard_cmd)
);

//------------------------------------------------------------------------------
// Instance IOBUF_17 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_17(
	// Inputs.
	.I  (impl_xilinxsdrtristateimpl1__o[0]),
	.T  (impl_xilinxsdrtristateimpl1_oe_n[0]),

	// Outputs.
	.O  (impl_xilinxsdrtristateimpl1__i[0]),

	// InOuts.
	.IO (sdcard_data[0])
);

//------------------------------------------------------------------------------
// Instance IOBUF_18 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_18(
	// Inputs.
	.I  (impl_xilinxsdrtristateimpl1__o[1]),
	.T  (impl_xilinxsdrtristateimpl1_oe_n[1]),

	// Outputs.
	.O  (impl_xilinxsdrtristateimpl1__i[1]),

	// InOuts.
	.IO (sdcard_data[1])
);

//------------------------------------------------------------------------------
// Instance IOBUF_19 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_19(
	// Inputs.
	.I  (impl_xilinxsdrtristateimpl1__o[2]),
	.T  (impl_xilinxsdrtristateimpl1_oe_n[2]),

	// Outputs.
	.O  (impl_xilinxsdrtristateimpl1__i[2]),

	// InOuts.
	.IO (sdcard_data[2])
);

//------------------------------------------------------------------------------
// Instance IOBUF_20 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_20(
	// Inputs.
	.I  (impl_xilinxsdrtristateimpl1__o[3]),
	.T  (impl_xilinxsdrtristateimpl1_oe_n[3]),

	// Outputs.
	.O  (impl_xilinxsdrtristateimpl1__i[3]),

	// InOuts.
	.IO (sdcard_data[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_19 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_19 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (soclinux_sdpads_cmd_o),
	.D2 (soclinux_sdpads_cmd_o),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl0__o)
);

//------------------------------------------------------------------------------
// Instance ODDR_20 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_20 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~soclinux_sdpads_cmd_oe)),
	.D2 ((~soclinux_sdpads_cmd_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl0_oe_n)
);

//------------------------------------------------------------------------------
// Instance IDDR_4 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_4 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (impl_xilinxsdrtristateimpl0__i),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (soclinux_sdpads_cmd_i),
	.Q2 (impl3)
);

//------------------------------------------------------------------------------
// Instance ODDR_21 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_21 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (soclinux_sdpads_data_o[0]),
	.D2 (soclinux_sdpads_data_o[0]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1__o[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_22 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_22 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (soclinux_sdpads_data_o[1]),
	.D2 (soclinux_sdpads_data_o[1]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1__o[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_23 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_23 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (soclinux_sdpads_data_o[2]),
	.D2 (soclinux_sdpads_data_o[2]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1__o[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_24 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_24 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (soclinux_sdpads_data_o[3]),
	.D2 (soclinux_sdpads_data_o[3]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1__o[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_25 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_25 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~soclinux_sdpads_data_oe)),
	.D2 ((~soclinux_sdpads_data_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1_oe_n[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_26 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_26 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~soclinux_sdpads_data_oe)),
	.D2 ((~soclinux_sdpads_data_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1_oe_n[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_27 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_27 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~soclinux_sdpads_data_oe)),
	.D2 ((~soclinux_sdpads_data_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1_oe_n[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_28 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_28 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~soclinux_sdpads_data_oe)),
	.D2 ((~soclinux_sdpads_data_oe)),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1_oe_n[3])
);

//------------------------------------------------------------------------------
// Instance IDDR_5 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_5 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (impl_xilinxsdrtristateimpl1__i[0]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (soclinux_sdpads_data_i[0]),
	.Q2 (impl4[0])
);

//------------------------------------------------------------------------------
// Instance IDDR_6 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_6 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (impl_xilinxsdrtristateimpl1__i[1]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (soclinux_sdpads_data_i[1]),
	.Q2 (impl4[1])
);

//------------------------------------------------------------------------------
// Instance IDDR_7 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_7 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (impl_xilinxsdrtristateimpl1__i[2]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (soclinux_sdpads_data_i[2]),
	.Q2 (impl4[2])
);

//------------------------------------------------------------------------------
// Instance IDDR_8 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_8 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (impl_xilinxsdrtristateimpl1__i[3]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (soclinux_sdpads_data_i[3]),
	.Q2 (impl4[3])
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-12-04 16:30:14.
//------------------------------------------------------------------------------
