EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# RTL8309SB_PQFP
#
DEF RTL8309SB_PQFP U 0 40 Y Y 1 F N
F0 "U" -5 -2580 60 H V C CNN
F1 "RTL8309SB_PQFP" -65 215 60 H V C CNN
F2 "" -30 -130 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 2550 -2250 -2550 2250 0 1 0 N
X VDDA 1 -2690 2105 138 R 50 50 1 1 W
X VSSA 2 -2690 -240 138 R 50 50 1 1 W
X TXON[1] 3 2690 1225 138 L 50 50 1 1 O
X TXOP[1] 4 2690 1125 138 L 50 50 1 1 O
X VSSA 5 -2690 -320 138 R 50 50 1 1 W
X RXIP[1] 6 2690 1015 138 L 50 50 1 1 I
X RXIN[1] 7 2690 910 138 L 50 50 1 1 I
X VDDA 8 -2690 2030 138 R 50 50 1 1 W
X RXIN[2] 9 2690 805 138 L 50 50 1 1 I
X RXIP[2] 10 2690 705 138 L 50 50 1 1 I
X VDDA 20 -2690 1870 138 R 50 50 1 1 W
X RXIP[5] 30 2690 -640 138 L 50 50 1 1 I
X RXIP[7] 40 2690 -1355 138 L 50 50 1 1 I
X MII_DUP_STA 50 -480 2390 138 D 50 50 1 1 I
X MTXD[2]/PRXD[2] 60 960 2390 138 D 50 50 1 1 B
X MRXD[3]/PTXD[3] 70 160 2390 138 D 50 50 1 1 B
X VSSD 80 -2690 -1270 138 R 50 50 1 1 W
X P4_LED[2]/Max_Pkt_Len 90 -30 -2390 138 U 50 50 1 1 B
X VSSA 11 -2690 -400 138 R 50 50 1 1 W
X RXIN[4] 21 2690 -25 138 L 50 50 1 1 I
X RXIN[5] 31 2690 -745 138 L 50 50 1 1 I
X VSSA 41 -2690 -800 138 R 50 50 1 1 W
X MII_LNK_STA# 51 -580 2390 138 D 50 50 1 1 I
X MTXD[3]/PRXD[3] 61 860 2390 138 D 50 50 1 1 B
X VDDD 71 -2690 1170 138 R 50 50 1 1 W
X P6_LED[1]/QWeight[1] 81 -740 -2390 138 U 50 50 1 1 B
X P4_LED[1]/En_Agr2_Back 91 70 -2390 138 U 50 50 1 1 B
X TXOP[2] 12 2690 595 138 L 50 50 1 1 O
X RXIP[4] 22 2690 -125 138 L 50 50 1 1 I
X VDDA 32 -2690 1710 138 R 50 50 1 1 W
X TXOP[7] 42 2690 -1465 138 L 50 50 1 1 O
X VDDD 52 -2690 1240 138 R 50 50 1 1 W
X VDDIO 62 -2690 590 138 R 50 50 1 1 W
X VSSD 72 -2690 -1190 138 R 50 50 1 1 W
X P6_LED[0]/QWeight[0] 82 -640 -2390 138 U 50 50 1 1 B
X P4_LED[0]/En_48pass1 92 170 -2390 138 U 50 50 1 1 B
X TXON[2] 13 2690 490 138 L 50 50 1 1 O
X VSSA 23 -2690 -560 138 R 50 50 1 1 W
X RXIN[6] 33 2690 -850 138 L 50 50 1 1 I
X TXON[7] 43 2690 -1570 138 L 50 50 1 1 O
X VSSD 53 -2690 -1110 138 R 50 50 1 1 W
X VSSIO 63 -2690 -2050 138 R 50 50 1 1 W
X P7_LED[3]/Dis_FC_AutoOff 73 -1340 -2390 138 U 50 50 1 1 B
X P5_LED[3]/Dis_DS_Pri 83 -540 -2390 138 U 50 50 1 1 B
X P3_LED[3]/En_Defer 93 270 -2390 138 U 50 50 1 1 B
X VDDA 14 -2690 1950 138 R 50 50 1 1 W
X TXOP[4] 24 2690 -235 138 L 50 50 1 1 O
X RXIP[6] 34 2690 -950 138 L 50 50 1 1 I
X VDDA 44 -2690 1550 138 R 50 50 1 1 W
X SCL_MDC 54 1560 2390 138 D 50 50 1 1 B
X MCOL/PCOL 64 760 2390 138 D 50 50 1 1 B
X P7_LED[2]/Port_LED_LOC 74 -1240 -2390 138 U 50 50 1 1 B
X P5_LED[2]/Dis_VLAN_Pri 84 -430 -2390 138 U 50 50 1 1 B
X P3_LED[2]/En_Forward 94 370 -2390 138 U 50 50 1 1 B
X TXON[3] 15 2690 400 138 L 50 50 1 1 O
X TXON[4] 25 2690 -340 138 L 50 50 1 1 O
X VSSA 35 -2690 -720 138 R 50 50 1 1 W
X Test_Pin1 45 20 2390 138 D 50 50 1 1 P
X SDA_MDIO 55 1460 2390 138 D 50 50 1 1 B
X MRXC/PTXC 65 660 2390 138 D 50 50 1 1 B
X P7_LED[1]/LED_BLNK_TIME 75 -1140 -2390 138 U 50 50 1 1 B
X P5_LED[1]/Sel_PortPri[1] 85 -330 -2390 138 U 50 50 1 1 B
X VDDD 95 -2690 930 138 R 50 50 1 1 W
X TXOP[3] 16 2690 300 138 L 50 50 1 1 O
X VDDA 26 -2690 1790 138 R 50 50 1 1 W
X TXOP[6] 36 2690 -1060 138 L 50 50 1 1 O
X NC 46 -80 2390 138 D 50 50 1 1 P
X MTXC/PRXC 56 1360 2390 138 D 50 50 1 1 B
X MRXDV/PTXEN 66 560 2390 138 D 50 50 1 1 I
X P7_LED[0]/Dis_ARPVLAN 76 -1040 -2390 138 U 50 50 1 1 B
X P5_LED[0]/Sel_PortPri[0] 86 -230 -2390 138 U 50 50 1 1 B
X VSSD 96 -2690 -1430 138 R 50 50 1 1 W
X VSSA 17 -2690 -480 138 R 50 50 1 1 W
X TXON[5] 27 2690 -430 138 L 50 50 1 1 O
X TXON[6] 37 2690 -1165 138 L 50 50 1 1 O
X RESET# 47 -180 2390 138 D 50 50 1 1 I
X MTXEN/PRXDV 57 1260 2390 138 D 50 50 1 1 O
X MRXD[0]/PTXD[0] 67 460 2390 138 D 50 50 1 1 I
X P6_LED[3]/Dis_LeakyVLAN 77 -940 -2390 138 U 50 50 1 1 B
X VDDD 87 -2690 1010 138 R 50 50 1 1 W
X P3_LED[1]/Dis_Trunk 97 470 -2390 138 U 50 50 1 1 B
X RXIP[3] 18 2690 190 138 L 50 50 1 1 I
X TXOP[5] 28 2690 -530 138 L 50 50 1 1 O
X VDDA 38 -2690 1630 138 R 50 50 1 1 W
X MII_FCTRL_STA 48 -280 2390 138 D 50 50 1 1 I
X MTXD[0]/PRXD[0] 58 1160 2390 138 D 50 50 1 1 B
X MRXD[1]/PTXD[1] 68 360 2390 138 D 50 50 1 1 I
X P6_LED[2]/Dis_VLAN 78 -840 -2390 138 U 50 50 1 1 B
X VSSD 88 -2690 -1350 138 R 50 50 1 1 W
X P3_LED[0]/LED_MODE[2] 98 570 -2390 138 U 50 50 1 1 B
X RXIN[3] 19 2690 85 138 L 50 50 1 1 I
X VSSA 29 -2690 -640 138 R 50 50 1 1 W
X RXIN[7] 39 2690 -1255 138 L 50 50 1 1 I
X MII_SPD_STA 49 -380 2390 138 D 50 50 1 1 I
X MTXD[1]/PRXD[1] 59 1060 2390 138 D 50 50 1 1 B
X MRXD[2]/PTXD[2] 69 260 2390 138 D 50 50 1 1 I
X VDDD 79 -2690 1090 138 R 50 50 1 1 W
X P4_LED[3]/Max_Pause_Count 89 -130 -2390 138 U 50 50 1 1 B
X P2_LED[3]/LED_MODE[1] 99 670 -2390 138 U 50 50 1 1 B
X P2_LED[2]/LED_MODE[0] 100 770 -2390 138 U 50 50 1 1 B
X Force_Speed/P0_LED[2] 110 1580 -2390 138 U 50 50 1 1 B
X VDDPLL 120 -2690 430 138 R 50 50 1 1 W
X P2_LED[1]/MII_MODE[1] 101 870 -2390 138 U 50 50 1 1 B
X En_BRD_CTRL/P0_LED[1] 111 1680 -2390 138 U 50 50 1 1 B
X Test_pin3 121 -930 2390 138 D 50 50 1 1 P
X P2_LED[0]/MII_MODE[0] 102 970 -2390 138 U 50 50 1 1 B
X En_RST_BLNK/P0_LED[0] 112 1780 -2390 138 U 50 50 1 1 B
X IBREF 122 -1380 2390 138 D 50 50 1 1 O
X En_AutoXover/P1_LED[3] 103 1080 -2390 138 U 50 50 1 1 B
X EnEEPROM/LoopLED# 113 -700 2390 138 D 50 50 1 1 B
X VDDA 123 -2690 1470 138 R 50 50 1 1 W
X En_ANEG/P1_LED[2] 104 1180 -2390 138 U 50 50 1 1 B
X VDDD 114 -2690 770 138 R 50 50 1 1 W
X TXON[0] 124 2690 1630 138 L 50 50 1 1 O
X En_FCTRL/P1_LED[1] 105 1280 -2390 138 U 50 50 1 1 B
X VSSD 115 -2690 -1590 138 R 50 50 1 1 W
X TXOP[0] 125 2690 1530 138 L 50 50 1 1 O
X En_BKPRS/P1_LED[0] 106 1380 -2390 138 U 50 50 1 1 B
X Test_pin2 116 -810 2390 138 D 50 50 1 1 P
X VSSA 126 -2690 -900 138 R 50 50 1 1 W
X VDDD 107 -2690 850 138 R 50 50 1 1 W
X VSSPLL 117 -2690 -2190 138 R 50 50 1 1 W
X RXIP[0] 127 2690 1420 138 L 50 50 1 1 I
X VSSD 108 -2690 -1510 138 R 50 50 1 1 W
X X1 118 -1090 2390 138 D 50 50 1 1 I
X RXIN[0] 128 2690 1315 138 L 50 50 1 1 I
X Force_Duplex/P0_LED[3] 109 1480 -2390 138 U 50 50 1 1 B
X X2 119 -1190 2390 138 D 50 50 1 1 O
ENDDRAW
ENDDEF
#
#End Library
