# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../SooHooCPE233Experiment3.srcs/sources_1/new/alu_unit.sv" \

verilog xil_defaultlib  \
"../../../../../Downloads/Exp3_testbench_v1_03.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
