/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [13:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [28:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[83] & celloutsig_0_2z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & in_data[68]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z[2] | celloutsig_1_7z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z[3] | celloutsig_0_0z) & (celloutsig_0_4z | celloutsig_0_3z[0]));
  assign celloutsig_0_1z = ~((in_data[20] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_1_17z = ~((celloutsig_1_16z | celloutsig_1_9z) & (celloutsig_1_16z | celloutsig_1_14z));
  assign celloutsig_0_0z = in_data[80:36] >= in_data[50:6];
  assign celloutsig_1_1z = in_data[156:138] >= { in_data[188:184], celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[107:105], celloutsig_1_12z } >= celloutsig_1_2z;
  assign celloutsig_0_10z = { in_data[18:17], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z } > { celloutsig_0_3z[4:3], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_3z } > { celloutsig_0_3z[2], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z[4:3], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z } > { in_data[114:112], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_9z = in_data[168:158] > { in_data[121:115], celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_9z } > in_data[158:155];
  assign celloutsig_1_19z = in_data[121:110] > { celloutsig_1_18z[23:13], celloutsig_1_13z };
  assign celloutsig_1_3z = { in_data[179:174], celloutsig_1_1z } <= { in_data[165:160], celloutsig_1_1z };
  assign celloutsig_0_9z = ! { in_data[79], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_4z = ! { in_data[136:127], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_14z = ! { celloutsig_1_0z[10:7], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_6z = { in_data[176:158], celloutsig_1_1z } || { celloutsig_1_0z[7:4], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = | { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_3z[5:2], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_3z[5:1], celloutsig_0_2z } << { in_data[62:59], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_2z[3:1], celloutsig_1_12z, celloutsig_1_8z } << { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z } >>> in_data[144:133];
  assign celloutsig_1_18z = { in_data[119:103], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_3z } >>> { celloutsig_1_0z[4:1], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 14'h0000;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[174:161];
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_2z = in_data[126:123];
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_5z = celloutsig_1_0z[10:6];
  assign { out_data[156:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
