#!/usr/bin/env python3
"""Universal build tool for PyCircuit V5 designs.

Usage:
    python tools/build_design.py <module_path> <build_fn> <name> [--kwargs KEY=VAL ...]
                                 [--out-dir DIR] [--logic-depth N]

Example:
    python tools/build_design.py designs.examples.counter.counter build counter \\
        --kwargs width=8 --out-dir designs/examples/counter/build

    python tools/build_design.py designs.RegisterFile.regfile build regfile \\
        --kwargs ptag_count=32 const_count=8 nr=4 nw=2 \\
        --out-dir designs/RegisterFile/build
"""

from __future__ import annotations

import argparse
import importlib
import json
import os
import subprocess
import sys
import time
from pathlib import Path

REPO_ROOT = Path(__file__).resolve().parent.parent
sys.path.insert(0, str(REPO_ROOT / "compiler" / "frontend"))


def find_pycc() -> Path:
    env = os.environ.get("PYCC")
    if env:
        p = Path(env)
        if p.is_file() and os.access(p, os.X_OK):
            return p
    candidates = [
        REPO_ROOT / "build" / "bin" / "pycc",
        REPO_ROOT / "compiler" / "mlir" / "build" / "bin" / "pycc",
        REPO_ROOT / "compiler" / "mlir" / "build2" / "bin" / "pycc",
    ]
    for p in candidates:
        if p.is_file() and os.access(p, os.X_OK):
            return p
    raise SystemExit("pycc not found. Set PYCC=<path> or build the toolchain first.")


def stamp_metadata(circuit, name: str, params_json: str = "{}") -> None:
    circuit.set_func_attr("pyc.kind", "module")
    circuit.set_func_attr("pyc.inline", "false")
    circuit.set_func_attr("pyc.params", params_json)
    circuit.set_func_attr("pyc.base", name)
    metrics = json.dumps(
        {
            "ast_node_count": 0,
            "collection_count": 0,
            "collection_instance_count": 0,
            "estimated_inline_cost": 0,
            "hardware_call_count": 0,
            "instance_count": 0,
            "loop_count": 0,
            "module_call_count": 0,
            "module_family_collection_count": 0,
            "repeat_pressure": 0,
            "repeated_body_clusters": [],
            "source_loc": 0,
            "state_alloc_count": 0,
            "state_call_count": 0,
        },
        sort_keys=True,
        separators=(",", ":"),
    )
    circuit.set_func_attr("pyc.struct.metrics", metrics)
    circuit.set_func_attr("pyc.struct.collections", "[]")
    circuit.set_func_attr_json("pyc.value_params", [])
    circuit.set_func_attr_json("pyc.value_param_types", [])


def wrap_module_attrs(mlir: str, top_name: str) -> str:
    return mlir.replace(
        "module {\n",
        f"module attributes {{pyc.top = @{top_name}, "
        f'pyc.frontend.contract = "pycircuit"}} {{\n',
        1,
    )


def compile_and_build(
    module_path: str,
    fn_name: str,
    design_name: str,
    kwargs: dict,
    out_dir: Path,
    logic_depth: int = 256,
    hierarchical: bool = True,
) -> bool:
    from pycircuit import compile_cycle_aware

    mod = importlib.import_module(module_path)
    build_fn = getattr(mod, fn_name)

    params_json = json.dumps(kwargs, sort_keys=True, separators=(",", ":"))
    t0 = time.time()
    circuit = compile_cycle_aware(build_fn, name=design_name, eager=True, **kwargs)
    stamp_metadata(circuit, design_name, params_json)
    mlir = wrap_module_attrs(circuit.emit_mlir(), design_name)
    time.time() - t0

    mlir_dir = out_dir / "mlir"
    mlir_dir.mkdir(parents=True, exist_ok=True)
    mlir_path = mlir_dir / f"{design_name}.pyc"
    mlir_path.write_text(mlir, encoding="utf-8")

    pycc = find_pycc()
    verilog_dir = out_dir / "verilog"
    verilog_dir.mkdir(parents=True, exist_ok=True)

    cmd = [
        str(pycc),
        str(mlir_path),
        "--emit=verilog",
        f"--out-dir={verilog_dir}",
        f"--logic-depth={logic_depth}",
    ]
    if hierarchical:
        cmd.append("--hierarchical")

    t0 = time.time()
    result = subprocess.run(cmd, capture_output=True, text=True)
    time.time() - t0

    if result.returncode != 0:
        return False

    v_files = list(verilog_dir.glob("*.v"))
    sum(1 for f in v_files for _ in f.open())
    if result.stdout.strip():
        pass
    return True


def main() -> int:
    parser = argparse.ArgumentParser(description="Build a PyCircuit V5 design")
    parser.add_argument(
        "module_path", help="Python module path (e.g. designs.examples.counter.counter)"
    )
    parser.add_argument("fn_name", help="Build function name")
    parser.add_argument("name", help="Design name")
    parser.add_argument("--kwargs", nargs="*", default=[], help="KEY=VAL pairs")
    parser.add_argument("--out-dir", required=True, help="Output directory")
    parser.add_argument("--logic-depth", type=int, default=256)
    parser.add_argument(
        "--flat", action="store_true", help="Use flat mode instead of hierarchical"
    )
    args = parser.parse_args()

    kwargs = {}
    for kv in args.kwargs:
        k, v = kv.split("=", 1)
        try:
            kwargs[k] = int(v)
        except ValueError:
            try:
                kwargs[k] = float(v)
            except ValueError:
                kwargs[k] = v

    out_dir = Path(args.out_dir)
    ok = compile_and_build(
        args.module_path,
        args.fn_name,
        args.name,
        kwargs,
        out_dir,
        args.logic_depth,
        hierarchical=not args.flat,
    )
    return 0 if ok else 1


if __name__ == "__main__":
    raise SystemExit(main())
