
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul8u_pwr_0_391_mre_00_0000.v) [C](mul8u_pwr_0_391_mre_00_0000.c) |
| mul8u_pwr_0_390_mre_00_0053 | 0.125 | 2 | 6.25 | 0.0052957238 |  [Verilog](mul8u_pwr_0_390_mre_00_0053.v) [C](mul8u_pwr_0_390_mre_00_0053.c) |
| mul8u_pwr_0_371_mre_00_0830 | 2.625 | 26 | 29.296875 | 0.082996751 |  [Verilog](mul8u_pwr_0_371_mre_00_0830.v) [C](mul8u_pwr_0_371_mre_00_0830.c) |
| mul8u_pwr_0_313_mre_00_6390 | 21.19043 | 122 | 74.2919921875 | 0.639008929 |  [Verilog](mul8u_pwr_0_313_mre_00_6390.v) [C](mul8u_pwr_0_313_mre_00_6390.c) |
| mul8u_pwr_0_142_mre_04_2029 | 283.55835 | 1408 | 87.3138427734 | 4.2028813062 |  [Verilog](mul8u_pwr_0_142_mre_04_2029.v) [C](mul8u_pwr_0_142_mre_04_2029.c) |
| mul8u_pwr_0_015_mre_31_8681 | 3828.22031 | 32289 | 98.7487792969 | 31.8680553168 |  [Verilog](mul8u_pwr_0_015_mre_31_8681.v) [C](mul8u_pwr_0_015_mre_31_8681.c) |
| mul8u_pwr_0_000_mre_264_3222 | 11088.99118 | 38144 | 99.8397827148 | 264.322245052 |  [Verilog](mul8u_pwr_0_000_mre_264_3222.v) [C](mul8u_pwr_0_000_mre_264_3222.c) |

Parameters
--------------
![Parameters figure](fig.png)
         