

================================================================
== Vitis HLS Report for 'decision_function_108'
================================================================
* Date:           Tue Mar 11 16:16:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_2_val_read, i18 1176" [firmware/BDT.h:86]   --->   Operation 16 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln86_1930 = icmp_slt  i18 %x_14_val_read, i18 848" [firmware/BDT.h:86]   --->   Operation 17 'icmp' 'icmp_ln86_1930' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86_1931 = icmp_slt  i18 %x_2_val_read, i18 1270" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86_1931' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_1932 = icmp_slt  i18 %x_3_val_read, i18 657" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_1932' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_1933 = icmp_slt  i18 %x_1_val_read, i18 71" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1933' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1934 = icmp_slt  i18 %x_3_val_read, i18 671" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1934' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1935 = icmp_slt  i18 %x_14_val_read, i18 1872" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1935' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1936 = icmp_slt  i18 %x_14_val_read, i18 672" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1936' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1937 = icmp_slt  i18 %x_14_val_read, i18 547" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1937' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1938 = icmp_slt  i18 %x_2_val_read, i18 553" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1938' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1939 = icmp_slt  i18 %x_3_val_read, i18 172" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1939' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1940 = icmp_slt  i18 %x_3_val_read, i18 629" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1940' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1941 = icmp_slt  i18 %x_1_val_read, i18 261727" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1941' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1942 = icmp_slt  i18 %x_1_val_read, i18 894" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1942' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1943 = icmp_slt  i18 %x_14_val_read, i18 2096" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1943' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1944 = icmp_slt  i18 %x_3_val_read, i18 354" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1944' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1945 = icmp_slt  i18 %x_3_val_read, i18 542" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1945' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1946 = icmp_slt  i18 %x_12_val_read, i18 960" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1946' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1947 = icmp_slt  i18 %x_3_val_read, i18 1105" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1947' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1948 = icmp_slt  i18 %x_3_val_read, i18 979" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1948' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1949 = icmp_slt  i18 %x_14_val_read, i18 927" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1949' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1950 = icmp_slt  i18 %x_0_val_read, i18 260552" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1950' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1951 = icmp_slt  i18 %x_14_val_read, i18 1641" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1951' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1952 = icmp_slt  i18 %x_3_val_read, i18 1921" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1952' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1953 = icmp_slt  i18 %x_14_val_read, i18 1292" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1953' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1954 = icmp_slt  i18 %x_3_val_read, i18 3771" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1954' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1955 = icmp_slt  i18 %x_5_val_read, i18 1552" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1955' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1956 = icmp_slt  i18 %x_3_val_read, i18 3173" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1956' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1957 = icmp_slt  i18 %x_11_val_read, i18 203" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1957' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 45 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1930, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_915 = xor i1 %icmp_ln86_1930, i1 1" [firmware/BDT.h:104]   --->   Operation 47 'xor' 'xor_ln104_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_915" [firmware/BDT.h:104]   --->   Operation 48 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102_2166 = and i1 %icmp_ln86_1931, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102_2166' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_351)   --->   "%xor_ln104_916 = xor i1 %icmp_ln86_1931, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_351 = and i1 %xor_ln104_916, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104_351' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_2167 = and i1 %icmp_ln86_1932, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_2167' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_352)   --->   "%xor_ln104_917 = xor i1 %icmp_ln86_1932, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_352 = and i1 %and_ln102, i1 %xor_ln104_917" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_352' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_2169 = and i1 %icmp_ln86_1934, i1 %and_ln102_2166" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_2169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_354)   --->   "%xor_ln104_919 = xor i1 %icmp_ln86_1934, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_354 = and i1 %and_ln102_2166, i1 %xor_ln104_919" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_354' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_2171 = and i1 %icmp_ln86_1936, i1 %and_ln102_2167" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_2171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_2172 = and i1 %icmp_ln86_1937, i1 %and_ln104_352" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_2172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%and_ln102_2175 = and i1 %icmp_ln86_1940, i1 %and_ln102_2169" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_2175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%and_ln102_2179 = and i1 %icmp_ln86_1944, i1 %and_ln102_2171" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_2179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%xor_ln117 = xor i1 %and_ln102_2175, i1 1" [firmware/BDT.h:117]   --->   Operation 62 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 63 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%or_ln117 = or i1 %and_ln102_2169, i1 %and_ln102_2179" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%select_ln117 = select i1 %and_ln102_2169, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 65 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%or_ln117_1701 = or i1 %and_ln102_2169, i1 %and_ln102_2171" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117_1701' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1875 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117_1875' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln117_1703 = or i1 %and_ln102_2169, i1 %and_ln102_2167" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117_1703' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%or_ln117_1707 = or i1 %and_ln102_2169, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_1707' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln117_1715 = or i1 %and_ln102_2169, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117_1715' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln117_1719 = or i1 %and_ln102_2166, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_1719' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_2168 = and i1 %icmp_ln86_1933, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_2168' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_353)   --->   "%xor_ln104_918 = xor i1 %icmp_ln86_1933, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_918' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_353 = and i1 %and_ln104, i1 %xor_ln104_918" [firmware/BDT.h:104]   --->   Operation 74 'and' 'and_ln104_353' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%xor_ln104_921 = xor i1 %icmp_ln86_1936, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_921' <Predicate = (or_ln117_1703 & or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1882)   --->   "%xor_ln104_922 = xor i1 %icmp_ln86_1937, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_922' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%and_ln102_2173 = and i1 %icmp_ln86_1938, i1 %and_ln102_2168" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_2173' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%and_ln102_2180 = and i1 %icmp_ln86_1945, i1 %xor_ln104_921" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_2180' <Predicate = (or_ln117_1703 & or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%and_ln102_2181 = and i1 %and_ln102_2180, i1 %and_ln102_2167" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_2181' <Predicate = (or_ln117_1703 & or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1880)   --->   "%and_ln102_2182 = and i1 %icmp_ln86_1946, i1 %and_ln102_2172" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_2182' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1882)   --->   "%and_ln102_2183 = and i1 %icmp_ln86_1947, i1 %xor_ln104_922" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_2183' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1882)   --->   "%and_ln102_2184 = and i1 %and_ln102_2183, i1 %and_ln104_352" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_2184' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%zext_ln117_199 = zext i2 %select_ln117_1875" [firmware/BDT.h:117]   --->   Operation 83 'zext' 'zext_ln117_199' <Predicate = (or_ln117_1701 & or_ln117_1703 & or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%or_ln117_1702 = or i1 %or_ln117_1701, i1 %and_ln102_2181" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_1702' <Predicate = (or_ln117_1703 & or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%select_ln117_1876 = select i1 %or_ln117_1701, i3 %zext_ln117_199, i3 4" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_1876' <Predicate = (or_ln117_1703 & or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1877 = select i1 %or_ln117_1702, i3 %select_ln117_1876, i3 5" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1877' <Predicate = (or_ln117_1703 & or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1880)   --->   "%or_ln117_1704 = or i1 %or_ln117_1703, i1 %and_ln102_2182" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1704' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1880)   --->   "%select_ln117_1878 = select i1 %or_ln117_1703, i3 %select_ln117_1877, i3 6" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1878' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln117_1705 = or i1 %or_ln117_1703, i1 %and_ln102_2172" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1705' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1880)   --->   "%select_ln117_1879 = select i1 %or_ln117_1704, i3 %select_ln117_1878, i3 7" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1879' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1880)   --->   "%zext_ln117_200 = zext i3 %select_ln117_1879" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_200' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1882)   --->   "%or_ln117_1706 = or i1 %or_ln117_1705, i1 %and_ln102_2184" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1706' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1880 = select i1 %or_ln117_1705, i4 %zext_ln117_200, i4 8" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1880' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1882)   --->   "%select_ln117_1881 = select i1 %or_ln117_1706, i4 %select_ln117_1880, i4 9" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1881' <Predicate = (or_ln117_1707 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1882 = select i1 %or_ln117_1707, i4 %select_ln117_1881, i4 10" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1882' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_1709 = or i1 %or_ln117_1707, i1 %and_ln102_2173" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1709' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1886)   --->   "%xor_ln104_923 = xor i1 %icmp_ln86_1938, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_923' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_2174 = and i1 %icmp_ln86_1939, i1 %and_ln104_353" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_2174' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_2176 = and i1 %icmp_ln86_1941, i1 %and_ln104_354" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_2176' <Predicate = (or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1884)   --->   "%and_ln102_2185 = and i1 %icmp_ln86_1948, i1 %and_ln102_2173" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_2185' <Predicate = (or_ln117_1709 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1886)   --->   "%and_ln102_2186 = and i1 %icmp_ln86_1949, i1 %xor_ln104_923" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_2186' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1886)   --->   "%and_ln102_2187 = and i1 %and_ln102_2186, i1 %and_ln102_2168" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_2187' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1888)   --->   "%and_ln102_2188 = and i1 %icmp_ln86_1950, i1 %and_ln102_2174" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_2188' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1884)   --->   "%or_ln117_1708 = or i1 %or_ln117_1707, i1 %and_ln102_2185" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1708' <Predicate = (or_ln117_1709 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1884)   --->   "%select_ln117_1883 = select i1 %or_ln117_1708, i4 %select_ln117_1882, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1883' <Predicate = (or_ln117_1709 & or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1886)   --->   "%or_ln117_1710 = or i1 %or_ln117_1709, i1 %and_ln102_2187" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1710' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1884 = select i1 %or_ln117_1709, i4 %select_ln117_1883, i4 12" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1884' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_1711 = or i1 %or_ln117_1707, i1 %and_ln102_2168" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_1711' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1886)   --->   "%select_ln117_1885 = select i1 %or_ln117_1710, i4 %select_ln117_1884, i4 13" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1885' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1888)   --->   "%or_ln117_1712 = or i1 %or_ln117_1711, i1 %and_ln102_2188" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_1712' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1886 = select i1 %or_ln117_1711, i4 %select_ln117_1885, i4 14" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1886' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_1713 = or i1 %or_ln117_1711, i1 %and_ln102_2174" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1713' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1888)   --->   "%select_ln117_1887 = select i1 %or_ln117_1712, i4 %select_ln117_1886, i4 15" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1887' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1888)   --->   "%zext_ln117_201 = zext i4 %select_ln117_1887" [firmware/BDT.h:117]   --->   Operation 114 'zext' 'zext_ln117_201' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1888 = select i1 %or_ln117_1713, i5 %zext_ln117_201, i5 16" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1888' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln102_2170 = and i1 %icmp_ln86_1935, i1 %and_ln104_351" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_2170' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_355)   --->   "%xor_ln104_920 = xor i1 %icmp_ln86_1935, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_355 = and i1 %and_ln104_351, i1 %xor_ln104_920" [firmware/BDT.h:104]   --->   Operation 118 'and' 'and_ln104_355' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1890)   --->   "%xor_ln104_924 = xor i1 %icmp_ln86_1939, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104_924' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1894)   --->   "%xor_ln104_925 = xor i1 %icmp_ln86_1941, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_925' <Predicate = (or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%and_ln102_2177 = and i1 %icmp_ln86_1942, i1 %and_ln102_2170" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_2177' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1890)   --->   "%and_ln102_2189 = and i1 %icmp_ln86_1951, i1 %xor_ln104_924" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_2189' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1890)   --->   "%and_ln102_2190 = and i1 %and_ln102_2189, i1 %and_ln104_353" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_2190' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%and_ln102_2191 = and i1 %icmp_ln86_1952, i1 %and_ln102_2176" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_2191' <Predicate = (or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1894)   --->   "%and_ln102_2192 = and i1 %icmp_ln86_1953, i1 %xor_ln104_925" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_2192' <Predicate = (or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1894)   --->   "%and_ln102_2193 = and i1 %and_ln102_2192, i1 %and_ln104_354" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_2193' <Predicate = (or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1890)   --->   "%or_ln117_1714 = or i1 %or_ln117_1713, i1 %and_ln102_2190" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1714' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1890)   --->   "%select_ln117_1889 = select i1 %or_ln117_1714, i5 %select_ln117_1888, i5 17" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1889' <Predicate = (or_ln117_1715 & or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%or_ln117_1716 = or i1 %or_ln117_1715, i1 %and_ln102_2191" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1716' <Predicate = (or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1890 = select i1 %or_ln117_1715, i5 %select_ln117_1889, i5 18" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1890' <Predicate = (or_ln117_1719)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_1717 = or i1 %or_ln117_1715, i1 %and_ln102_2176" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1717' <Predicate = (or_ln117_1719)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1892)   --->   "%select_ln117_1891 = select i1 %or_ln117_1716, i5 %select_ln117_1890, i5 19" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1891' <Predicate = (or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1894)   --->   "%or_ln117_1718 = or i1 %or_ln117_1717, i1 %and_ln102_2193" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1718' <Predicate = (or_ln117_1719)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1892 = select i1 %or_ln117_1717, i5 %select_ln117_1891, i5 20" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1892' <Predicate = (or_ln117_1719)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1894)   --->   "%select_ln117_1893 = select i1 %or_ln117_1718, i5 %select_ln117_1892, i5 21" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1893' <Predicate = (or_ln117_1719)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1894 = select i1 %or_ln117_1719, i5 %select_ln117_1893, i5 22" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1894' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.97ns)   --->   "%or_ln117_1721 = or i1 %or_ln117_1719, i1 %and_ln102_2177" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1721' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1898)   --->   "%xor_ln104_926 = xor i1 %icmp_ln86_1942, i1 1" [firmware/BDT.h:104]   --->   Operation 138 'xor' 'xor_ln104_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.97ns)   --->   "%and_ln102_2178 = and i1 %icmp_ln86_1943, i1 %and_ln104_355" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_2178' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%and_ln102_2194 = and i1 %icmp_ln86_1954, i1 %and_ln102_2177" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_2194' <Predicate = (or_ln117_1721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1898)   --->   "%and_ln102_2195 = and i1 %icmp_ln86_1955, i1 %xor_ln104_926" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_2195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1898)   --->   "%and_ln102_2196 = and i1 %and_ln102_2195, i1 %and_ln102_2170" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1900)   --->   "%and_ln102_2197 = and i1 %icmp_ln86_1956, i1 %and_ln102_2178" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_2197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%or_ln117_1720 = or i1 %or_ln117_1719, i1 %and_ln102_2194" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1720' <Predicate = (or_ln117_1721)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1896)   --->   "%select_ln117_1895 = select i1 %or_ln117_1720, i5 %select_ln117_1894, i5 23" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1895' <Predicate = (or_ln117_1721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1898)   --->   "%or_ln117_1722 = or i1 %or_ln117_1721, i1 %and_ln102_2196" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1896 = select i1 %or_ln117_1721, i5 %select_ln117_1895, i5 24" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1896' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln117_1723 = or i1 %or_ln117_1719, i1 %and_ln102_2170" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_1723' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1898)   --->   "%select_ln117_1897 = select i1 %or_ln117_1722, i5 %select_ln117_1896, i5 25" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1900)   --->   "%or_ln117_1724 = or i1 %or_ln117_1723, i1 %and_ln102_2197" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1898 = select i1 %or_ln117_1723, i5 %select_ln117_1897, i5 26" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1898' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.97ns)   --->   "%or_ln117_1725 = or i1 %or_ln117_1723, i1 %and_ln102_2178" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1725' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1900)   --->   "%select_ln117_1899 = select i1 %or_ln117_1724, i5 %select_ln117_1898, i5 27" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1900 = select i1 %or_ln117_1725, i5 %select_ln117_1899, i5 28" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1900' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 155 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_927 = xor i1 %icmp_ln86_1943, i1 1" [firmware/BDT.h:104]   --->   Operation 156 'xor' 'xor_ln104_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2198 = and i1 %icmp_ln86_1957, i1 %xor_ln104_927" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_2198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2199 = and i1 %and_ln102_2198, i1 %and_ln104_355" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1726 = or i1 %or_ln117_1725, i1 %and_ln102_2199" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1901 = select i1 %or_ln117_1726, i5 %select_ln117_1900, i5 29" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.30i12.i12.i5, i5 0, i12 167, i5 1, i12 3370, i5 2, i12 4092, i5 3, i12 157, i5 4, i12 3912, i5 5, i12 4077, i5 6, i12 3995, i5 7, i12 3579, i5 8, i12 244, i5 9, i12 3873, i5 10, i12 154, i5 11, i12 1275, i5 12, i12 3948, i5 13, i12 55, i5 14, i12 3745, i5 15, i12 370, i5 16, i12 3995, i5 17, i12 67, i5 18, i12 463, i5 19, i12 3538, i5 20, i12 132, i5 21, i12 23, i5 22, i12 7, i5 23, i12 3337, i5 24, i12 29, i5 25, i12 129, i5 26, i12 4051, i5 27, i12 3610, i5 28, i12 205, i5 29, i12 4071, i12 0, i5 %select_ln117_1901" [firmware/BDT.h:118]   --->   Operation 161 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 162 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_2_val_read', firmware/BDT.h:86) on port 'x_2_val' (firmware/BDT.h:86) [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [18]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [47]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2166', firmware/BDT.h:102) [51]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_2169', firmware/BDT.h:102) [60]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1875', firmware/BDT.h:117) [107]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_921', firmware/BDT.h:104) [67]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2180', firmware/BDT.h:102) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2181', firmware/BDT.h:102) [83]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1702', firmware/BDT.h:117) [109]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1877', firmware/BDT.h:117) [112]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1878', firmware/BDT.h:117) [114]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1879', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1880', firmware/BDT.h:117) [119]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1881', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1882', firmware/BDT.h:117) [123]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2185', firmware/BDT.h:102) [87]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1708', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1883', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1884', firmware/BDT.h:117) [127]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1885', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1886', firmware/BDT.h:117) [131]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1887', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1888', firmware/BDT.h:117) [136]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_924', firmware/BDT.h:104) [73]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2189', firmware/BDT.h:102) [91]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2190', firmware/BDT.h:102) [92]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1714', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1889', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1890', firmware/BDT.h:117) [140]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1891', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1892', firmware/BDT.h:117) [144]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1893', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1894', firmware/BDT.h:117) [148]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2194', firmware/BDT.h:102) [96]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1720', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1895', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1896', firmware/BDT.h:117) [152]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1897', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1898', firmware/BDT.h:117) [156]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1899', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1900', firmware/BDT.h:117) [160]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_927', firmware/BDT.h:104) [80]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2198', firmware/BDT.h:102) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2199', firmware/BDT.h:102) [101]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1726', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1901', firmware/BDT.h:117) [161]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [162]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
