Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Apr 14 22:54:55 2018
| Host         : DESKTOP-RI3VCCC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file stopwatch_timing_summary_routed.rpt -rpx stopwatch_timing_summary_routed.rpx
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cf1/clk1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: s_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: s_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: s_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: s_reg[3]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.668        0.000                      0                   65        0.267        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.668        0.000                      0                   65        0.267        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 2.933ns (52.802%)  route 2.622ns (47.198%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.999    10.707    cf1/clear
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    cf1/clk
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.713    14.375    cf1/i_reg[20]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 2.933ns (52.802%)  route 2.622ns (47.198%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.999    10.707    cf1/clear
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    cf1/clk
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.713    14.375    cf1/i_reg[21]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 2.933ns (52.802%)  route 2.622ns (47.198%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.999    10.707    cf1/clear
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    cf1/clk
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.713    14.375    cf1/i_reg[22]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 2.933ns (52.802%)  route 2.622ns (47.198%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.999    10.707    cf1/clear
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    cf1/clk
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.713    14.375    cf1/i_reg[23]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.933ns (54.188%)  route 2.480ns (45.812%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.857    10.565    cf1/clear
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[12]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.713    14.376    cf1/i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.933ns (54.188%)  route 2.480ns (45.812%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.857    10.565    cf1/clear
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.713    14.376    cf1/i_reg[13]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.933ns (54.188%)  route 2.480ns (45.812%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.857    10.565    cf1/clear
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.713    14.376    cf1/i_reg[14]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.933ns (54.188%)  route 2.480ns (45.812%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.857    10.565    cf1/clear
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[15]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.713    14.376    cf1/i_reg[15]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.933ns (54.629%)  route 2.436ns (45.371%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.813    10.521    cf1/clear
    SLICE_X2Y22          FDRE                                         r  cf1/i_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    cf1/clk
    SLICE_X2Y22          FDRE                                         r  cf1/i_reg[28]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.713    14.372    cf1/i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 cf1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.933ns (54.629%)  route 2.436ns (45.371%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  cf1/i_reg[1]/Q
                         net (fo=2, routed)           0.663     6.333    cf1/i_reg[1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.989 r  cf1/i0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.989    cf1/i0_carry_i_7_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  cf1/i0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.103    cf1/i0_carry_i_6_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  cf1/i0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.217    cf1/i0_carry_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 r  cf1/i0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.331    cf1/i0_carry__0_i_7_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.445 r  cf1/i0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.445    cf1/i0_carry__0_i_6_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  cf1/i0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.559    cf1/i0_carry__0_i_5_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 f  cf1/i0_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.960     8.832    cf1/p_0_in[28]
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.306     9.138 r  cf1/i0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.138    cf1/i0_carry__1_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.708 r  cf1/i0_carry__1/CO[2]
                         net (fo=33, routed)          0.813    10.521    cf1/clear
    SLICE_X2Y22          FDRE                                         r  cf1/i_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    cf1/clk
    SLICE_X2Y22          FDRE                                         r  cf1/i_reg[29]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y22          FDRE (Setup_fdre_C_R)       -0.713    14.372    cf1/i_reg[29]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  3.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cf1/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  cf1/i_reg[14]/Q
                         net (fo=2, routed)           0.127     1.762    cf1/i_reg[14]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  cf1/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    cf1/i_reg[12]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    cf1/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cf1/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    cf1/clk
    SLICE_X2Y16          FDRE                                         r  cf1/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  cf1/i_reg[6]/Q
                         net (fo=2, routed)           0.127     1.764    cf1/i_reg[6]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  cf1/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    cf1/i_reg[4]_i_1_n_5
    SLICE_X2Y16          FDRE                                         r  cf1/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    cf1/clk
    SLICE_X2Y16          FDRE                                         r  cf1/i_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.607    cf1/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cf1/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    cf1/clk
    SLICE_X2Y17          FDRE                                         r  cf1/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  cf1/i_reg[10]/Q
                         net (fo=2, routed)           0.127     1.763    cf1/i_reg[10]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  cf1/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    cf1/i_reg[8]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  cf1/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    cf1/clk
    SLICE_X2Y17          FDRE                                         r  cf1/i_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    cf1/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cf1/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    cf1/clk
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  cf1/i_reg[22]/Q
                         net (fo=2, routed)           0.127     1.760    cf1/i_reg[22]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  cf1/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    cf1/i_reg[20]_i_1_n_5
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cf1/clk
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[22]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.603    cf1/i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cf1/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  cf1/i_reg[14]/Q
                         net (fo=2, routed)           0.127     1.762    cf1/i_reg[14]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.908 r  cf1/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    cf1/i_reg[12]_i_1_n_4
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    cf1/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cf1/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    cf1/clk
    SLICE_X2Y16          FDRE                                         r  cf1/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  cf1/i_reg[6]/Q
                         net (fo=2, routed)           0.127     1.764    cf1/i_reg[6]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  cf1/i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cf1/i_reg[4]_i_1_n_4
    SLICE_X2Y16          FDRE                                         r  cf1/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    cf1/clk
    SLICE_X2Y16          FDRE                                         r  cf1/i_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.607    cf1/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cf1/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    cf1/clk
    SLICE_X2Y17          FDRE                                         r  cf1/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  cf1/i_reg[10]/Q
                         net (fo=2, routed)           0.127     1.763    cf1/i_reg[10]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.909 r  cf1/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    cf1/i_reg[8]_i_1_n_4
    SLICE_X2Y17          FDRE                                         r  cf1/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    cf1/clk
    SLICE_X2Y17          FDRE                                         r  cf1/i_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    cf1/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cf1/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    cf1/clk
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  cf1/i_reg[22]/Q
                         net (fo=2, routed)           0.127     1.760    cf1/i_reg[22]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  cf1/i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    cf1/i_reg[20]_i_1_n_4
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cf1/clk
    SLICE_X2Y20          FDRE                                         r  cf1/i_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.134     1.603    cf1/i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 cf1/i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.275ns (60.357%)  route 0.181ns (39.643%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  cf1/i_reg[13]/Q
                         net (fo=2, routed)           0.181     1.816    cf1/i_reg[13]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.927 r  cf1/i_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.927    cf1/i_reg[12]_i_1_n_6
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    cf1/clk
    SLICE_X2Y18          FDRE                                         r  cf1/i_reg[13]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    cf1/i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cf1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cf1/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  cf1/i_reg[3]/Q
                         net (fo=2, routed)           0.185     1.823    cf1/i_reg[3]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.932 r  cf1/i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    cf1/i_reg[0]_i_1_n_4
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    cf1/clk
    SLICE_X2Y15          FDRE                                         r  cf1/i_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.134     1.608    cf1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    cf1/clk1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    cf1/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    cf1/i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    cf1/i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    cf1/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    cf1/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    cf1/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    cf1/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    cf1/i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    cf1/clk1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    cf1/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    cf1/i_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    cf1/i_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    cf1/i_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    cf1/i_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    cf1/i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    cf1/i_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    cf1/i_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    cf1/i_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    cf1/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    cf1/i_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    cf1/i_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    cf1/i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    cf1/i_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    cf1/i_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    cf1/i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    cf1/i_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    cf1/i_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    cf1/i_reg[3]/C



