# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ALU_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/taloo/Documents/ALU/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture operation of ALU
# 
vsim work.alu
# vsim work.alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(operation)
add wave -position end  sim:/alu/reset
add wave -position end  sim:/alu/clk
add wave -position end  sim:/alu/state
add wave -position end  sim:/alu/temp
add wave -position end  sim:/alu/ov
add wave -position end  sim:/alu/op1
add wave -position end  sim:/alu/op2
add wave -position end  sim:/alu/opc
add wave -position end  sim:/alu/done
add wave -position end  sim:/alu/result
force -freeze sim:/alu/reset U 0
force -freeze sim:/alu/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/alu/op1 10101010 0
force -freeze sim:/alu/op2 00000011 0
force -freeze sim:/alu/opc 00000000 0
force -freeze sim:/alu/opc 00000000 0
run
