$version Generated by VerilatedVcd $end
$date Mon Mar  7 01:38:44 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  4 % in [3:0] $end
  $var wire  4 & out [3:0] $end
  $var wire  1 $ rst $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire  4 % in [3:0] $end
   $var wire  4 & out [3:0] $end
   $var wire  1 $ rst $end
   $scope module i1 $end
    $var wire  4 ) RESET_VAL [3:0] $end
    $var wire 32 ( WIDTH [31:0] $end
    $var wire  1 # clk $end
    $var wire  4 % din [3:0] $end
    $var wire  4 & dout [3:0] $end
    $var wire  1 $ rst $end
    $var wire  1 ' wen $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
1$
b0000 %
b0000 &
0'
b00000000000000000000000000000100 (
b0000 )
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
0$
b0111 %
1'
#12
0#
b0110 %
0'
#13
1#
b1001 %
1'
#14
0#
b0011 %
#15
1#
b0001 %
b0011 &
#16
0#
b1111 %
#17
1#
b1010 %
b1111 &
0'
#18
0#
b1100 %
#19
1#
b1001 %
1'
#20
0#
b1101 %
#21
1#
b1010 %
b1101 &
0'
#22
0#
b1011 %
1'
#23
1#
b0010 %
b1011 &
0'
#24
0#
b1011 %
1'
#25
1#
b0011 %
#26
0#
b0110 %
0'
#27
1#
b1100 %
#28
0#
b0010 %
#29
1#
b0100 %
#30
0#
b1000 %
#31
1#
b1011 %
1'
#32
0#
b1000 %
0'
#33
1#
b0111 %
1'
#34
0#
b1101 %
#35
1#
b0110 %
b1101 &
0'
#36
0#
b1010 %
#37
1#
b1110 %
#38
0#
b0011 %
1'
#39
1#
b0011 &
#40
0#
b1111 %
#41
1#
b1001 %
b1111 &
#42
0#
b1010 %
0'
#43
1#
b0110 %
#44
0#
b0010 %
#45
1#
b1101 %
1'
#46
0#
b0111 %
#47
1#
b0001 %
b0111 &
#48
0#
b1000 %
0'
#49
1#
b0011 %
1'
#50
0#
b1010 %
0'
