{"Veljko Milutinovic": [0, ["Mapping HLL constructs into microcode for improved execution speed", ["Veljko Milutinovic", "D. Roberts", "Kai Hwang"], "http://doi.acm.org/10.1145/800016.808207", "micro", 1984]], "Clifford L. Hall": [0, ["A microcoded multiprocessor crossbar network communications controller", ["Clifford L. Hall"], "http://doi.acm.org/10.1145/800016.808208", "micro", 1984]], "Jack N. Fenner": [0, ["MASCO: An academic exercise in computer design using microprogramming", ["Jack N. Fenner", "Jeffery A. Schmidt", "Houssam A. Halabi", "Dharma P. Agrawal"], "http://doi.acm.org/10.1145/800016.808209", "micro", 1984]], "J. L. Wilkes": [0, ["Architecture of a VLSI multiple ISA emulator", ["J. L. Wilkes"], "http://doi.acm.org/10.1145/800016.808210", "micro", 1984]], "David M. Proulx": [0, ["Applications of pipelining to firmware", ["David M. Proulx"], "http://doi.acm.org/10.1145/800016.808211", "micro", 1984]], "John F. Brown III": [0, ["A chip set microarchitecture for a high-performance VAX implementation", ["John F. Brown III", "Richard L. Sites"], "http://doi.acm.org/10.1145/800016.808212", "micro", 1984]], "Robert Gries": [0, ["Software tools used in the development of a VLSI VAX Microcomputer", ["Robert Gries", "James A. Woodward"], "http://doi.acm.org/10.1145/800016.808213", "micro", 1984]], "Sridhar Samudrala": [0, ["Design verification of a VLSI VAX microcomputer", ["Sridhar Samudrala", "Charles Lo", "John F. Brown III", "Richard E. Calcagni"], "http://doi.acm.org/10.1145/800016.808214", "micro", 1984]], "Will Sherwood": [0, ["A prototype engineering tester for microcode and hardware debugging", ["Will Sherwood"], "http://doi.acm.org/10.1145/800016.808215", "micro", 1984]], "Richard E. Calcagni": [0, ["Patchable control store for reduced microcode risk in a VLSI VAX microcomputer", ["Richard E. Calcagni", "Will Sherwood"], "http://doi.acm.org/10.1145/800016.808216", "micro", 1984]], "Bogong Su": [0, ["An improvement of trace scheduling for global microcode compaction", ["Bogong Su", "Shiyuan Ding", "Lan Jin"], "http://doi.acm.org/10.1145/800016.808217", "micro", 1984]], "Christos A. Papachriston": [0, ["Microassembly and area reduction techniques for PLA microcode", ["Christos A. Papachriston", "James M. Reuter"], "http://doi.acm.org/10.1145/800016.808218", "micro", 1984]], "Takanobu Baba": [0, ["Compaction of two-level microprograms for a multiprocessor computer", ["Takanobu Baba", "Mitsuru Ikeda", "Katsuhiro Yamazaki", "Kenzo Okuda"], "http://doi.acm.org/10.1145/800016.808219", "micro", 1984]], "Richard P. Atkins": [0, ["Improved instruction formation in the exhaustive local microcode compaction algorithm", ["Richard P. Atkins"], "http://doi.acm.org/10.1145/800016.808220", "micro", 1984]], "Colin C. Charlton": [0, ["The generation of simulator-based systems for microcode development", ["Colin C. Charlton", "D. Jackson", "Paul H. Leng"], "http://doi.acm.org/10.1145/800016.808221", "micro", 1984]], "Gary Staas": [0, ["TDL: A hardware/microcode test language interpreter", ["Gary Staas"], "http://doi.acm.org/10.1145/800016.808222", "micro", 1984]], "J. Eldridge": [0, ["A \"metasimulator\" for microcoded processors", ["J. Eldridge"], "http://doi.acm.org/10.1145/800016.808223", "micro", 1984]], "Bernhard Holtkamp": [0, ["An algorithm for selection of migration candidates", ["Bernhard Holtkamp", "P. Wagner"], "http://doi.acm.org/10.1145/800016.808224", "micro", 1984]], "Juha-Matti Heimonen": [0, ["Migration implementation by integrating microprogramming and HLL programming", ["Juha-Matti Heimonen", "Juha Heinanen"], "http://doi.acm.org/10.1145/800016.808225", "micro", 1984]], "Christos A. Papachristou": [0, ["An automatic migration scheme based on modular microcode and structured firmware sequencing", ["Christos A. Papachristou", "Venkata R. Immaneni", "D. B. Sarma"], "http://doi.acm.org/10.1145/800016.808226", "micro", 1984]], "Edward M. Carter": [0, ["Transparent microprogramming in support of abstract type oriented dynamic vertical migration", ["Edward M. Carter", "Robert I. Winner"], "http://doi.acm.org/10.1145/800016.808227", "micro", 1984]], "C. D. Ardoin": [0, ["The implementation of the attributed recursive descent architecture in VAX-11/780 microcode", ["C. D. Ardoin", "J. L. Linn", "B. W. Reynolds"], "http://doi.acm.org/10.1145/800016.808228", "micro", 1984]], "Carl Ponder": [0, ["Alternative proposals for implementing Prolog concurrently and implications regarding their respective microarchitectures", ["Carl Ponder", "Yale N. Patt"], "http://doi.acm.org/10.1145/800016.808229", "micro", 1984]], "Evan Tick": [0, ["Sequential Prolog machine: Image and host architectures", ["Evan Tick"], "http://doi.acm.org/10.1145/800016.808230", "micro", 1984]], "Tep P. Dobry": [0, ["Design decisions influencing the microarchitecture for a Prolog machine", ["Tep P. Dobry", "Yale N. Patt", "Alvin M. Despain"], "http://doi.acm.org/10.1145/800016.808231", "micro", 1984]], "Beth Levy": [0, ["Microcode verification using SDVS-the method and a case study", ["Beth Levy"], "http://doi.acm.org/10.1145/800016.808232", "micro", 1984]], "Leo Marcus": [0, ["SDVS: A system for verifying microcode correctness", ["Leo Marcus", "Stephen D. Crocker", "Jaisook Landauer"], "http://doi.acm.org/10.1145/800016.808233", "micro", 1984]], "Kazutoshi Takahashi": [0, ["A new universal microprogram converter", ["Kazutoshi Takahashi", "Etsuo Takahashi", "Tatsushige Bitoh", "Takao Sugimoto"], "http://doi.acm.org/10.1145/800016.808234", "micro", 1984]], "Peter Marwedel": [0, ["A retargetable compiler for a high-level microprogramming language", ["Peter Marwedel"], "http://doi.acm.org/10.1145/800016.808235", "micro", 1984]], "Robert A. Mueller": [0, ["Global methods in the flow graph approach to retargetable microcode generation", ["Robert A. Mueller", "Joseph Varghese", "Vicki H. Allan"], "http://doi.acm.org/10.1145/800016.808236", "micro", 1984], ["A survey of resource allocation methods in optimizing microcode compilers", ["Robert A. Mueller", "Michael R. Duda", "Stephen M. OHaire"], "http://doi.acm.org/10.1145/800016.808237", "micro", 1984]], "Subrata Dasgupta": [0, ["A model of clocked micro-architectures for firmware engineering and design automation applications", ["Subrata Dasgupta"], "http://doi.acm.org/10.1145/800016.808238", "micro", 1984]], "Deepinder P. Sidhu": [0, ["Logic programming applied to hardware design specification and verification", ["Deepinder P. Sidhu"], "http://doi.acm.org/10.1145/800016.808239", "micro", 1984]], "Werner Damm": [0, ["An axiomatization of low-level parallelism in microarchitectures", ["Werner Damm"], "http://doi.acm.org/10.1145/800016.808240", "micro", 1984]]}