# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 9
attribute \src "dut.sv:15.1-48.10"
module \simple_hierarchy
  attribute \src "dut.sv:16.24-16.26"
  wire width 8 input 1 \a1
  attribute \src "dut.sv:17.24-17.26"
  wire width 8 input 4 \a2
  attribute \src "dut.sv:18.24-18.26"
  wire width 16 input 7 \a3
  attribute \src "dut.sv:16.28-16.30"
  wire width 8 input 2 \b1
  attribute \src "dut.sv:17.28-17.30"
  wire width 8 input 5 \b2
  attribute \src "dut.sv:18.28-18.30"
  wire width 16 input 8 \b3
  attribute \src "dut.sv:16.32-16.34"
  wire width 8 input 3 \c1
  attribute \src "dut.sv:17.32-17.34"
  wire width 8 input 6 \c2
  attribute \src "dut.sv:18.32-18.34"
  wire width 16 input 9 \c3
  attribute \src "dut.sv:19.24-19.28"
  wire width 8 output 10 \out1
  attribute \src "dut.sv:20.24-20.28"
  wire width 8 output 11 \out2
  attribute \src "dut.sv:21.24-21.28"
  wire width 16 output 12 \out3
  cell \submodule \inst1
    parameter \WIDTH 8
    connect \a \a1
    connect \b \b1
    connect \c \c1
    connect \out \out1
  end
  cell \submodule \inst2
    parameter \WIDTH 8
    connect \a \a2
    connect \b \b2
    connect \c \c2
    connect \out \out2
  end
  cell \submodule \inst3
    parameter \WIDTH 16
    connect \a \a3
    connect \b \b3
    connect \c \c3
    connect \out \out3
  end
end
attribute \src "dut.sv:1.1-13.10"
module \submodule
  parameter \WIDTH 64'0000000000000000000000000000000000000000000000000000000000001000
  wire $auto$rtlil.cc:3004:And$2
  wire $auto$rtlil.cc:3004:And$4
  wire $auto$rtlil.cc:3004:And$6
  wire $auto$rtlil.cc:3004:And$8
  attribute \src "dut.sv:4.29-4.30"
  wire input 1 \a
  attribute \src "dut.sv:5.29-5.30"
  wire input 2 \b
  attribute \src "dut.sv:6.29-6.30"
  wire input 3 \c
  attribute \src "dut.sv:7.29-7.32"
  wire output 4 \out
  cell $and $auto$expression.cpp:164:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3004:And$2
  end
  cell $and $auto$expression.cpp:164:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3004:And$2
    connect \B \c
    connect \Y $auto$rtlil.cc:3004:And$4
  end
  cell $and $auto$expression.cpp:164:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3004:And$6
  end
  cell $and $auto$expression.cpp:164:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3004:And$6
    connect \B \c
    connect \Y $auto$rtlil.cc:3004:And$8
  end
  connect \out $auto$rtlil.cc:3004:And$4
  connect \out $auto$rtlil.cc:3004:And$8
end
