{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589371206337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589371206342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 13:00:06 2020 " "Processing started: Wed May 13 13:00:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589371206342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371206342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371206342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589371206756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589371206756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_16_8-Behavioral " "Found design unit 1: RAM_1P_16_8-Behavioral" {  } { { "RAM_1P_16_8.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589371215861 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_16_8 " "Found entity 1: RAM_1P_16_8" {  } { { "RAM_1P_16_8.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589371215861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215861 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ram_ut\";  expecting \"begin\", or a declaration statement RAM_1P_16_8_Tb.vhd(13) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(13) near text \"ram_ut\";  expecting \"begin\", or a declaration statement" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215864 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement RAM_1P_16_8_Tb.vhd(22) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(22) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215864 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement RAM_1P_16_8_Tb.vhd(23) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(23) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215864 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\" RAM_1P_16_8_Tb.vhd(24) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(24) near text \"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\"" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215864 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator RAM_1P_16_8_Tb.vhd(29) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(29) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä RAM_1P_16_8_Tb.vhd(29) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(29) near text Ä" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ô RAM_1P_16_8_Tb.vhd(29) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(29) near text ô" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"55‚Äù;\" end of line inside a string RAM_1P_16_8_Tb.vhd(30) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(30) near text \"\"55‚Äù;\" end of line inside a string" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"55‚Äù;\";  expecting \";\" RAM_1P_16_8_Tb.vhd(30) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(30) near text \"\"55‚Äù;\";  expecting \";\"" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"AA‚Äù;\" end of line inside a string RAM_1P_16_8_Tb.vhd(34) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(34) near text \"\"AA‚Äù;\" end of line inside a string" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"AA‚Äù;\";  expecting \";\" RAM_1P_16_8_Tb.vhd(34) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(34) near text \"\"AA‚Äù;\";  expecting \";\"" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator RAM_1P_16_8_Tb.vhd(38) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(38) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä RAM_1P_16_8_Tb.vhd(38) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(38) near text Ä" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ô RAM_1P_16_8_Tb.vhd(38) " "VHDL syntax error at RAM_1P_16_8_Tb.vhd(38) near text ô" {  } { { "RAM_1P_16_8_Tb.vhd" "" { Text "C:/Users/ANDRECLERIGO/Desktop/LSD/Aula10/Parte2/RAM_1P_16_8_Tb.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_16_8_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ram_1p_16_8_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215865 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589371215976 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 13 13:00:15 2020 " "Processing ended: Wed May 13 13:00:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589371215976 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589371215976 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589371215976 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371215976 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589371216569 ""}
