Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Mar  9 13:13:46 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_driver_wrapper_timing_summary_routed.rpt -pb display_driver_wrapper_timing_summary_routed.pb -rpx display_driver_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : display_driver_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (181)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (181)
--------------------------------
 There are 181 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.403        0.000                      0                  694        0.030        0.000                      0                  694        2.917        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk                                      {0.000 5.000}        10.000          100.000         
  clk_out1_display_driver_clk_wiz_0_0    {0.000 4.167}        8.333           120.000         
  clkfbout_display_driver_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin                              {0.000 5.000}        10.000          100.000         
  clk_out1_display_driver_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_display_driver_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_display_driver_clk_wiz_0_0          1.403        0.000                      0                  694        0.153        0.000                      0                  694        2.917        0.000                       0                   183  
  clkfbout_display_driver_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_display_driver_clk_wiz_0_0_1        1.405        0.000                      0                  694        0.153        0.000                      0                  694        2.917        0.000                       0                   183  
  clkfbout_display_driver_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_display_driver_clk_wiz_0_0_1  clk_out1_display_driver_clk_wiz_0_0          1.403        0.000                      0                  694        0.030        0.000                      0                  694  
clk_out1_display_driver_clk_wiz_0_0    clk_out1_display_driver_clk_wiz_0_0_1        1.403        0.000                      0                  694        0.030        0.000                      0                  694  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                             
----------                             ----------                             --------                             
(none)                                                                        clk_out1_display_driver_clk_wiz_0_0    
(none)                                                                        clk_out1_display_driver_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                             
----------                             ----------                             --------                             
(none)                                 clk_out1_display_driver_clk_wiz_0_0                                           
(none)                                 clk_out1_display_driver_clk_wiz_0_0_1                                         
(none)                                 clkfbout_display_driver_clk_wiz_0_0                                           
(none)                                 clkfbout_display_driver_clk_wiz_0_0_1                                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_driver_clk_wiz_0_0
  To Clock:  clk_out1_display_driver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.130%)  route 0.072ns (27.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.583    -0.598    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.072    -0.386    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.341    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.851    -0.839    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092    -0.493    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.583    -0.598    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129    -0.328    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.851    -0.839    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.070    -0.515    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.857%)  route 0.136ns (49.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.585    -0.596    display_driver_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X1Y22          FDSE                                         r  display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=3, routed)           0.136    -0.319    display_driver_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.853    -0.837    display_driver_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/C
                         clock pessimism              0.253    -0.583    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.072    -0.511    display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.969%)  route 0.149ns (44.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.149    -0.336    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT5 (Prop_lut5_I2_O)        0.048    -0.288 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    display_driver_i/vga_verify_0/inst/$5[4]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.131    -0.481    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.447%)  route 0.144ns (43.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X3Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/Q
                         net (fo=8, routed)           0.144    -0.306    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.045    -0.261 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    display_driver_i/vga_driver_svga_0/inst/hcounter/$4[6]
    SLICE_X2Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.860    -0.830    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X2Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.457    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.145    -0.340    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    display_driver_i/vga_verify_0/inst/$5[5]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120    -0.492    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.149    -0.336    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    display_driver_i/vga_verify_0/inst/$5[3]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121    -0.491    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/Q
                         net (fo=9, routed)           0.132    -0.317    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.049    -0.268 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    display_driver_i/vga_driver_svga_0/inst/vcounter/$4__0[4]
    SLICE_X0Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.861    -0.829    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X0Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.107    -0.470    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/_0__reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.868%)  route 0.243ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.554    -0.627    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y26          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/Q
                         net (fo=6, routed)           0.243    -0.237    display_driver_i/vga_verify_0/inst/read_port__addr[2]
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.866    -0.823    display_driver_i/vga_verify_0/inst/clk
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130    -0.439    display_driver_i/vga_verify_0/inst/_0__reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.588    -0.593    display_driver_i/lcd_to_vga_0/inst/border/hor/clk
    SLICE_X5Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.311    display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.048    -0.263 r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display_driver_i/lcd_to_vga_0/inst/border/hor/$5[3]
    SLICE_X4Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.857    -0.833    display_driver_i/lcd_to_vga_0/inst/border/hor/clk
    SLICE_X4Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107    -0.473    display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_display_driver_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X0Y10     display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y0    display_driver_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X5Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X5Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X4Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X4Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X4Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X4Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X5Y34      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X8Y30      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X8Y30      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X8Y30      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X8Y30      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_display_driver_clk_wiz_0_0
  To Clock:  clkfbout_display_driver_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_display_driver_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    display_driver_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_driver_clk_wiz_0_0_1
  To Clock:  clk_out1_display_driver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.121     7.217    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.693    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.121     7.217    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.693    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.121     7.217    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.693    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.121     7.297    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.868    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.121     7.297    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.868    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.121     7.297    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.868    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.121     7.297    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.868    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.121     7.299    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.775    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.121     7.299    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.775    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.121     7.299    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.775    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.130%)  route 0.072ns (27.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.583    -0.598    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.072    -0.386    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.341    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.851    -0.839    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092    -0.493    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.583    -0.598    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129    -0.328    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.851    -0.839    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.070    -0.515    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.857%)  route 0.136ns (49.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.585    -0.596    display_driver_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X1Y22          FDSE                                         r  display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=3, routed)           0.136    -0.319    display_driver_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.853    -0.837    display_driver_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/C
                         clock pessimism              0.253    -0.583    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.072    -0.511    display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.969%)  route 0.149ns (44.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.149    -0.336    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT5 (Prop_lut5_I2_O)        0.048    -0.288 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    display_driver_i/vga_verify_0/inst/$5[4]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.131    -0.481    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.447%)  route 0.144ns (43.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X3Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/Q
                         net (fo=8, routed)           0.144    -0.306    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.045    -0.261 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    display_driver_i/vga_driver_svga_0/inst/hcounter/$4[6]
    SLICE_X2Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.860    -0.830    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X2Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.457    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.145    -0.340    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    display_driver_i/vga_verify_0/inst/$5[5]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120    -0.492    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.149    -0.336    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    display_driver_i/vga_verify_0/inst/$5[3]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121    -0.491    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/Q
                         net (fo=9, routed)           0.132    -0.317    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.049    -0.268 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    display_driver_i/vga_driver_svga_0/inst/vcounter/$4__0[4]
    SLICE_X0Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.861    -0.829    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X0Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.107    -0.470    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/_0__reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.868%)  route 0.243ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.554    -0.627    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y26          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/Q
                         net (fo=6, routed)           0.243    -0.237    display_driver_i/vga_verify_0/inst/read_port__addr[2]
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.866    -0.823    display_driver_i/vga_verify_0/inst/clk
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130    -0.439    display_driver_i/vga_verify_0/inst/_0__reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.588    -0.593    display_driver_i/lcd_to_vga_0/inst/border/hor/clk
    SLICE_X5Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.311    display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.048    -0.263 r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display_driver_i/lcd_to_vga_0/inst/border/hor/$5[3]
    SLICE_X4Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.857    -0.833    display_driver_i/lcd_to_vga_0/inst/border/hor/clk
    SLICE_X4Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107    -0.473    display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_display_driver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X0Y10     display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y0    display_driver_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X5Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X5Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X4Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X4Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X4Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X4Y33      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X5Y34      display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X8Y30      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X8Y30      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X6Y29      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X8Y30      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.167       2.917      SLICE_X8Y30      display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_display_driver_clk_wiz_0_0_1
  To Clock:  clkfbout_display_driver_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_display_driver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    display_driver_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_driver_clk_wiz_0_0_1
  To Clock:  clk_out1_display_driver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.130%)  route 0.072ns (27.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.583    -0.598    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.072    -0.386    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.341    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.851    -0.839    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.123    -0.463    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092    -0.371    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.583    -0.598    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129    -0.328    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.851    -0.839    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.123    -0.463    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.070    -0.393    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.857%)  route 0.136ns (49.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.585    -0.596    display_driver_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X1Y22          FDSE                                         r  display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=3, routed)           0.136    -0.319    display_driver_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.853    -0.837    display_driver_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.123    -0.461    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.072    -0.389    display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.969%)  route 0.149ns (44.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.149    -0.336    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT5 (Prop_lut5_I2_O)        0.048    -0.288 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    display_driver_i/vga_verify_0/inst/$5[4]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.123    -0.490    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.131    -0.359    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.447%)  route 0.144ns (43.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X3Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/Q
                         net (fo=8, routed)           0.144    -0.306    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.045    -0.261 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    display_driver_i/vga_driver_svga_0/inst/hcounter/$4[6]
    SLICE_X2Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.860    -0.830    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X2Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/C
                         clock pessimism              0.252    -0.577    
                         clock uncertainty            0.123    -0.455    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.335    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.145    -0.340    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    display_driver_i/vga_verify_0/inst/$5[5]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.123    -0.490    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120    -0.370    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.149    -0.336    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    display_driver_i/vga_verify_0/inst/$5[3]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.123    -0.490    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121    -0.369    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/Q
                         net (fo=9, routed)           0.132    -0.317    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.049    -0.268 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    display_driver_i/vga_driver_svga_0/inst/vcounter/$4__0[4]
    SLICE_X0Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.861    -0.829    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X0Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.123    -0.455    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.107    -0.348    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/_0__reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.868%)  route 0.243ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.554    -0.627    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y26          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/Q
                         net (fo=6, routed)           0.243    -0.237    display_driver_i/vga_verify_0/inst/read_port__addr[2]
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.866    -0.823    display_driver_i/vga_verify_0/inst/clk
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.123    -0.446    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130    -0.316    display_driver_i/vga_verify_0/inst/_0__reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.588    -0.593    display_driver_i/lcd_to_vga_0/inst/border/hor/clk
    SLICE_X5Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.311    display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.048    -0.263 r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display_driver_i/lcd_to_vga_0/inst/border/hor/$5[3]
    SLICE_X4Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.857    -0.833    display_driver_i/lcd_to_vga_0/inst/border/hor/clk
    SLICE_X4Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.123    -0.458    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107    -0.351    display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_driver_clk_wiz_0_0
  To Clock:  clk_out1_display_driver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.527ns (24.761%)  route 4.640ns (75.239%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 6.774 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.524     2.995    display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__ready
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     3.119 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/consume__ready_INST_0/O
                         net (fo=3, routed)           0.565     3.684    display_driver_i/vga_verify_0/inst/produce__ready
    SLICE_X7Y27          LUT3 (Prop_lut3_I0_O)        0.119     3.803 r  display_driver_i/vga_verify_0/inst/_0__reg_i_1/O
                         net (fo=11, routed)          0.555     4.359    display_driver_i/vga_verify_0/inst/read_port__en
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.332     4.691 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[8]_i_1/O
                         net (fo=9, routed)           0.598     5.288    display_driver_i/vga_verify_0/inst/$9
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.436     6.774    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/C
                         clock pessimism              0.564     7.338    
                         clock uncertainty           -0.123     7.215    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524     6.691    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.324ns (20.996%)  route 4.982ns (79.004%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.840 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.813     5.428    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.502     6.840    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X0Y25          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]/C
                         clock pessimism              0.578     7.418    
                         clock uncertainty           -0.123     7.295    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.429     6.866    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.324ns (21.495%)  route 4.836ns (78.505%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 6.842 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.633    -0.879    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]/Q
                         net (fo=5, routed)           0.890     0.467    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[8]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     0.591 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6/O
                         net (fo=1, routed)           0.402     0.994    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_6_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.118 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3/O
                         net (fo=1, routed)           0.636     1.754    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_3_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124     1.878 f  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1/O
                         net (fo=14, routed)          0.470     2.347    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0_i_1_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.124     2.471 r  display_driver_i/vga_driver_svga_0/inst/vcounter/consume__ready_INST_0/O
                         net (fo=25, routed)          0.879     3.350    display_driver_i/lcd_to_vga_0/inst/border/ver/produce__ready
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.124     3.474 f  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_7/O
                         net (fo=1, routed)           0.425     3.899    display_driver_i/lcd_to_vga_0/inst/border/hor/sync_reg_reg_2
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.023 r  display_driver_i/lcd_to_vga_0/inst/border/hor/pix_counter[14]_i_4/O
                         net (fo=5, routed)           0.468     4.491    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[0]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.124     4.615 r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1/O
                         net (fo=14, routed)          0.666     5.281    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    W5                                                0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.721 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.883    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.666 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.247    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.338 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.504     6.842    display_driver_i/lcd_to_vga_0/inst/border/ver/clk
    SLICE_X2Y26          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]/C
                         clock pessimism              0.578     7.420    
                         clock uncertainty           -0.123     7.297    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524     6.773    display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  1.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.130%)  route 0.072ns (27.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.583    -0.598    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.072    -0.386    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.341 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.341    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.851    -0.839    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.123    -0.463    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092    -0.371    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.583    -0.598    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.129    -0.328    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.851    -0.839    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y23          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.123    -0.463    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.070    -0.393    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.857%)  route 0.136ns (49.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.585    -0.596    display_driver_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X1Y22          FDSE                                         r  display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  display_driver_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=3, routed)           0.136    -0.319    display_driver_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.853    -0.837    display_driver_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.123    -0.461    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.072    -0.389    display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.969%)  route 0.149ns (44.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.149    -0.336    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT5 (Prop_lut5_I2_O)        0.048    -0.288 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    display_driver_i/vga_verify_0/inst/$5[4]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.123    -0.490    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.131    -0.359    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.447%)  route 0.144ns (43.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X3Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]/Q
                         net (fo=8, routed)           0.144    -0.306    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[4]
    SLICE_X2Y34          LUT5 (Prop_lut5_I2_O)        0.045    -0.261 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    display_driver_i/vga_driver_svga_0/inst/hcounter/$4[6]
    SLICE_X2Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.860    -0.830    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X2Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]/C
                         clock pessimism              0.252    -0.577    
                         clock uncertainty            0.123    -0.455    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.335    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.145    -0.340    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.295 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    display_driver_i/vga_verify_0/inst/$5[5]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.123    -0.490    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120    -0.370    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.556    -0.625    display_driver_i/vga_verify_0/inst/clk
    SLICE_X9Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[0]/Q
                         net (fo=8, routed)           0.149    -0.336    display_driver_i/vga_verify_0/inst/read_port__addr[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  display_driver_i/vga_verify_0/inst/read_port__addr_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    display_driver_i/vga_verify_0/inst/$5[3]
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.823    -0.867    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y27          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.123    -0.490    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121    -0.369    display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X1Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]/Q
                         net (fo=9, routed)           0.132    -0.317    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[1]
    SLICE_X0Y36          LUT5 (Prop_lut5_I1_O)        0.049    -0.268 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    display_driver_i/vga_driver_svga_0/inst/vcounter/$4__0[4]
    SLICE_X0Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.861    -0.829    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X0Y36          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.123    -0.455    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.107    -0.348    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/vga_verify_0/inst/_0__reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.868%)  route 0.243ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.554    -0.627    display_driver_i/vga_verify_0/inst/clk
    SLICE_X8Y26          FDRE                                         r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.148    -0.479 r  display_driver_i/vga_verify_0/inst/read_port__addr_reg_rep[2]/Q
                         net (fo=6, routed)           0.243    -0.237    display_driver_i/vga_verify_0/inst/read_port__addr[2]
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.866    -0.823    display_driver_i/vga_verify_0/inst/clk
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.123    -0.446    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130    -0.316    display_driver_i/vga_verify_0/inst/_0__reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_display_driver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_driver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_display_driver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.588    -0.593    display_driver_i/lcd_to_vga_0/inst/border/hor/clk
    SLICE_X5Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]/Q
                         net (fo=8, routed)           0.141    -0.311    display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[0]
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.048    -0.263 r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    display_driver_i/lcd_to_vga_0/inst/border/hor/$5[3]
    SLICE_X4Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.857    -0.833    display_driver_i/lcd_to_vga_0/inst/border/hor/clk
    SLICE_X4Y33          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.123    -0.458    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107    -0.351    display_driver_i/lcd_to_vga_0/inst/border/hor/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.088    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_display_driver_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_reset_in
                            (input port)
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.842ns  (logic 1.577ns (55.478%)  route 1.265ns (44.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ext_reset_in (IN)
                         net (fo=0)                   0.000     0.000    ext_reset_in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ext_reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.718    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.842 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.842    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y17          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.511    -1.484    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y17          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_reset_in
                            (input port)
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.266ns (35.209%)  route 0.489ns (64.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ext_reset_in (IN)
                         net (fo=0)                   0.000     0.000    ext_reset_in
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ext_reset_in_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.710    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.755 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.755    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y17          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.858    -0.832    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y17          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_display_driver_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_reset_in
                            (input port)
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.842ns  (logic 1.577ns (55.478%)  route 1.265ns (44.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ext_reset_in (IN)
                         net (fo=0)                   0.000     0.000    ext_reset_in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ext_reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.718    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     2.842 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.842    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y17          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.511    -1.484    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y17          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_reset_in
                            (input port)
  Destination:            display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.266ns (35.209%)  route 0.489ns (64.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ext_reset_in (IN)
                         net (fo=0)                   0.000     0.000    ext_reset_in
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ext_reset_in_IBUF_inst/O
                         net (fo=1, routed)           0.489     0.710    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.755 r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.755    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y17          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.858    -0.832    display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y17          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_display_driver_clk_wiz_0_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 5.202ns (43.421%)  route 6.778ns (56.579%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.725     1.259    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2/ADDRA1
    SLICE_X6Y28          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.558 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.952     2.510    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.124     2.634 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.566     3.200    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[0]
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.150     3.350 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.648     3.998    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[0]_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.326     4.324 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[0]_INST_0/O
                         net (fo=1, routed)           0.974     5.298    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.153     5.451 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[0]_INST_0/O
                         net (fo=1, routed)           1.913     7.364    vga_data_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.731    11.095 r  vga_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.095    vga_data[0]
    G19                                                               r  vga_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.813ns  (logic 4.595ns (38.902%)  route 7.217ns (61.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[2]/Q
                         net (fo=43, routed)          2.054     1.625    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2/ADDRB2
    SLICE_X6Y28          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.749 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           0.808     2.557    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2_n_1
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.124     2.681 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.788     3.470    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.594 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.691     4.285    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[1]_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[1]_INST_0/O
                         net (fo=1, routed)           0.965     5.373    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[1]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124     5.497 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[1]_INST_0/O
                         net (fo=1, routed)           1.911     7.409    vga_data_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.928 r  vga_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.928    vga_data[1]
    H19                                                               r  vga_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.532ns  (logic 5.159ns (44.734%)  route 6.373ns (55.266%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.803     1.337    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/ADDRA1
    SLICE_X10Y32         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.636 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/RAMA/O
                         net (fo=1, routed)           0.650     2.286    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     2.410 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.469     2.880    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[6]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.118     2.998 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.833     3.831    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[6]_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.326     4.157 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[6]_INST_0/O
                         net (fo=1, routed)           0.947     5.104    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[6]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.152     5.256 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[6]_INST_0/O
                         net (fo=1, routed)           1.671     6.927    vga_data_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.721    10.648 r  vga_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.648    vga_data[6]
    K18                                                               r  vga_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.519ns  (logic 4.942ns (42.902%)  route 6.577ns (57.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.795     1.329    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/ADDRB1
    SLICE_X10Y32         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.628 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.815     2.443    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8_n_1
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.473     3.040    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[7]
    SLICE_X9Y32          LUT4 (Prop_lut4_I0_O)        0.119     3.159 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[7]_INST_0_i_1/O
                         net (fo=2, routed)           1.199     4.358    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[7]_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.332     4.690 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[7]_INST_0/O
                         net (fo=1, routed)           0.452     5.142    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[7]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.266 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[7]_INST_0/O
                         net (fo=1, routed)           1.843     7.109    vga_data_OBUF[7]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.634 r  vga_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.634    vga_data[7]
    J18                                                               r  vga_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.496ns  (logic 4.793ns (41.692%)  route 6.703ns (58.309%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[0]/Q
                         net (fo=45, routed)          2.013     1.584    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/ADDRC0
    SLICE_X10Y32         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     1.708 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/RAMC/O
                         net (fo=1, routed)           0.581     2.290    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8_n_2
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.124     2.414 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.034     3.448    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[8]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     3.572 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.855     4.427    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[8]_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.124     4.551 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[8]_INST_0/O
                         net (fo=1, routed)           0.483     5.034    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[8]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.116     5.150 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[8]_INST_0/O
                         net (fo=1, routed)           1.737     6.887    vga_data_OBUF[8]
    J17                  OBUF (Prop_obuf_I_O)         3.725    10.612 r  vga_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.612    vga_data[8]
    J17                                                               r  vga_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.476ns  (logic 6.329ns (55.152%)  route 5.147ns (44.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.598    -0.914    display_driver_i/vga_verify_0/inst/clk
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.540 r  display_driver_i/vga_verify_0/inst/_0__reg/DOADO[1]
                         net (fo=8, routed)           1.311     2.851    display_driver_i/lcd_to_vga_0/inst/upsample/ver/consume__data[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124     2.975 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[5]_INST_0_i_1/O
                         net (fo=2, routed)           1.388     4.363    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[5]_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     4.487 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[5]_INST_0/O
                         net (fo=1, routed)           0.780     5.267    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[5]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[5]_INST_0/O
                         net (fo=1, routed)           1.668     7.059    vga_data_OBUF[5]
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.562 r  vga_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.562    vga_data[5]
    L18                                                               r  vga_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.445ns  (logic 5.177ns (45.239%)  route 6.267ns (54.761%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.572     1.106    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_9_11/ADDRA1
    SLICE_X6Y33          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.405 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.800     2.206    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_9_11_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.124     2.330 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.640     2.970    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[9]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.150     3.120 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.559     3.679    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[9]_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.326     4.005 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[9]_INST_0/O
                         net (fo=1, routed)           0.797     4.802    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[9]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.152     4.954 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[9]_INST_0/O
                         net (fo=1, routed)           1.899     6.853    vga_data_OBUF[9]
    H17                  OBUF (Prop_obuf_I_O)         3.707    10.560 r  vga_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.560    vga_data[9]
    H17                                                               r  vga_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.372ns  (logic 4.937ns (43.417%)  route 6.434ns (56.583%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[3]/Q
                         net (fo=42, routed)          1.656     1.191    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5/ADDRB3
    SLICE_X10Y30         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.297     1.488 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5/RAMB/O
                         net (fo=1, routed)           0.944     2.432    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5_n_1
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     2.556 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.638     3.194    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[4]
    SLICE_X9Y32          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.721     4.039    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[4]_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.124     4.163 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[4]_INST_0/O
                         net (fo=1, routed)           0.669     4.832    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[4]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.150     4.982 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[4]_INST_0/O
                         net (fo=1, routed)           1.806     6.788    vga_data_OBUF[4]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.487 r  vga_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.487    vga_data[4]
    N18                                                               r  vga_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.324ns  (logic 4.950ns (43.717%)  route 6.373ns (56.283%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.653     1.187    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5/ADDRA1
    SLICE_X10Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.486 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           0.805     2.291    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124     2.415 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.800     3.215    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[3]
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.150     3.365 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.969     4.334    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[3]_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.332     4.666 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[3]_INST_0/O
                         net (fo=1, routed)           0.483     5.149    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[3]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.273 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[3]_INST_0/O
                         net (fo=1, routed)           1.664     6.937    vga_data_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.439 r  vga_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.439    vga_data[3]
    N19                                                               r  vga_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.207ns  (logic 6.591ns (58.812%)  route 4.616ns (41.188%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.598    -0.914    display_driver_i/vga_verify_0/inst/clk
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.540 r  display_driver_i/vga_verify_0/inst/_0__reg/DOADO[2]
                         net (fo=8, routed)           1.345     2.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/consume__data[10]
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.152     3.037 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[10]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     3.816    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[10]_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.332     4.148 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[10]_INST_0/O
                         net (fo=1, routed)           0.634     4.782    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[10]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124     4.906 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[10]_INST_0/O
                         net (fo=1, routed)           1.858     6.764    vga_data_OBUF[10]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.293 r  vga_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.293    vga_data[10]
    G17                                                               r  vga_data[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.384ns (72.551%)  route 0.524ns (27.449%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X3Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[10]/Q
                         net (fo=5, routed)           0.163    -0.286    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[10]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.045    -0.241 r  display_driver_i/vga_driver_svga_0/inst/hcounter/hsync_INST_0/O
                         net (fo=1, routed)           0.360     0.119    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.317 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.317    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            reset_indicator[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.347ns (67.247%)  route 0.656ns (32.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.585    -0.596    display_driver_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/Q
                         net (fo=1, routed)           0.656     0.201    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.407 r  reset_indicator_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.407    reset_indicator[0]
    U16                                                               r  reset_indicator[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.413ns (70.094%)  route 0.603ns (29.906%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X2Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[9]/Q
                         net (fo=5, routed)           0.174    -0.253    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[9]
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  display_driver_i/vga_driver_svga_0/inst/vcounter/vsync_INST_0/O
                         net (fo=2, routed)           0.429     0.222    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.426 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.426    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.435ns (67.735%)  route 0.683ns (32.265%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.587    -0.594    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X3Y30          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/counter_reg[0]/Q
                         net (fo=19, routed)          0.195    -0.258    display_driver_i/lcd_to_vga_0/inst/upsample/hor/counter[0]
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[3]_INST_0/O
                         net (fo=1, routed)           0.160    -0.053    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[3]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.045    -0.008 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[3]_INST_0/O
                         net (fo=1, routed)           0.328     0.320    vga_data_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.524 r  vga_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.524    vga_data[3]
    N19                                                               r  vga_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.459ns (66.955%)  route 0.720ns (33.045%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.588    -0.593    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X2Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.281    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[5]_INST_0/O
                         net (fo=1, routed)           0.253     0.017    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[5]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.045     0.062 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[5]_INST_0/O
                         net (fo=1, routed)           0.319     0.380    vga_data_OBUF[5]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.585 r  vga_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.585    vga_data[5]
    L18                                                               r  vga_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.480ns (67.933%)  route 0.698ns (32.067%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.589    -0.592    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X2Y32          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[7]/Q
                         net (fo=1, routed)           0.163    -0.265    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[7]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[7]_INST_0/O
                         net (fo=1, routed)           0.140    -0.080    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[7]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045    -0.035 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[7]_INST_0/O
                         net (fo=1, routed)           0.395     0.360    vga_data_OBUF[7]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.586 r  vga_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.586    vga_data[7]
    J18                                                               r  vga_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.545ns (69.466%)  route 0.679ns (30.534%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.589    -0.592    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X2Y32          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[8]/Q
                         net (fo=1, routed)           0.143    -0.285    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[8]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[8]_INST_0/O
                         net (fo=1, routed)           0.160    -0.080    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[8]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.048    -0.032 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[8]_INST_0/O
                         net (fo=1, routed)           0.376     0.344    vga_data_OBUF[8]
    J17                  OBUF (Prop_obuf_I_O)         1.288     1.632 r  vga_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.632    vga_data[8]
    J17                                                               r  vga_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.461ns (65.297%)  route 0.776ns (34.703%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.589    -0.592    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X3Y32          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.295    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[10]
    SLICE_X3Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.250 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[10]_INST_0/O
                         net (fo=1, routed)           0.211    -0.039    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[10]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[10]_INST_0/O
                         net (fo=1, routed)           0.409     0.415    vga_data_OBUF[10]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.645 r  vga_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.645    vga_data[10]
    G17                                                               r  vga_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.535ns (67.583%)  route 0.736ns (32.417%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.588    -0.593    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X2Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.347    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[6]_INST_0/O
                         net (fo=1, routed)           0.318     0.016    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[6]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.044     0.060 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[6]_INST_0/O
                         net (fo=1, routed)           0.336     0.396    vga_data_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.282     1.678 r  vga_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.678    vga_data[6]
    K18                                                               r  vga_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.527ns (67.187%)  route 0.746ns (32.813%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.589    -0.592    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X3Y32          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[2]/Q
                         net (fo=1, routed)           0.220    -0.231    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[2]
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.045    -0.186 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[2]_INST_0/O
                         net (fo=1, routed)           0.174    -0.013    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[2]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.049     0.036 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[2]_INST_0/O
                         net (fo=1, routed)           0.352     0.388    vga_data_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.292     1.680 r  vga_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.680    vga_data[2]
    J19                                                               r  vga_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_display_driver_clk_wiz_0_0_1
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 5.202ns (43.421%)  route 6.778ns (56.579%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.725     1.259    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2/ADDRA1
    SLICE_X6Y28          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.558 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2/RAMA/O
                         net (fo=1, routed)           0.952     2.510    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.124     2.634 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.566     3.200    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[0]
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.150     3.350 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.648     3.998    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[0]_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.326     4.324 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[0]_INST_0/O
                         net (fo=1, routed)           0.974     5.298    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[0]
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.153     5.451 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[0]_INST_0/O
                         net (fo=1, routed)           1.913     7.364    vga_data_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.731    11.095 r  vga_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.095    vga_data[0]
    G19                                                               r  vga_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.813ns  (logic 4.595ns (38.902%)  route 7.217ns (61.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[2]/Q
                         net (fo=43, routed)          2.054     1.625    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2/ADDRB2
    SLICE_X6Y28          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.749 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           0.808     2.557    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2_n_1
    SLICE_X7Y30          LUT5 (Prop_lut5_I2_O)        0.124     2.681 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.788     3.470    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.594 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.691     4.285    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[1]_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[1]_INST_0/O
                         net (fo=1, routed)           0.965     5.373    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[1]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124     5.497 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[1]_INST_0/O
                         net (fo=1, routed)           1.911     7.409    vga_data_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.928 r  vga_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.928    vga_data[1]
    H19                                                               r  vga_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.532ns  (logic 5.159ns (44.734%)  route 6.373ns (55.266%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.803     1.337    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/ADDRA1
    SLICE_X10Y32         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.636 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/RAMA/O
                         net (fo=1, routed)           0.650     2.286    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     2.410 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.469     2.880    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[6]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.118     2.998 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.833     3.831    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[6]_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.326     4.157 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[6]_INST_0/O
                         net (fo=1, routed)           0.947     5.104    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[6]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.152     5.256 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[6]_INST_0/O
                         net (fo=1, routed)           1.671     6.927    vga_data_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         3.721    10.648 r  vga_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.648    vga_data[6]
    K18                                                               r  vga_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.519ns  (logic 4.942ns (42.902%)  route 6.577ns (57.098%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.795     1.329    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/ADDRB1
    SLICE_X10Y32         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.628 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.815     2.443    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8_n_1
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.124     2.567 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.473     3.040    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[7]
    SLICE_X9Y32          LUT4 (Prop_lut4_I0_O)        0.119     3.159 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[7]_INST_0_i_1/O
                         net (fo=2, routed)           1.199     4.358    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[7]_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.332     4.690 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[7]_INST_0/O
                         net (fo=1, routed)           0.452     5.142    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[7]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124     5.266 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[7]_INST_0/O
                         net (fo=1, routed)           1.843     7.109    vga_data_OBUF[7]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.634 r  vga_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.634    vga_data[7]
    J18                                                               r  vga_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.496ns  (logic 4.793ns (41.692%)  route 6.703ns (58.309%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[0]/Q
                         net (fo=45, routed)          2.013     1.584    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/ADDRC0
    SLICE_X10Y32         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     1.708 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8/RAMC/O
                         net (fo=1, routed)           0.581     2.290    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_6_8_n_2
    SLICE_X9Y32          LUT5 (Prop_lut5_I0_O)        0.124     2.414 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.034     3.448    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[8]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.124     3.572 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.855     4.427    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[8]_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.124     4.551 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[8]_INST_0/O
                         net (fo=1, routed)           0.483     5.034    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[8]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.116     5.150 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[8]_INST_0/O
                         net (fo=1, routed)           1.737     6.887    vga_data_OBUF[8]
    J17                  OBUF (Prop_obuf_I_O)         3.725    10.612 r  vga_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.612    vga_data[8]
    J17                                                               r  vga_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.476ns  (logic 6.329ns (55.152%)  route 5.147ns (44.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.598    -0.914    display_driver_i/vga_verify_0/inst/clk
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.540 r  display_driver_i/vga_verify_0/inst/_0__reg/DOADO[1]
                         net (fo=8, routed)           1.311     2.851    display_driver_i/lcd_to_vga_0/inst/upsample/ver/consume__data[5]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.124     2.975 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[5]_INST_0_i_1/O
                         net (fo=2, routed)           1.388     4.363    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[5]_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     4.487 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[5]_INST_0/O
                         net (fo=1, routed)           0.780     5.267    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[5]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.124     5.391 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[5]_INST_0/O
                         net (fo=1, routed)           1.668     7.059    vga_data_OBUF[5]
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.562 r  vga_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.562    vga_data[5]
    L18                                                               r  vga_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.445ns  (logic 5.177ns (45.239%)  route 6.267ns (54.761%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.572     1.106    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_9_11/ADDRA1
    SLICE_X6Y33          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.405 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_9_11/RAMA/O
                         net (fo=1, routed)           0.800     2.206    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_9_11_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.124     2.330 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.640     2.970    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[9]
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.150     3.120 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.559     3.679    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[9]_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.326     4.005 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[9]_INST_0/O
                         net (fo=1, routed)           0.797     4.802    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[9]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.152     4.954 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[9]_INST_0/O
                         net (fo=1, routed)           1.899     6.853    vga_data_OBUF[9]
    H17                  OBUF (Prop_obuf_I_O)         3.707    10.560 r  vga_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.560    vga_data[9]
    H17                                                               r  vga_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.372ns  (logic 4.937ns (43.417%)  route 6.434ns (56.583%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[3]/Q
                         net (fo=42, routed)          1.656     1.191    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5/ADDRB3
    SLICE_X10Y30         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.297     1.488 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5/RAMB/O
                         net (fo=1, routed)           0.944     2.432    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5_n_1
    SLICE_X9Y31          LUT5 (Prop_lut5_I0_O)        0.124     2.556 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.638     3.194    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[4]
    SLICE_X9Y32          LUT4 (Prop_lut4_I0_O)        0.124     3.318 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.721     4.039    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[4]_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.124     4.163 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[4]_INST_0/O
                         net (fo=1, routed)           0.669     4.832    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[4]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.150     4.982 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[4]_INST_0/O
                         net (fo=1, routed)           1.806     6.788    vga_data_OBUF[4]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.487 r  vga_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.487    vga_data[4]
    N18                                                               r  vga_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.324ns  (logic 4.950ns (43.717%)  route 6.373ns (56.283%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.627    -0.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/clk
    SLICE_X3Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/addr_reg[1]/Q
                         net (fo=44, routed)          1.653     1.187    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5/ADDRA1
    SLICE_X10Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     1.486 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5/RAMA/O
                         net (fo=1, routed)           0.805     2.291    display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_3_5_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124     2.415 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.800     3.215    display_driver_i/lcd_to_vga_0/inst/upsample/ver/read_port__data[3]
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.150     3.365 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.969     4.334    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[3]_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.332     4.666 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[3]_INST_0/O
                         net (fo=1, routed)           0.483     5.149    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[3]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.273 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[3]_INST_0/O
                         net (fo=1, routed)           1.664     6.937    vga_data_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.439 r  vga_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.439    vga_data[3]
    N19                                                               r  vga_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.207ns  (logic 6.591ns (58.812%)  route 4.616ns (41.188%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         1.598    -0.914    display_driver_i/vga_verify_0/inst/clk
    RAMB18_X0Y10         RAMB18E1                                     r  display_driver_i/vga_verify_0/inst/_0__reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.540 r  display_driver_i/vga_verify_0/inst/_0__reg/DOADO[2]
                         net (fo=8, routed)           1.345     2.885    display_driver_i/lcd_to_vga_0/inst/upsample/ver/consume__data[10]
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.152     3.037 r  display_driver_i/lcd_to_vga_0/inst/upsample/ver/produce__data[10]_INST_0_i_1/O
                         net (fo=2, routed)           0.778     3.816    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[10]_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.332     4.148 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[10]_INST_0/O
                         net (fo=1, routed)           0.634     4.782    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[10]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124     4.906 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[10]_INST_0/O
                         net (fo=1, routed)           1.858     6.764    vga_data_OBUF[10]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.293 r  vga_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.293    vga_data[10]
    G17                                                               r  vga_data[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.384ns (72.551%)  route 0.524ns (27.449%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/hcounter/clk
    SLICE_X3Y34          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[10]/Q
                         net (fo=5, routed)           0.163    -0.286    display_driver_i/vga_driver_svga_0/inst/hcounter/counter_reg[10]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.045    -0.241 r  display_driver_i/vga_driver_svga_0/inst/hcounter/hsync_INST_0/O
                         net (fo=1, routed)           0.360     0.119    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.317 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.317    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            reset_indicator[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.347ns (67.247%)  route 0.656ns (32.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.585    -0.596    display_driver_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X0Y22          FDRE                                         r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  display_driver_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_lopt_replica/Q
                         net (fo=1, routed)           0.656     0.201    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.407 r  reset_indicator_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.407    reset_indicator[0]
    U16                                                               r  reset_indicator[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.413ns (70.094%)  route 0.603ns (29.906%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.591    -0.590    display_driver_i/vga_driver_svga_0/inst/vcounter/clk
    SLICE_X2Y35          FDRE                                         r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[9]/Q
                         net (fo=5, routed)           0.174    -0.253    display_driver_i/vga_driver_svga_0/inst/vcounter/counter_reg[9]
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  display_driver_i/vga_driver_svga_0/inst/vcounter/vsync_INST_0/O
                         net (fo=2, routed)           0.429     0.222    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.426 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.426    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.435ns (67.735%)  route 0.683ns (32.265%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.587    -0.594    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X3Y30          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/counter_reg[0]/Q
                         net (fo=19, routed)          0.195    -0.258    display_driver_i/lcd_to_vga_0/inst/upsample/hor/counter[0]
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.045    -0.213 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[3]_INST_0/O
                         net (fo=1, routed)           0.160    -0.053    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[3]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.045    -0.008 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[3]_INST_0/O
                         net (fo=1, routed)           0.328     0.320    vga_data_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.524 r  vga_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.524    vga_data[3]
    N19                                                               r  vga_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.459ns (66.955%)  route 0.720ns (33.045%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.588    -0.593    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X2Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.281    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[5]_INST_0/O
                         net (fo=1, routed)           0.253     0.017    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[5]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.045     0.062 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[5]_INST_0/O
                         net (fo=1, routed)           0.319     0.380    vga_data_OBUF[5]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.585 r  vga_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.585    vga_data[5]
    L18                                                               r  vga_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.480ns (67.933%)  route 0.698ns (32.067%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.589    -0.592    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X2Y32          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[7]/Q
                         net (fo=1, routed)           0.163    -0.265    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[7]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.045    -0.220 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[7]_INST_0/O
                         net (fo=1, routed)           0.140    -0.080    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[7]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045    -0.035 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[7]_INST_0/O
                         net (fo=1, routed)           0.395     0.360    vga_data_OBUF[7]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.586 r  vga_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.586    vga_data[7]
    J18                                                               r  vga_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.545ns (69.466%)  route 0.679ns (30.534%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.589    -0.592    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X2Y32          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[8]/Q
                         net (fo=1, routed)           0.143    -0.285    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[8]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[8]_INST_0/O
                         net (fo=1, routed)           0.160    -0.080    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[8]
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.048    -0.032 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[8]_INST_0/O
                         net (fo=1, routed)           0.376     0.344    vga_data_OBUF[8]
    J17                  OBUF (Prop_obuf_I_O)         1.288     1.632 r  vga_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.632    vga_data[8]
    J17                                                               r  vga_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.461ns (65.297%)  route 0.776ns (34.703%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.589    -0.592    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X3Y32          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.295    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[10]
    SLICE_X3Y32          LUT5 (Prop_lut5_I3_O)        0.045    -0.250 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[10]_INST_0/O
                         net (fo=1, routed)           0.211    -0.039    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[10]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[10]_INST_0/O
                         net (fo=1, routed)           0.409     0.415    vga_data_OBUF[10]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.645 r  vga_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.645    vga_data[10]
    G17                                                               r  vga_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.535ns (67.583%)  route 0.736ns (32.417%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.588    -0.593    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X2Y31          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.082    -0.347    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[6]
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[6]_INST_0/O
                         net (fo=1, routed)           0.318     0.016    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[6]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.044     0.060 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[6]_INST_0/O
                         net (fo=1, routed)           0.336     0.396    vga_data_OBUF[6]
    K18                  OBUF (Prop_obuf_I_O)         1.282     1.678 r  vga_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.678    vga_data[6]
    K18                                                               r  vga_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_driver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            vga_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.527ns (67.187%)  route 0.746ns (32.813%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    display_driver_i/clk_wiz_0/inst/clk_out1_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  display_driver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=181, routed)         0.589    -0.592    display_driver_i/lcd_to_vga_0/inst/upsample/hor/clk
    SLICE_X3Y32          FDRE                                         r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg_reg[2]/Q
                         net (fo=1, routed)           0.220    -0.231    display_driver_i/lcd_to_vga_0/inst/upsample/hor/data_reg[2]
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.045    -0.186 r  display_driver_i/lcd_to_vga_0/inst/upsample/hor/produce__data[2]_INST_0/O
                         net (fo=1, routed)           0.174    -0.013    display_driver_i/vga_driver_svga_0/inst/vcounter/consume__data[2]
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.049     0.036 r  display_driver_i/vga_driver_svga_0/inst/vcounter/data[2]_INST_0/O
                         net (fo=1, routed)           0.352     0.388    vga_data_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.292     1.680 r  vga_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.680    vga_data[2]
    J19                                                               r  vga_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_display_driver_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_display_driver_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_display_driver_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    display_driver_i/clk_wiz_0/inst/clkfbout_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  display_driver_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    display_driver_i/clk_wiz_0/inst/clkfbout_buf_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_display_driver_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_display_driver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    display_driver_i/clk_wiz_0/inst/clkfbout_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  display_driver_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    display_driver_i/clk_wiz_0/inst/clkfbout_buf_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_display_driver_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_display_driver_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_display_driver_clk_wiz_0_0_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    display_driver_i/clk_wiz_0/inst/clkfbout_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  display_driver_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    display_driver_i/clk_wiz_0/inst/clkfbout_buf_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_display_driver_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_display_driver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    display_driver_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  display_driver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    display_driver_i/clk_wiz_0/inst/clk_in1_display_driver_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    display_driver_i/clk_wiz_0/inst/clkfbout_display_driver_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  display_driver_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    display_driver_i/clk_wiz_0/inst/clkfbout_buf_display_driver_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  display_driver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





