{
  "module_name": "mt7986-afe-pcm.c",
  "hash_id": "83fbb52d3d64aea9b8a1d57cd640e37aca08de346ed0bc95733ece7532e5320c",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt7986/mt7986-afe-pcm.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/pm_runtime.h>\n\n#include \"mt7986-afe-common.h\"\n#include \"mt7986-reg.h\"\n#include \"../common/mtk-afe-platform-driver.h\"\n#include \"../common/mtk-afe-fe-dai.h\"\n\nenum {\n\tMTK_AFE_RATE_8K = 0,\n\tMTK_AFE_RATE_11K = 1,\n\tMTK_AFE_RATE_12K = 2,\n\tMTK_AFE_RATE_16K = 4,\n\tMTK_AFE_RATE_22K = 5,\n\tMTK_AFE_RATE_24K = 6,\n\tMTK_AFE_RATE_32K = 8,\n\tMTK_AFE_RATE_44K = 9,\n\tMTK_AFE_RATE_48K = 10,\n\tMTK_AFE_RATE_88K = 13,\n\tMTK_AFE_RATE_96K = 14,\n\tMTK_AFE_RATE_176K = 17,\n\tMTK_AFE_RATE_192K = 18,\n};\n\nenum {\n\tCLK_INFRA_AUD_BUS_CK = 0,\n\tCLK_INFRA_AUD_26M_CK,\n\tCLK_INFRA_AUD_L_CK,\n\tCLK_INFRA_AUD_AUD_CK,\n\tCLK_INFRA_AUD_EG2_CK,\n\tCLK_NUM\n};\n\nstatic const char *aud_clks[CLK_NUM] = {\n\t[CLK_INFRA_AUD_BUS_CK] = \"aud_bus_ck\",\n\t[CLK_INFRA_AUD_26M_CK] = \"aud_26m_ck\",\n\t[CLK_INFRA_AUD_L_CK] = \"aud_l_ck\",\n\t[CLK_INFRA_AUD_AUD_CK] = \"aud_aud_ck\",\n\t[CLK_INFRA_AUD_EG2_CK] = \"aud_eg2_ck\",\n};\n\nunsigned int mt7986_afe_rate_transform(struct device *dev, unsigned int rate)\n{\n\tswitch (rate) {\n\tcase 8000:\n\t\treturn MTK_AFE_RATE_8K;\n\tcase 11025:\n\t\treturn MTK_AFE_RATE_11K;\n\tcase 12000:\n\t\treturn MTK_AFE_RATE_12K;\n\tcase 16000:\n\t\treturn MTK_AFE_RATE_16K;\n\tcase 22050:\n\t\treturn MTK_AFE_RATE_22K;\n\tcase 24000:\n\t\treturn MTK_AFE_RATE_24K;\n\tcase 32000:\n\t\treturn MTK_AFE_RATE_32K;\n\tcase 44100:\n\t\treturn MTK_AFE_RATE_44K;\n\tcase 48000:\n\t\treturn MTK_AFE_RATE_48K;\n\tcase 88200:\n\t\treturn MTK_AFE_RATE_88K;\n\tcase 96000:\n\t\treturn MTK_AFE_RATE_96K;\n\tcase 176400:\n\t\treturn MTK_AFE_RATE_176K;\n\tcase 192000:\n\t\treturn MTK_AFE_RATE_192K;\n\tdefault:\n\t\tdev_warn(dev, \"%s(), rate %u invalid, using %d!!!\\n\",\n\t\t\t __func__, rate, MTK_AFE_RATE_48K);\n\t\treturn MTK_AFE_RATE_48K;\n\t}\n}\n\nstatic const struct snd_pcm_hardware mt7986_afe_hardware = {\n\t.info = SNDRV_PCM_INFO_MMAP |\n\t\tSNDRV_PCM_INFO_INTERLEAVED |\n\t\tSNDRV_PCM_INFO_MMAP_VALID,\n\t.formats = SNDRV_PCM_FMTBIT_S16_LE |\n\t\t   SNDRV_PCM_FMTBIT_S24_LE |\n\t\t   SNDRV_PCM_FMTBIT_S32_LE,\n\t.period_bytes_min = 256,\n\t.period_bytes_max = 4 * 48 * 1024,\n\t.periods_min = 2,\n\t.periods_max = 256,\n\t.buffer_bytes_max = 8 * 48 * 1024,\n\t.fifo_size = 0,\n};\n\nstatic int mt7986_memif_fs(struct snd_pcm_substream *substream,\n\t\t\t   unsigned int rate)\n{\n\tstruct snd_soc_pcm_runtime *rtd = substream->private_data;\n\tstruct snd_soc_component *component = snd_soc_rtdcom_lookup(rtd, AFE_PCM_NAME);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\n\treturn mt7986_afe_rate_transform(afe->dev, rate);\n}\n\nstatic int mt7986_irq_fs(struct snd_pcm_substream *substream,\n\t\t\t unsigned int rate)\n{\n\tstruct snd_soc_pcm_runtime *rtd = substream->private_data;\n\tstruct snd_soc_component *component = snd_soc_rtdcom_lookup(rtd, AFE_PCM_NAME);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\n\treturn mt7986_afe_rate_transform(afe->dev, rate);\n}\n\n#define MTK_PCM_RATES (SNDRV_PCM_RATE_8000_48000 |\\\n\t\t       SNDRV_PCM_RATE_88200 |\\\n\t\t       SNDRV_PCM_RATE_96000 |\\\n\t\t       SNDRV_PCM_RATE_176400 |\\\n\t\t       SNDRV_PCM_RATE_192000)\n\n#define MTK_PCM_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic struct snd_soc_dai_driver mt7986_memif_dai_driver[] = {\n\t \n\t{\n\t\t.name = \"DL1\",\n\t\t.id = MT7986_MEMIF_DL1,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n\t{\n\t\t.name = \"UL1\",\n\t\t.id = MT7986_MEMIF_VUL12,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mtk_afe_fe_ops,\n\t},\n};\n\nstatic const struct snd_kcontrol_new o018_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I150_Switch\", AFE_CONN018_4, 22, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o019_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I151_Switch\", AFE_CONN019_4, 23, 1, 0),\n};\n\nstatic const struct snd_soc_dapm_widget mt7986_memif_widgets[] = {\n\t \n\tSND_SOC_DAPM_MIXER(\"I032\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I033\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"O018\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o018_mix, ARRAY_SIZE(o018_mix)),\n\tSND_SOC_DAPM_MIXER(\"O019\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o019_mix, ARRAY_SIZE(o019_mix)),\n};\n\nstatic const struct snd_soc_dapm_route mt7986_memif_routes[] = {\n\t{\"I032\", NULL, \"DL1\"},\n\t{\"I033\", NULL, \"DL1\"},\n\t{\"UL1\", NULL, \"O018\"},\n\t{\"UL1\", NULL, \"O019\"},\n\t{\"O018\", \"I150_Switch\", \"I150\"},\n\t{\"O019\", \"I151_Switch\", \"I151\"},\n};\n\nstatic const struct snd_soc_component_driver mt7986_afe_pcm_dai_component = {\n\t.name = \"mt7986-afe-pcm-dai\",\n};\n\nstatic const struct mtk_base_memif_data memif_data[MT7986_MEMIF_NUM] = {\n\t[MT7986_MEMIF_DL1] = {\n\t\t.name = \"DL1\",\n\t\t.id = MT7986_MEMIF_DL1,\n\t\t.reg_ofs_base = AFE_DL0_BASE,\n\t\t.reg_ofs_cur = AFE_DL0_CUR,\n\t\t.reg_ofs_end = AFE_DL0_END,\n\t\t.reg_ofs_base_msb = AFE_DL0_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_DL0_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_DL0_END_MSB,\n\t\t.fs_reg = AFE_DL0_CON0,\n\t\t.fs_shift =  DL0_MODE_SFT,\n\t\t.fs_maskbit =  DL0_MODE_MASK,\n\t\t.mono_reg = AFE_DL0_CON0,\n\t\t.mono_shift = DL0_MONO_SFT,\n\t\t.enable_reg = AFE_DL0_CON0,\n\t\t.enable_shift = DL0_ON_SFT,\n\t\t.hd_reg = AFE_DL0_CON0,\n\t\t.hd_shift = DL0_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_DL0_CON0,\n\t\t.hd_align_mshift = DL0_HALIGN_SFT,\n\t\t.pbuf_reg = AFE_DL0_CON0,\n\t\t.pbuf_shift = DL0_PBUF_SIZE_SFT,\n\t\t.minlen_reg = AFE_DL0_CON0,\n\t\t.minlen_shift = DL0_MINLEN_SFT,\n\t},\n\t[MT7986_MEMIF_VUL12] = {\n\t\t.name = \"VUL12\",\n\t\t.id = MT7986_MEMIF_VUL12,\n\t\t.reg_ofs_base = AFE_VUL0_BASE,\n\t\t.reg_ofs_cur = AFE_VUL0_CUR,\n\t\t.reg_ofs_end = AFE_VUL0_END,\n\t\t.reg_ofs_base_msb = AFE_VUL0_BASE_MSB,\n\t\t.reg_ofs_cur_msb = AFE_VUL0_CUR_MSB,\n\t\t.reg_ofs_end_msb = AFE_VUL0_END_MSB,\n\t\t.fs_reg = AFE_VUL0_CON0,\n\t\t.fs_shift = VUL0_MODE_SFT,\n\t\t.fs_maskbit = VUL0_MODE_MASK,\n\t\t.mono_reg = AFE_VUL0_CON0,\n\t\t.mono_shift = VUL0_MONO_SFT,\n\t\t.enable_reg = AFE_VUL0_CON0,\n\t\t.enable_shift = VUL0_ON_SFT,\n\t\t.hd_reg = AFE_VUL0_CON0,\n\t\t.hd_shift = VUL0_HD_MODE_SFT,\n\t\t.hd_align_reg = AFE_VUL0_CON0,\n\t\t.hd_align_mshift = VUL0_HALIGN_SFT,\n\t},\n};\n\nstatic const struct mtk_base_irq_data irq_data[MT7986_IRQ_NUM] = {\n\t[MT7986_IRQ_0] = {\n\t\t.id = MT7986_IRQ_0,\n\t\t.irq_cnt_reg = AFE_IRQ0_MCU_CFG1,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ0_MCU_CFG0,\n\t\t.irq_fs_shift = IRQ_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ0_MCU_CFG0,\n\t\t.irq_en_shift = IRQ_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ0_MCU_CLR_SFT,\n\t},\n\t[MT7986_IRQ_1] = {\n\t\t.id = MT7986_IRQ_1,\n\t\t.irq_cnt_reg = AFE_IRQ1_MCU_CFG1,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ1_MCU_CFG0,\n\t\t.irq_fs_shift = IRQ_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ1_MCU_CFG0,\n\t\t.irq_en_shift = IRQ_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ1_MCU_CLR_SFT,\n\t},\n\t[MT7986_IRQ_2] = {\n\t\t.id = MT7986_IRQ_2,\n\t\t.irq_cnt_reg = AFE_IRQ2_MCU_CFG1,\n\t\t.irq_cnt_shift = AFE_IRQ_CNT_SHIFT,\n\t\t.irq_cnt_maskbit = AFE_IRQ_CNT_MASK,\n\t\t.irq_fs_reg = AFE_IRQ2_MCU_CFG0,\n\t\t.irq_fs_shift = IRQ_MCU_MODE_SFT,\n\t\t.irq_fs_maskbit = IRQ_MCU_MODE_MASK,\n\t\t.irq_en_reg = AFE_IRQ2_MCU_CFG0,\n\t\t.irq_en_shift = IRQ_MCU_ON_SFT,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = IRQ2_MCU_CLR_SFT,\n\t},\n};\n\nstatic bool mt7986_is_volatile_reg(struct device *dev, unsigned int reg)\n{\n\t \n\n\tswitch (reg) {\n\tcase AFE_DL0_CUR_MSB:\n\tcase AFE_DL0_CUR:\n\tcase AFE_DL0_RCH_MON:\n\tcase AFE_DL0_LCH_MON:\n\tcase AFE_VUL0_CUR_MSB:\n\tcase AFE_VUL0_CUR:\n\tcase AFE_IRQ_MCU_STATUS:\n\tcase AFE_MEMIF_RD_MON:\n\tcase AFE_MEMIF_WR_MON:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t};\n}\n\nstatic const struct regmap_config mt7986_afe_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.volatile_reg = mt7986_is_volatile_reg,\n\t.max_register = AFE_MAX_REGISTER,\n\t.num_reg_defaults_raw = ((AFE_MAX_REGISTER / 4) + 1),\n};\n\nstatic int mt7986_init_clock(struct mtk_base_afe *afe)\n{\n\tstruct mt7986_afe_private *afe_priv = afe->platform_priv;\n\tint ret, i;\n\n\tafe_priv->clks = devm_kcalloc(afe->dev, CLK_NUM,\n\t\t\t\tsizeof(*afe_priv->clks), GFP_KERNEL);\n\tif (!afe_priv->clks)\n\t\treturn -ENOMEM;\n\tafe_priv->num_clks = CLK_NUM;\n\n\tfor (i = 0; i < afe_priv->num_clks; i++)\n\t\tafe_priv->clks[i].id = aud_clks[i];\n\n\tret = devm_clk_bulk_get(afe->dev, afe_priv->num_clks, afe_priv->clks);\n\tif (ret)\n\t\treturn dev_err_probe(afe->dev, ret, \"Failed to get clocks\\n\");\n\n\treturn 0;\n}\n\nstatic irqreturn_t mt7986_afe_irq_handler(int irq_id, void *dev)\n{\n\tstruct mtk_base_afe *afe = dev;\n\tstruct mtk_base_afe_irq *irq;\n\tu32 mcu_en, status, status_mcu;\n\tint i, ret;\n\tirqreturn_t irq_ret = IRQ_HANDLED;\n\n\t \n\tregmap_read(afe->regmap, AFE_IRQ_MCU_EN, &mcu_en);\n\n\tret = regmap_read(afe->regmap, AFE_IRQ_MCU_STATUS, &status);\n\t \n\tstatus_mcu = status & mcu_en & AFE_IRQ_STATUS_BITS;\n\n\tif (ret || status_mcu == 0) {\n\t\tdev_err(afe->dev, \"%s(), irq status err, ret %d, status 0x%x, mcu_en 0x%x\\n\",\n\t\t\t__func__, ret, status, mcu_en);\n\n\t\tirq_ret = IRQ_NONE;\n\t\tgoto err_irq;\n\t}\n\n\tfor (i = 0; i < MT7986_MEMIF_NUM; i++) {\n\t\tstruct mtk_base_afe_memif *memif = &afe->memif[i];\n\n\t\tif (!memif->substream)\n\t\t\tcontinue;\n\n\t\tif (memif->irq_usage < 0)\n\t\t\tcontinue;\n\n\t\tirq = &afe->irqs[memif->irq_usage];\n\n\t\tif (status_mcu & (1 << irq->irq_data->irq_en_shift))\n\t\t\tsnd_pcm_period_elapsed(memif->substream);\n\t}\n\nerr_irq:\n\t \n\tregmap_write(afe->regmap, AFE_IRQ_MCU_CLR, status_mcu);\n\n\treturn irq_ret;\n}\n\nstatic int mt7986_afe_runtime_suspend(struct device *dev)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dev);\n\tstruct mt7986_afe_private *afe_priv = afe->platform_priv;\n\n\tif (!afe->regmap || afe_priv->pm_runtime_bypass_reg_ctl)\n\t\tgoto skip_regmap;\n\n\t \n\tregmap_update_bits(afe->regmap, AUDIO_TOP_CON4, 0x3fff, 0x3fff);\n\tregmap_update_bits(afe->regmap, AUDIO_ENGEN_CON0, AUD_APLL2_EN_MASK, 0);\n\tregmap_update_bits(afe->regmap, AUDIO_ENGEN_CON0, AUD_26M_EN_MASK, 0);\n\n\t \n\tregmap_update_bits(afe->regmap, AFE_IRQ_MCU_CLR, 0xffff, 0xffff);\n\nskip_regmap:\n\tclk_bulk_disable_unprepare(afe_priv->num_clks, afe_priv->clks);\n\n\treturn 0;\n}\n\nstatic int mt7986_afe_runtime_resume(struct device *dev)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dev);\n\tstruct mt7986_afe_private *afe_priv = afe->platform_priv;\n\tint ret;\n\n\tret = clk_bulk_prepare_enable(afe_priv->num_clks, afe_priv->clks);\n\tif (ret)\n\t\treturn dev_err_probe(afe->dev, ret, \"Failed to enable clocks\\n\");\n\n\tif (!afe->regmap || afe_priv->pm_runtime_bypass_reg_ctl)\n\t\treturn 0;\n\n\t \n\tregmap_update_bits(afe->regmap, AUDIO_TOP_CON4, 0x3fff, 0);\n\tregmap_update_bits(afe->regmap, AUDIO_ENGEN_CON0, AUD_APLL2_EN_MASK,\n\t\t\t   AUD_APLL2_EN);\n\tregmap_update_bits(afe->regmap, AUDIO_ENGEN_CON0, AUD_26M_EN_MASK,\n\t\t\t   AUD_26M_EN);\n\n\treturn 0;\n}\n\nstatic int mt7986_afe_component_probe(struct snd_soc_component *component)\n{\n\treturn mtk_afe_add_sub_dai_control(component);\n}\n\nstatic const struct snd_soc_component_driver mt7986_afe_component = {\n\t.name = AFE_PCM_NAME,\n\t.probe = mt7986_afe_component_probe,\n\t.pointer\t= mtk_afe_pcm_pointer,\n\t.pcm_construct\t= mtk_afe_pcm_new,\n};\n\nstatic int mt7986_dai_memif_register(struct mtk_base_afe *afe)\n{\n\tstruct mtk_base_afe_dai *dai;\n\n\tdai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL);\n\tif (!dai)\n\t\treturn -ENOMEM;\n\n\tlist_add(&dai->list, &afe->sub_dais);\n\n\tdai->dai_drivers = mt7986_memif_dai_driver;\n\tdai->num_dai_drivers = ARRAY_SIZE(mt7986_memif_dai_driver);\n\n\tdai->dapm_widgets = mt7986_memif_widgets;\n\tdai->num_dapm_widgets = ARRAY_SIZE(mt7986_memif_widgets);\n\tdai->dapm_routes = mt7986_memif_routes;\n\tdai->num_dapm_routes = ARRAY_SIZE(mt7986_memif_routes);\n\n\treturn 0;\n}\n\ntypedef int (*dai_register_cb)(struct mtk_base_afe *);\nstatic const dai_register_cb dai_register_cbs[] = {\n\tmt7986_dai_etdm_register,\n\tmt7986_dai_memif_register,\n};\n\nstatic int mt7986_afe_pcm_dev_probe(struct platform_device *pdev)\n{\n\tstruct mtk_base_afe *afe;\n\tstruct mt7986_afe_private *afe_priv;\n\tstruct device *dev;\n\tint i, irq_id, ret;\n\n\tafe = devm_kzalloc(&pdev->dev, sizeof(*afe), GFP_KERNEL);\n\tif (!afe)\n\t\treturn -ENOMEM;\n\tplatform_set_drvdata(pdev, afe);\n\n\tafe->platform_priv = devm_kzalloc(&pdev->dev, sizeof(*afe_priv),\n\t\t\t\t\t  GFP_KERNEL);\n\tif (!afe->platform_priv)\n\t\treturn -ENOMEM;\n\n\tafe_priv = afe->platform_priv;\n\tafe->dev = &pdev->dev;\n\tdev = afe->dev;\n\n\tafe->base_addr = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(afe->base_addr))\n\t\treturn PTR_ERR(afe->base_addr);\n\n\t \n\tret = mt7986_init_clock(afe);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"Cannot initialize clocks\\n\");\n\n\tret = devm_pm_runtime_enable(dev);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tafe_priv->pm_runtime_bypass_reg_ctl = true;\n\tpm_runtime_get_sync(&pdev->dev);\n\n\tafe->regmap = devm_regmap_init_mmio(&pdev->dev, afe->base_addr,\n\t\t      &mt7986_afe_regmap_config);\n\n\tpm_runtime_put_sync(&pdev->dev);\n\tif (IS_ERR(afe->regmap))\n\t\treturn PTR_ERR(afe->regmap);\n\n\tafe_priv->pm_runtime_bypass_reg_ctl = false;\n\n\t \n\tafe->memif_size = MT7986_MEMIF_NUM;\n\tafe->memif = devm_kcalloc(dev, afe->memif_size, sizeof(*afe->memif),\n\t\t\t\t  GFP_KERNEL);\n\tif (!afe->memif)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < afe->memif_size; i++) {\n\t\tafe->memif[i].data = &memif_data[i];\n\t\tafe->memif[i].irq_usage = -1;\n\t}\n\n\tmutex_init(&afe->irq_alloc_lock);\n\n\t \n\tafe->irqs_size = MT7986_IRQ_NUM;\n\tafe->irqs = devm_kcalloc(dev, afe->irqs_size, sizeof(*afe->irqs),\n\t\t\t\t GFP_KERNEL);\n\tif (!afe->irqs)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < afe->irqs_size; i++)\n\t\tafe->irqs[i].irq_data = &irq_data[i];\n\n\t \n\tirq_id = platform_get_irq(pdev, 0);\n\tif (irq_id < 0) {\n\t\tret = irq_id;\n\t\treturn dev_err_probe(dev, ret, \"No irq found\\n\");\n\t}\n\tret = devm_request_irq(dev, irq_id, mt7986_afe_irq_handler,\n\t\t\t       IRQF_TRIGGER_NONE, \"asys-isr\", (void *)afe);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"Failed to request irq for asys-isr\\n\");\n\n\t \n\tINIT_LIST_HEAD(&afe->sub_dais);\n\n\tfor (i = 0; i < ARRAY_SIZE(dai_register_cbs); i++) {\n\t\tret = dai_register_cbs[i](afe);\n\t\tif (ret)\n\t\t\treturn dev_err_probe(dev, ret, \"DAI register failed, i: %d\\n\", i);\n\t}\n\n\t \n\tret = mtk_afe_combine_sub_dai(afe);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"mtk_afe_combine_sub_dai fail\\n\");\n\n\tafe->mtk_afe_hardware = &mt7986_afe_hardware;\n\tafe->memif_fs = mt7986_memif_fs;\n\tafe->irq_fs = mt7986_irq_fs;\n\n\tafe->runtime_resume = mt7986_afe_runtime_resume;\n\tafe->runtime_suspend = mt7986_afe_runtime_suspend;\n\n\t \n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &mt7986_afe_component,\n\t\t\t\t\t      NULL, 0);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"Cannot register AFE component\\n\");\n\n\tret = devm_snd_soc_register_component(afe->dev,\n\t\t\t\t\t      &mt7986_afe_pcm_dai_component,\n\t\t\t\t\t      afe->dai_drivers,\n\t\t\t\t\t      afe->num_dai_drivers);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"Cannot register PCM DAI component\\n\");\n\n\treturn 0;\n}\n\nstatic void mt7986_afe_pcm_dev_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\tmt7986_afe_runtime_suspend(&pdev->dev);\n}\n\nstatic const struct of_device_id mt7986_afe_pcm_dt_match[] = {\n\t{ .compatible = \"mediatek,mt7986-afe\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, mt7986_afe_pcm_dt_match);\n\nstatic const struct dev_pm_ops mt7986_afe_pm_ops = {\n\tSET_RUNTIME_PM_OPS(mt7986_afe_runtime_suspend,\n\t\t\t   mt7986_afe_runtime_resume, NULL)\n};\n\nstatic struct platform_driver mt7986_afe_pcm_driver = {\n\t.driver = {\n\t\t   .name = \"mt7986-audio\",\n\t\t   .of_match_table = mt7986_afe_pcm_dt_match,\n\t\t   .pm = &mt7986_afe_pm_ops,\n\t},\n\t.probe = mt7986_afe_pcm_dev_probe,\n\t.remove_new = mt7986_afe_pcm_dev_remove,\n};\nmodule_platform_driver(mt7986_afe_pcm_driver);\n\nMODULE_DESCRIPTION(\"MediaTek SoC AFE platform driver for ALSA MT7986\");\nMODULE_AUTHOR(\"Vic Wu <vic.wu@mediatek.com>\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}