v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43700 46000 1 270 0 capacitor-1.sym
{
T 44400 45800 5 10 0 0 270 0 1
device=CAPACITOR
T 44200 45600 5 10 1 1 0 0 1
refdes=C1
T 44600 45800 5 10 0 0 270 0 1
symversion=0.1
T 44200 45300 5 10 1 1 0 0 1
value=100nf
}
C 46800 45900 1 270 0 capacitor-1.sym
{
T 47500 45700 5 10 0 0 270 0 1
device=CAPACITOR
T 47300 45600 5 10 1 1 0 0 1
refdes=C2
T 47700 45700 5 10 0 0 270 0 1
symversion=0.1
T 47300 45300 5 10 1 1 0 0 1
value=100nf
}
C 46000 49000 1 270 0 coil-1.sym
{
T 46400 48800 5 10 0 0 270 0 1
device=COIL
T 46200 48800 5 10 1 1 0 0 1
refdes=L1
T 46600 48800 5 10 0 0 270 0 1
symversion=0.1
T 46200 48500 5 10 1 1 0 0 1
value=470uh
}
C 45500 46500 1 0 0 npn-1.sym
{
T 46100 47000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 46100 47100 5 10 1 1 0 0 1
refdes=Q1
T 46100 46900 5 10 1 1 0 0 1
model-name=Q2N2222a
}
C 46100 45100 1 90 0 resistor-1.sym
{
T 45700 45400 5 10 0 0 90 0 1
device=RESISTOR
T 46200 45700 5 10 1 1 0 0 1
refdes=R1
T 46200 45400 5 10 1 1 0 0 1
value=220
}
C 50500 43900 1 0 0 ground.sym
N 44900 49000 49500 49000 4
{
T 44900 49000 5 10 1 1 0 0 1
netname=n0
}
T 50100 40700 9 10 1 0 0 0 1
Hartley Oscillator
C 40300 50000 1 0 0 spice-model-1.sym
{
T 40400 50700 5 10 0 1 0 0 1
device=model
T 40400 50600 5 10 1 1 0 0 1
refdes=A1
T 40800 50100 5 10 1 1 0 0 1
file=./models/2N2222.mod
T 41500 50300 5 10 1 1 0 0 1
model-name=Q2N2222a
}
C 40300 48600 1 0 0 spice-include-1.sym
{
T 40400 48900 5 10 0 1 0 0 1
device=include
T 40400 49000 5 10 1 1 0 0 1
refdes=A3
T 40800 48700 5 10 1 1 0 0 1
file=./commands/hartley.cmd
}
C 40300 49300 1 0 0 spice-directive-1.sym
{
T 40400 49600 5 10 0 1 0 0 1
device=directive
T 40400 49700 5 10 1 1 0 0 1
refdes=A2
T 40400 49400 5 10 1 1 0 0 1
value=.options TEMP=25
}
T 50100 40400 9 10 1 0 0 0 1
hartley.sch
T 54000 40100 9 10 1 0 0 0 1
Richard J. Marini
T 53900 40400 9 10 1 0 0 0 1
v1.0
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
C 49500 48800 1 0 0 voltage-1.sym
{
T 49600 49300 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 49800 49500 5 10 1 1 0 0 1
refdes=V1
T 49800 49300 5 10 1 1 0 0 1
value=5v
}
N 43900 46000 43900 47000 4
N 43900 47000 45500 47000 4
N 46000 45100 46000 44500 4
N 44900 44500 51800 44500 4
C 45000 47800 1 90 0 resistor-1.sym
{
T 44600 48100 5 10 0 0 90 0 1
device=RESISTOR
T 45100 48400 5 10 1 1 0 0 1
refdes=R3
T 45100 48100 5 10 1 1 0 0 1
value=220
}
C 45000 45100 1 90 0 resistor-1.sym
{
T 44600 45400 5 10 0 0 90 0 1
device=RESISTOR
T 45100 45700 5 10 1 1 0 0 1
refdes=R2
T 45100 45400 5 10 1 1 0 0 1
value=220
}
N 44900 47800 44900 46000 4
N 44900 45100 44900 44500 4
N 47000 45900 47000 46000 4
N 47000 46000 46000 46000 4
N 46000 46000 46000 46500 4
N 46000 48000 46000 47500 4
N 44900 49000 44900 48700 4
C 47500 47600 1 0 0 capacitor-1.sym
{
T 47700 48300 5 10 0 0 0 0 1
device=CAPACITOR
T 47800 48100 5 10 1 1 90 0 1
refdes=C3
T 47700 48500 5 10 0 0 0 0 1
symversion=0.1
T 48100 48100 5 10 1 1 90 0 1
value=100uf
}
C 48300 46400 1 270 0 capacitor-1.sym
{
T 49000 46200 5 10 0 0 270 0 1
device=CAPACITOR
T 48800 46100 5 10 1 1 0 0 1
refdes=C5
T 49200 46200 5 10 0 0 270 0 1
symversion=0.1
T 48800 45800 5 10 1 1 0 0 1
value=100nf
}
C 49500 47200 1 270 0 coil-1.sym
{
T 49900 47000 5 10 0 0 270 0 1
device=COIL
T 49700 47000 5 10 1 1 0 0 1
refdes=L3
T 50100 47000 5 10 0 0 270 0 1
symversion=0.1
T 49700 46700 5 10 1 1 0 0 1
value=1470uh
}
C 49500 45800 1 270 0 coil-1.sym
{
T 49900 45600 5 10 0 0 270 0 1
device=COIL
T 49700 45600 5 10 1 1 0 0 1
refdes=L2
T 50100 45600 5 10 0 0 270 0 1
symversion=0.1
T 49700 45300 5 10 1 1 0 0 1
value=1470uh
}
N 49500 47400 48500 47400 4
N 48500 47400 48500 46400 4
N 48500 45500 48500 44800 4
N 48500 44800 49500 44800 4
N 49500 46200 49500 45800 4
N 49000 44800 49000 44200 4
N 49000 44200 43900 44200 4
N 43900 44200 43900 45100 4
N 47000 45000 47000 44500 4
N 50400 49000 51800 49000 4
N 50700 44200 50700 44500 4
N 51800 44500 51800 49000 4
{
T 51800 44500 5 10 1 1 0 0 1
netname=0
}
N 47500 47800 46000 47800 4
{
T 47500 47800 5 10 1 1 0 0 1
netname=n1
}
N 48400 47800 49100 47800 4
{
T 48400 47800 5 10 1 1 0 0 1
netname=n2
}
N 49100 47800 49100 47400 4
N 49500 47400 49500 47200 4
N 49500 46000 51800 46000 4
