# RTL- GDSII Training And Internship By VLSI EXPERT
### 1. RTL - GDSII of four bit full adder design :
   - [RTL Description](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/RTL_DESCRIPTION.md).
   - [RTL Code debugging and testbench simulation using Synopsys VCS  and VERDI](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/RTL_Testbench_simulation.md).
   - [Code Coverage and functional Coverage ](https://github.com/Srujan-10/RTL-GDSII-INTERNSHIP-VLSI_EXPERT/blob/main/RTL-GDSII_Full_adder/Coverage.md).
   - [System Verilog Methodology (SVM) ].
   - [Linting Using Synopsys Spyglass].
   - [Logical Synthesis of four bit full adder design using Synopsys Design Compiler].
   - [Physical Design of four bit full adder design using Synopsys Integrated Circuit Compiler (ICC2)].
   - [Viewing the FRAME view of the block using Synopsys Library Manager].
