INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/mgidi/finalproject/ip_repo/trafficgenr_1.0/hdl/trafficgenr_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficgen_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/mgidi/finalproject/ip_repo/trafficgenr_1.0/hdl/trafficgenr_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficgen_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/mgidi/finalproject/ip_repo/trafficgenr_1.0/hdl/trafficgenr_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficgen_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/mgidi/finalproject/trafficgenr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficgen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/mgidi/finalproject/ip_repo/edit_trafficgenr_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
