{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609685522036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609685522036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 15:52:01 2021 " "Processing started: Sun Jan 03 15:52:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609685522036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609685522036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tran_dut_fil -c tran_dut_fil " "Command: quartus_sta tran_dut_fil -c tran_dut_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609685522036 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1609685522117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609685522736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609685522736 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1609685522772 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1609685522772 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_eip1 " "Entity dcfifo_eip1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mkq1 " "Entity dcfifo_mkq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609685523606 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1609685523606 ""}
{ "Info" "ISTA_SDC_FOUND" "../filsrc/tran_dut_fil.sdc " "Reading SDC File: '../filsrc/tran_dut_fil.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609685523626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tran_dut_fil.sdc 2 ETH_RXCLK port " "Ignored filter at tran_dut_fil.sdc(2): ETH_RXCLK could not be matched with a port" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tran_dut_fil.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at tran_dut_fil.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name ETH_RXCLK -period 8ns -waveform \{2.000ns 6.000ns\} \[get_ports \{ETH_RXCLK\}\] " "create_clock -name ETH_RXCLK -period 8ns -waveform \{2.000ns 6.000ns\} \[get_ports \{ETH_RXCLK\}\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523628 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tran_dut_fil.sdc 6 u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at tran_dut_fil.sdc(6): u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523629 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock tran_dut_fil.sdc 6 Argument <targets> is not an object ID " "Ignored create_generated_clock at tran_dut_fil.sdc(6): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name dut_clk      -source sysclk -divide_by     2 -multiply_by     1 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\]\}  " "create_generated_clock -name dut_clk      -source sysclk -divide_by     2 -multiply_by     1 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[0\]\} " {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523629 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 6 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tran_dut_fil.sdc 7 u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at tran_dut_fil.sdc(7): u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523630 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock tran_dut_fil.sdc 7 Argument <targets> is not an object ID " "Ignored create_generated_clock at tran_dut_fil.sdc(7): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name gmii_tx_clk  -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\]\}  " "create_generated_clock -name gmii_tx_clk  -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[1\]\} " {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523630 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 7 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tran_dut_fil.sdc 8 u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at tran_dut_fil.sdc(8): u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523630 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock tran_dut_fil.sdc 8 Argument <targets> is not an object ID " "Ignored create_generated_clock at tran_dut_fil.sdc(8): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name ETH_TXCLK    -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\]\}  " "create_generated_clock -name ETH_TXCLK    -source sysclk -divide_by     2 -multiply_by     5 -duty_cycle 50.00 \{ u_ClockManager\|u_dcm\|auto_generated\|pll1\|clk\[2\]\} " {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523630 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tran_dut_fil.sdc 12 ETH_RXCLK clock " "Ignored filter at tran_dut_fil.sdc(12): ETH_RXCLK could not be matched with a clock" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tran_dut_fil.sdc 12 gmii_tx_clk clock " "Ignored filter at tran_dut_fil.sdc(12): gmii_tx_clk could not be matched with a clock" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks gmii_tx_clk\] " "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks gmii_tx_clk\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523633 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 12 Argument <to> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(12): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks ETH_RXCLK\] " "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks ETH_RXCLK\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523640 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(13): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tran_dut_fil.sdc 14 dut_clk clock " "Ignored filter at tran_dut_fil.sdc(14): dut_clk could not be matched with a clock" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks dut_clk\] " "set_false_path -from \[get_clocks ETH_RXCLK\]   -to \[get_clocks dut_clk\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523644 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(14): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks ETH_RXCLK\] " "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks ETH_RXCLK\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523648 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 15 Argument <to> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(15): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks gmii_tx_clk\] " "set_false_path -from \[get_clocks dut_clk\]     -to \[get_clocks gmii_tx_clk\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523655 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 16 Argument <to> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(16): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks dut_clk\] " "set_false_path -from \[get_clocks gmii_tx_clk\] -to \[get_clocks dut_clk\]" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609685523665 ""}  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path tran_dut_fil.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at tran_dut_fil.sdc(17): Argument <to> is an empty collection" {  } { { "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" "" { Text "D:/Documents/DVBS2/DVBS2/src/simulink/hdl_transmitter/fil_prj/filsrc/tran_dut_fil.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609685523668 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609685523670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609685523670 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609685523670 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685523670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1609685523686 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685523727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685523727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685523727 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685523727 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1609685523727 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685524004 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609685524005 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609685524019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.294 " "Worst-case setup slack is 1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.294               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.501               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.501               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.402               0.000 altera_reserved_tck  " "   10.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685524441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.249               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 altera_reserved_tck  " "    0.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.316               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685524540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.580 " "Worst-case recovery slack is 29.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.580               0.000 altera_reserved_tck  " "   29.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.679               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.679               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685524559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.798 " "Worst-case removal slack is 0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.798               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 altera_reserved_tck  " "    0.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685524582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.749               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 sysclk  " "    9.670               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.306               0.000 altera_reserved_tck  " "   15.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.765               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.765               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685524590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685524590 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.056 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.056" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.355 ns " "Worst Case Available Settling Time: 12.355 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685524612 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685524612 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609685524625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609685524664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609685528304 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685528712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685528712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685528712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685528712 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1609685528712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685528966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.167 " "Worst-case setup slack is 1.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.167               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.649               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.649               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.273               0.000 altera_reserved_tck  " "   10.273               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685529213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.226               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 altera_reserved_tck  " "    0.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.302               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685529314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.746 " "Worst-case recovery slack is 29.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.746               0.000 altera_reserved_tck  " "   29.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.868               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.868               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685529334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.685 " "Worst-case removal slack is 0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.685               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 altera_reserved_tck  " "    0.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685529355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.717               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.717               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 sysclk  " "    9.673               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.325               0.000 altera_reserved_tck  " "   15.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.726               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.726               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685529365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685529365 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.056 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.056" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.358 ns " "Worst Case Available Settling Time: 12.358 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685529387 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685529387 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609685529395 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609685529559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609685533180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685533585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685533585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685533585 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685533585 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1609685533585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685533843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.218 " "Worst-case setup slack is 4.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685533940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685533940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.218               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    4.218               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685533940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.776               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.776               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685533940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.064               0.000 altera_reserved_tck  " "   13.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685533940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685533940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.149               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.150               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685534047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.738 " "Worst-case recovery slack is 30.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.738               0.000 altera_reserved_tck  " "   30.738               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.112               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   37.112               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685534066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 altera_reserved_tck  " "    0.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.497               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685534089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.875               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.875               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 sysclk  " "    9.336               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.077               0.000 altera_reserved_tck  " "   15.077               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685534098 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.056 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.056" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.755 ns " "Worst Case Available Settling Time: 13.755 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685534119 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685534119 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609685534141 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685534608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685534608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685534608 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1609685534608 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1609685534608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685534866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.458 " "Worst-case setup slack is 4.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.458               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    4.458               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.987               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.987               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.289               0.000 altera_reserved_tck  " "   13.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685534968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685534968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 altera_reserved_tck  " "    0.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.136               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.150               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685535069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.012 " "Worst-case recovery slack is 31.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.012               0.000 altera_reserved_tck  " "   31.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.478               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   37.478               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685535088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.383 " "Worst-case removal slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 altera_reserved_tck  " "    0.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.412               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685535109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.877               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 sysclk  " "    9.286               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.108               0.000 altera_reserved_tck  " "   15.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.887               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609685535119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609685535119 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 36 synchronizer chains. " "Report Metastability: Found 36 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 36 " "Number of Synchronizer Chains Found: 36" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.056 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.056" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.875 ns " "Worst Case Available Settling Time: 13.875 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1609685535141 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609685535141 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609685536179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609685536179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5239 " "Peak virtual memory: 5239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609685536285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 15:52:16 2021 " "Processing ended: Sun Jan 03 15:52:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609685536285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609685536285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609685536285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609685536285 ""}
