
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000058                       # Number of seconds simulated
sim_ticks                                    57829500                       # Number of ticks simulated
final_tick                                   57829500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85544                       # Simulator instruction rate (inst/s)
host_op_rate                                    85541                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              177999855                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751252                       # Number of bytes of host memory used
host_seconds                                     0.33                       # Real time elapsed on the host
sim_insts                                       27790                       # Number of instructions simulated
sim_ops                                         27790                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             59968                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             43456                       # Number of bytes read from this memory
system.physmem.bytes_read::total               103424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        59968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           59968                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                937                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                679                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1616                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst           1036979396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            751450384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1788429781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst      1036979396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         1036979396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst          1036979396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           751450384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1788429781                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        729.076807                       # Cycle average of tags in use
system.l2.total_refs                              363                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1447                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.250864                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           194.047211                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             446.844984                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              88.184612                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011844                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.027273                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005382                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.044499                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  252                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   72                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     324                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              424                       # number of Writeback hits
system.l2.Writeback_hits::total                   424                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   252                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    84                       # number of demand (read+write) hits
system.l2.demand_hits::total                      336                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  252                       # number of overall hits
system.l2.overall_hits::cpu.data                   84                       # number of overall hits
system.l2.overall_hits::total                     336                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                938                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                131                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1069                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 548                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 938                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 679                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1617                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                938                       # number of overall misses
system.l2.overall_misses::cpu.data                679                       # number of overall misses
system.l2.overall_misses::total                  1617                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     50442000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      7562000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        58004000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     29666500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      29666500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      50442000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      37228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         87670500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     50442000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     37228500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        87670500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1393                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          424                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               424                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               560                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1190                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1953                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1190                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1953                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.788235                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.645320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.767408                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.978571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978571                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.788235                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.889908                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.827957                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.788235                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.889908                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.827957                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53776.119403                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57725.190840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54260.056127                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54135.948905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54135.948905                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53776.119403                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54828.424153                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54217.996289                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53776.119403                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54828.424153                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54217.996289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           938                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1069                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            548                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1617                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1617                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     39012000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      5978500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44990500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     23035000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23035000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     39012000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     29013500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68025500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     39012000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     29013500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68025500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.788235                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.645320                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.767408                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.978571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978571                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.788235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.889908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.788235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.889908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.827957                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41590.618337                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45637.404580                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42086.529467                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42034.671533                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42034.671533                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41590.618337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42729.749632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42068.954855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41590.618337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42729.749632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42068.954855                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         5227                       # DTB read hits
system.cpu.dtb.read_misses                        134                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     5361                       # DTB read accesses
system.cpu.dtb.write_hits                        6740                       # DTB write hits
system.cpu.dtb.write_misses                        36                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                    6776                       # DTB write accesses
system.cpu.dtb.data_hits                        11967                       # DTB hits
system.cpu.dtb.data_misses                        170                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    12137                       # DTB accesses
system.cpu.itb.fetch_hits                        7990                       # ITB hits
system.cpu.itb.fetch_misses                       109                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    8099                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   29                       # Number of system calls
system.cpu.numCycles                           115660                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                     8964                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted               6084                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               1724                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                  6909                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                     3119                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                      921                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 126                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles              27943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          54187                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        8964                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               4040                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          9842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4741                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                  15321                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2694                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                      7990                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1112                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              58794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.921642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.307159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    48952     83.26%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1006      1.71%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      740      1.26%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      750      1.28%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1392      2.37%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      652      1.11%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      587      1.00%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      619      1.05%     93.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4096      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                58794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.077503                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.468503                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    30610                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 16219                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      8870                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   707                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2388                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1445                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   564                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  49101                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1774                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2388                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    31463                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    7038                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6122                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      8616                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  3167                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  46974                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     31                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  2806                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               28136                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 57179                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            56996                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               183                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 16931                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    11205                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                261                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            176                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      6132                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 6178                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7419                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               106                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               77                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      39723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 247                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     36346                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               230                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           10734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         6480                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         58794                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.618192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.323360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               43422     73.85%     73.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6665     11.34%     85.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3043      5.18%     90.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2279      3.88%     94.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1371      2.33%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1056      1.80%     98.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 743      1.26%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 184      0.31%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  31      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           58794                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      16      4.02%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    204     51.26%     55.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   178     44.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                13      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 23516     64.70%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.04%     64.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.07%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  19      0.05%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   5      0.01%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5816     16.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                6935     19.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  36346                       # Type of FU issued
system.cpu.iq.rate                           0.314249                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         398                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010950                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             131870                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             50606                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        34067                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 244                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                117                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          117                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  36604                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     127                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              176                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2574                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1187                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2388                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2593                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   125                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               43459                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               499                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  6178                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 7419                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                154                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     5                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            345                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          976                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1321                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 35089                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  5371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1257                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          3489                       # number of nop insts executed
system.cpu.iew.exec_refs                        12149                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     5944                       # Number of branches executed
system.cpu.iew.exec_stores                       6778                       # Number of stores executed
system.cpu.iew.exec_rate                     0.303381                       # Inst execution rate
system.cpu.iew.wb_sent                          34480                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         34184                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     12440                       # num instructions producing a value
system.cpu.iew.wb_consumers                     16388                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.295556                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.759092                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           13226                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1176                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        56406                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.533525                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.399039                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        44389     78.70%     78.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5768     10.23%     88.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2384      4.23%     93.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          947      1.68%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1005      1.78%     96.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          394      0.70%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          430      0.76%     98.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          565      1.00%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          524      0.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        56406                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                30094                       # Number of instructions committed
system.cpu.commit.committedOps                  30094                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           9836                       # Number of memory references committed
system.cpu.commit.loads                          3604                       # Number of loads committed
system.cpu.commit.membars                          74                       # Number of memory barriers committed
system.cpu.commit.branches                       4587                       # Number of branches committed
system.cpu.commit.fp_insts                        115                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     27393                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  404                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                   524                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                        98344                       # The number of ROB reads
system.cpu.rob.rob_writes                       89046                       # The number of ROB writes
system.cpu.timesIdled                             946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       27790                       # Number of Instructions Simulated
system.cpu.committedOps                         27790                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                 27790                       # Number of Instructions Simulated
system.cpu.cpi                               4.161929                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.161929                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.240273                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.240273                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    46491                       # number of integer regfile reads
system.cpu.int_regfile_writes                   21942                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        88                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       54                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     199                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    155                       # number of misc regfile writes
system.cpu.icache.replacements                    933                       # number of replacements
system.cpu.icache.tagsinuse                205.788569                       # Cycle average of tags in use
system.cpu.icache.total_refs                     6400                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1189                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   5.382675                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               50561000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     205.788569                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.803862                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.803862                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst         6400                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6400                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          6400                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6400                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         6400                       # number of overall hits
system.cpu.icache.overall_hits::total            6400                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1590                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1590                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1590                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1590                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1590                       # number of overall misses
system.cpu.icache.overall_misses::total          1590                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     75052000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75052000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     75052000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75052000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     75052000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75052000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         7990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         7990                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7990                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         7990                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7990                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.198999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.198999                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.198999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.198999                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.198999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.198999                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47202.515723                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47202.515723                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 47202.515723                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47202.515723                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 47202.515723                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47202.515723                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          400                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          400                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          400                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          400                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          400                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          400                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1190                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1190                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1190                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1190                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1190                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54734000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54734000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54734000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54734000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54734000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54734000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.148936                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.148936                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.148936                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.148936                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.148936                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.148936                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45994.957983                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45994.957983                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45994.957983                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45994.957983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45994.957983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45994.957983                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    507                       # number of replacements
system.cpu.dcache.tagsinuse                205.239835                       # Cycle average of tags in use
system.cpu.dcache.total_refs                     6991                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    763                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   9.162516                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               22205000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     205.239835                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.801718                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.801718                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data         4563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4563                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         2283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2283                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           71                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           71                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           74                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          6846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6846                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         6846                       # number of overall hits
system.cpu.dcache.overall_hits::total            6846                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           411                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3875                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3875                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         4286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4286                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4286                       # number of overall misses
system.cpu.dcache.overall_misses::total          4286                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19253000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19253000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    238910500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    238910500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    258163500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    258163500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    258163500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    258163500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         4974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6158                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6158                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        11132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11132                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        11132                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11132                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.082630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.082630                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.629263                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.629263                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.040541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.385016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.385016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.385016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.385016                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 46844.282238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46844.282238                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61654.322581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61654.322581                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60234.134391                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60234.134391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60234.134391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60234.134391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          424                       # number of writebacks
system.cpu.dcache.writebacks::total               424                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3316                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3316                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         3525                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3525                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         3525                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3525                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          202                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          559                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          761                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8729500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8729500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     31162500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31162500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       120000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       120000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     39892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     39892000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39892000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.090776                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.090776                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.027027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027027                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.068361                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068361                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.068361                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068361                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43215.346535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43215.346535                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55746.869410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55746.869410                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        60000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52420.499343                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52420.499343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52420.499343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52420.499343                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
