# References: Unit 11 â€” Programmable Logic Devices

1. [Programmable logic device](https://en.wikipedia.org/wiki/Programmable_logic_device) - Wikipedia - Comprehensive overview of PLD families including SPLDs, CPLDs, and FPGAs with historical context and architectural comparisons.

2. [Read-only memory](https://en.wikipedia.org/wiki/Read-only_memory) - Wikipedia - Detailed coverage of ROM technology including mask ROM, PROM, EPROM, and EEPROM with applications in combinational logic implementation.

3. [Programmable logic array](https://en.wikipedia.org/wiki/Programmable_logic_array) - Wikipedia - Explanation of PLA architecture with programmable AND and OR planes, product term sharing, and comparison with PAL devices.

4. [Programmable Array Logic](https://en.wikipedia.org/wiki/Programmable_Array_Logic) - Wikipedia - Coverage of PAL architecture with fixed OR plane, device numbering conventions, and registered output variants like the PAL16R8 and PAL22V10.

5. [Complex programmable logic device](https://en.wikipedia.org/wiki/Complex_programmable_logic_device) - Wikipedia - Overview of CPLD architecture including function blocks, global interconnect matrix, macrocells, and predictable timing characteristics.

6. [Field-programmable gate array](https://en.wikipedia.org/wiki/Field-programmable_gate_array) - Wikipedia - Extensive coverage of FPGA architecture including CLBs, LUTs, routing resources, configuration technologies, and the FPGA design flow.

7. [Lookup table](https://en.wikipedia.org/wiki/Lookup_table) - Wikipedia - Explanation of lookup tables as fundamental FPGA building blocks, covering how k-input LUTs implement arbitrary Boolean functions using SRAM cells.

8. Digital Design (6th Edition) - M. Morris Mano, Michael D. Ciletti - Pearson - Chapter 7 covers programmable logic devices including ROMs, PLAs, PALs, and introduction to FPGA-based design.

9. [FPGA Design Flow](https://www.xilinx.com/support/documentation-navigation/design-hubs.html) - AMD/Xilinx - Industry documentation covering the complete FPGA design flow from HDL entry through synthesis, implementation, and bitstream generation.

10. Fundamentals of Digital Logic with Verilog Design (3rd Edition) - Stephen Brown, Zvonko Vranesic - McGraw-Hill - Chapter 9 provides detailed coverage of programmable logic technologies with emphasis on CPLD and FPGA architectures and design methodology.
