Notice 0: Reading LEF file:  liberty1.lef
Notice 0:     Created 2 technology layers
Notice 0: Finished LEF file:  liberty1.lef
Notice 0: Reading LEF file:  bus1.lef
Notice 0:     Created 1 library cells
Notice 0: Finished LEF file:  bus1.lef
Notice 0: 
Reading DEF file: bus1.def
Notice 0: Design: top
Notice 0:     Created 9 pins.
Notice 0:     Created 1 components and 11 component-terminals.
Notice 0:     Created 9 nets and 9 connections.
Notice 0: Finished DEF file: bus1.def
module top (clk,
    in,
    out);
 output clk;
 input [3:0] in;
 output [3:0] out;

 bus4 bus1 (.clk(clk),
    .in({in[3],
    in[2],
    in[1],
    in[0]}),
    .out({out[3],
    out[2],
    out[1],
    out[0]}));
endmodule
