// Seed: 4002788059
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  bufif1 primCall (id_3, id_4, id_2);
  always @(negedge id_4 * -1 or posedge id_4) id_1[-1] = id_2;
endmodule
module module_2 #(
    parameter id_2 = 32'd74,
    parameter id_3 = 32'd66
) (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 _id_2,
    input tri0 _id_3
);
  wire [id_2 : -1  ==  id_3] id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_5
  );
endmodule
