<stg><name>delay</name>


<trans_list>

<trans id="234" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:15 %now_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %now

]]></Node>
<StgValue><ssdm name="now_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
entry:16 %addrs_signed_read = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %addrs_signed

]]></Node>
<StgValue><ssdm name="addrs_signed_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %addr_signed = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %addrs_signed_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="addr_signed"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %addr_signed_1 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %addrs_signed_read, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="addr_signed_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %addr_signed_2 = partselect i10 @_ssdm_op_PartSelect.i10.i40.i32.i32, i40 %addrs_signed_read, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="addr_signed_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="40">
<![CDATA[
entry:20 %addr_signed_3 = trunc i40 %addrs_signed_read

]]></Node>
<StgValue><ssdm name="addr_signed_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:21 %addr_signed_4 = sub i10 0, i10 %addr_signed

]]></Node>
<StgValue><ssdm name="addr_signed_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:22 %addr_signed_5 = sub i10 0, i10 %addr_signed_1

]]></Node>
<StgValue><ssdm name="addr_signed_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:23 %addr_signed_6 = sub i10 0, i10 %addr_signed_2

]]></Node>
<StgValue><ssdm name="addr_signed_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:24 %addr_signed_7 = sub i10 0, i10 %addr_signed_3

]]></Node>
<StgValue><ssdm name="addr_signed_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %addr_signed_8 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %addrs_signed_read, i32 31, i32 39

]]></Node>
<StgValue><ssdm name="addr_signed_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %addr_signed_9 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %addrs_signed_read, i32 21, i32 29

]]></Node>
<StgValue><ssdm name="addr_signed_9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %addr_signed_10 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %addrs_signed_read, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="addr_signed_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %addr_signed_11 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %addrs_signed_read, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="addr_signed_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %addr_signed_12 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_signed_4, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="addr_signed_12"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %addr_signed_13 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_signed_5, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="addr_signed_13"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %addr_signed_14 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_signed_6, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="addr_signed_14"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %addr_signed_15 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_signed_7, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="addr_signed_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:41 %icmp_ln247 = icmp_slt  i10 %addr_signed, i10 %addr_signed_1

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:43 %icmp_ln247_1 = icmp_slt  i10 %addr_signed_2, i10 %addr_signed_3

]]></Node>
<StgValue><ssdm name="icmp_ln247_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:45 %icmp_ln247_2 = icmp_slt  i10 %addr_signed_4, i10 %addr_signed_5

]]></Node>
<StgValue><ssdm name="icmp_ln247_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:47 %icmp_ln247_3 = icmp_slt  i10 %addr_signed_6, i10 %addr_signed_7

]]></Node>
<StgValue><ssdm name="icmp_ln247_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:49 %icmp_ln247_4 = icmp_slt  i9 %addr_signed_8, i9 %addr_signed_9

]]></Node>
<StgValue><ssdm name="icmp_ln247_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:51 %icmp_ln247_5 = icmp_slt  i9 %addr_signed_10, i9 %addr_signed_11

]]></Node>
<StgValue><ssdm name="icmp_ln247_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:53 %icmp_ln247_6 = icmp_slt  i9 %addr_signed_12, i9 %addr_signed_13

]]></Node>
<StgValue><ssdm name="icmp_ln247_6"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:55 %icmp_ln247_7 = icmp_slt  i9 %addr_signed_14, i9 %addr_signed_15

]]></Node>
<StgValue><ssdm name="icmp_ln247_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:42 %min01 = select i1 %icmp_ln247, i10 %addr_signed, i10 %addr_signed_1

]]></Node>
<StgValue><ssdm name="min01"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:44 %min23 = select i1 %icmp_ln247_1, i10 %addr_signed_2, i10 %addr_signed_3

]]></Node>
<StgValue><ssdm name="min23"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:46 %min45 = select i1 %icmp_ln247_2, i10 %addr_signed_4, i10 %addr_signed_5

]]></Node>
<StgValue><ssdm name="min45"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:48 %min67 = select i1 %icmp_ln247_3, i10 %addr_signed_6, i10 %addr_signed_7

]]></Node>
<StgValue><ssdm name="min67"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:50 %select_ln247 = select i1 %icmp_ln247_4, i9 %addr_signed_8, i9 %addr_signed_9

]]></Node>
<StgValue><ssdm name="select_ln247"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:52 %select_ln247_1 = select i1 %icmp_ln247_5, i9 %addr_signed_10, i9 %addr_signed_11

]]></Node>
<StgValue><ssdm name="select_ln247_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:54 %select_ln247_2 = select i1 %icmp_ln247_6, i9 %addr_signed_12, i9 %addr_signed_13

]]></Node>
<StgValue><ssdm name="select_ln247_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:56 %select_ln247_3 = select i1 %icmp_ln247_7, i9 %addr_signed_14, i9 %addr_signed_15

]]></Node>
<StgValue><ssdm name="select_ln247_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:57 %icmp_ln247_8 = icmp_slt  i10 %min01, i10 %min23

]]></Node>
<StgValue><ssdm name="icmp_ln247_8"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:59 %icmp_ln247_9 = icmp_slt  i10 %min45, i10 %min67

]]></Node>
<StgValue><ssdm name="icmp_ln247_9"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:61 %icmp_ln247_10 = icmp_slt  i9 %select_ln247, i9 %select_ln247_1

]]></Node>
<StgValue><ssdm name="icmp_ln247_10"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:63 %icmp_ln247_11 = icmp_slt  i9 %select_ln247_2, i9 %select_ln247_3

]]></Node>
<StgValue><ssdm name="icmp_ln247_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:58 %min03 = select i1 %icmp_ln247_8, i10 %min01, i10 %min23

]]></Node>
<StgValue><ssdm name="min03"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:60 %min47 = select i1 %icmp_ln247_9, i10 %min45, i10 %min67

]]></Node>
<StgValue><ssdm name="min47"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:62 %select_ln247_6 = select i1 %icmp_ln247_10, i9 %select_ln247, i9 %select_ln247_1

]]></Node>
<StgValue><ssdm name="select_ln247_6"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:64 %select_ln247_7 = select i1 %icmp_ln247_11, i9 %select_ln247_2, i9 %select_ln247_3

]]></Node>
<StgValue><ssdm name="select_ln247_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:65 %icmp_ln247_12 = icmp_slt  i10 %min03, i10 %min47

]]></Node>
<StgValue><ssdm name="icmp_ln247_12"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:67 %icmp_ln247_13 = icmp_slt  i9 %select_ln247_6, i9 %select_ln247_7

]]></Node>
<StgValue><ssdm name="icmp_ln247_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:66 %min07 = select i1 %icmp_ln247_12, i10 %min03, i10 %min47

]]></Node>
<StgValue><ssdm name="min07"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:68 %min8F = select i1 %icmp_ln247_13, i9 %select_ln247_6, i9 %select_ln247_7

]]></Node>
<StgValue><ssdm name="min8F"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="9">
<![CDATA[
entry:69 %sext_ln247 = sext i9 %min8F

]]></Node>
<StgValue><ssdm name="sext_ln247"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:70 %icmp_ln247_14 = icmp_slt  i10 %min07, i10 %sext_ln247

]]></Node>
<StgValue><ssdm name="icmp_ln247_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="61" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:71 %min_value = select i1 %icmp_ln247_14, i10 %min07, i10 %sext_ln247

]]></Node>
<StgValue><ssdm name="min_value"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="9">
<![CDATA[
entry:26 %sext_ln26 = sext i9 %addr_signed_8

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="9">
<![CDATA[
entry:28 %sext_ln26_1 = sext i9 %addr_signed_9

]]></Node>
<StgValue><ssdm name="sext_ln26_1"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="9">
<![CDATA[
entry:30 %sext_ln26_2 = sext i9 %addr_signed_10

]]></Node>
<StgValue><ssdm name="sext_ln26_2"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="9">
<![CDATA[
entry:32 %sext_ln26_3 = sext i9 %addr_signed_11

]]></Node>
<StgValue><ssdm name="sext_ln26_3"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
entry:34 %sext_ln26_4 = sext i9 %addr_signed_12

]]></Node>
<StgValue><ssdm name="sext_ln26_4"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="9">
<![CDATA[
entry:36 %sext_ln26_5 = sext i9 %addr_signed_13

]]></Node>
<StgValue><ssdm name="sext_ln26_5"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="9">
<![CDATA[
entry:38 %sext_ln26_6 = sext i9 %addr_signed_14

]]></Node>
<StgValue><ssdm name="sext_ln26_6"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="9">
<![CDATA[
entry:40 %sext_ln26_7 = sext i9 %addr_signed_15

]]></Node>
<StgValue><ssdm name="sext_ln26_7"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:72 %tmp2 = sub i10 %addr_signed, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %tmp8 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="10">
<![CDATA[
entry:77 %rate_left = trunc i10 %tmp2

]]></Node>
<StgValue><ssdm name="rate_left"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:80 %tmp2_1 = sub i10 %addr_signed_1, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_1"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:81 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_1, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="10">
<![CDATA[
entry:85 %rate_left_1 = trunc i10 %tmp2_1

]]></Node>
<StgValue><ssdm name="rate_left_1"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:88 %tmp2_2 = sub i10 %addr_signed_2, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_2"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89 %tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_2, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="10">
<![CDATA[
entry:93 %rate_left_2 = trunc i10 %tmp2_2

]]></Node>
<StgValue><ssdm name="rate_left_2"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:96 %tmp2_3 = sub i10 %addr_signed_3, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_3"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:97 %tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_3, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="10">
<![CDATA[
entry:101 %rate_left_3 = trunc i10 %tmp2_3

]]></Node>
<StgValue><ssdm name="rate_left_3"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:104 %tmp2_4 = sub i10 %addr_signed_4, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_4"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:105 %tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_4, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="10">
<![CDATA[
entry:109 %rate_left_4 = trunc i10 %tmp2_4

]]></Node>
<StgValue><ssdm name="rate_left_4"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:112 %tmp2_5 = sub i10 %addr_signed_5, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_5"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:113 %tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_5, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="10">
<![CDATA[
entry:117 %rate_left_5 = trunc i10 %tmp2_5

]]></Node>
<StgValue><ssdm name="rate_left_5"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:120 %tmp2_6 = sub i10 %addr_signed_6, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_6"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:121 %tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_6, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="10">
<![CDATA[
entry:125 %rate_left_6 = trunc i10 %tmp2_6

]]></Node>
<StgValue><ssdm name="rate_left_6"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:128 %tmp2_7 = sub i10 %addr_signed_7, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_7"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:129 %tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_7, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="10">
<![CDATA[
entry:133 %rate_left_7 = trunc i10 %tmp2_7

]]></Node>
<StgValue><ssdm name="rate_left_7"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:136 %tmp2_8 = sub i10 %sext_ln26, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_8"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:137 %tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_8, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="10">
<![CDATA[
entry:141 %rate_left_8 = trunc i10 %tmp2_8

]]></Node>
<StgValue><ssdm name="rate_left_8"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:144 %tmp2_9 = sub i10 %sext_ln26_1, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_9"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:145 %tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_9, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="10">
<![CDATA[
entry:149 %rate_left_9 = trunc i10 %tmp2_9

]]></Node>
<StgValue><ssdm name="rate_left_9"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:152 %tmp2_10 = sub i10 %sext_ln26_2, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_10"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:153 %tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_10, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="10">
<![CDATA[
entry:157 %rate_left_10 = trunc i10 %tmp2_10

]]></Node>
<StgValue><ssdm name="rate_left_10"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:160 %tmp2_11 = sub i10 %sext_ln26_3, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_11"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:161 %tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_11, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="10">
<![CDATA[
entry:165 %rate_left_11 = trunc i10 %tmp2_11

]]></Node>
<StgValue><ssdm name="rate_left_11"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:168 %tmp2_12 = sub i10 %sext_ln26_4, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_12"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:169 %tmp_11 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_12, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="10">
<![CDATA[
entry:173 %rate_left_12 = trunc i10 %tmp2_12

]]></Node>
<StgValue><ssdm name="rate_left_12"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:176 %tmp2_13 = sub i10 %sext_ln26_5, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_13"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:177 %tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_13, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="10">
<![CDATA[
entry:181 %rate_left_13 = trunc i10 %tmp2_13

]]></Node>
<StgValue><ssdm name="rate_left_13"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:184 %tmp2_14 = sub i10 %sext_ln26_6, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_14"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:185 %tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_14, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="10">
<![CDATA[
entry:189 %rate_left_14 = trunc i10 %tmp2_14

]]></Node>
<StgValue><ssdm name="rate_left_14"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:192 %tmp2_15 = sub i10 %sext_ln26_7, i10 %min_value

]]></Node>
<StgValue><ssdm name="tmp2_15"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:193 %tmp_14 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %tmp2_15, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="10">
<![CDATA[
entry:197 %rate_left_15 = trunc i10 %tmp2_15

]]></Node>
<StgValue><ssdm name="rate_left_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="5">
<![CDATA[
entry:74 %zext_ln54 = zext i5 %tmp8

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:75 %addr_right = sub i12 %now_read, i12 %zext_ln54

]]></Node>
<StgValue><ssdm name="addr_right"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="5">
<![CDATA[
entry:82 %zext_ln54_1 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:83 %addr_right_1 = sub i12 %now_read, i12 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="addr_right_1"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="5">
<![CDATA[
entry:90 %zext_ln54_2 = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:91 %addr_right_2 = sub i12 %now_read, i12 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="addr_right_2"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="5">
<![CDATA[
entry:98 %zext_ln54_3 = zext i5 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:99 %addr_right_3 = sub i12 %now_read, i12 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="addr_right_3"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="5">
<![CDATA[
entry:106 %zext_ln54_4 = zext i5 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:107 %addr_right_4 = sub i12 %now_read, i12 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="addr_right_4"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="5">
<![CDATA[
entry:114 %zext_ln54_5 = zext i5 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:115 %addr_right_5 = sub i12 %now_read, i12 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="addr_right_5"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="5">
<![CDATA[
entry:122 %zext_ln54_6 = zext i5 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:123 %addr_right_6 = sub i12 %now_read, i12 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="addr_right_6"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="5">
<![CDATA[
entry:130 %zext_ln54_7 = zext i5 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:131 %addr_right_7 = sub i12 %now_read, i12 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="addr_right_7"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="5">
<![CDATA[
entry:138 %zext_ln54_8 = zext i5 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:139 %addr_right_8 = sub i12 %now_read, i12 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="addr_right_8"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="5">
<![CDATA[
entry:146 %zext_ln54_9 = zext i5 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:147 %addr_right_9 = sub i12 %now_read, i12 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="addr_right_9"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="5">
<![CDATA[
entry:154 %zext_ln54_10 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:155 %addr_right_10 = sub i12 %now_read, i12 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="addr_right_10"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="5">
<![CDATA[
entry:162 %zext_ln54_11 = zext i5 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:163 %addr_right_11 = sub i12 %now_read, i12 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="addr_right_11"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="5">
<![CDATA[
entry:170 %zext_ln54_12 = zext i5 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:171 %addr_right_12 = sub i12 %now_read, i12 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="addr_right_12"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="5">
<![CDATA[
entry:178 %zext_ln54_13 = zext i5 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:179 %addr_right_13 = sub i12 %now_read, i12 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="addr_right_13"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="5">
<![CDATA[
entry:186 %zext_ln54_14 = zext i5 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:187 %addr_right_14 = sub i12 %now_read, i12 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="addr_right_14"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="5">
<![CDATA[
entry:194 %zext_ln54_15 = zext i5 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:195 %addr_right_15 = sub i12 %now_read, i12 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="addr_right_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln4"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %addrs_signed

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %addrs_signed, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %now

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %now, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="192">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %addrs_left

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %addrs_left, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i80 %rates_left

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %rates_left, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="192">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %addrs_right

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %addrs_right, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %rates_right

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rates_right, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:76 %addr_left = add i12 %addr_right, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="5">
<![CDATA[
entry:78 %zext_ln57 = zext i5 %rate_left

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:79 %rate_right = sub i6 32, i6 %zext_ln57

]]></Node>
<StgValue><ssdm name="rate_right"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:84 %addr_left_1 = add i12 %addr_right_1, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_1"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="5">
<![CDATA[
entry:86 %zext_ln57_1 = zext i5 %rate_left_1

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:87 %rate_right_1 = sub i6 32, i6 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="rate_right_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:92 %addr_left_2 = add i12 %addr_right_2, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="5">
<![CDATA[
entry:94 %zext_ln57_2 = zext i5 %rate_left_2

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:95 %rate_right_2 = sub i6 32, i6 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="rate_right_2"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:100 %addr_left_3 = add i12 %addr_right_3, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_3"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="5">
<![CDATA[
entry:102 %zext_ln57_3 = zext i5 %rate_left_3

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:103 %rate_right_3 = sub i6 32, i6 %zext_ln57_3

]]></Node>
<StgValue><ssdm name="rate_right_3"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:108 %addr_left_4 = add i12 %addr_right_4, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_4"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="5">
<![CDATA[
entry:110 %zext_ln57_4 = zext i5 %rate_left_4

]]></Node>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:111 %rate_right_4 = sub i6 32, i6 %zext_ln57_4

]]></Node>
<StgValue><ssdm name="rate_right_4"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:116 %addr_left_5 = add i12 %addr_right_5, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_5"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="5">
<![CDATA[
entry:118 %zext_ln57_5 = zext i5 %rate_left_5

]]></Node>
<StgValue><ssdm name="zext_ln57_5"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:119 %rate_right_5 = sub i6 32, i6 %zext_ln57_5

]]></Node>
<StgValue><ssdm name="rate_right_5"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:124 %addr_left_6 = add i12 %addr_right_6, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_6"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="5">
<![CDATA[
entry:126 %zext_ln57_6 = zext i5 %rate_left_6

]]></Node>
<StgValue><ssdm name="zext_ln57_6"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:127 %rate_right_6 = sub i6 32, i6 %zext_ln57_6

]]></Node>
<StgValue><ssdm name="rate_right_6"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:132 %addr_left_7 = add i12 %addr_right_7, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_7"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="5">
<![CDATA[
entry:134 %zext_ln57_7 = zext i5 %rate_left_7

]]></Node>
<StgValue><ssdm name="zext_ln57_7"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:135 %rate_right_7 = sub i6 32, i6 %zext_ln57_7

]]></Node>
<StgValue><ssdm name="rate_right_7"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:140 %addr_left_8 = add i12 %addr_right_8, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_8"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="5">
<![CDATA[
entry:142 %zext_ln57_8 = zext i5 %rate_left_8

]]></Node>
<StgValue><ssdm name="zext_ln57_8"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:143 %rate_right_8 = sub i6 32, i6 %zext_ln57_8

]]></Node>
<StgValue><ssdm name="rate_right_8"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:148 %addr_left_9 = add i12 %addr_right_9, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_9"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="5">
<![CDATA[
entry:150 %zext_ln57_9 = zext i5 %rate_left_9

]]></Node>
<StgValue><ssdm name="zext_ln57_9"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:151 %rate_right_9 = sub i6 32, i6 %zext_ln57_9

]]></Node>
<StgValue><ssdm name="rate_right_9"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:156 %addr_left_10 = add i12 %addr_right_10, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_10"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="5">
<![CDATA[
entry:158 %zext_ln57_10 = zext i5 %rate_left_10

]]></Node>
<StgValue><ssdm name="zext_ln57_10"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:159 %rate_right_10 = sub i6 32, i6 %zext_ln57_10

]]></Node>
<StgValue><ssdm name="rate_right_10"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:164 %addr_left_11 = add i12 %addr_right_11, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_11"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="5">
<![CDATA[
entry:166 %zext_ln57_11 = zext i5 %rate_left_11

]]></Node>
<StgValue><ssdm name="zext_ln57_11"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:167 %rate_right_11 = sub i6 32, i6 %zext_ln57_11

]]></Node>
<StgValue><ssdm name="rate_right_11"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:172 %addr_left_12 = add i12 %addr_right_12, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_12"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="5">
<![CDATA[
entry:174 %zext_ln57_12 = zext i5 %rate_left_12

]]></Node>
<StgValue><ssdm name="zext_ln57_12"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:175 %rate_right_12 = sub i6 32, i6 %zext_ln57_12

]]></Node>
<StgValue><ssdm name="rate_right_12"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:180 %addr_left_13 = add i12 %addr_right_13, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_13"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="5">
<![CDATA[
entry:182 %zext_ln57_13 = zext i5 %rate_left_13

]]></Node>
<StgValue><ssdm name="zext_ln57_13"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:183 %rate_right_13 = sub i6 32, i6 %zext_ln57_13

]]></Node>
<StgValue><ssdm name="rate_right_13"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:188 %addr_left_14 = add i12 %addr_right_14, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_14"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="5">
<![CDATA[
entry:190 %zext_ln57_14 = zext i5 %rate_left_14

]]></Node>
<StgValue><ssdm name="zext_ln57_14"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:191 %rate_right_14 = sub i6 32, i6 %zext_ln57_14

]]></Node>
<StgValue><ssdm name="rate_right_14"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:196 %addr_left_15 = add i12 %addr_right_15, i12 4095

]]></Node>
<StgValue><ssdm name="addr_left_15"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="5">
<![CDATA[
entry:198 %zext_ln57_15 = zext i5 %rate_left_15

]]></Node>
<StgValue><ssdm name="zext_ln57_15"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:199 %rate_right_15 = sub i6 32, i6 %zext_ln57_15

]]></Node>
<StgValue><ssdm name="rate_right_15"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="192" op_0_bw="192" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12">
<![CDATA[
entry:200 %tmp_15 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12, i12 %addr_left_15, i12 %addr_left_14, i12 %addr_left_13, i12 %addr_left_12, i12 %addr_left_11, i12 %addr_left_10, i12 %addr_left_9, i12 %addr_left_8, i12 %addr_left_7, i12 %addr_left_6, i12 %addr_left_5, i12 %addr_left_4, i12 %addr_left_3, i12 %addr_left_2, i12 %addr_left_1, i12 %addr_left

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="192" op_0_bw="192" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12">
<![CDATA[
entry:201 %tmp_16 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12.i12, i12 %addr_right_15, i12 %addr_right_14, i12 %addr_right_13, i12 %addr_right_12, i12 %addr_right_11, i12 %addr_right_10, i12 %addr_right_9, i12 %addr_right_8, i12 %addr_right_7, i12 %addr_right_6, i12 %addr_right_5, i12 %addr_right_4, i12 %addr_right_3, i12 %addr_right_2, i12 %addr_right_1, i12 %addr_right

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="80" op_0_bw="80" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5">
<![CDATA[
entry:202 %tmp_17 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5.i5, i5 %rate_left_15, i5 %rate_left_14, i5 %rate_left_13, i5 %rate_left_12, i5 %rate_left_11, i5 %rate_left_10, i5 %rate_left_9, i5 %rate_left_8, i5 %rate_left_7, i5 %rate_left_6, i5 %rate_left_5, i5 %rate_left_4, i5 %rate_left_3, i5 %rate_left_2, i5 %rate_left_1, i5 %rate_left

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="96" op_0_bw="96" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="6" op_12_bw="6" op_13_bw="6" op_14_bw="6" op_15_bw="6" op_16_bw="6">
<![CDATA[
entry:203 %tmp_18 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6.i6, i6 %rate_right_15, i6 %rate_right_14, i6 %rate_right_13, i6 %rate_right_12, i6 %rate_right_11, i6 %rate_right_10, i6 %rate_right_9, i6 %rate_right_8, i6 %rate_right_7, i6 %rate_right_6, i6 %rate_right_5, i6 %rate_right_4, i6 %rate_right_3, i6 %rate_right_2, i6 %rate_right_1, i6 %rate_right

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:204 %write_ln59 = write void @_ssdm_op_Write.ap_none.i192P0A, i192 %addrs_left, i192 %tmp_15

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:205 %write_ln60 = write void @_ssdm_op_Write.ap_none.i192P0A, i192 %addrs_right, i192 %tmp_16

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
entry:206 %write_ln61 = write void @_ssdm_op_Write.ap_none.i80P0A, i80 %rates_left, i80 %tmp_17

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
entry:207 %write_ln62 = write void @_ssdm_op_Write.ap_none.i96P0A, i96 %rates_right, i96 %tmp_18

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0">
<![CDATA[
entry:208 %ret_ln85 = ret

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
