#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008d1568 .scope module, "testbench" "testbench" 2 97;
 .timescale 0 0;
v0092ac48_0 .net "ALUOp", 2 0, L_0092a5c0;  1 drivers
v0092aeb0_0 .net "ALUSrc", 0 0, L_0092a9e0;  1 drivers
v0092ada8_0 .net "branch", 0 0, L_0092a670;  1 drivers
v0092ab98_0 .net "clk", 0 0, v00929b00_0;  1 drivers
v0092a8d8_0 .net "instruction", 5 0, v009292c0_0;  1 drivers
v0092aae8_0 .net "j", 0 0, L_0092a4b8;  1 drivers
v0092ab40_0 .net "jr", 0 0, L_0092abf0;  1 drivers
v0092af60_0 .net "memRead", 0 0, L_0092a828;  1 drivers
v0092ae00_0 .net "memWrite", 0 0, L_0092a880;  1 drivers
v0092acf8_0 .net "memtoReg", 0 0, L_0092a6c8;  1 drivers
v0092a7d0_0 .net "regDst", 0 0, L_0092aa38;  1 drivers
v0092a988_0 .net "regWrite", 0 0, L_0092a720;  1 drivers
v0092af08_0 .net "stall", 0 0, v0092ae58_0;  1 drivers
S_008e6dd0 .scope module, "ctrl" "Control" 2 104, 2 11 0, S_008d1568;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "regDst"
    .port_info 1 /OUTPUT 1 "ALUSrc"
    .port_info 2 /OUTPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "memRead"
    .port_info 5 /OUTPUT 1 "memWrite"
    .port_info 6 /OUTPUT 1 "memtoReg"
    .port_info 7 /OUTPUT 1 "regWrite"
    .port_info 8 /OUTPUT 1 "j"
    .port_info 9 /OUTPUT 1 "jr"
    .port_info 10 /INPUT 6 "instruction"
    .port_info 11 /INPUT 1 "stall"
    .port_info 12 /INPUT 1 "clk"
v00929790_0 .net "ALUOp", 2 0, L_0092a5c0;  alias, 1 drivers
v009297e8_0 .net "ALUSrc", 0 0, L_0092a9e0;  alias, 1 drivers
v00929420_0 .net *"_s30", 2 0, L_0092a510;  1 drivers
v009294d0_0 .net *"_s34", 0 0, L_0092a568;  1 drivers
L_0092b498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00929210_0 .net *"_s38", 1 0, L_0092b498;  1 drivers
v00929688_0 .net "branch", 0 0, L_0092a670;  alias, 1 drivers
v009299a0_0 .net "clk", 0 0, v00929b00_0;  alias, 1 drivers
v00929840_0 .net "controlU", 11 0, L_0092a778;  1 drivers
v00929898_0 .net "fiveBits", 4 0, v00929d68_0;  1 drivers
v00929478_0 .net "instruction", 5 0, v009292c0_0;  alias, 1 drivers
v00929b58_0 .net "j", 0 0, L_0092a4b8;  alias, 1 drivers
v009298f0_0 .net "jr", 0 0, L_0092abf0;  alias, 1 drivers
v00929aa8_0 .net "memRead", 0 0, L_0092a828;  alias, 1 drivers
v00929108_0 .net "memWrite", 0 0, L_0092a880;  alias, 1 drivers
v00929948_0 .net "memtoReg", 0 0, L_0092a6c8;  alias, 1 drivers
v009299f8_0 .var "notStall", 11 0;
v00929a50_0 .net "regDst", 0 0, L_0092aa38;  alias, 1 drivers
v009291b8_0 .net "regWrite", 0 0, L_0092a720;  alias, 1 drivers
v009293c8_0 .net "stall", 0 0, v0092ae58_0;  alias, 1 drivers
v00929528_0 .net "tenBits", 9 0, v00929fd0_0;  1 drivers
v009290b0_0 .net "twoBits", 1 0, v001f7900_0;  1 drivers
E_008f4498 .event edge, v009293c8_0, v00929840_0;
LS_0092a778_0_0 .concat8 [ 1 1 1 1], v00929dc0_0, v00929d10_0, v00929738_0, v00929f20_0;
LS_0092a778_0_4 .concat8 [ 1 1 1 3], v00929ec8_0, v00929e70_0, v00929c60_0, v00929c08_0;
LS_0092a778_0_8 .concat8 [ 1 1 0 0], v00929e18_0, v00929f78_0;
L_0092a778 .concat8 [ 4 6 2 0], LS_0092a778_0_0, LS_0092a778_0_4, LS_0092a778_0_8;
L_0092abf0 .part v009299f8_0, 0, 1;
L_0092a4b8 .part v009299f8_0, 1, 1;
L_0092ad50 .part v009299f8_0, 2, 10;
L_0092aa38 .part v00929fd0_0, 9, 1;
L_0092a510 .part v00929fd0_0, 6, 3;
L_0092a9e0 .part L_0092a510, 0, 1;
L_0092a568 .part v00929fd0_0, 5, 1;
L_0092a5c0 .concat [ 1 2 0 0], L_0092a568, L_0092b498;
L_0092a618 .part v00929fd0_0, 0, 5;
L_0092a670 .part v00929d68_0, 4, 1;
L_0092a828 .part v00929d68_0, 3, 1;
L_0092a880 .part v00929d68_0, 2, 1;
L_0092a930 .part v00929d68_0, 0, 2;
L_0092a6c8 .part v001f7900_0, 1, 1;
L_0092a720 .part v001f7900_0, 0, 1;
S_008e46d8 .scope module, "EXMEMreg" "EXMEMff" 2 51, 2 85 0, S_008e6dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q"
    .port_info 1 /INPUT 2 "data"
    .port_info 2 /INPUT 1 "clk"
v001f7e80_0 .net "clk", 0 0, v00929b00_0;  alias, 1 drivers
v001f7d78_0 .net "data", 1 0, L_0092a930;  1 drivers
v001f7900_0 .var "q", 1 0;
E_008f44e8 .event posedge, v001f7e80_0;
S_008e47a8 .scope module, "IDEXreg" "IDEXff" 2 37, 2 62 0, S_008e6dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "q"
    .port_info 1 /INPUT 10 "data"
    .port_info 2 /INPUT 1 "clk"
v001f7e28_0 .net "clk", 0 0, v00929b00_0;  alias, 1 drivers
v001f7b10_0 .net "data", 9 0, L_0092ad50;  1 drivers
v00929fd0_0 .var "q", 9 0;
S_008e28f8 .scope module, "MEMWBreg" "MEMWBff" 2 44, 2 74 0, S_008e6dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "q"
    .port_info 1 /INPUT 5 "data"
    .port_info 2 /INPUT 1 "clk"
v0092a028_0 .net "clk", 0 0, v00929b00_0;  alias, 1 drivers
v00929bb0_0 .net "data", 4 0, L_0092a618;  1 drivers
v00929d68_0 .var "q", 4 0;
S_008e29c8 .scope module, "takecontrol" "controlunit" 2 22, 3 1 0, S_008e6dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "regDst"
    .port_info 1 /OUTPUT 1 "ALUSrc"
    .port_info 2 /OUTPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "memRead"
    .port_info 5 /OUTPUT 1 "memWrite"
    .port_info 6 /OUTPUT 1 "memtoReg"
    .port_info 7 /OUTPUT 1 "regWrite"
    .port_info 8 /OUTPUT 1 "j"
    .port_info 9 /OUTPUT 1 "jr"
    .port_info 10 /INPUT 6 "instruction"
P_001f47b0 .param/l "ADD" 0 3 13, C4<100000>;
P_001f47d0 .param/l "ADDI" 0 3 14, C4<001000>;
P_001f47f0 .param/l "AND" 0 3 7, C4<100100>;
P_001f4810 .param/l "ANDI" 0 3 8, C4<001100>;
P_001f4830 .param/l "BGT" 0 3 20, C4<000111>;
P_001f4850 .param/l "J" 0 3 18, C4<000010>;
P_001f4870 .param/l "JR" 0 3 19, C4<001001>;
P_001f4890 .param/l "LW" 0 3 21, C4<100011>;
P_001f48b0 .param/l "NOP" 0 3 6, C4<000000>;
P_001f48d0 .param/l "OR" 0 3 9, C4<100101>;
P_001f48f0 .param/l "ORI" 0 3 10, C4<001101>;
P_001f4910 .param/l "SLL" 0 3 17, C4<000001>;
P_001f4930 .param/l "SLT" 0 3 16, C4<101010>;
P_001f4950 .param/l "SUB" 0 3 15, C4<100010>;
P_001f4970 .param/l "SW" 0 3 22, C4<101011>;
P_001f4990 .param/l "XOR" 0 3 11, C4<100110>;
P_001f49b0 .param/l "XORI" 0 3 12, C4<001110>;
v00929c08_0 .var "ALUOp", 2 0;
v00929e18_0 .var "ALUSrc", 0 0;
v00929c60_0 .var "branch", 0 0;
v00929cb8_0 .net "instruction", 5 0, v009292c0_0;  alias, 1 drivers
v00929d10_0 .var "j", 0 0;
v00929dc0_0 .var "jr", 0 0;
v00929e70_0 .var "memRead", 0 0;
v00929ec8_0 .var "memWrite", 0 0;
v00929f20_0 .var "memtoReg", 0 0;
v00929f78_0 .var "regDst", 0 0;
v00929738_0 .var "regWrite", 0 0;
E_008f41c8 .event edge, v00929cb8_0;
S_001f49d8 .scope module, "test" "tester" 2 105, 2 113 0, S_008d1568;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "regDst"
    .port_info 1 /INPUT 1 "ALUSrc"
    .port_info 2 /INPUT 3 "ALUOp"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 1 "memRead"
    .port_info 5 /INPUT 1 "memWrite"
    .port_info 6 /INPUT 1 "memtoReg"
    .port_info 7 /INPUT 1 "regWrite"
    .port_info 8 /INPUT 1 "j"
    .port_info 9 /INPUT 1 "jr"
    .port_info 10 /OUTPUT 6 "instruction"
    .port_info 11 /OUTPUT 1 "stall"
    .port_info 12 /OUTPUT 1 "clk"
P_008f4510 .param/l "delay" 0 2 121, +C4<00000000000000000000000000001010>;
v009296e0_0 .net "ALUOp", 2 0, L_0092a5c0;  alias, 1 drivers
v00929268_0 .net "ALUSrc", 0 0, L_0092a9e0;  alias, 1 drivers
v00929160_0 .net "branch", 0 0, L_0092a670;  alias, 1 drivers
v00929b00_0 .var "clk", 0 0;
v009292c0_0 .var "instruction", 5 0;
v00929580_0 .net "j", 0 0, L_0092a4b8;  alias, 1 drivers
v00929370_0 .net "jr", 0 0, L_0092abf0;  alias, 1 drivers
v00929318_0 .net "memRead", 0 0, L_0092a828;  alias, 1 drivers
v009295d8_0 .net "memWrite", 0 0, L_0092a880;  alias, 1 drivers
v00929630_0 .net "memtoReg", 0 0, L_0092a6c8;  alias, 1 drivers
v0092aa90_0 .net "regDst", 0 0, L_0092aa38;  alias, 1 drivers
v0092aca0_0 .net "regWrite", 0 0, L_0092a720;  alias, 1 drivers
v0092ae58_0 .var "stall", 0 0;
    .scope S_008e29c8;
T_0 ;
    %wait E_008f41c8;
    %load/vec4 v00929cb8_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.14 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.16 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00929f78_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929e18_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00929f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929738_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929ec8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929c60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00929c08_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00929dc0_0, 0, 1;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_008e47a8;
T_1 ;
    %wait E_008f44e8;
    %load/vec4 v001f7b10_0;
    %assign/vec4 v00929fd0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_008e28f8;
T_2 ;
    %wait E_008f44e8;
    %load/vec4 v00929bb0_0;
    %assign/vec4 v00929d68_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_008e46d8;
T_3 ;
    %wait E_008f44e8;
    %load/vec4 v001f7d78_0;
    %assign/vec4 v001f7900_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_008e6dd0;
T_4 ;
    %wait E_008f4498;
    %load/vec4 v009293c8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00929840_0;
    %store/vec4 v009299f8_0, 0, 12;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v009299f8_0, 0, 12;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_001f49d8;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0092ae58_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0092ae58_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0092ae58_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v009292c0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0092ae58_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00929b00_0;
    %inv;
    %store/vec4 v00929b00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_008d1568;
T_6 ;
    %vpi_call 2 109 "$dumpfile", "control.vcd" {0 0 0};
    %vpi_call 2 110 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Control.v";
    "./controlunit.v";
