Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 28 22:24:51 2023
| Host         : LAPTOP-RP081SHI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file _Cnt_control_sets_placed.rpt
| Design       : _Cnt
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           18 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              17 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------+------------------+------------------+----------------+
|    Clock Signal   |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+----------------------+------------------+------------------+----------------+
|  clk1             | Led_P_i_1_n_0        |                  |                1 |              1 |
|  CLK_IBUF_BUFG    |                      |                  |                1 |              3 |
|  clk1             | cnt_count[4]_i_1_n_0 | RST_n_IBUF       |                1 |              5 |
|  CLK_IBUF_BUFG    |                      | sel_reg_n_0_[2]  |                4 |             11 |
|  clk1             | en_IBUF              | RST_n_IBUF       |                2 |             12 |
|  Mclock_IBUF_BUFG |                      |                  |                5 |             17 |
|  CLK_IBUF_BUFG    |                      | sel              |                6 |             20 |
|  CLK_IBUF_BUFG    |                      | clk1_i_1_n_0     |                8 |             32 |
+-------------------+----------------------+------------------+------------------+----------------+


