#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Oct  5 16:12:20 2017
# Process ID: 18375
# Current directory: /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1
# Command line: vivado -log red_pitaya_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace
# Log file: /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1/red_pitaya_top.vdi
# Journal file: /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source red_pitaya_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1118.883 ; gain = 21.023 ; free physical = 1958 ; free virtual = 5133
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.dcp' for cell 'ps/system_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc'
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/system_xlconstant_0.dcp' for cell 'ps/system_i/xlconstant'
INFO: [Netlist 29-17] Analyzing 1106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:225]
INFO: [Timing 38-2] Deriving generated clocks [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:225]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:225]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:225]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1991.539 ; gain = 503.508 ; free physical = 1150 ; free virtual = 4419
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_o]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:225]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:226]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:226]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:226]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:227]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:227]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:227]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:229]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:229]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_1x]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:229]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:230]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:230]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:230]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:231]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:231]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:231]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:232]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:232]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:232]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:233]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:233]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks pdm_clk]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:233]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:234]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:234]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:234]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:234]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:234]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:235]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:235]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:235]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:235]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:235]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.543 ; gain = 872.660 ; free physical = 1210 ; free virtual = 4456
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.555 ; gain = 32.012 ; free physical = 1201 ; free virtual = 4447
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e596c75e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2039.555 ; gain = 0.000 ; free physical = 1200 ; free virtual = 4446
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 660 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17ded5bb5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2039.555 ; gain = 0.000 ; free physical = 1193 ; free virtual = 4440
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 13 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aaa93144

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2039.555 ; gain = 0.000 ; free physical = 1190 ; free virtual = 4437
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 212 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1aaa93144

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2039.555 ; gain = 0.000 ; free physical = 1191 ; free virtual = 4439
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1aaa93144

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.555 ; gain = 0.000 ; free physical = 1191 ; free virtual = 4439
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2039.555 ; gain = 0.000 ; free physical = 1191 ; free virtual = 4439
Ending Logic Optimization Task | Checksum: 1aaa93144

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.555 ; gain = 0.000 ; free physical = 1191 ; free virtual = 4439

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for i_DNA
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 18 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 68 Total Ports: 144
Number of Flops added for Enable Generation: 7

Ending PowerOpt Patch Enables Task | Checksum: 26249877a

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1131 ; free virtual = 4390
Ending Power Optimization Task | Checksum: 26249877a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2319.148 ; gain = 279.594 ; free physical = 1149 ; free virtual = 4408
49 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2319.148 ; gain = 327.605 ; free physical = 1149 ; free virtual = 4408
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1146 ; free virtual = 4408
INFO: [Common 17-1381] The checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1/red_pitaya_top_opt.dcp' has been generated.
Command: report_drc -file red_pitaya_top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1/red_pitaya_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1139 ; free virtual = 4402
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 173abb6f3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1139 ; free virtual = 4402
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1144 ; free virtual = 4408

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8a855d49

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1122 ; free virtual = 4389

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f86598c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1096 ; free virtual = 4364

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f86598c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1096 ; free virtual = 4364
Phase 1 Placer Initialization | Checksum: f86598c2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2319.148 ; gain = 0.000 ; free physical = 1096 ; free virtual = 4364

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 190d8ff2f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1083 ; free virtual = 4353

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190d8ff2f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1083 ; free virtual = 4353

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159122db0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1077 ; free virtual = 4347

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cbc0ecf4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1077 ; free virtual = 4347

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d33dbfa6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1077 ; free virtual = 4347

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17c4c0ee0

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1078 ; free virtual = 4348

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13e23786d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1078 ; free virtual = 4348

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 194521530

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1070 ; free virtual = 4341

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 190d25a55

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1071 ; free virtual = 4342

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 190d25a55

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1071 ; free virtual = 4342

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 24231d652

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1073 ; free virtual = 4344
Phase 3 Detail Placement | Checksum: 24231d652

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1073 ; free virtual = 4344

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18ebed4a9

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-38] Processed net i_scope/i_dfilt1_chb/aa_mult_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18ebed4a9

Time (s): cpu = 00:01:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1073 ; free virtual = 4344
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.127. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22fff7673

Time (s): cpu = 00:02:00 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1072 ; free virtual = 4343
Phase 4.1 Post Commit Optimization | Checksum: 22fff7673

Time (s): cpu = 00:02:01 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1072 ; free virtual = 4343

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22fff7673

Time (s): cpu = 00:02:01 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1073 ; free virtual = 4345

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22fff7673

Time (s): cpu = 00:02:01 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1073 ; free virtual = 4345

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21cab9fb8

Time (s): cpu = 00:02:01 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1073 ; free virtual = 4345
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21cab9fb8

Time (s): cpu = 00:02:01 ; elapsed = 00:01:12 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1073 ; free virtual = 4344
Ending Placer Task | Checksum: 14c3775a6

Time (s): cpu = 00:02:01 ; elapsed = 00:01:12 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1082 ; free virtual = 4353
69 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:08 ; elapsed = 00:01:15 . Memory (MB): peak = 2335.156 ; gain = 16.008 ; free physical = 1082 ; free virtual = 4353
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 1061 ; free virtual = 4351
INFO: [Common 17-1381] The checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1/red_pitaya_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 1067 ; free virtual = 4344
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 1074 ; free virtual = 4351
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 1073 ; free virtual = 4350
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: adc06ef2 ConstDB: 0 ShapeSum: 9e7706b4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 30ef59d2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 988 ; free virtual = 4266

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 30ef59d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 989 ; free virtual = 4268

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 30ef59d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 974 ; free virtual = 4253

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 30ef59d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 974 ; free virtual = 4253
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ef148afe

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 954 ; free virtual = 4235
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.225 | TNS=-90.647| WHS=-0.358 | THS=-304.947|

Phase 2 Router Initialization | Checksum: 155bedc97

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 944 ; free virtual = 4235

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f7637376

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 871 ; free virtual = 4216

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1433
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.375 | TNS=-212.835| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 221851abb

Time (s): cpu = 00:02:26 ; elapsed = 00:01:17 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 805 ; free virtual = 4205

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.670 | TNS=-217.087| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2751e013e

Time (s): cpu = 00:02:30 ; elapsed = 00:01:20 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 804 ; free virtual = 4208
Phase 4 Rip-up And Reroute | Checksum: 2751e013e

Time (s): cpu = 00:02:30 ; elapsed = 00:01:20 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 804 ; free virtual = 4208

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26cb4c0fd

Time (s): cpu = 00:02:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 802 ; free virtual = 4209
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.260 | TNS=-191.076| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1fc8802fa

Time (s): cpu = 00:02:59 ; elapsed = 00:01:28 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 780 ; free virtual = 4192

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fc8802fa

Time (s): cpu = 00:02:59 ; elapsed = 00:01:28 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 780 ; free virtual = 4192
Phase 5 Delay and Skew Optimization | Checksum: 1fc8802fa

Time (s): cpu = 00:03:00 ; elapsed = 00:01:28 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 780 ; free virtual = 4192

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a6483c86

Time (s): cpu = 00:03:02 ; elapsed = 00:01:30 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 782 ; free virtual = 4192
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.232 | TNS=-172.730| WHS=-2.164 | THS=-58.873|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 11ee0b75d

Time (s): cpu = 00:03:49 ; elapsed = 00:01:44 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 766 ; free virtual = 4177
Phase 6.1 Hold Fix Iter | Checksum: 11ee0b75d

Time (s): cpu = 00:03:49 ; elapsed = 00:01:44 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 766 ; free virtual = 4177

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.376 | TNS=-175.322| WHS=-2.164 | THS=-58.870|

Phase 6.2 Additional Hold Fix | Checksum: 12350f201

Time (s): cpu = 00:04:25 ; elapsed = 00:01:56 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 760 ; free virtual = 4175
WARNING: [Route 35-468] The router encountered 3 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	i_pid/r01_reg[25]_i_10/I1
	i_pid/r01_reg[21]_i_4__0/I2
	i_pid/dac_dat_b_reg[13]_i_1/DI[1]

Phase 6 Post Hold Fix | Checksum: 12350f201

Time (s): cpu = 00:04:25 ; elapsed = 00:01:56 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 760 ; free virtual = 4175

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.0873 %
  Global Horizontal Routing Utilization  = 14.5184 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 19a8a4c2f

Time (s): cpu = 00:04:26 ; elapsed = 00:01:56 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 760 ; free virtual = 4175

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19a8a4c2f

Time (s): cpu = 00:04:26 ; elapsed = 00:01:56 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 759 ; free virtual = 4174

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c56d1d30

Time (s): cpu = 00:04:27 ; elapsed = 00:01:58 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 756 ; free virtual = 4173

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2070b7932

Time (s): cpu = 00:04:30 ; elapsed = 00:01:59 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 756 ; free virtual = 4176
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.376 | TNS=-175.322| WHS=-2.164 | THS=-58.870|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2070b7932

Time (s): cpu = 00:04:30 ; elapsed = 00:01:59 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 755 ; free virtual = 4176
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:30 ; elapsed = 00:01:59 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 809 ; free virtual = 4230

Routing Is Done.
83 Infos, 15 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:39 ; elapsed = 00:02:03 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 809 ; free virtual = 4230
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2335.156 ; gain = 0.000 ; free physical = 782 ; free virtual = 4229
INFO: [Common 17-1381] The checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1/red_pitaya_top_routed.dcp' has been generated.
Command: report_drc -file red_pitaya_top_drc_routed.rpt -pb red_pitaya_top_drc_routed.pb -rpx red_pitaya_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1/red_pitaya_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.176 ; gain = 37.020 ; free physical = 766 ; free virtual = 4211
Command: report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -rpx red_pitaya_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga/redpitaya.runs/impl_1/red_pitaya_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.176 ; gain = 0.000 ; free physical = 685 ; free virtual = 4132
Command: report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for i_DNA
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
91 Infos, 16 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2372.176 ; gain = 0.000 ; free physical = 665 ; free virtual = 4116
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 16:18:47 2017...
