Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\GitHub_MyRep\Alinx_AX309_RTC_UART\Main.vhd" into library work
Parsing entity <Main>.
INFO:HDLCompiler:1676 - "D:\GitHub_MyRep\Alinx_AX309_RTC_UART\Main.vhd" Line 41. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "D:\GitHub_MyRep\Alinx_AX309_RTC_UART\Main.vhd" Line 44. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Main> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "D:\GitHub_MyRep\Alinx_AX309_RTC_UART\Main.vhd".
    Found 17-bit register for signal <temp2>.
    Found 9-bit register for signal <temp3>.
    Found 10-bit register for signal <uart_br>.
    Found 1-bit register for signal <RTC_we>.
    Found 1-bit register for signal <RTC_clk>.
    Found 1-bit register for signal <RTC_En>.
    Found 28-bit register for signal <uart_timeout>.
    Found 1-bit register for signal <uart_tx_en>.
    Found 4-bit register for signal <uart_bit_cntr>.
    Found 6-bit register for signal <uart_byte_cntr>.
    Found 1-bit register for signal <TXD>.
    Found 8-bit register for signal <UART_TX_Buff>.
    Found 6-bit register for signal <sweeper>.
    Found 6-bit register for signal <Selected_digit>.
    Found 4-bit register for signal <bcd_S1>.
    Found 4-bit register for signal <bcd_S2>.
    Found 4-bit register for signal <bcd_M1>.
    Found 4-bit register for signal <bcd_M2>.
    Found 4-bit register for signal <bcd_H1>.
    Found 4-bit register for signal <bcd_H2>.
    Found 4-bit register for signal <bcd_hour1>.
    Found 4-bit register for signal <bcd_hour2>.
    Found 8-bit register for signal <addr>.
    Found 8-bit register for signal <value>.
    Found 1-bit register for signal <time_changed>.
    Found 4-bit register for signal <bcd_min1>.
    Found 4-bit register for signal <bcd_min2>.
    Found 4-bit register for signal <bcd_sec1>.
    Found 4-bit register for signal <bcd_sec2>.
    Found 7-bit register for signal <byte_cntr>.
    Found 8-bit register for signal <RTC_cmd>.
    Found 1-bit register for signal <RTC_Dout>.
    Found 8-bit register for signal <RTC_dat>.
    Found 24-bit register for signal <temp1>.
    Found 28-bit adder for signal <uart_timeout[27]_GND_5_o_add_21_OUT> created at line 135.
    Found 10-bit adder for signal <uart_br[9]_GND_5_o_add_24_OUT> created at line 141.
    Found 4-bit adder for signal <uart_bit_cntr[3]_GND_5_o_add_26_OUT> created at line 144.
    Found 6-bit adder for signal <uart_byte_cntr[5]_GND_5_o_add_30_OUT> created at line 151.
    Found 8-bit adder for signal <GND_5_o_GND_5_o_add_35_OUT> created at line 157.
    Found 8-bit adder for signal <GND_5_o_GND_5_o_add_37_OUT> created at line 159.
    Found 8-bit adder for signal <GND_5_o_GND_5_o_add_40_OUT> created at line 163.
    Found 8-bit adder for signal <GND_5_o_GND_5_o_add_42_OUT> created at line 165.
    Found 8-bit adder for signal <GND_5_o_GND_5_o_add_45_OUT> created at line 169.
    Found 8-bit adder for signal <GND_5_o_GND_5_o_add_47_OUT> created at line 171.
    Found 24-bit adder for signal <temp1[23]_GND_5_o_add_76_OUT> created at line 190.
    Found 17-bit adder for signal <temp2[16]_GND_5_o_add_77_OUT> created at line 191.
    Found 9-bit adder for signal <temp3[8]_GND_5_o_add_78_OUT> created at line 192.
    Found 4-bit adder for signal <bcd_hour1[3]_GND_5_o_add_90_OUT> created at line 211.
    Found 4-bit adder for signal <bcd_hour2[3]_GND_5_o_add_92_OUT> created at line 214.
    Found 4-bit adder for signal <bcd_min1[3]_GND_5_o_add_103_OUT> created at line 226.
    Found 4-bit adder for signal <bcd_min2[3]_GND_5_o_add_105_OUT> created at line 229.
    Found 7-bit adder for signal <byte_cntr[6]_GND_5_o_add_130_OUT> created at line 258.
    Found 7-bit adder for signal <byte_cntr[6]_GND_5_o_add_142_OUT> created at line 283.
    Found 16x7-bit Read Only RAM for signal <to_LED>
    Found 1-bit tristate buffer for signal <RTC_io> created at line 57
    Found 28-bit comparator greater for signal <GND_5_o_uart_timeout[27]_LessThan_23_o> created at line 136
    Found 10-bit comparator greater for signal <PWR_5_o_uart_br[9]_LessThan_26_o> created at line 142
    Found 4-bit comparator greater for signal <PWR_5_o_uart_bit_cntr[3]_LessThan_28_o> created at line 145
    Found 6-bit comparator lessequal for signal <n0029> created at line 147
    Found 4-bit comparator greater for signal <GND_5_o_uart_bit_cntr[3]_LessThan_63_o> created at line 182
    Found 4-bit comparator greater for signal <uart_bit_cntr[3]_PWR_5_o_LessThan_64_o> created at line 182
    Found 17-bit comparator greater for signal <n0092> created at line 195
    Found 24-bit comparator greater for signal <n0103> created at line 208
    Found 4-bit comparator greater for signal <PWR_5_o_bcd_hour1[3]_LessThan_92_o> created at line 212
    Found 4-bit comparator greater for signal <GND_5_o_bcd_hour1[3]_LessThan_97_o> created at line 216
    Found 4-bit comparator greater for signal <PWR_5_o_bcd_min1[3]_LessThan_105_o> created at line 227
    Found 4-bit comparator greater for signal <GND_5_o_bcd_min2[3]_LessThan_107_o> created at line 230
    Found 7-bit comparator greater for signal <GND_5_o_byte_cntr[6]_LessThan_136_o> created at line 267
    Found 7-bit comparator greater for signal <GND_5_o_byte_cntr[6]_LessThan_146_o> created at line 287
    Summary:
	inferred   1 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 212 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  77 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <Main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 1
 17-bit adder                                          : 1
 24-bit adder                                          : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 5
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 34
 1-bit register                                        : 7
 10-bit register                                       : 1
 17-bit register                                       : 1
 24-bit register                                       : 1
 28-bit register                                       : 1
 4-bit register                                        : 13
 6-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 14
 10-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 4-bit comparator greater                              : 7
 6-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 20
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 32
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <RTC_dat_0> of sequential type is unconnected in block <Main>.

Synthesizing (advanced) Unit <Main>.
The following registers are absorbed into counter <uart_timeout>: 1 register on signal <uart_timeout>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_to_LED> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD_input>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <to_LED>        |          |
    -----------------------------------------------------------------------
Unit <Main> synthesized (advanced).
WARNING:Xst:2677 - Node <RTC_dat_0> of sequential type is unconnected in block <Main>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 1
 17-bit adder                                          : 1
 24-bit adder                                          : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 5
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 28-bit up counter                                     : 1
# Registers                                            : 183
 Flip-Flops                                            : 183
# Comparators                                          : 14
 10-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 4-bit comparator greater                              : 7
 6-bit comparator lessequal                            : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 52
 10-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 20
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 27
 9-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <sweeper_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <Selected_digit_5> 
INFO:Xst:2261 - The FF/Latch <sweeper_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <Selected_digit_0> 
INFO:Xst:2261 - The FF/Latch <sweeper_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <Selected_digit_1> 
INFO:Xst:2261 - The FF/Latch <sweeper_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <Selected_digit_2> 
INFO:Xst:2261 - The FF/Latch <sweeper_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <Selected_digit_3> 
INFO:Xst:2261 - The FF/Latch <sweeper_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <Selected_digit_4> 
WARNING:Xst:1293 - FF/Latch <UART_TX_Buff_7> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Main> ...
WARNING:Xst:1293 - FF/Latch <uart_byte_cntr_5> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_0> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_3> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_4> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_5> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_6> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd_min2_3> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd_M2_3> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_7> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_0> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_3> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_4> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_5> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_6> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_7> (without init value) has a constant value of 1 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_byte_cntr_4> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_byte_cntr_5> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd_min2_3> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bcd_M2_3> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <uart_byte_cntr_4> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <UART_TX_Buff_6> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_timeout_27> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <temp2_0> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <temp1_0> <temp3_0> 
INFO:Xst:2261 - The FF/Latch <temp2_1> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <temp1_1> <temp3_1> 
INFO:Xst:2261 - The FF/Latch <temp2_2> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <temp1_2> <temp3_2> 
INFO:Xst:2261 - The FF/Latch <temp2_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <temp1_3> 
INFO:Xst:2261 - The FF/Latch <temp2_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <temp1_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 184
 Flip-Flops                                            : 184

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 663
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 52
#      LUT2                        : 66
#      LUT3                        : 17
#      LUT4                        : 55
#      LUT5                        : 65
#      LUT6                        : 207
#      MUXCY                       : 97
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 91
# FlipFlops/Latches                : 184
#      FD                          : 36
#      FDE                         : 66
#      FDR                         : 82
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      IOBUF                       : 1
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             184  out of  11440     1%  
 Number of Slice LUTs:                  465  out of   5720     8%  
    Number used as Logic:               465  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    545
   Number with an unused Flip Flop:     361  out of    545    66%  
   Number with an unused LUT:            80  out of    545    14%  
   Number of fully used LUT-FF pairs:   104  out of    545    19%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    186    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 184   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.206ns (Maximum Frequency: 70.395MHz)
   Minimum input arrival time before clock: 16.205ns
   Maximum output required time after clock: 9.550ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.206ns (frequency: 70.395MHz)
  Total number of paths / destination ports: 7471047 / 331
-------------------------------------------------------------------------
Delay:               14.206ns (Levels of Logic = 18)
  Source:            temp2_0 (FF)
  Destination:       bcd_hour1_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: temp2_0 to bcd_hour1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.525   1.039  temp2_0 (temp2_0)
     LUT2:I1->O            1   0.254   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_lut<0> (Madd_temp1[23]_GND_5_o_add_76_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<0> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<1> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<2> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<3> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<4> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<5> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<6> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<6>)
     XORCY:CI->O           2   0.206   0.954  Madd_temp1[23]_GND_5_o_add_76_OUT_xor<7> (temp1[23]_GND_5_o_add_76_OUT<7>)
     LUT3:I0->O            1   0.235   0.682  n010324 (n010323)
     LUT6:I5->O           15   0.254   1.155  n010325 (n010324)
     LUT6:I5->O            4   0.254   1.234  GND_5_o_byte_cntr[6]_LessThan_136_o13 (GND_5_o_byte_cntr[6]_LessThan_136_o12)
     LUT6:I1->O           18   0.254   1.235  GND_5_o_byte_cntr[6]_LessThan_136_o14 (GND_5_o_byte_cntr[6]_LessThan_136_o)
     LUT6:I5->O            8   0.254   0.944  Mmux_temp3[8]_GND_5_o_mux_140_OUT71 (temp3[8]_GND_5_o_mux_140_OUT<6>)
     LUT6:I5->O           18   0.254   1.235  GND_5_o_time_changed_AND_16_o1 (GND_5_o_time_changed_AND_16_o1)
     LUT6:I5->O           10   0.254   1.008  Mmux_byte_cntr[6]_byte_cntr[6]_mux_146_OUT71 (byte_cntr[6]_byte_cntr[6]_mux_146_OUT<6>)
     LUT5:I4->O           11   0.254   1.039  GND_5_o_byte_cntr[6]_equal_150_o<6>1 (GND_5_o_byte_cntr[6]_equal_150_o<6>1)
     LUT6:I5->O            1   0.254   0.000  Mmux_RTC_cmd[7]_GND_5_o_mux_160_OUT1151 (bcd_min2[3]_bcd_min2[3]_mux_165_OUT<2>)
     FDE:D                     0.074          bcd_min2_2
    ----------------------------------------
    Total                     14.206ns (3.680ns logic, 10.525ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7189469 / 228
-------------------------------------------------------------------------
Offset:              16.205ns (Levels of Logic = 19)
  Source:            reset (PAD)
  Destination:       bcd_hour1_1 (FF)
  Destination Clock: clk rising

  Data Path: reset to bcd_hour1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            90   1.328   2.239  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.250   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_lut<0> (Madd_temp1[23]_GND_5_o_add_76_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<0> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<1> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<2> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<3> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<4> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<5> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_temp1[23]_GND_5_o_add_76_OUT_cy<6> (Madd_temp1[23]_GND_5_o_add_76_OUT_cy<6>)
     XORCY:CI->O           2   0.206   0.954  Madd_temp1[23]_GND_5_o_add_76_OUT_xor<7> (temp1[23]_GND_5_o_add_76_OUT<7>)
     LUT3:I0->O            1   0.235   0.682  n010324 (n010323)
     LUT6:I5->O           15   0.254   1.155  n010325 (n010324)
     LUT6:I5->O            4   0.254   1.234  GND_5_o_byte_cntr[6]_LessThan_136_o13 (GND_5_o_byte_cntr[6]_LessThan_136_o12)
     LUT6:I1->O           18   0.254   1.235  GND_5_o_byte_cntr[6]_LessThan_136_o14 (GND_5_o_byte_cntr[6]_LessThan_136_o)
     LUT6:I5->O            8   0.254   0.944  Mmux_temp3[8]_GND_5_o_mux_140_OUT71 (temp3[8]_GND_5_o_mux_140_OUT<6>)
     LUT6:I5->O           18   0.254   1.235  GND_5_o_time_changed_AND_16_o1 (GND_5_o_time_changed_AND_16_o1)
     LUT6:I5->O           10   0.254   1.008  Mmux_byte_cntr[6]_byte_cntr[6]_mux_146_OUT71 (byte_cntr[6]_byte_cntr[6]_mux_146_OUT<6>)
     LUT5:I4->O           11   0.254   1.039  GND_5_o_byte_cntr[6]_equal_150_o<6>1 (GND_5_o_byte_cntr[6]_equal_150_o<6>1)
     LUT6:I5->O            1   0.254   0.000  Mmux_RTC_cmd[7]_GND_5_o_mux_160_OUT1151 (bcd_min2[3]_bcd_min2[3]_mux_165_OUT<2>)
     FDE:D                     0.074          bcd_min2_2
    ----------------------------------------
    Total                     16.205ns (4.479ns logic, 11.725ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 577 / 18
-------------------------------------------------------------------------
Offset:              9.550ns (Levels of Logic = 5)
  Source:            sweeper_5 (FF)
  Destination:       to_LED<6> (PAD)
  Source Clock:      clk rising

  Data Path: sweeper_5 to to_LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.525   1.236  sweeper_5 (sweeper_5)
     LUT3:I0->O            6   0.235   1.331  PWR_5_o_Selected_digit[5]_equal_10_o<5>11 (PWR_5_o_Selected_digit[5]_equal_10_o<5>1)
     LUT6:I0->O            1   0.254   0.682  BCD_input<2>1 (BCD_input<2>1)
     LUT6:I5->O            7   0.254   1.186  BCD_input<2>4 (BCD_input<2>)
     LUT4:I0->O            1   0.254   0.681  Mram_to_LED51 (to_LED_5_OBUF)
     OBUF:I->O                 2.912          to_LED_5_OBUF (to_LED<5>)
    ----------------------------------------
    Total                      9.550ns (4.434ns logic, 5.116ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.206|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.75 secs
 
--> 

Total memory usage is 4510624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :   13 (   0 filtered)

