vendor_name = ModelSim
source_file = 1, C:/Users/felli/Repositorio GitHub/VHDLDoc/Lista2/questao004/teste.vhd
source_file = 1, C:/Users/felli/Repositorio GitHub/VHDLDoc/Lista2/questao004/Waveform.vwf
source_file = 1, C:/Users/felli/Repositorio GitHub/VHDLDoc/Lista2/questao004/db/teste.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = teste
instance = comp, \B~I , B, teste, 1
instance = comp, \A~I , A, teste, 1
instance = comp, \C~I , C, teste, 1
instance = comp, \y~0 , y~0, teste, 1
instance = comp, \y~I , y, teste, 1
