
MobRob_Steering_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a158  10001000  10001000  00001000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  1000b158  1000b158  0000b158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .VENEER_Code  00000144  2000000c  1000b160  0001000c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 Stack         00000400  20000150  00000000  00000150  2**0
                  ALLOC
  4 .data         00000314  20000550  1000b2a4  00010550  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000001dc  20000864  00000714  00010864  2**2
                  ALLOC
  6 .no_init      00000004  20003ffc  00003eac  00000150  2**2
                  ALLOC
  7 .debug_aranges 00000fb0  00000000  00000000  00010868  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001d737  00000000  00000000  00011818  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004971  00000000  00000000  0002ef4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000abb3  00000000  00000000  000338c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000037bc  00000000  00000000  0003e474  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000097ab  00000000  00000000  00041c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00004da9  00000000  00000000  0004b3db  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c78  00000000  00000000  00050188  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 00000fce  00000000  00000000  00050e00  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	50 05 00 20 1d 10 00 10 00 00 00 00 9d 10 00 10     P.. ............
10001010:	00 18 04 00 00 01 00 00 00 00 00 80                 ............

1000101c <Reset_Handler>:
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
1000101c:	4911      	ldr	r1, [pc, #68]	; (10001064 <__copy_data+0xe>)
	ldr	r2, =VeneerStart
1000101e:	4a12      	ldr	r2, [pc, #72]	; (10001068 <__copy_data+0x12>)
	ldr	r3, =VeneerEnd
10001020:	4b12      	ldr	r3, [pc, #72]	; (1000106c <__copy_data+0x16>)
	bl  __copy_data
10001022:	f000 f818 	bl	10001056 <__copy_data>

    ldr  r0, =SystemInit
10001026:	4812      	ldr	r0, [pc, #72]	; (10001070 <__copy_data+0x1a>)
    blx  r0
10001028:	4780      	blx	r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
1000102a:	4912      	ldr	r1, [pc, #72]	; (10001074 <__copy_data+0x1e>)
	ldr	r2, =__data_start
1000102c:	4a12      	ldr	r2, [pc, #72]	; (10001078 <__copy_data+0x22>)
	ldr	r3, =__data_end
1000102e:	4b13      	ldr	r3, [pc, #76]	; (1000107c <__copy_data+0x26>)
	bl  __copy_data
10001030:	f000 f811 	bl	10001056 <__copy_data>

/* RAM code */
	ldr	r1, =__ram_code_load
10001034:	4912      	ldr	r1, [pc, #72]	; (10001080 <__copy_data+0x2a>)
	ldr	r2, =__ram_code_start
10001036:	4a13      	ldr	r2, [pc, #76]	; (10001084 <__copy_data+0x2e>)
	ldr	r3, =__ram_code_end
10001038:	4b13      	ldr	r3, [pc, #76]	; (10001088 <__copy_data+0x32>)
	bl  __copy_data
1000103a:	f000 f80c 	bl	10001056 <__copy_data>
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000103e:	4913      	ldr	r1, [pc, #76]	; (1000108c <__copy_data+0x36>)
	ldr	r2, =__bss_end
10001040:	4a13      	ldr	r2, [pc, #76]	; (10001090 <__copy_data+0x3a>)

	movs	r0, 0
10001042:	2000      	movs	r0, #0

	subs	r2, r1
10001044:	1a52      	subs	r2, r2, r1
	ble	.L_loop3_done
10001046:	dd02      	ble.n	1000104e <Reset_Handler+0x32>

.L_loop3:
	subs	r2, #4
10001048:	3a04      	subs	r2, #4
	str	r0, [r1, r2]
1000104a:	5088      	str	r0, [r1, r2]
	bgt	.L_loop3
1000104c:	dcfc      	bgt.n	10001048 <Reset_Handler+0x2c>
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x3e>)
    blx  r0
10001050:	4780      	blx	r0
#endif

    ldr  r0, =main
10001052:	4811      	ldr	r0, [pc, #68]	; (10001098 <__copy_data+0x42>)
    blx  r0
10001054:	4780      	blx	r0

10001056 <__copy_data>:
 *    r3: end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 *  Uses r0
 */
	subs	r3, r2
10001056:	1a9b      	subs	r3, r3, r2
	ble	.L_loop_done
10001058:	dd03      	ble.n	10001062 <__copy_data+0xc>

.L_loop:
	subs	r3, #4
1000105a:	3b04      	subs	r3, #4
	ldr	r0, [r1,r3]
1000105c:	58c8      	ldr	r0, [r1, r3]
	str	r0, [r2,r3]
1000105e:	50d0      	str	r0, [r2, r3]
	bgt	.L_loop
10001060:	dcfb      	bgt.n	1000105a <__copy_data+0x4>

.L_loop_done:
	bx  lr
10001062:	4770      	bx	lr
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001064:	1000b160 	.word	0x1000b160
	ldr	r2, =VeneerStart
10001068:	2000000c 	.word	0x2000000c
	ldr	r3, =VeneerEnd
1000106c:	20000150 	.word	0x20000150
	bl  __copy_data

    ldr  r0, =SystemInit
10001070:	100010a1 	.word	0x100010a1
    blx  r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001074:	1000b2a4 	.word	0x1000b2a4
	ldr	r2, =__data_start
10001078:	20000550 	.word	0x20000550
	ldr	r3, =__data_end
1000107c:	20000864 	.word	0x20000864
	bl  __copy_data

/* RAM code */
	ldr	r1, =__ram_code_load
10001080:	1000b5b8 	.word	0x1000b5b8
	ldr	r2, =__ram_code_start
10001084:	20000864 	.word	0x20000864
	ldr	r3, =__ram_code_end
10001088:	20000864 	.word	0x20000864
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000108c:	20000864 	.word	0x20000864
	ldr	r2, =__bss_end
10001090:	20000a3c 	.word	0x20000a3c
	bgt	.L_loop3
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
10001094:	1000aaad 	.word	0x1000aaad
    blx  r0
#endif

    ldr  r0, =main
10001098:	100061d5 	.word	0x100061d5

1000109c <HardFault_Handler>:
    
    .thumb_func
    .weak Default_handler
    .type Default_handler, %function
Default_Handler:
    b  .
1000109c:	e7fe      	b.n	1000109c <HardFault_Handler>
	...

100010a0 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
100010a0:	b580      	push	{r7, lr}
100010a2:	af00      	add	r7, sp, #0
  SystemCoreSetup();
100010a4:	f002 f992 	bl	100033cc <SystemCoreSetup>
  SystemCoreClockSetup();
100010a8:	f002 f9de 	bl	10003468 <SystemCoreClockSetup>
}
100010ac:	46bd      	mov	sp, r7
100010ae:	bd80      	pop	{r7, pc}

100010b0 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
100010b0:	b580      	push	{r7, lr}
100010b2:	af00      	add	r7, sp, #0
  static uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
100010b4:	4b2a      	ldr	r3, [pc, #168]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010b6:	681a      	ldr	r2, [r3, #0]
100010b8:	23ff      	movs	r3, #255	; 0xff
100010ba:	021b      	lsls	r3, r3, #8
100010bc:	4013      	ands	r3, r2
100010be:	0a1a      	lsrs	r2, r3, #8
100010c0:	4b28      	ldr	r3, [pc, #160]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010c2:	601a      	str	r2, [r3, #0]

  if (IDIV != 0)
100010c4:	4b27      	ldr	r3, [pc, #156]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010c6:	681b      	ldr	r3, [r3, #0]
100010c8:	2b00      	cmp	r3, #0
100010ca:	d037      	beq.n	1000113c <SystemCoreClockUpdate+0x8c>
  {
    FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
100010cc:	4b24      	ldr	r3, [pc, #144]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010ce:	681b      	ldr	r3, [r3, #0]
100010d0:	22ff      	movs	r2, #255	; 0xff
100010d2:	401a      	ands	r2, r3
100010d4:	4b24      	ldr	r3, [pc, #144]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010d6:	601a      	str	r2, [r3, #0]
    FDIV |= ((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_FDIV_Msk) << 8;
100010d8:	4b21      	ldr	r3, [pc, #132]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010da:	69db      	ldr	r3, [r3, #28]
100010dc:	2203      	movs	r2, #3
100010de:	4013      	ands	r3, r2
100010e0:	021a      	lsls	r2, r3, #8
100010e2:	4b21      	ldr	r3, [pc, #132]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010e4:	681b      	ldr	r3, [r3, #0]
100010e6:	431a      	orrs	r2, r3
100010e8:	4b1f      	ldr	r3, [pc, #124]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010ea:	601a      	str	r2, [r3, #0]
    
    /* Fractional divider is enabled and used */
    if (((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_DCLKSEL_Msk) == 0U)
100010ec:	4b1c      	ldr	r3, [pc, #112]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010ee:	69da      	ldr	r2, [r3, #28]
100010f0:	2380      	movs	r3, #128	; 0x80
100010f2:	009b      	lsls	r3, r3, #2
100010f4:	4013      	ands	r3, r2
100010f6:	d10e      	bne.n	10001116 <SystemCoreClockUpdate+0x66>
    {
       SystemCoreClock = ((uint32_t)((DCO1_FREQUENCY << 6U) / ((IDIV << 10) + FDIV))) << 4U;
100010f8:	4b1a      	ldr	r3, [pc, #104]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010fa:	681b      	ldr	r3, [r3, #0]
100010fc:	029a      	lsls	r2, r3, #10
100010fe:	4b1a      	ldr	r3, [pc, #104]	; (10001168 <SystemCoreClockUpdate+0xb8>)
10001100:	681b      	ldr	r3, [r3, #0]
10001102:	18d3      	adds	r3, r2, r3
10001104:	4819      	ldr	r0, [pc, #100]	; (1000116c <SystemCoreClockUpdate+0xbc>)
10001106:	1c19      	adds	r1, r3, #0
10001108:	f001 fa86 	bl	10002618 <__aeabi_uidiv>
1000110c:	1c03      	adds	r3, r0, #0
1000110e:	011a      	lsls	r2, r3, #4
10001110:	4b17      	ldr	r3, [pc, #92]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001112:	601a      	str	r2, [r3, #0]
10001114:	e021      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
    else
    {
       SystemCoreClock = ((uint32_t)((OSCHP_GetFrequency() << 6U) / ((IDIV << 10) + FDIV))) << 4U;
10001116:	f000 f82f 	bl	10001178 <OSCHP_GetFrequency>
1000111a:	1c03      	adds	r3, r0, #0
1000111c:	0199      	lsls	r1, r3, #6
1000111e:	4b11      	ldr	r3, [pc, #68]	; (10001164 <SystemCoreClockUpdate+0xb4>)
10001120:	681b      	ldr	r3, [r3, #0]
10001122:	029a      	lsls	r2, r3, #10
10001124:	4b10      	ldr	r3, [pc, #64]	; (10001168 <SystemCoreClockUpdate+0xb8>)
10001126:	681b      	ldr	r3, [r3, #0]
10001128:	18d3      	adds	r3, r2, r3
1000112a:	1c08      	adds	r0, r1, #0
1000112c:	1c19      	adds	r1, r3, #0
1000112e:	f001 fa73 	bl	10002618 <__aeabi_uidiv>
10001132:	1c03      	adds	r3, r0, #0
10001134:	011a      	lsls	r2, r3, #4
10001136:	4b0e      	ldr	r3, [pc, #56]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001138:	601a      	str	r2, [r3, #0]
1000113a:	e00e      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
  }
  else
  {
    /* Fractional divider bypassed. */
    if (((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_DCLKSEL_Msk) == 0U)
1000113c:	4b08      	ldr	r3, [pc, #32]	; (10001160 <SystemCoreClockUpdate+0xb0>)
1000113e:	69da      	ldr	r2, [r3, #28]
10001140:	2380      	movs	r3, #128	; 0x80
10001142:	009b      	lsls	r3, r3, #2
10001144:	4013      	ands	r3, r2
10001146:	d103      	bne.n	10001150 <SystemCoreClockUpdate+0xa0>
    {
        SystemCoreClock = DCO1_FREQUENCY;
10001148:	4b09      	ldr	r3, [pc, #36]	; (10001170 <SystemCoreClockUpdate+0xc0>)
1000114a:	4a0a      	ldr	r2, [pc, #40]	; (10001174 <SystemCoreClockUpdate+0xc4>)
1000114c:	601a      	str	r2, [r3, #0]
1000114e:	e004      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
    else
    {
        SystemCoreClock = OSCHP_GetFrequency();
10001150:	f000 f812 	bl	10001178 <OSCHP_GetFrequency>
10001154:	1c02      	adds	r2, r0, #0
10001156:	4b06      	ldr	r3, [pc, #24]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001158:	601a      	str	r2, [r3, #0]
    }
  }
}
1000115a:	46bd      	mov	sp, r7
1000115c:	bd80      	pop	{r7, pc}
1000115e:	46c0      	nop			; (mov r8, r8)
10001160:	40010300 	.word	0x40010300
10001164:	20000864 	.word	0x20000864
10001168:	20000868 	.word	0x20000868
1000116c:	b71b0000 	.word	0xb71b0000
10001170:	20003ffc 	.word	0x20003ffc
10001174:	02dc6c00 	.word	0x02dc6c00

10001178 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
10001178:	b580      	push	{r7, lr}
1000117a:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
1000117c:	4b01      	ldr	r3, [pc, #4]	; (10001184 <OSCHP_GetFrequency+0xc>)
}
1000117e:	1c18      	adds	r0, r3, #0
10001180:	46bd      	mov	sp, r7
10001182:	bd80      	pop	{r7, pc}
10001184:	01312d00 	.word	0x01312d00

10001188 <XMC_ERU_Enable>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_ERU_Enable(XMC_ERU_t *const eru)
{
10001188:	b580      	push	{r7, lr}
1000118a:	b082      	sub	sp, #8
1000118c:	af00      	add	r7, sp, #0
1000118e:	6078      	str	r0, [r7, #4]
  XMC_UNUSED_ARG(eru);
}
10001190:	46bd      	mov	sp, r7
10001192:	b002      	add	sp, #8
10001194:	bd80      	pop	{r7, pc}
10001196:	46c0      	nop			; (mov r8, r8)

10001198 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
10001198:	b590      	push	{r4, r7, lr}
1000119a:	b085      	sub	sp, #20
1000119c:	af00      	add	r7, sp, #0
1000119e:	60f8      	str	r0, [r7, #12]
100011a0:	607a      	str	r2, [r7, #4]
100011a2:	230b      	movs	r3, #11
100011a4:	18fb      	adds	r3, r7, r3
100011a6:	1c0a      	adds	r2, r1, #0
100011a8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
  XMC_ASSERT("XMC_GPIO_Init: Invalid input hysteresis", XMC_GPIO_CHECK_INPUT_HYSTERESIS(config->input_hysteresis));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
100011aa:	230b      	movs	r3, #11
100011ac:	18fb      	adds	r3, r7, r3
100011ae:	781b      	ldrb	r3, [r3, #0]
100011b0:	089b      	lsrs	r3, r3, #2
100011b2:	b2db      	uxtb	r3, r3
100011b4:	1c18      	adds	r0, r3, #0
100011b6:	230b      	movs	r3, #11
100011b8:	18fb      	adds	r3, r7, r3
100011ba:	781b      	ldrb	r3, [r3, #0]
100011bc:	089b      	lsrs	r3, r3, #2
100011be:	b2db      	uxtb	r3, r3
100011c0:	1c1a      	adds	r2, r3, #0
100011c2:	68fb      	ldr	r3, [r7, #12]
100011c4:	3204      	adds	r2, #4
100011c6:	0092      	lsls	r2, r2, #2
100011c8:	58d3      	ldr	r3, [r2, r3]
100011ca:	220b      	movs	r2, #11
100011cc:	18ba      	adds	r2, r7, r2
100011ce:	7812      	ldrb	r2, [r2, #0]
100011d0:	2103      	movs	r1, #3
100011d2:	400a      	ands	r2, r1
100011d4:	00d2      	lsls	r2, r2, #3
100011d6:	1c11      	adds	r1, r2, #0
100011d8:	22fc      	movs	r2, #252	; 0xfc
100011da:	408a      	lsls	r2, r1
100011dc:	43d2      	mvns	r2, r2
100011de:	401a      	ands	r2, r3
100011e0:	1c11      	adds	r1, r2, #0
100011e2:	68fb      	ldr	r3, [r7, #12]
100011e4:	1d02      	adds	r2, r0, #4
100011e6:	0092      	lsls	r2, r2, #2
100011e8:	50d1      	str	r1, [r2, r3]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
100011ea:	68fb      	ldr	r3, [r7, #12]
100011ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
100011ee:	220b      	movs	r2, #11
100011f0:	18ba      	adds	r2, r7, r2
100011f2:	7812      	ldrb	r2, [r2, #0]
100011f4:	0052      	lsls	r2, r2, #1
100011f6:	1c11      	adds	r1, r2, #0
100011f8:	2203      	movs	r2, #3
100011fa:	408a      	lsls	r2, r1
100011fc:	43d2      	mvns	r2, r2
100011fe:	401a      	ands	r2, r3
10001200:	68fb      	ldr	r3, [r7, #12]
10001202:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set input hysteresis */
  port->PHCR[(uint32_t)pin >> 3U] &= ~(uint32_t)((uint32_t)PORT_PHCR_Msk << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U)));
10001204:	230b      	movs	r3, #11
10001206:	18fb      	adds	r3, r7, r3
10001208:	781b      	ldrb	r3, [r3, #0]
1000120a:	08db      	lsrs	r3, r3, #3
1000120c:	b2db      	uxtb	r3, r3
1000120e:	1c18      	adds	r0, r3, #0
10001210:	230b      	movs	r3, #11
10001212:	18fb      	adds	r3, r7, r3
10001214:	781b      	ldrb	r3, [r3, #0]
10001216:	08db      	lsrs	r3, r3, #3
10001218:	b2db      	uxtb	r3, r3
1000121a:	1c1a      	adds	r2, r3, #0
1000121c:	68fb      	ldr	r3, [r7, #12]
1000121e:	3210      	adds	r2, #16
10001220:	0092      	lsls	r2, r2, #2
10001222:	58d3      	ldr	r3, [r2, r3]
10001224:	220b      	movs	r2, #11
10001226:	18ba      	adds	r2, r7, r2
10001228:	7812      	ldrb	r2, [r2, #0]
1000122a:	2107      	movs	r1, #7
1000122c:	400a      	ands	r2, r1
1000122e:	0092      	lsls	r2, r2, #2
10001230:	1c11      	adds	r1, r2, #0
10001232:	2204      	movs	r2, #4
10001234:	408a      	lsls	r2, r1
10001236:	43d2      	mvns	r2, r2
10001238:	401a      	ands	r2, r3
1000123a:	1c11      	adds	r1, r2, #0
1000123c:	68fb      	ldr	r3, [r7, #12]
1000123e:	1c02      	adds	r2, r0, #0
10001240:	3210      	adds	r2, #16
10001242:	0092      	lsls	r2, r2, #2
10001244:	50d1      	str	r1, [r2, r3]
  port->PHCR[(uint32_t)pin >> 3U] |= (uint32_t)config->input_hysteresis << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U));
10001246:	230b      	movs	r3, #11
10001248:	18fb      	adds	r3, r7, r3
1000124a:	781b      	ldrb	r3, [r3, #0]
1000124c:	08db      	lsrs	r3, r3, #3
1000124e:	b2db      	uxtb	r3, r3
10001250:	1c18      	adds	r0, r3, #0
10001252:	230b      	movs	r3, #11
10001254:	18fb      	adds	r3, r7, r3
10001256:	781b      	ldrb	r3, [r3, #0]
10001258:	08db      	lsrs	r3, r3, #3
1000125a:	b2db      	uxtb	r3, r3
1000125c:	1c1a      	adds	r2, r3, #0
1000125e:	68fb      	ldr	r3, [r7, #12]
10001260:	3210      	adds	r2, #16
10001262:	0092      	lsls	r2, r2, #2
10001264:	58d2      	ldr	r2, [r2, r3]
10001266:	687b      	ldr	r3, [r7, #4]
10001268:	785b      	ldrb	r3, [r3, #1]
1000126a:	1c1c      	adds	r4, r3, #0
1000126c:	230b      	movs	r3, #11
1000126e:	18fb      	adds	r3, r7, r3
10001270:	781b      	ldrb	r3, [r3, #0]
10001272:	2107      	movs	r1, #7
10001274:	400b      	ands	r3, r1
10001276:	009b      	lsls	r3, r3, #2
10001278:	409c      	lsls	r4, r3
1000127a:	1c23      	adds	r3, r4, #0
1000127c:	431a      	orrs	r2, r3
1000127e:	1c11      	adds	r1, r2, #0
10001280:	68fb      	ldr	r3, [r7, #12]
10001282:	1c02      	adds	r2, r0, #0
10001284:	3210      	adds	r2, #16
10001286:	0092      	lsls	r2, r2, #2
10001288:	50d1      	str	r1, [r2, r3]

  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
1000128a:	68fb      	ldr	r3, [r7, #12]
1000128c:	4a20      	ldr	r2, [pc, #128]	; (10001310 <XMC_GPIO_Init+0x178>)
1000128e:	4293      	cmp	r3, r2
10001290:	d10b      	bne.n	100012aa <XMC_GPIO_Init+0x112>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
10001292:	68fb      	ldr	r3, [r7, #12]
10001294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10001296:	220b      	movs	r2, #11
10001298:	18ba      	adds	r2, r7, r2
1000129a:	7812      	ldrb	r2, [r2, #0]
1000129c:	2101      	movs	r1, #1
1000129e:	4091      	lsls	r1, r2
100012a0:	1c0a      	adds	r2, r1, #0
100012a2:	43d2      	mvns	r2, r2
100012a4:	401a      	ands	r2, r3
100012a6:	68fb      	ldr	r3, [r7, #12]
100012a8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if ((config->mode & XMC_GPIO_MODE_OE) != 0)
100012aa:	687b      	ldr	r3, [r7, #4]
100012ac:	781b      	ldrb	r3, [r3, #0]
100012ae:	b2db      	uxtb	r3, r3
100012b0:	b25b      	sxtb	r3, r3
100012b2:	2b00      	cmp	r3, #0
100012b4:	da07      	bge.n	100012c6 <XMC_GPIO_Init+0x12e>
  {
    /* If output is enabled */

    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
100012b6:	687b      	ldr	r3, [r7, #4]
100012b8:	685a      	ldr	r2, [r3, #4]
100012ba:	230b      	movs	r3, #11
100012bc:	18fb      	adds	r3, r7, r3
100012be:	781b      	ldrb	r3, [r3, #0]
100012c0:	409a      	lsls	r2, r3
100012c2:	68fb      	ldr	r3, [r7, #12]
100012c4:	605a      	str	r2, [r3, #4]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << (PORT_IOCR_PC_Size * (pin & 0x3U));
100012c6:	230b      	movs	r3, #11
100012c8:	18fb      	adds	r3, r7, r3
100012ca:	781b      	ldrb	r3, [r3, #0]
100012cc:	089b      	lsrs	r3, r3, #2
100012ce:	b2db      	uxtb	r3, r3
100012d0:	1c18      	adds	r0, r3, #0
100012d2:	230b      	movs	r3, #11
100012d4:	18fb      	adds	r3, r7, r3
100012d6:	781b      	ldrb	r3, [r3, #0]
100012d8:	089b      	lsrs	r3, r3, #2
100012da:	b2db      	uxtb	r3, r3
100012dc:	1c1a      	adds	r2, r3, #0
100012de:	68fb      	ldr	r3, [r7, #12]
100012e0:	3204      	adds	r2, #4
100012e2:	0092      	lsls	r2, r2, #2
100012e4:	58d2      	ldr	r2, [r2, r3]
100012e6:	687b      	ldr	r3, [r7, #4]
100012e8:	781b      	ldrb	r3, [r3, #0]
100012ea:	1c1c      	adds	r4, r3, #0
100012ec:	230b      	movs	r3, #11
100012ee:	18fb      	adds	r3, r7, r3
100012f0:	781b      	ldrb	r3, [r3, #0]
100012f2:	2103      	movs	r1, #3
100012f4:	400b      	ands	r3, r1
100012f6:	00db      	lsls	r3, r3, #3
100012f8:	409c      	lsls	r4, r3
100012fa:	1c23      	adds	r3, r4, #0
100012fc:	431a      	orrs	r2, r3
100012fe:	1c11      	adds	r1, r2, #0
10001300:	68fb      	ldr	r3, [r7, #12]
10001302:	1d02      	adds	r2, r0, #4
10001304:	0092      	lsls	r2, r2, #2
10001306:	50d1      	str	r1, [r2, r3]
}
10001308:	46bd      	mov	sp, r7
1000130a:	b005      	add	sp, #20
1000130c:	bd90      	pop	{r4, r7, pc}
1000130e:	46c0      	nop			; (mov r8, r8)
10001310:	40040200 	.word	0x40040200

10001314 <XMC_SCU_INTERRUPT_EnableEvent>:
}
#endif

/* API to enable the SCU event */
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
10001314:	b5b0      	push	{r4, r5, r7, lr}
10001316:	b082      	sub	sp, #8
10001318:	af00      	add	r7, sp, #0
1000131a:	6038      	str	r0, [r7, #0]
1000131c:	6079      	str	r1, [r7, #4]
  SCU_INTERRUPT->SRMSK |= (uint32_t)event;
1000131e:	4b09      	ldr	r3, [pc, #36]	; (10001344 <XMC_SCU_INTERRUPT_EnableEvent+0x30>)
10001320:	4a08      	ldr	r2, [pc, #32]	; (10001344 <XMC_SCU_INTERRUPT_EnableEvent+0x30>)
10001322:	6851      	ldr	r1, [r2, #4]
10001324:	683a      	ldr	r2, [r7, #0]
10001326:	430a      	orrs	r2, r1
10001328:	605a      	str	r2, [r3, #4]
#if UC_SERIES == XMC14
  SCU_INTERRUPT->SRMSK1 |= (uint32_t)(event >> 32U);
1000132a:	4b06      	ldr	r3, [pc, #24]	; (10001344 <XMC_SCU_INTERRUPT_EnableEvent+0x30>)
1000132c:	4a05      	ldr	r2, [pc, #20]	; (10001344 <XMC_SCU_INTERRUPT_EnableEvent+0x30>)
1000132e:	6a52      	ldr	r2, [r2, #36]	; 0x24
10001330:	6879      	ldr	r1, [r7, #4]
10001332:	000c      	movs	r4, r1
10001334:	2100      	movs	r1, #0
10001336:	1c0d      	adds	r5, r1, #0
10001338:	1c21      	adds	r1, r4, #0
1000133a:	430a      	orrs	r2, r1
1000133c:	625a      	str	r2, [r3, #36]	; 0x24
#endif
}
1000133e:	46bd      	mov	sp, r7
10001340:	b002      	add	sp, #8
10001342:	bdb0      	pop	{r4, r5, r7, pc}
10001344:	40010038 	.word	0x40010038

10001348 <XMC_SCU_INTERUPT_GetEventStatus>:
#endif
}

/* API to get the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
10001348:	b5b0      	push	{r4, r5, r7, lr}
1000134a:	b082      	sub	sp, #8
1000134c:	af00      	add	r7, sp, #0
  XMC_SCU_INTERRUPT_EVENT_t tmp;

  tmp = SCU_INTERRUPT->SRRAW;
1000134e:	4b0e      	ldr	r3, [pc, #56]	; (10001388 <XMC_SCU_INTERUPT_GetEventStatus+0x40>)
10001350:	681b      	ldr	r3, [r3, #0]
10001352:	603b      	str	r3, [r7, #0]
10001354:	2300      	movs	r3, #0
10001356:	607b      	str	r3, [r7, #4]
#if UC_SERIES == XMC14
  tmp |= ((int64_t)SCU_INTERRUPT->SRRAW1 << 32U);
10001358:	4b0b      	ldr	r3, [pc, #44]	; (10001388 <XMC_SCU_INTERUPT_GetEventStatus+0x40>)
1000135a:	6a1b      	ldr	r3, [r3, #32]
1000135c:	1c1c      	adds	r4, r3, #0
1000135e:	2300      	movs	r3, #0
10001360:	1c1d      	adds	r5, r3, #0
10001362:	0022      	movs	r2, r4
10001364:	2300      	movs	r3, #0
10001366:	1c19      	adds	r1, r3, #0
10001368:	1c0b      	adds	r3, r1, #0
1000136a:	1c14      	adds	r4, r2, #0
1000136c:	683a      	ldr	r2, [r7, #0]
1000136e:	431a      	orrs	r2, r3
10001370:	603a      	str	r2, [r7, #0]
10001372:	687a      	ldr	r2, [r7, #4]
10001374:	4322      	orrs	r2, r4
10001376:	1c13      	adds	r3, r2, #0
10001378:	607b      	str	r3, [r7, #4]
#endif
  return (tmp);
1000137a:	683b      	ldr	r3, [r7, #0]
1000137c:	687c      	ldr	r4, [r7, #4]
}
1000137e:	1c18      	adds	r0, r3, #0
10001380:	1c21      	adds	r1, r4, #0
10001382:	46bd      	mov	sp, r7
10001384:	b002      	add	sp, #8
10001386:	bdb0      	pop	{r4, r5, r7, pc}
10001388:	40010038 	.word	0x40010038

1000138c <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
1000138c:	b5b0      	push	{r4, r5, r7, lr}
1000138e:	b082      	sub	sp, #8
10001390:	af00      	add	r7, sp, #0
10001392:	6038      	str	r0, [r7, #0]
10001394:	6079      	str	r1, [r7, #4]
  SCU_INTERRUPT->SRCLR |= (uint32_t)event;
10001396:	4b09      	ldr	r3, [pc, #36]	; (100013bc <XMC_SCU_INTERRUPT_ClearEventStatus+0x30>)
10001398:	4a08      	ldr	r2, [pc, #32]	; (100013bc <XMC_SCU_INTERRUPT_ClearEventStatus+0x30>)
1000139a:	6891      	ldr	r1, [r2, #8]
1000139c:	683a      	ldr	r2, [r7, #0]
1000139e:	430a      	orrs	r2, r1
100013a0:	609a      	str	r2, [r3, #8]
#if UC_SERIES == XMC14
  SCU_INTERRUPT->SRCLR1 |= (uint32_t)(event >> 32U);
100013a2:	4b06      	ldr	r3, [pc, #24]	; (100013bc <XMC_SCU_INTERRUPT_ClearEventStatus+0x30>)
100013a4:	4a05      	ldr	r2, [pc, #20]	; (100013bc <XMC_SCU_INTERRUPT_ClearEventStatus+0x30>)
100013a6:	6a92      	ldr	r2, [r2, #40]	; 0x28
100013a8:	6879      	ldr	r1, [r7, #4]
100013aa:	000c      	movs	r4, r1
100013ac:	2100      	movs	r1, #0
100013ae:	1c0d      	adds	r5, r1, #0
100013b0:	1c21      	adds	r1, r4, #0
100013b2:	430a      	orrs	r2, r1
100013b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
100013b6:	46bd      	mov	sp, r7
100013b8:	b002      	add	sp, #8
100013ba:	bdb0      	pop	{r4, r5, r7, pc}
100013bc:	40010038 	.word	0x40010038

100013c0 <XMC_SCU_LockProtectedBits>:

/* API to lock protected bitfields from being modified */
void XMC_SCU_LockProtectedBits(void)
{
100013c0:	b580      	push	{r7, lr}
100013c2:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_ENABLE;
100013c4:	4b02      	ldr	r3, [pc, #8]	; (100013d0 <XMC_SCU_LockProtectedBits+0x10>)
100013c6:	22c3      	movs	r2, #195	; 0xc3
100013c8:	625a      	str	r2, [r3, #36]	; 0x24
}
100013ca:	46bd      	mov	sp, r7
100013cc:	bd80      	pop	{r7, pc}
100013ce:	46c0      	nop			; (mov r8, r8)
100013d0:	40010000 	.word	0x40010000

100013d4 <XMC_SCU_UnlockProtectedBits>:

/* API to make protected bitfields available for modification */
void XMC_SCU_UnlockProtectedBits(void)
{
100013d4:	b580      	push	{r7, lr}
100013d6:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_DISABLE;
100013d8:	4b05      	ldr	r3, [pc, #20]	; (100013f0 <XMC_SCU_UnlockProtectedBits+0x1c>)
100013da:	22c0      	movs	r2, #192	; 0xc0
100013dc:	625a      	str	r2, [r3, #36]	; 0x24

  while (((SCU_GENERAL->PASSWD) & SCU_GENERAL_PASSWD_PROTS_Msk))
100013de:	46c0      	nop			; (mov r8, r8)
100013e0:	4b03      	ldr	r3, [pc, #12]	; (100013f0 <XMC_SCU_UnlockProtectedBits+0x1c>)
100013e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100013e4:	2204      	movs	r2, #4
100013e6:	4013      	ands	r3, r2
100013e8:	d1fa      	bne.n	100013e0 <XMC_SCU_UnlockProtectedBits+0xc>
  {
    /* Loop until the lock is removed */
  }
}
100013ea:	46bd      	mov	sp, r7
100013ec:	bd80      	pop	{r7, pc}
100013ee:	46c0      	nop			; (mov r8, r8)
100013f0:	40010000 	.word	0x40010000

100013f4 <XMC_SCU_CLOCK_Init>:
}


/* API which initializes the clock tree ofthe device */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
100013f4:	b580      	push	{r7, lr}
100013f6:	b086      	sub	sp, #24
100013f8:	af00      	add	r7, sp, #0
100013fa:	6078      	str	r0, [r7, #4]
  /* Remove protection */
  XMC_SCU_UnlockProtectedBits();
100013fc:	f7ff ffea 	bl	100013d4 <XMC_SCU_UnlockProtectedBits>

#if (UC_SERIES == XMC14)
  /* OSCHP source selection - OSC mode */

  if (config->oschp_mode != XMC_SCU_CLOCK_OSCHP_MODE_DISABLED)
10001400:	687b      	ldr	r3, [r7, #4]
10001402:	799b      	ldrb	r3, [r3, #6]
10001404:	2b30      	cmp	r3, #48	; 0x30
10001406:	d053      	beq.n	100014b0 <XMC_SCU_CLOCK_Init+0xbc>
  {
    if (OSCHP_GetFrequency() > 20000000U)
10001408:	f7ff feb6 	bl	10001178 <OSCHP_GetFrequency>
1000140c:	1e02      	subs	r2, r0, #0
1000140e:	4b49      	ldr	r3, [pc, #292]	; (10001534 <XMC_SCU_CLOCK_Init+0x140>)
10001410:	429a      	cmp	r2, r3
10001412:	d909      	bls.n	10001428 <XMC_SCU_CLOCK_Init+0x34>
    {
      SCU_ANALOG->ANAOSCHPCTRL |= (uint16_t)SCU_ANALOG_ANAOSCHPCTRL_HYSCTRL_Msk;
10001414:	4a48      	ldr	r2, [pc, #288]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
10001416:	4948      	ldr	r1, [pc, #288]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
10001418:	2390      	movs	r3, #144	; 0x90
1000141a:	5acb      	ldrh	r3, [r1, r3]
1000141c:	b29b      	uxth	r3, r3
1000141e:	2140      	movs	r1, #64	; 0x40
10001420:	430b      	orrs	r3, r1
10001422:	b299      	uxth	r1, r3
10001424:	2390      	movs	r3, #144	; 0x90
10001426:	52d1      	strh	r1, [r2, r3]
    }

    SCU_ANALOG->ANAOSCHPCTRL = (uint16_t)(SCU_ANALOG->ANAOSCHPCTRL & ~(SCU_ANALOG_ANAOSCHPCTRL_SHBY_Msk | SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk)) |
10001428:	4a43      	ldr	r2, [pc, #268]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
1000142a:	4943      	ldr	r1, [pc, #268]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
1000142c:	2390      	movs	r3, #144	; 0x90
1000142e:	5acb      	ldrh	r3, [r1, r3]
10001430:	b29b      	uxth	r3, r3
10001432:	b29b      	uxth	r3, r3
10001434:	1c19      	adds	r1, r3, #0
10001436:	2332      	movs	r3, #50	; 0x32
10001438:	4399      	bics	r1, r3
1000143a:	1c0b      	adds	r3, r1, #0
1000143c:	b299      	uxth	r1, r3
                               config->oschp_mode;
1000143e:	687b      	ldr	r3, [r7, #4]
10001440:	799b      	ldrb	r3, [r3, #6]
    if (OSCHP_GetFrequency() > 20000000U)
    {
      SCU_ANALOG->ANAOSCHPCTRL |= (uint16_t)SCU_ANALOG_ANAOSCHPCTRL_HYSCTRL_Msk;
    }

    SCU_ANALOG->ANAOSCHPCTRL = (uint16_t)(SCU_ANALOG->ANAOSCHPCTRL & ~(SCU_ANALOG_ANAOSCHPCTRL_SHBY_Msk | SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk)) |
10001442:	b29b      	uxth	r3, r3
10001444:	430b      	orrs	r3, r1
10001446:	b29b      	uxth	r3, r3
10001448:	b299      	uxth	r1, r3
1000144a:	2390      	movs	r3, #144	; 0x90
1000144c:	52d1      	strh	r1, [r2, r3]
                               config->oschp_mode;

    do
    {
      /* clear the status bit before restarting the detection. */
      SCU_INTERRUPT->SRCLR1 = SCU_INTERRUPT_SRCLR1_LOECI_Msk;
1000144e:	4b3b      	ldr	r3, [pc, #236]	; (1000153c <XMC_SCU_CLOCK_Init+0x148>)
10001450:	2202      	movs	r2, #2
10001452:	629a      	str	r2, [r3, #40]	; 0x28

      /* According to errata SCU_CM.023, to reset the XOWD it is needed to disable/enable the watchdog,
         keeping in between at least one DCO2 cycle */

      /* Disable XOWD */
      SCU_CLK->OSCCSR &= ~SCU_CLK_OSCCSR_XOWDEN_Msk;
10001454:	4b3a      	ldr	r3, [pc, #232]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001456:	4a3a      	ldr	r2, [pc, #232]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001458:	6952      	ldr	r2, [r2, #20]
1000145a:	493a      	ldr	r1, [pc, #232]	; (10001544 <XMC_SCU_CLOCK_Init+0x150>)
1000145c:	400a      	ands	r2, r1
1000145e:	615a      	str	r2, [r3, #20]
10001460:	4b39      	ldr	r3, [pc, #228]	; (10001548 <XMC_SCU_CLOCK_Init+0x154>)
10001462:	617b      	str	r3, [r7, #20]
10001464:	e000      	b.n	10001468 <XMC_SCU_CLOCK_Init+0x74>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
10001466:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
10001468:	697b      	ldr	r3, [r7, #20]
1000146a:	3b01      	subs	r3, #1
1000146c:	617b      	str	r3, [r7, #20]
1000146e:	697b      	ldr	r3, [r7, #20]
10001470:	2b00      	cmp	r3, #0
10001472:	d1f8      	bne.n	10001466 <XMC_SCU_CLOCK_Init+0x72>
      /* Clock domains synchronization, at least 1 DCO2 cycle */
      /* delay value calculation assuming worst case DCO1=48Mhz and 3cycles per delay iteration */
      delay(538);

      /* Enable XOWD */
      SCU_CLK->OSCCSR |= SCU_CLK_OSCCSR_XOWDEN_Msk | SCU_CLK_OSCCSR_XOWDRES_Msk;
10001474:	4b32      	ldr	r3, [pc, #200]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001476:	4a32      	ldr	r2, [pc, #200]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001478:	6952      	ldr	r2, [r2, #20]
1000147a:	21c0      	movs	r1, #192	; 0xc0
1000147c:	0489      	lsls	r1, r1, #18
1000147e:	430a      	orrs	r2, r1
10001480:	615a      	str	r2, [r3, #20]

      /* OSCCSR.XOWDRES bit will be automatically reset to 0 after XOWD is reset */
      while (SCU_CLK->OSCCSR & SCU_CLK_OSCCSR_XOWDRES_Msk);
10001482:	46c0      	nop			; (mov r8, r8)
10001484:	4b2e      	ldr	r3, [pc, #184]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001486:	695a      	ldr	r2, [r3, #20]
10001488:	2380      	movs	r3, #128	; 0x80
1000148a:	045b      	lsls	r3, r3, #17
1000148c:	4013      	ands	r3, r2
1000148e:	d1f9      	bne.n	10001484 <XMC_SCU_CLOCK_Init+0x90>
10001490:	4b2e      	ldr	r3, [pc, #184]	; (1000154c <XMC_SCU_CLOCK_Init+0x158>)
10001492:	613b      	str	r3, [r7, #16]
10001494:	e000      	b.n	10001498 <XMC_SCU_CLOCK_Init+0xa4>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
10001496:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
10001498:	693b      	ldr	r3, [r7, #16]
1000149a:	3b01      	subs	r3, #1
1000149c:	613b      	str	r3, [r7, #16]
1000149e:	693b      	ldr	r3, [r7, #16]
100014a0:	2b00      	cmp	r3, #0
100014a2:	d1f8      	bne.n	10001496 <XMC_SCU_CLOCK_Init+0xa2>
      /* Wait a at least 5 DCO2 cycles for the update of the XTAL OWD result */
      /* delay value calculation assuming worst case DCO1=48Mhz and 3cycles per delay iteration */
      delay(2685);

    }
    while (SCU_INTERRUPT->SRRAW1 & SCU_INTERRUPT_SRRAW1_LOECI_Msk);
100014a4:	4b25      	ldr	r3, [pc, #148]	; (1000153c <XMC_SCU_CLOCK_Init+0x148>)
100014a6:	6a1b      	ldr	r3, [r3, #32]
100014a8:	2202      	movs	r2, #2
100014aa:	4013      	ands	r3, r2
100014ac:	d1cf      	bne.n	1000144e <XMC_SCU_CLOCK_Init+0x5a>
100014ae:	e009      	b.n	100014c4 <XMC_SCU_CLOCK_Init+0xd0>
  }
  else /* (config->oschp_mode == XMC_SCU_CLOCK_OSCHP_MODE_DISABLED) */
  {
    SCU_ANALOG->ANAOSCHPCTRL |= SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk;
100014b0:	4a21      	ldr	r2, [pc, #132]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
100014b2:	4921      	ldr	r1, [pc, #132]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
100014b4:	2390      	movs	r3, #144	; 0x90
100014b6:	5acb      	ldrh	r3, [r1, r3]
100014b8:	b29b      	uxth	r3, r3
100014ba:	2130      	movs	r1, #48	; 0x30
100014bc:	430b      	orrs	r3, r1
100014be:	b299      	uxth	r1, r3
100014c0:	2390      	movs	r3, #144	; 0x90
100014c2:	52d1      	strh	r1, [r2, r3]
  }

  SCU_ANALOG->ANAOSCLPCTRL = (uint16_t)config->osclp_mode;
100014c4:	4a1c      	ldr	r2, [pc, #112]	; (10001538 <XMC_SCU_CLOCK_Init+0x144>)
100014c6:	687b      	ldr	r3, [r7, #4]
100014c8:	79db      	ldrb	r3, [r3, #7]
100014ca:	b299      	uxth	r1, r3
100014cc:	238c      	movs	r3, #140	; 0x8c
100014ce:	52d1      	strh	r1, [r2, r3]
#ifndef DISABLE_WAIT_RTC_XTAL_OSC_STARTUP
  if (config->osclp_mode == XMC_SCU_CLOCK_OSCLP_MODE_OSC)
100014d0:	687b      	ldr	r3, [r7, #4]
100014d2:	79db      	ldrb	r3, [r3, #7]
100014d4:	2b00      	cmp	r3, #0
100014d6:	d109      	bne.n	100014ec <XMC_SCU_CLOCK_Init+0xf8>
100014d8:	4b1d      	ldr	r3, [pc, #116]	; (10001550 <XMC_SCU_CLOCK_Init+0x15c>)
100014da:	60fb      	str	r3, [r7, #12]
100014dc:	e000      	b.n	100014e0 <XMC_SCU_CLOCK_Init+0xec>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
100014de:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
100014e0:	68fb      	ldr	r3, [r7, #12]
100014e2:	3b01      	subs	r3, #1
100014e4:	60fb      	str	r3, [r7, #12]
100014e6:	68fb      	ldr	r3, [r7, #12]
100014e8:	2b00      	cmp	r3, #0
100014ea:	d1f8      	bne.n	100014de <XMC_SCU_CLOCK_Init+0xea>
    /* Wait oscillator startup time ~5s */
    delay(6500000);
  }
#endif

  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
100014ec:	4b14      	ldr	r3, [pc, #80]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
100014ee:	4a14      	ldr	r2, [pc, #80]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
100014f0:	69d2      	ldr	r2, [r2, #28]
100014f2:	4918      	ldr	r1, [pc, #96]	; (10001554 <XMC_SCU_CLOCK_Init+0x160>)
100014f4:	400a      	ands	r2, r1
                    config->dclk_src;
100014f6:	6879      	ldr	r1, [r7, #4]
100014f8:	8889      	ldrh	r1, [r1, #4]
    /* Wait oscillator startup time ~5s */
    delay(6500000);
  }
#endif

  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
100014fa:	430a      	orrs	r2, r1
100014fc:	61da      	str	r2, [r3, #28]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
100014fe:	4a10      	ldr	r2, [pc, #64]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001500:	4b0f      	ldr	r3, [pc, #60]	; (10001540 <XMC_SCU_CLOCK_Init+0x14c>)
10001502:	681b      	ldr	r3, [r3, #0]
10001504:	4914      	ldr	r1, [pc, #80]	; (10001558 <XMC_SCU_CLOCK_Init+0x164>)
10001506:	4019      	ands	r1, r3
                   config->rtc_src |
10001508:	687b      	ldr	r3, [r7, #4]
1000150a:	68db      	ldr	r3, [r3, #12]
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
1000150c:	4319      	orrs	r1, r3
                   config->rtc_src |
                   config->pclk_src;
1000150e:	687b      	ldr	r3, [r7, #4]
10001510:	689b      	ldr	r3, [r3, #8]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
                   config->rtc_src |
10001512:	430b      	orrs	r3, r1
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10001514:	6013      	str	r3, [r2, #0]
                   config->rtc_src |
                   config->pclk_src;

  /* Close the lock opened above. */
  XMC_SCU_LockProtectedBits();
10001516:	f7ff ff53 	bl	100013c0 <XMC_SCU_LockProtectedBits>

  /* Update the dividers now */
  XMC_SCU_CLOCK_ScaleMCLKFrequency(config->idiv, config->fdiv);
1000151a:	687b      	ldr	r3, [r7, #4]
1000151c:	789b      	ldrb	r3, [r3, #2]
1000151e:	1c1a      	adds	r2, r3, #0
10001520:	687b      	ldr	r3, [r7, #4]
10001522:	881b      	ldrh	r3, [r3, #0]
10001524:	1c10      	adds	r0, r2, #0
10001526:	1c19      	adds	r1, r3, #0
10001528:	f000 f832 	bl	10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency>

}
1000152c:	46bd      	mov	sp, r7
1000152e:	b006      	add	sp, #24
10001530:	bd80      	pop	{r7, pc}
10001532:	46c0      	nop			; (mov r8, r8)
10001534:	01312d00 	.word	0x01312d00
10001538:	40011000 	.word	0x40011000
1000153c:	40010038 	.word	0x40010038
10001540:	40010300 	.word	0x40010300
10001544:	fdffffff 	.word	0xfdffffff
10001548:	0000021a 	.word	0x0000021a
1000154c:	00000a7d 	.word	0x00000a7d
10001550:	00632ea0 	.word	0x00632ea0
10001554:	fffffdff 	.word	0xfffffdff
10001558:	fff0ffff 	.word	0xfff0ffff

1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>:
  XMC_SCU_LockProtectedBits();
}

/* API which ungates a clock note at its source */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
1000155c:	b580      	push	{r7, lr}
1000155e:	b082      	sub	sp, #8
10001560:	af00      	add	r7, sp, #0
10001562:	6078      	str	r0, [r7, #4]
  XMC_SCU_UnlockProtectedBits();
10001564:	f7ff ff36 	bl	100013d4 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CGATCLR0 |= (uint32_t)peripheral;
10001568:	4b08      	ldr	r3, [pc, #32]	; (1000158c <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
1000156a:	4a08      	ldr	r2, [pc, #32]	; (1000158c <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
1000156c:	6911      	ldr	r1, [r2, #16]
1000156e:	687a      	ldr	r2, [r7, #4]
10001570:	430a      	orrs	r2, r1
10001572:	611a      	str	r2, [r3, #16]
  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001574:	46c0      	nop			; (mov r8, r8)
10001576:	4b05      	ldr	r3, [pc, #20]	; (1000158c <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
10001578:	681a      	ldr	r2, [r3, #0]
1000157a:	2380      	movs	r3, #128	; 0x80
1000157c:	05db      	lsls	r3, r3, #23
1000157e:	4013      	ands	r3, r2
10001580:	d1f9      	bne.n	10001576 <XMC_SCU_CLOCK_UngatePeripheralClock+0x1a>
  {
    /* Wait voltage suply stabilization */
  }
  XMC_SCU_LockProtectedBits();
10001582:	f7ff ff1d 	bl	100013c0 <XMC_SCU_LockProtectedBits>
}
10001586:	46bd      	mov	sp, r7
10001588:	b002      	add	sp, #8
1000158a:	bd80      	pop	{r7, pc}
1000158c:	40010300 	.word	0x40010300

10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
}


/* A utility routine which updates the fractional dividers in steps */
void XMC_SCU_CLOCK_ScaleMCLKFrequency(uint32_t idiv, uint32_t fdiv)
{
10001590:	b580      	push	{r7, lr}
10001592:	b084      	sub	sp, #16
10001594:	af00      	add	r7, sp, #0
10001596:	6078      	str	r0, [r7, #4]
10001598:	6039      	str	r1, [r7, #0]
  /* Find out current and target value of idiv */
  uint32_t curr_idiv;

  XMC_SCU_UnlockProtectedBits();
1000159a:	f7ff ff1b 	bl	100013d4 <XMC_SCU_UnlockProtectedBits>

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
1000159e:	4b27      	ldr	r3, [pc, #156]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015a0:	681a      	ldr	r2, [r3, #0]
100015a2:	23ff      	movs	r3, #255	; 0xff
100015a4:	021b      	lsls	r3, r3, #8
100015a6:	4013      	ands	r3, r2
100015a8:	0a1b      	lsrs	r3, r3, #8
100015aa:	60fb      	str	r3, [r7, #12]

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
100015ac:	4b23      	ldr	r3, [pc, #140]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015ae:	4a23      	ldr	r2, [pc, #140]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015b0:	69d2      	ldr	r2, [r2, #28]
100015b2:	2103      	movs	r1, #3
100015b4:	438a      	bics	r2, r1
100015b6:	1c11      	adds	r1, r2, #0
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);
100015b8:	683a      	ldr	r2, [r7, #0]
100015ba:	0a12      	lsrs	r2, r2, #8

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
100015bc:	430a      	orrs	r2, r1
100015be:	61da      	str	r2, [r3, #28]
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015c0:	4b1e      	ldr	r3, [pc, #120]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015c2:	4a1e      	ldr	r2, [pc, #120]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015c4:	6812      	ldr	r2, [r2, #0]
100015c6:	491e      	ldr	r1, [pc, #120]	; (10001640 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb0>)
100015c8:	4011      	ands	r1, r2
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
100015ca:	683a      	ldr	r2, [r7, #0]
100015cc:	20ff      	movs	r0, #255	; 0xff
100015ce:	4002      	ands	r2, r0

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015d0:	430a      	orrs	r2, r1
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
100015d2:	491c      	ldr	r1, [pc, #112]	; (10001644 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb4>)
100015d4:	430a      	orrs	r2, r1

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015d6:	601a      	str	r2, [r3, #0]
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#endif

  while ((SCU_CLK->CLKCR)& SCU_CLK_CLKCR_VDDC2LOW_Msk)
100015d8:	46c0      	nop			; (mov r8, r8)
100015da:	4b18      	ldr	r3, [pc, #96]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100015dc:	681a      	ldr	r2, [r3, #0]
100015de:	2380      	movs	r3, #128	; 0x80
100015e0:	05db      	lsls	r3, r3, #23
100015e2:	4013      	ands	r3, r2
100015e4:	d1f9      	bne.n	100015da <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x4a>
  {
    /* Spin until the core supply stabilizes */
  }

  if (curr_idiv <= idiv)
100015e6:	68fa      	ldr	r2, [r7, #12]
100015e8:	687b      	ldr	r3, [r7, #4]
100015ea:	429a      	cmp	r2, r3
100015ec:	d806      	bhi.n	100015fc <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x6c>
  {
    /* Requested IDIV is greater than currently programmed IDIV. So downscale the frequency */
    XMC_SCU_CLOCK_lFrequencyDownScaling(curr_idiv, idiv);
100015ee:	68fa      	ldr	r2, [r7, #12]
100015f0:	687b      	ldr	r3, [r7, #4]
100015f2:	1c10      	adds	r0, r2, #0
100015f4:	1c19      	adds	r1, r3, #0
100015f6:	f000 f853 	bl	100016a0 <XMC_SCU_CLOCK_lFrequencyDownScaling>
100015fa:	e005      	b.n	10001608 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
  }
  else
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
100015fc:	68fa      	ldr	r2, [r7, #12]
100015fe:	687b      	ldr	r3, [r7, #4]
10001600:	1c10      	adds	r0, r2, #0
10001602:	1c19      	adds	r1, r3, #0
10001604:	f000 f822 	bl	1000164c <XMC_SCU_CLOCK_lFrequencyUpScaling>
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001608:	4b0c      	ldr	r3, [pc, #48]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
1000160a:	4a0c      	ldr	r2, [pc, #48]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
1000160c:	6812      	ldr	r2, [r2, #0]
1000160e:	490e      	ldr	r1, [pc, #56]	; (10001648 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb8>)
10001610:	4011      	ands	r1, r2
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10001612:	687a      	ldr	r2, [r7, #4]
10001614:	0212      	lsls	r2, r2, #8
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001616:	430a      	orrs	r2, r1
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10001618:	490a      	ldr	r1, [pc, #40]	; (10001644 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb4>)
1000161a:	430a      	orrs	r2, r1
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000161c:	601a      	str	r2, [r3, #0]
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
1000161e:	46c0      	nop			; (mov r8, r8)
10001620:	4b06      	ldr	r3, [pc, #24]	; (1000163c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001622:	681a      	ldr	r2, [r3, #0]
10001624:	2380      	movs	r3, #128	; 0x80
10001626:	05db      	lsls	r3, r3, #23
10001628:	4013      	ands	r3, r2
1000162a:	d1f9      	bne.n	10001620 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x90>
  {
    /* Wait voltage suply stabilization */
  }

  XMC_SCU_LockProtectedBits();
1000162c:	f7ff fec8 	bl	100013c0 <XMC_SCU_LockProtectedBits>

  SystemCoreClockUpdate();
10001630:	f7ff fd3e 	bl	100010b0 <SystemCoreClockUpdate>

}
10001634:	46bd      	mov	sp, r7
10001636:	b004      	add	sp, #16
10001638:	bd80      	pop	{r7, pc}
1000163a:	46c0      	nop			; (mov r8, r8)
1000163c:	40010300 	.word	0x40010300
10001640:	c00fff00 	.word	0xc00fff00
10001644:	3ff00000 	.word	0x3ff00000
10001648:	c00f00ff 	.word	0xc00f00ff

1000164c <XMC_SCU_CLOCK_lFrequencyUpScaling>:

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
1000164c:	b580      	push	{r7, lr}
1000164e:	b082      	sub	sp, #8
10001650:	af00      	add	r7, sp, #0
10001652:	6078      	str	r0, [r7, #4]
10001654:	6039      	str	r1, [r7, #0]
  while (curr_idiv > (target_idiv * 4UL))
10001656:	e014      	b.n	10001682 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x36>
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */
10001658:	687b      	ldr	r3, [r7, #4]
1000165a:	089b      	lsrs	r3, r3, #2
1000165c:	607b      	str	r3, [r7, #4]

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000165e:	4b0d      	ldr	r3, [pc, #52]	; (10001694 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001660:	4a0c      	ldr	r2, [pc, #48]	; (10001694 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001662:	6812      	ldr	r2, [r2, #0]
10001664:	490c      	ldr	r1, [pc, #48]	; (10001698 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x4c>)
10001666:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10001668:	687a      	ldr	r2, [r7, #4]
1000166a:	0212      	lsls	r2, r2, #8
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000166c:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
1000166e:	490b      	ldr	r1, [pc, #44]	; (1000169c <XMC_SCU_CLOCK_lFrequencyUpScaling+0x50>)
10001670:	430a      	orrs	r2, r1
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001672:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001674:	46c0      	nop			; (mov r8, r8)
10001676:	4b07      	ldr	r3, [pc, #28]	; (10001694 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10001678:	681a      	ldr	r2, [r3, #0]
1000167a:	2380      	movs	r3, #128	; 0x80
1000167c:	05db      	lsls	r3, r3, #23
1000167e:	4013      	ands	r3, r2
10001680:	d1f9      	bne.n	10001676 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x2a>
}

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
  while (curr_idiv > (target_idiv * 4UL))
10001682:	683b      	ldr	r3, [r7, #0]
10001684:	009a      	lsls	r2, r3, #2
10001686:	687b      	ldr	r3, [r7, #4]
10001688:	429a      	cmp	r2, r3
1000168a:	d3e5      	bcc.n	10001658 <XMC_SCU_CLOCK_lFrequencyUpScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
      /* Wait voltage suply stabilization */
    }
  }
}
1000168c:	46bd      	mov	sp, r7
1000168e:	b002      	add	sp, #8
10001690:	bd80      	pop	{r7, pc}
10001692:	46c0      	nop			; (mov r8, r8)
10001694:	40010300 	.word	0x40010300
10001698:	c00f00ff 	.word	0xc00f00ff
1000169c:	3ff00000 	.word	0x3ff00000

100016a0 <XMC_SCU_CLOCK_lFrequencyDownScaling>:

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
100016a0:	b580      	push	{r7, lr}
100016a2:	b082      	sub	sp, #8
100016a4:	af00      	add	r7, sp, #0
100016a6:	6078      	str	r0, [r7, #4]
100016a8:	6039      	str	r1, [r7, #0]

  while ((curr_idiv * 4UL) < target_idiv)
100016aa:	e019      	b.n	100016e0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x40>
  {
    if (0U == curr_idiv)
100016ac:	687b      	ldr	r3, [r7, #4]
100016ae:	2b00      	cmp	r3, #0
100016b0:	d101      	bne.n	100016b6 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x16>
    {
      curr_idiv = 1U;
100016b2:	2301      	movs	r3, #1
100016b4:	607b      	str	r3, [r7, #4]
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
100016b6:	687b      	ldr	r3, [r7, #4]
100016b8:	009b      	lsls	r3, r3, #2
100016ba:	607b      	str	r3, [r7, #4]
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100016bc:	4b0c      	ldr	r3, [pc, #48]	; (100016f0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
100016be:	4a0c      	ldr	r2, [pc, #48]	; (100016f0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
100016c0:	6812      	ldr	r2, [r2, #0]
100016c2:	490c      	ldr	r1, [pc, #48]	; (100016f4 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x54>)
100016c4:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
100016c6:	687a      	ldr	r2, [r7, #4]
100016c8:	0212      	lsls	r2, r2, #8
    if (0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100016ca:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
100016cc:	490a      	ldr	r1, [pc, #40]	; (100016f8 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x58>)
100016ce:	430a      	orrs	r2, r1
    if (0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100016d0:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
100016d2:	46c0      	nop			; (mov r8, r8)
100016d4:	4b06      	ldr	r3, [pc, #24]	; (100016f0 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
100016d6:	681a      	ldr	r2, [r3, #0]
100016d8:	2380      	movs	r3, #128	; 0x80
100016da:	05db      	lsls	r3, r3, #23
100016dc:	4013      	ands	r3, r2
100016de:	d1f9      	bne.n	100016d4 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x34>

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{

  while ((curr_idiv * 4UL) < target_idiv)
100016e0:	687b      	ldr	r3, [r7, #4]
100016e2:	009a      	lsls	r2, r3, #2
100016e4:	683b      	ldr	r3, [r7, #0]
100016e6:	429a      	cmp	r2, r3
100016e8:	d3e0      	bcc.n	100016ac <XMC_SCU_CLOCK_lFrequencyDownScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
      /* Wait voltage suply stabilization */
    }
  }
}
100016ea:	46bd      	mov	sp, r7
100016ec:	b002      	add	sp, #8
100016ee:	bd80      	pop	{r7, pc}
100016f0:	40010300 	.word	0x40010300
100016f4:	c00f00ff 	.word	0xc00f00ff
100016f8:	3ff00000 	.word	0x3ff00000

100016fc <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
100016fc:	b580      	push	{r7, lr}
100016fe:	af00      	add	r7, sp, #0
  return (SystemCoreClock);
10001700:	4b02      	ldr	r3, [pc, #8]	; (1000170c <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
10001702:	681b      	ldr	r3, [r3, #0]
}
10001704:	1c18      	adds	r0, r3, #0
10001706:	46bd      	mov	sp, r7
10001708:	bd80      	pop	{r7, pc}
1000170a:	46c0      	nop			; (mov r8, r8)
1000170c:	20003ffc 	.word	0x20003ffc

10001710 <XMC_SCU_INTERRUPT_SetEventHandler>:

/*
 * API to assign the event handler function to be executed on occurrence of the selected event
 */
XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(XMC_SCU_INTERRUPT_EVENT_t event, XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
{
10001710:	b5f0      	push	{r4, r5, r6, r7, lr}
10001712:	b087      	sub	sp, #28
10001714:	af00      	add	r7, sp, #0
10001716:	60b8      	str	r0, [r7, #8]
10001718:	60f9      	str	r1, [r7, #12]
1000171a:	607a      	str	r2, [r7, #4]
  XMC_SCU_STATUS_t status;

  XMC_ASSERT("XMC_SCU_INTERRUPT_SetEventHandler: Invalid event", XMC_SCU_INTERRUPT_IsValidEvent(event));
  XMC_ASSERT("XMC_SCU_INTERRUPT_SetEventHandler: Invalid handler", handler != NULL);

  index = 0U;
1000171c:	2200      	movs	r2, #0
1000171e:	617a      	str	r2, [r7, #20]

  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
10001720:	e002      	b.n	10001728 <XMC_SCU_INTERRUPT_SetEventHandler+0x18>
  {
    index++;
10001722:	697a      	ldr	r2, [r7, #20]
10001724:	3201      	adds	r2, #1
10001726:	617a      	str	r2, [r7, #20]
  XMC_ASSERT("XMC_SCU_INTERRUPT_SetEventHandler: Invalid event", XMC_SCU_INTERRUPT_IsValidEvent(event));
  XMC_ASSERT("XMC_SCU_INTERRUPT_SetEventHandler: Invalid handler", handler != NULL);

  index = 0U;

  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
10001728:	697a      	ldr	r2, [r7, #20]
1000172a:	1c11      	adds	r1, r2, #0
1000172c:	3920      	subs	r1, #32
1000172e:	2900      	cmp	r1, #0
10001730:	db03      	blt.n	1000173a <XMC_SCU_INTERRUPT_SetEventHandler+0x2a>
10001732:	68f8      	ldr	r0, [r7, #12]
10001734:	40c8      	lsrs	r0, r1
10001736:	1c03      	adds	r3, r0, #0
10001738:	e008      	b.n	1000174c <XMC_SCU_INTERRUPT_SetEventHandler+0x3c>
1000173a:	2120      	movs	r1, #32
1000173c:	1a89      	subs	r1, r1, r2
1000173e:	68f8      	ldr	r0, [r7, #12]
10001740:	4088      	lsls	r0, r1
10001742:	1c01      	adds	r1, r0, #0
10001744:	68b8      	ldr	r0, [r7, #8]
10001746:	40d0      	lsrs	r0, r2
10001748:	1c03      	adds	r3, r0, #0
1000174a:	430b      	orrs	r3, r1
1000174c:	68f9      	ldr	r1, [r7, #12]
1000174e:	40d1      	lsrs	r1, r2
10001750:	1c0c      	adds	r4, r1, #0
10001752:	2201      	movs	r2, #1
10001754:	401a      	ands	r2, r3
10001756:	1c15      	adds	r5, r2, #0
10001758:	2200      	movs	r2, #0
1000175a:	4022      	ands	r2, r4
1000175c:	1c16      	adds	r6, r2, #0
1000175e:	1c2a      	adds	r2, r5, #0
10001760:	4332      	orrs	r2, r6
10001762:	d102      	bne.n	1000176a <XMC_SCU_INTERRUPT_SetEventHandler+0x5a>
10001764:	697a      	ldr	r2, [r7, #20]
10001766:	2a3f      	cmp	r2, #63	; 0x3f
10001768:	d9db      	bls.n	10001722 <XMC_SCU_INTERRUPT_SetEventHandler+0x12>
  {
    index++;
  }

  if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
1000176a:	697b      	ldr	r3, [r7, #20]
1000176c:	2b40      	cmp	r3, #64	; 0x40
1000176e:	d104      	bne.n	1000177a <XMC_SCU_INTERRUPT_SetEventHandler+0x6a>
  {
    status = XMC_SCU_STATUS_ERROR;
10001770:	2313      	movs	r3, #19
10001772:	18fb      	adds	r3, r7, r3
10001774:	2201      	movs	r2, #1
10001776:	701a      	strb	r2, [r3, #0]
10001778:	e008      	b.n	1000178c <XMC_SCU_INTERRUPT_SetEventHandler+0x7c>
  }
  else
  {
    event_handler_list[index] = handler;
1000177a:	4b08      	ldr	r3, [pc, #32]	; (1000179c <XMC_SCU_INTERRUPT_SetEventHandler+0x8c>)
1000177c:	697a      	ldr	r2, [r7, #20]
1000177e:	0092      	lsls	r2, r2, #2
10001780:	6879      	ldr	r1, [r7, #4]
10001782:	50d1      	str	r1, [r2, r3]
    status = XMC_SCU_STATUS_OK;
10001784:	2313      	movs	r3, #19
10001786:	18fb      	adds	r3, r7, r3
10001788:	2200      	movs	r2, #0
1000178a:	701a      	strb	r2, [r3, #0]
  }

  return (status);
1000178c:	2313      	movs	r3, #19
1000178e:	18fb      	adds	r3, r7, r3
10001790:	781b      	ldrb	r3, [r3, #0]
}
10001792:	1c18      	adds	r0, r3, #0
10001794:	46bd      	mov	sp, r7
10001796:	b007      	add	sp, #28
10001798:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000179a:	46c0      	nop			; (mov r8, r8)
1000179c:	2000086c 	.word	0x2000086c

100017a0 <XMC_SCU_IRQHandler>:

/*
 * A common function to execute callback functions for multiple events
 */
void XMC_SCU_IRQHandler(uint32_t sr_num)
{
100017a0:	b5f0      	push	{r4, r5, r6, r7, lr}
100017a2:	b08f      	sub	sp, #60	; 0x3c
100017a4:	af00      	add	r7, sp, #0
100017a6:	61f8      	str	r0, [r7, #28]

  uint32_t index;
  XMC_SCU_INTERRUPT_EVENT_t event;
  XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;

  index = 0U;
100017a8:	2300      	movs	r3, #0
100017aa:	637b      	str	r3, [r7, #52]	; 0x34
  event = XMC_SCU_INTERUPT_GetEventStatus() & event_masks[sr_num];
100017ac:	f7ff fdcc 	bl	10001348 <XMC_SCU_INTERUPT_GetEventStatus>
100017b0:	4a38      	ldr	r2, [pc, #224]	; (10001894 <XMC_SCU_IRQHandler+0xf4>)
100017b2:	69fb      	ldr	r3, [r7, #28]
100017b4:	00db      	lsls	r3, r3, #3
100017b6:	18d3      	adds	r3, r2, r3
100017b8:	681a      	ldr	r2, [r3, #0]
100017ba:	685b      	ldr	r3, [r3, #4]
100017bc:	1c16      	adds	r6, r2, #0
100017be:	4006      	ands	r6, r0
100017c0:	62be      	str	r6, [r7, #40]	; 0x28
100017c2:	400b      	ands	r3, r1
100017c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  XMC_SCU_INTERRUPT_ClearEventStatus(event);
100017c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
100017c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100017ca:	1c10      	adds	r0, r2, #0
100017cc:	1c19      	adds	r1, r3, #0
100017ce:	f7ff fddd 	bl	1000138c <XMC_SCU_INTERRUPT_ClearEventStatus>

  while ((event != 0) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
100017d2:	e055      	b.n	10001880 <XMC_SCU_IRQHandler+0xe0>
  {
    if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
100017d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100017d6:	1c1a      	adds	r2, r3, #0
100017d8:	3a20      	subs	r2, #32
100017da:	2a00      	cmp	r2, #0
100017dc:	db03      	blt.n	100017e6 <XMC_SCU_IRQHandler+0x46>
100017de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
100017e0:	40d1      	lsrs	r1, r2
100017e2:	1c0c      	adds	r4, r1, #0
100017e4:	e008      	b.n	100017f8 <XMC_SCU_IRQHandler+0x58>
100017e6:	2220      	movs	r2, #32
100017e8:	1ad2      	subs	r2, r2, r3
100017ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
100017ec:	4091      	lsls	r1, r2
100017ee:	1c0a      	adds	r2, r1, #0
100017f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
100017f2:	40d9      	lsrs	r1, r3
100017f4:	1c0c      	adds	r4, r1, #0
100017f6:	4314      	orrs	r4, r2
100017f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
100017fa:	40da      	lsrs	r2, r3
100017fc:	1c15      	adds	r5, r2, #0
100017fe:	2301      	movs	r3, #1
10001800:	4023      	ands	r3, r4
10001802:	60bb      	str	r3, [r7, #8]
10001804:	2300      	movs	r3, #0
10001806:	402b      	ands	r3, r5
10001808:	60fb      	str	r3, [r7, #12]
1000180a:	68b9      	ldr	r1, [r7, #8]
1000180c:	68fa      	ldr	r2, [r7, #12]
1000180e:	1c0b      	adds	r3, r1, #0
10001810:	4313      	orrs	r3, r2
10001812:	d032      	beq.n	1000187a <XMC_SCU_IRQHandler+0xda>
    {
      event &= ~((XMC_SCU_INTERRUPT_EVENT_t)1 << index);
10001814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10001816:	1c1a      	adds	r2, r3, #0
10001818:	3a20      	subs	r2, #32
1000181a:	2a00      	cmp	r2, #0
1000181c:	db03      	blt.n	10001826 <XMC_SCU_IRQHandler+0x86>
1000181e:	2101      	movs	r1, #1
10001820:	4091      	lsls	r1, r2
10001822:	6179      	str	r1, [r7, #20]
10001824:	e00a      	b.n	1000183c <XMC_SCU_IRQHandler+0x9c>
10001826:	2220      	movs	r2, #32
10001828:	1ad2      	subs	r2, r2, r3
1000182a:	2101      	movs	r1, #1
1000182c:	40d1      	lsrs	r1, r2
1000182e:	1c0a      	adds	r2, r1, #0
10001830:	2100      	movs	r1, #0
10001832:	4099      	lsls	r1, r3
10001834:	6179      	str	r1, [r7, #20]
10001836:	6979      	ldr	r1, [r7, #20]
10001838:	4311      	orrs	r1, r2
1000183a:	6179      	str	r1, [r7, #20]
1000183c:	2201      	movs	r2, #1
1000183e:	409a      	lsls	r2, r3
10001840:	613a      	str	r2, [r7, #16]
10001842:	6939      	ldr	r1, [r7, #16]
10001844:	697a      	ldr	r2, [r7, #20]
10001846:	1c0b      	adds	r3, r1, #0
10001848:	43db      	mvns	r3, r3
1000184a:	603b      	str	r3, [r7, #0]
1000184c:	1c13      	adds	r3, r2, #0
1000184e:	43db      	mvns	r3, r3
10001850:	607b      	str	r3, [r7, #4]
10001852:	6abb      	ldr	r3, [r7, #40]	; 0x28
10001854:	6838      	ldr	r0, [r7, #0]
10001856:	6879      	ldr	r1, [r7, #4]
10001858:	1c02      	adds	r2, r0, #0
1000185a:	4013      	ands	r3, r2
1000185c:	62bb      	str	r3, [r7, #40]	; 0x28
1000185e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10001860:	1c0a      	adds	r2, r1, #0
10001862:	4013      	ands	r3, r2
10001864:	62fb      	str	r3, [r7, #44]	; 0x2c
      event_handler = event_handler_list[index];
10001866:	4b0c      	ldr	r3, [pc, #48]	; (10001898 <XMC_SCU_IRQHandler+0xf8>)
10001868:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000186a:	0092      	lsls	r2, r2, #2
1000186c:	58d3      	ldr	r3, [r2, r3]
1000186e:	627b      	str	r3, [r7, #36]	; 0x24
      if (event_handler != NULL)
10001870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10001872:	2b00      	cmp	r3, #0
10001874:	d001      	beq.n	1000187a <XMC_SCU_IRQHandler+0xda>
      {
        event_handler();
10001876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10001878:	4798      	blx	r3
      }

      /* break; XMC1: Only PULSE interrupts */
    }
    index++;
1000187a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000187c:	3301      	adds	r3, #1
1000187e:	637b      	str	r3, [r7, #52]	; 0x34

  index = 0U;
  event = XMC_SCU_INTERUPT_GetEventStatus() & event_masks[sr_num];
  XMC_SCU_INTERRUPT_ClearEventStatus(event);

  while ((event != 0) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
10001880:	6abb      	ldr	r3, [r7, #40]	; 0x28
10001882:	6afa      	ldr	r2, [r7, #44]	; 0x2c
10001884:	4313      	orrs	r3, r2
10001886:	d002      	beq.n	1000188e <XMC_SCU_IRQHandler+0xee>
10001888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000188a:	2b3f      	cmp	r3, #63	; 0x3f
1000188c:	d9a2      	bls.n	100017d4 <XMC_SCU_IRQHandler+0x34>

      /* break; XMC1: Only PULSE interrupts */
    }
    index++;
  }
}
1000188e:	46bd      	mov	sp, r7
10001890:	b00f      	add	sp, #60	; 0x3c
10001892:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001894:	20000550 	.word	0x20000550
10001898:	2000086c 	.word	0x2000086c

1000189c <XMC_SCU_SetInterruptControl>:
  return (bool)((SCU_ANALOG->ANASYNC2 & SCU_ANALOG_ANASYNC2_SYNC_READY_Msk) != 0U);
}

/* This function selects service request source for a NVIC interrupt node */
void XMC_SCU_SetInterruptControl(uint8_t irq_number, XMC_SCU_IRQCTRL_t source)
{
1000189c:	b580      	push	{r7, lr}
1000189e:	b082      	sub	sp, #8
100018a0:	af00      	add	r7, sp, #0
100018a2:	1c02      	adds	r2, r0, #0
100018a4:	1dfb      	adds	r3, r7, #7
100018a6:	701a      	strb	r2, [r3, #0]
100018a8:	1d3b      	adds	r3, r7, #4
100018aa:	1c0a      	adds	r2, r1, #0
100018ac:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid irq_number", irq_number < 32);
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid source", (source >> 8) == irq_number);

  source &= 0x3U;
100018ae:	1d3b      	adds	r3, r7, #4
100018b0:	1d3a      	adds	r2, r7, #4
100018b2:	8812      	ldrh	r2, [r2, #0]
100018b4:	2103      	movs	r1, #3
100018b6:	400a      	ands	r2, r1
100018b8:	801a      	strh	r2, [r3, #0]
  if (irq_number < 16U)
100018ba:	1dfb      	adds	r3, r7, #7
100018bc:	781b      	ldrb	r3, [r3, #0]
100018be:	2b0f      	cmp	r3, #15
100018c0:	d813      	bhi.n	100018ea <XMC_SCU_SetInterruptControl+0x4e>
  {
    SCU_GENERAL->INTCR0 = (SCU_GENERAL->INTCR0 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size))) |
100018c2:	4b18      	ldr	r3, [pc, #96]	; (10001924 <XMC_SCU_SetInterruptControl+0x88>)
100018c4:	4a17      	ldr	r2, [pc, #92]	; (10001924 <XMC_SCU_SetInterruptControl+0x88>)
100018c6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
100018c8:	1df9      	adds	r1, r7, #7
100018ca:	7809      	ldrb	r1, [r1, #0]
100018cc:	0049      	lsls	r1, r1, #1
100018ce:	1c08      	adds	r0, r1, #0
100018d0:	2103      	movs	r1, #3
100018d2:	4081      	lsls	r1, r0
100018d4:	43c9      	mvns	r1, r1
100018d6:	400a      	ands	r2, r1
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
100018d8:	1d39      	adds	r1, r7, #4
100018da:	8809      	ldrh	r1, [r1, #0]
100018dc:	1df8      	adds	r0, r7, #7
100018de:	7800      	ldrb	r0, [r0, #0]
100018e0:	0040      	lsls	r0, r0, #1
100018e2:	4081      	lsls	r1, r0
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid source", (source >> 8) == irq_number);

  source &= 0x3U;
  if (irq_number < 16U)
  {
    SCU_GENERAL->INTCR0 = (SCU_GENERAL->INTCR0 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size))) |
100018e4:	430a      	orrs	r2, r1
100018e6:	66da      	str	r2, [r3, #108]	; 0x6c
100018e8:	e018      	b.n	1000191c <XMC_SCU_SetInterruptControl+0x80>
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
  }
  else
  {
    irq_number &= 0x0fU;
100018ea:	1dfb      	adds	r3, r7, #7
100018ec:	1dfa      	adds	r2, r7, #7
100018ee:	7812      	ldrb	r2, [r2, #0]
100018f0:	210f      	movs	r1, #15
100018f2:	400a      	ands	r2, r1
100018f4:	701a      	strb	r2, [r3, #0]
    SCU_GENERAL->INTCR1 = (SCU_GENERAL->INTCR1 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size))) |
100018f6:	4b0b      	ldr	r3, [pc, #44]	; (10001924 <XMC_SCU_SetInterruptControl+0x88>)
100018f8:	4a0a      	ldr	r2, [pc, #40]	; (10001924 <XMC_SCU_SetInterruptControl+0x88>)
100018fa:	6f12      	ldr	r2, [r2, #112]	; 0x70
100018fc:	1df9      	adds	r1, r7, #7
100018fe:	7809      	ldrb	r1, [r1, #0]
10001900:	0049      	lsls	r1, r1, #1
10001902:	1c08      	adds	r0, r1, #0
10001904:	2103      	movs	r1, #3
10001906:	4081      	lsls	r1, r0
10001908:	43c9      	mvns	r1, r1
1000190a:	400a      	ands	r2, r1
                          (source << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size));
1000190c:	1d39      	adds	r1, r7, #4
1000190e:	8809      	ldrh	r1, [r1, #0]
10001910:	1df8      	adds	r0, r7, #7
10001912:	7800      	ldrb	r0, [r0, #0]
10001914:	0040      	lsls	r0, r0, #1
10001916:	4081      	lsls	r1, r0
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
  }
  else
  {
    irq_number &= 0x0fU;
    SCU_GENERAL->INTCR1 = (SCU_GENERAL->INTCR1 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size))) |
10001918:	430a      	orrs	r2, r1
1000191a:	671a      	str	r2, [r3, #112]	; 0x70
                          (source << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size));
  }
}
1000191c:	46bd      	mov	sp, r7
1000191e:	b002      	add	sp, #8
10001920:	bd80      	pop	{r7, pc}
10001922:	46c0      	nop			; (mov r8, r8)
10001924:	40010000 	.word	0x40010000

10001928 <XMC_CAN_IsPanelControlReady>:
 * \par<b>Related APIs:</b><BR>
 *  XMC_CAN_PanelControl()
 *
 */
__STATIC_INLINE bool XMC_CAN_IsPanelControlReady(XMC_CAN_t *const obj)
{
10001928:	b580      	push	{r7, lr}
1000192a:	b082      	sub	sp, #8
1000192c:	af00      	add	r7, sp, #0
1000192e:	6078      	str	r0, [r7, #4]
  return (bool)((obj->PANCTR & (CAN_PANCTR_BUSY_Msk | CAN_PANCTR_RBUSY_Msk)) == 0);
10001930:	687a      	ldr	r2, [r7, #4]
10001932:	23e2      	movs	r3, #226	; 0xe2
10001934:	005b      	lsls	r3, r3, #1
10001936:	58d2      	ldr	r2, [r2, r3]
10001938:	23c0      	movs	r3, #192	; 0xc0
1000193a:	009b      	lsls	r3, r3, #2
1000193c:	4013      	ands	r3, r2
1000193e:	425a      	negs	r2, r3
10001940:	4153      	adcs	r3, r2
10001942:	b2db      	uxtb	r3, r3
}
10001944:	1c18      	adds	r0, r3, #0
10001946:	46bd      	mov	sp, r7
10001948:	b002      	add	sp, #8
1000194a:	bd80      	pop	{r7, pc}

1000194c <XMC_CAN_PanelControl>:

__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
1000194c:	b590      	push	{r4, r7, lr}
1000194e:	b083      	sub	sp, #12
10001950:	af00      	add	r7, sp, #0
10001952:	6078      	str	r0, [r7, #4]
10001954:	1c0c      	adds	r4, r1, #0
10001956:	1c10      	adds	r0, r2, #0
10001958:	1c19      	adds	r1, r3, #0
1000195a:	1cfb      	adds	r3, r7, #3
1000195c:	1c22      	adds	r2, r4, #0
1000195e:	701a      	strb	r2, [r3, #0]
10001960:	1cbb      	adds	r3, r7, #2
10001962:	1c02      	adds	r2, r0, #0
10001964:	701a      	strb	r2, [r3, #0]
10001966:	1c7b      	adds	r3, r7, #1
10001968:	1c0a      	adds	r2, r1, #0
1000196a:	701a      	strb	r2, [r3, #0]
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
1000196c:	1cfb      	adds	r3, r7, #3
1000196e:	781a      	ldrb	r2, [r3, #0]
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
10001970:	1cbb      	adds	r3, r7, #2
10001972:	781b      	ldrb	r3, [r3, #0]
10001974:	0419      	lsls	r1, r3, #16
10001976:	23ff      	movs	r3, #255	; 0xff
10001978:	041b      	lsls	r3, r3, #16
1000197a:	400b      	ands	r3, r1
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
1000197c:	431a      	orrs	r2, r3
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
1000197e:	1c7b      	adds	r3, r7, #1
10001980:	781b      	ldrb	r3, [r3, #0]
10001982:	061b      	lsls	r3, r3, #24
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
10001984:	431a      	orrs	r2, r3
10001986:	1c11      	adds	r1, r2, #0
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
10001988:	687a      	ldr	r2, [r7, #4]
1000198a:	23e2      	movs	r3, #226	; 0xe2
1000198c:	005b      	lsls	r3, r3, #1
1000198e:	50d1      	str	r1, [r2, r3]
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
}
10001990:	46bd      	mov	sp, r7
10001992:	b003      	add	sp, #12
10001994:	bd90      	pop	{r4, r7, pc}
10001996:	46c0      	nop			; (mov r8, r8)

10001998 <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
10001998:	b580      	push	{r7, lr}
1000199a:	b082      	sub	sp, #8
1000199c:	af00      	add	r7, sp, #0
1000199e:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
100019a0:	687b      	ldr	r3, [r7, #4]
100019a2:	681b      	ldr	r3, [r3, #0]
100019a4:	2240      	movs	r2, #64	; 0x40
100019a6:	431a      	orrs	r2, r3
100019a8:	687b      	ldr	r3, [r7, #4]
100019aa:	601a      	str	r2, [r3, #0]
}
100019ac:	46bd      	mov	sp, r7
100019ae:	b002      	add	sp, #8
100019b0:	bd80      	pop	{r7, pc}
100019b2:	46c0      	nop			; (mov r8, r8)

100019b4 <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
100019b4:	b580      	push	{r7, lr}
100019b6:	b082      	sub	sp, #8
100019b8:	af00      	add	r7, sp, #0
100019ba:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
100019bc:	687b      	ldr	r3, [r7, #4]
100019be:	681b      	ldr	r3, [r3, #0]
100019c0:	2240      	movs	r2, #64	; 0x40
100019c2:	4393      	bics	r3, r2
100019c4:	1c1a      	adds	r2, r3, #0
100019c6:	687b      	ldr	r3, [r7, #4]
100019c8:	601a      	str	r2, [r3, #0]
}
100019ca:	46bd      	mov	sp, r7
100019cc:	b002      	add	sp, #8
100019ce:	bd80      	pop	{r7, pc}

100019d0 <max>:

#if defined(CAN)
#include "xmc_scu.h"

__STATIC_INLINE uint32_t max(uint32_t a, uint32_t b)
{
100019d0:	b580      	push	{r7, lr}
100019d2:	b082      	sub	sp, #8
100019d4:	af00      	add	r7, sp, #0
100019d6:	6078      	str	r0, [r7, #4]
100019d8:	6039      	str	r1, [r7, #0]
  return (a > b) ? a : b;
100019da:	687a      	ldr	r2, [r7, #4]
100019dc:	683b      	ldr	r3, [r7, #0]
100019de:	4293      	cmp	r3, r2
100019e0:	d200      	bcs.n	100019e4 <max+0x14>
100019e2:	1c13      	adds	r3, r2, #0
}
100019e4:	1c18      	adds	r0, r3, #0
100019e6:	46bd      	mov	sp, r7
100019e8:	b002      	add	sp, #8
100019ea:	bd80      	pop	{r7, pc}

100019ec <min>:

__STATIC_INLINE uint32_t min(uint32_t a, uint32_t b)
{
100019ec:	b580      	push	{r7, lr}
100019ee:	b082      	sub	sp, #8
100019f0:	af00      	add	r7, sp, #0
100019f2:	6078      	str	r0, [r7, #4]
100019f4:	6039      	str	r1, [r7, #0]
  return (a < b) ? a : b;
100019f6:	687a      	ldr	r2, [r7, #4]
100019f8:	683b      	ldr	r3, [r7, #0]
100019fa:	4293      	cmp	r3, r2
100019fc:	d900      	bls.n	10001a00 <min+0x14>
100019fe:	1c13      	adds	r3, r2, #0
}
10001a00:	1c18      	adds	r0, r3, #0
10001a02:	46bd      	mov	sp, r7
10001a04:	b002      	add	sp, #8
10001a06:	bd80      	pop	{r7, pc}

10001a08 <XMC_CAN_NODE_NominalBitTimeConfigureEx>:
#define XMC_CAN_NODE_MAX_TSEG2 7


int32_t XMC_CAN_NODE_NominalBitTimeConfigureEx(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t *const bit_time_config)
{
10001a08:	b580      	push	{r7, lr}
10001a0a:	b088      	sub	sp, #32
10001a0c:	af00      	add	r7, sp, #0
10001a0e:	6078      	str	r0, [r7, #4]
10001a10:	6039      	str	r1, [r7, #0]
  /* Check that the CAN frequency is a multiple of the required baudrate */
  if ((bit_time_config->can_frequency % bit_time_config->baudrate) == 0)
10001a12:	683b      	ldr	r3, [r7, #0]
10001a14:	681a      	ldr	r2, [r3, #0]
10001a16:	683b      	ldr	r3, [r7, #0]
10001a18:	685b      	ldr	r3, [r3, #4]
10001a1a:	1c10      	adds	r0, r2, #0
10001a1c:	1c19      	adds	r1, r3, #0
10001a1e:	f000 fe4b 	bl	100026b8 <__aeabi_uidivmod>
10001a22:	1e0b      	subs	r3, r1, #0
10001a24:	d000      	beq.n	10001a28 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x20>
10001a26:	e096      	b.n	10001b56 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x14e>
  {
    uint32_t prescaler = 0;
10001a28:	2300      	movs	r3, #0
10001a2a:	61fb      	str	r3, [r7, #28]
    uint32_t div8 = 0;
10001a2c:	2300      	movs	r3, #0
10001a2e:	61bb      	str	r3, [r7, #24]

    /* Calculate the factor between can frequency and required baudrate, this is equal to (prescaler x ntq) */
    uint32_t fcan_div = bit_time_config->can_frequency / bit_time_config->baudrate;
10001a30:	683b      	ldr	r3, [r7, #0]
10001a32:	681a      	ldr	r2, [r3, #0]
10001a34:	683b      	ldr	r3, [r7, #0]
10001a36:	685b      	ldr	r3, [r3, #4]
10001a38:	1c10      	adds	r0, r2, #0
10001a3a:	1c19      	adds	r1, r3, #0
10001a3c:	f000 fdec 	bl	10002618 <__aeabi_uidiv>
10001a40:	1c03      	adds	r3, r0, #0
10001a42:	60bb      	str	r3, [r7, #8]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
10001a44:	2319      	movs	r3, #25
10001a46:	617b      	str	r3, [r7, #20]
    uint32_t tseg1 = 0;
10001a48:	2300      	movs	r3, #0
10001a4a:	613b      	str	r3, [r7, #16]
    uint32_t tseg2 = 0;
10001a4c:	2300      	movs	r3, #0
10001a4e:	60fb      	str	r3, [r7, #12]
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
10001a50:	e049      	b.n	10001ae6 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
    {
      /* consider this ntq, only if fcan_div is multiple of ntq */
      if ((fcan_div % ntq) == 0)
10001a52:	68bb      	ldr	r3, [r7, #8]
10001a54:	1c18      	adds	r0, r3, #0
10001a56:	6979      	ldr	r1, [r7, #20]
10001a58:	f000 fe2e 	bl	100026b8 <__aeabi_uidivmod>
10001a5c:	1e0b      	subs	r3, r1, #0
10001a5e:	d13f      	bne.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
      {
        div8 = 0;
10001a60:	2300      	movs	r3, #0
10001a62:	61bb      	str	r3, [r7, #24]
        prescaler = fcan_div / ntq;
10001a64:	68b8      	ldr	r0, [r7, #8]
10001a66:	6979      	ldr	r1, [r7, #20]
10001a68:	f000 fdd6 	bl	10002618 <__aeabi_uidiv>
10001a6c:	1c03      	adds	r3, r0, #0
10001a6e:	61fb      	str	r3, [r7, #28]
        if ((prescaler > 0) && (prescaler <= XMC_CAN_NODE_MAX_PRESCALER))
10001a70:	69fb      	ldr	r3, [r7, #28]
10001a72:	2b00      	cmp	r3, #0
10001a74:	d034      	beq.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001a76:	69fa      	ldr	r2, [r7, #28]
10001a78:	2380      	movs	r3, #128	; 0x80
10001a7a:	009b      	lsls	r3, r3, #2
10001a7c:	429a      	cmp	r2, r3
10001a7e:	d82f      	bhi.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
        {
          if (prescaler >= 64)
10001a80:	69fb      	ldr	r3, [r7, #28]
10001a82:	2b3f      	cmp	r3, #63	; 0x3f
10001a84:	d909      	bls.n	10001a9a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x92>
          {
            /* consider prescaler >=64, if it is integer divisible by 8*/
            if ((prescaler & 0x7U) != 0)
10001a86:	69fb      	ldr	r3, [r7, #28]
10001a88:	2207      	movs	r2, #7
10001a8a:	4013      	ands	r3, r2
10001a8c:	d003      	beq.n	10001a96 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x8e>
            {
              --ntq;
10001a8e:	697b      	ldr	r3, [r7, #20]
10001a90:	3b01      	subs	r3, #1
10001a92:	617b      	str	r3, [r7, #20]
              continue;
10001a94:	e027      	b.n	10001ae6 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
            }
            else
            {
              div8 = 1;
10001a96:	2301      	movs	r3, #1
10001a98:	61bb      	str	r3, [r7, #24]
            }
          }

          tseg1 = ((ntq - 1) * bit_time_config->sample_point) / 10000;
10001a9a:	697b      	ldr	r3, [r7, #20]
10001a9c:	3b01      	subs	r3, #1
10001a9e:	683a      	ldr	r2, [r7, #0]
10001aa0:	8912      	ldrh	r2, [r2, #8]
10001aa2:	4353      	muls	r3, r2
10001aa4:	1c18      	adds	r0, r3, #0
10001aa6:	492e      	ldr	r1, [pc, #184]	; (10001b60 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x158>)
10001aa8:	f000 fdb6 	bl	10002618 <__aeabi_uidiv>
10001aac:	1c03      	adds	r3, r0, #0
10001aae:	613b      	str	r3, [r7, #16]
          tseg2 = ntq - tseg1 - 1;
10001ab0:	697a      	ldr	r2, [r7, #20]
10001ab2:	693b      	ldr	r3, [r7, #16]
10001ab4:	1ad3      	subs	r3, r2, r3
10001ab6:	3b01      	subs	r3, #1
10001ab8:	60fb      	str	r3, [r7, #12]

          if ((XMC_CAN_NODE_MIN_TSEG1 <= tseg1) && (tseg1 <= XMC_CAN_NODE_MAX_TSEG1) &&
10001aba:	693b      	ldr	r3, [r7, #16]
10001abc:	2b02      	cmp	r3, #2
10001abe:	d90f      	bls.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001ac0:	693b      	ldr	r3, [r7, #16]
10001ac2:	2b0f      	cmp	r3, #15
10001ac4:	d80c      	bhi.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001ac6:	68fb      	ldr	r3, [r7, #12]
10001ac8:	2b01      	cmp	r3, #1
10001aca:	d909      	bls.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
              (XMC_CAN_NODE_MIN_TSEG2 <= tseg2) && (tseg2 < XMC_CAN_NODE_MAX_TSEG2) && (tseg2 >= bit_time_config->sjw))
10001acc:	68fb      	ldr	r3, [r7, #12]
10001ace:	2b06      	cmp	r3, #6
10001ad0:	d806      	bhi.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001ad2:	683b      	ldr	r3, [r7, #0]
10001ad4:	895b      	ldrh	r3, [r3, #10]
10001ad6:	1e1a      	subs	r2, r3, #0
10001ad8:	68fb      	ldr	r3, [r7, #12]
10001ada:	429a      	cmp	r2, r3
10001adc:	d800      	bhi.n	10001ae0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
          {
            break;
10001ade:	e005      	b.n	10001aec <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xe4>
          }


        }
      }
      --ntq;
10001ae0:	697b      	ldr	r3, [r7, #20]
10001ae2:	3b01      	subs	r3, #1
10001ae4:	617b      	str	r3, [r7, #20]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
    uint32_t tseg1 = 0;
    uint32_t tseg2 = 0;
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
10001ae6:	697b      	ldr	r3, [r7, #20]
10001ae8:	2b07      	cmp	r3, #7
10001aea:	d8b2      	bhi.n	10001a52 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x4a>
        }
      }
      --ntq;
    }

    if (ntq >= XMC_CAN_NODE_MIN_NTQ)
10001aec:	697b      	ldr	r3, [r7, #20]
10001aee:	2b07      	cmp	r3, #7
10001af0:	d931      	bls.n	10001b56 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x14e>

      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: prescaler", (prescaler != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg1", (tseg1 != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);
10001af2:	687b      	ldr	r3, [r7, #4]
10001af4:	1c18      	adds	r0, r3, #0
10001af6:	f7ff ff4f 	bl	10001998 <XMC_CAN_NODE_EnableConfigurationChange>

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
10001afa:	68fb      	ldr	r3, [r7, #12]
10001afc:	3b01      	subs	r3, #1
10001afe:	031a      	lsls	r2, r3, #12
10001b00:	23e0      	movs	r3, #224	; 0xe0
10001b02:	01db      	lsls	r3, r3, #7
10001b04:	401a      	ands	r2, r3
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
10001b06:	683b      	ldr	r3, [r7, #0]
10001b08:	895b      	ldrh	r3, [r3, #10]
10001b0a:	3b01      	subs	r3, #1
10001b0c:	019b      	lsls	r3, r3, #6
10001b0e:	21ff      	movs	r1, #255	; 0xff
10001b10:	400b      	ands	r3, r1
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
10001b12:	431a      	orrs	r2, r3
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
10001b14:	693b      	ldr	r3, [r7, #16]
10001b16:	3b01      	subs	r3, #1
10001b18:	0219      	lsls	r1, r3, #8
10001b1a:	23f0      	movs	r3, #240	; 0xf0
10001b1c:	011b      	lsls	r3, r3, #4
10001b1e:	400b      	ands	r3, r1

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
10001b20:	431a      	orrs	r2, r3
10001b22:	1c11      	adds	r1, r2, #0
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
10001b24:	69ba      	ldr	r2, [r7, #24]
10001b26:	1c13      	adds	r3, r2, #0
10001b28:	005b      	lsls	r3, r3, #1
10001b2a:	189b      	adds	r3, r3, r2
10001b2c:	1c1a      	adds	r2, r3, #0
10001b2e:	69fb      	ldr	r3, [r7, #28]
10001b30:	40d3      	lsrs	r3, r2
10001b32:	3b01      	subs	r3, #1
10001b34:	223f      	movs	r2, #63	; 0x3f
10001b36:	4013      	ands	r3, r2
      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
10001b38:	1c0a      	adds	r2, r1, #0
10001b3a:	431a      	orrs	r2, r3
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
10001b3c:	69bb      	ldr	r3, [r7, #24]
10001b3e:	03db      	lsls	r3, r3, #15
10001b40:	041b      	lsls	r3, r3, #16
10001b42:	0c1b      	lsrs	r3, r3, #16

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
10001b44:	431a      	orrs	r2, r3
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
10001b46:	687b      	ldr	r3, [r7, #4]
10001b48:	611a      	str	r2, [r3, #16]
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);

      XMC_CAN_NODE_DisableConfigurationChange(can_node);
10001b4a:	687b      	ldr	r3, [r7, #4]
10001b4c:	1c18      	adds	r0, r3, #0
10001b4e:	f7ff ff31 	bl	100019b4 <XMC_CAN_NODE_DisableConfigurationChange>

      return XMC_CAN_STATUS_SUCCESS;
10001b52:	2300      	movs	r3, #0
10001b54:	e000      	b.n	10001b58 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x150>
    }
  }

  return XMC_CAN_STATUS_ERROR;
10001b56:	2301      	movs	r3, #1
}
10001b58:	1c18      	adds	r0, r3, #0
10001b5a:	46bd      	mov	sp, r7
10001b5c:	b008      	add	sp, #32
10001b5e:	bd80      	pop	{r7, pc}
10001b60:	00002710 	.word	0x00002710

10001b64 <XMC_CAN_AllocateMOtoNodeList>:
                   (((uint32_t)0U << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
  XMC_CAN_NODE_DisableConfigurationChange(can_node);
}
/* Function to allocate message object from free list to node list */
void XMC_CAN_AllocateMOtoNodeList(XMC_CAN_t *const obj, const uint8_t node_num, const uint8_t mo_num)
{
10001b64:	b590      	push	{r4, r7, lr}
10001b66:	b083      	sub	sp, #12
10001b68:	af00      	add	r7, sp, #0
10001b6a:	6078      	str	r0, [r7, #4]
10001b6c:	1c08      	adds	r0, r1, #0
10001b6e:	1c11      	adds	r1, r2, #0
10001b70:	1cfb      	adds	r3, r7, #3
10001b72:	1c02      	adds	r2, r0, #0
10001b74:	701a      	strb	r2, [r3, #0]
10001b76:	1cbb      	adds	r3, r7, #2
10001b78:	1c0a      	adds	r2, r1, #0
10001b7a:	701a      	strb	r2, [r3, #0]
  /* wait while panel operation is in progress. */
  while (XMC_CAN_IsPanelControlReady(obj) == false)
10001b7c:	46c0      	nop			; (mov r8, r8)
10001b7e:	687b      	ldr	r3, [r7, #4]
10001b80:	1c18      	adds	r0, r3, #0
10001b82:	f7ff fed1 	bl	10001928 <XMC_CAN_IsPanelControlReady>
10001b86:	1c03      	adds	r3, r0, #0
10001b88:	1c1a      	adds	r2, r3, #0
10001b8a:	2301      	movs	r3, #1
10001b8c:	4053      	eors	r3, r2
10001b8e:	b2db      	uxtb	r3, r3
10001b90:	2b00      	cmp	r3, #0
10001b92:	d1f4      	bne.n	10001b7e <XMC_CAN_AllocateMOtoNodeList+0x1a>
  {
    /*Do nothing*/
  };

  /* Panel Command for  allocation of MO to node list */
  XMC_CAN_PanelControl(obj, XMC_CAN_PANCMD_STATIC_ALLOCATE, mo_num, (node_num + 1U));
10001b94:	1cfb      	adds	r3, r7, #3
10001b96:	781b      	ldrb	r3, [r3, #0]
10001b98:	3301      	adds	r3, #1
10001b9a:	b2dc      	uxtb	r4, r3
10001b9c:	687a      	ldr	r2, [r7, #4]
10001b9e:	1cbb      	adds	r3, r7, #2
10001ba0:	781b      	ldrb	r3, [r3, #0]
10001ba2:	1c10      	adds	r0, r2, #0
10001ba4:	2102      	movs	r1, #2
10001ba6:	1c1a      	adds	r2, r3, #0
10001ba8:	1c23      	adds	r3, r4, #0
10001baa:	f7ff fecf 	bl	1000194c <XMC_CAN_PanelControl>
}
10001bae:	46bd      	mov	sp, r7
10001bb0:	b003      	add	sp, #12
10001bb2:	bd90      	pop	{r4, r7, pc}

10001bb4 <XMC_CAN_Enable>:
#endif
}

/* Enable XMC_CAN Peripheral */
void XMC_CAN_Enable(XMC_CAN_t *const obj)
{
10001bb4:	b580      	push	{r7, lr}
10001bb6:	b082      	sub	sp, #8
10001bb8:	af00      	add	r7, sp, #0
10001bba:	6078      	str	r0, [r7, #4]
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_MCAN);
10001bbc:	2380      	movs	r3, #128	; 0x80
10001bbe:	039b      	lsls	r3, r3, #14
10001bc0:	1c18      	adds	r0, r3, #0
10001bc2:	f7ff fccb 	bl	1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_MCAN);
#endif
  /* Enable CAN Module */
  obj->CLC &= ~(uint32_t)CAN_CLC_DISR_Msk;
10001bc6:	687b      	ldr	r3, [r7, #4]
10001bc8:	681b      	ldr	r3, [r3, #0]
10001bca:	2201      	movs	r2, #1
10001bcc:	4393      	bics	r3, r2
10001bce:	1c1a      	adds	r2, r3, #0
10001bd0:	687b      	ldr	r3, [r7, #4]
10001bd2:	601a      	str	r2, [r3, #0]
  while (obj->CLC & CAN_CLC_DISS_Msk)
10001bd4:	46c0      	nop			; (mov r8, r8)
10001bd6:	687b      	ldr	r3, [r7, #4]
10001bd8:	681b      	ldr	r3, [r3, #0]
10001bda:	2202      	movs	r2, #2
10001bdc:	4013      	ands	r3, r2
10001bde:	d1fa      	bne.n	10001bd6 <XMC_CAN_Enable+0x22>
  {
    /*Do nothing*/
  };
}
10001be0:	46bd      	mov	sp, r7
10001be2:	b002      	add	sp, #8
10001be4:	bd80      	pop	{r7, pc}
10001be6:	46c0      	nop			; (mov r8, r8)

10001be8 <XMC_CAN_SetBaudrateClockSource>:
  obj->FDR |= ((uint32_t)can_divider_mode << CAN_FDR_DM_Pos) | ((uint32_t)step << CAN_FDR_STEP_Pos);
}
#endif

void XMC_CAN_SetBaudrateClockSource(XMC_CAN_t *const obj, const XMC_CAN_CANCLKSRC_t source)
{
10001be8:	b580      	push	{r7, lr}
10001bea:	b082      	sub	sp, #8
10001bec:	af00      	add	r7, sp, #0
10001bee:	6078      	str	r0, [r7, #4]
10001bf0:	1c0a      	adds	r2, r1, #0
10001bf2:	1cfb      	adds	r3, r7, #3
10001bf4:	701a      	strb	r2, [r3, #0]
#if defined(MULTICAN_PLUS)
  obj->MCR = (obj->MCR & ~CAN_MCR_CLKSEL_Msk) | source ;
10001bf6:	687a      	ldr	r2, [r7, #4]
10001bf8:	23e4      	movs	r3, #228	; 0xe4
10001bfa:	005b      	lsls	r3, r3, #1
10001bfc:	58d3      	ldr	r3, [r2, r3]
10001bfe:	220f      	movs	r2, #15
10001c00:	4393      	bics	r3, r2
10001c02:	1c1a      	adds	r2, r3, #0
10001c04:	1cfb      	adds	r3, r7, #3
10001c06:	781b      	ldrb	r3, [r3, #0]
10001c08:	431a      	orrs	r2, r3
10001c0a:	1c11      	adds	r1, r2, #0
10001c0c:	687a      	ldr	r2, [r7, #4]
10001c0e:	23e4      	movs	r3, #228	; 0xe4
10001c10:	005b      	lsls	r3, r3, #1
10001c12:	50d1      	str	r1, [r2, r3]
#else
  XMC_UNUSED_ARG(obj);
  XMC_UNUSED_ARG(source);
#endif
}
10001c14:	46bd      	mov	sp, r7
10001c16:	b002      	add	sp, #8
10001c18:	bd80      	pop	{r7, pc}
10001c1a:	46c0      	nop			; (mov r8, r8)

10001c1c <XMC_CAN_GetBaudrateClockSource>:

XMC_CAN_CANCLKSRC_t XMC_CAN_GetBaudrateClockSource(XMC_CAN_t *const obj)
{
10001c1c:	b580      	push	{r7, lr}
10001c1e:	b082      	sub	sp, #8
10001c20:	af00      	add	r7, sp, #0
10001c22:	6078      	str	r0, [r7, #4]
#if defined(MULTICAN_PLUS)
  return ((XMC_CAN_CANCLKSRC_t)((obj->MCR & CAN_MCR_CLKSEL_Msk) >> CAN_MCR_CLKSEL_Pos));
10001c24:	687a      	ldr	r2, [r7, #4]
10001c26:	23e4      	movs	r3, #228	; 0xe4
10001c28:	005b      	lsls	r3, r3, #1
10001c2a:	58d3      	ldr	r3, [r2, r3]
10001c2c:	b2db      	uxtb	r3, r3
10001c2e:	220f      	movs	r2, #15
10001c30:	4013      	ands	r3, r2
10001c32:	b2db      	uxtb	r3, r3
#elif (UC_FAMILY == XMC4)
  XMC_UNUSED_ARG(obj);
  return XMC_CAN_CANCLKSRC_FPERI;
#endif
}
10001c34:	1c18      	adds	r0, r3, #0
10001c36:	46bd      	mov	sp, r7
10001c38:	b002      	add	sp, #8
10001c3a:	bd80      	pop	{r7, pc}

10001c3c <XMC_CAN_GetBaudrateClockFrequency>:

uint32_t XMC_CAN_GetBaudrateClockFrequency(XMC_CAN_t *const obj)
{
10001c3c:	b580      	push	{r7, lr}
10001c3e:	b084      	sub	sp, #16
10001c40:	af00      	add	r7, sp, #0
10001c42:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0;
10001c44:	2300      	movs	r3, #0
10001c46:	60fb      	str	r3, [r7, #12]

#if defined(MULTICAN_PLUS)
  switch (XMC_CAN_GetBaudrateClockSource(obj))
10001c48:	687b      	ldr	r3, [r7, #4]
10001c4a:	1c18      	adds	r0, r3, #0
10001c4c:	f7ff ffe6 	bl	10001c1c <XMC_CAN_GetBaudrateClockSource>
10001c50:	1e03      	subs	r3, r0, #0
10001c52:	2b01      	cmp	r3, #1
10001c54:	d002      	beq.n	10001c5c <XMC_CAN_GetBaudrateClockFrequency+0x20>
10001c56:	2b02      	cmp	r3, #2
10001c58:	d005      	beq.n	10001c66 <XMC_CAN_GetBaudrateClockFrequency+0x2a>
10001c5a:	e009      	b.n	10001c70 <XMC_CAN_GetBaudrateClockFrequency+0x34>
    case XMC_CAN_CANCLKSRC_FPERI:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
      break;
#else
    case XMC_CAN_CANCLKSRC_MCLK:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
10001c5c:	f7ff fd4e 	bl	100016fc <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
10001c60:	1c03      	adds	r3, r0, #0
10001c62:	60fb      	str	r3, [r7, #12]
      break;
10001c64:	e004      	b.n	10001c70 <XMC_CAN_GetBaudrateClockFrequency+0x34>
#endif
    case XMC_CAN_CANCLKSRC_FOHP:
      frequency = OSCHP_GetFrequency();
10001c66:	f7ff fa87 	bl	10001178 <OSCHP_GetFrequency>
10001c6a:	1c03      	adds	r3, r0, #0
10001c6c:	60fb      	str	r3, [r7, #12]
      break;
10001c6e:	46c0      	nop			; (mov r8, r8)
#else
  XMC_UNUSED_ARG(obj);
  frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
#endif

  return frequency;
10001c70:	68fb      	ldr	r3, [r7, #12]
}
10001c72:	1c18      	adds	r0, r3, #0
10001c74:	46bd      	mov	sp, r7
10001c76:	b004      	add	sp, #16
10001c78:	bd80      	pop	{r7, pc}
10001c7a:	46c0      	nop			; (mov r8, r8)

10001c7c <XMC_CAN_InitEx>:

uint32_t XMC_CAN_InitEx(XMC_CAN_t *const obj, XMC_CAN_CANCLKSRC_t clksrc, uint32_t can_frequency)
{
10001c7c:	b580      	push	{r7, lr}
10001c7e:	b088      	sub	sp, #32
10001c80:	af00      	add	r7, sp, #0
10001c82:	60f8      	str	r0, [r7, #12]
10001c84:	607a      	str	r2, [r7, #4]
10001c86:	230b      	movs	r3, #11
10001c88:	18fb      	adds	r3, r7, r3
10001c8a:	1c0a      	adds	r2, r1, #0
10001c8c:	701a      	strb	r2, [r3, #0]
  uint32_t step_n;
  uint32_t freq_n;
  uint32_t peripheral_frequency;

  /*Enabling the module*/
  XMC_CAN_Enable(obj);
10001c8e:	68fb      	ldr	r3, [r7, #12]
10001c90:	1c18      	adds	r0, r3, #0
10001c92:	f7ff ff8f 	bl	10001bb4 <XMC_CAN_Enable>

  XMC_CAN_SetBaudrateClockSource(obj, clksrc);
10001c96:	68fa      	ldr	r2, [r7, #12]
10001c98:	230b      	movs	r3, #11
10001c9a:	18fb      	adds	r3, r7, r3
10001c9c:	781b      	ldrb	r3, [r3, #0]
10001c9e:	1c10      	adds	r0, r2, #0
10001ca0:	1c19      	adds	r1, r3, #0
10001ca2:	f7ff ffa1 	bl	10001be8 <XMC_CAN_SetBaudrateClockSource>
  peripheral_frequency = XMC_CAN_GetBaudrateClockFrequency(obj);
10001ca6:	68fb      	ldr	r3, [r7, #12]
10001ca8:	1c18      	adds	r0, r3, #0
10001caa:	f7ff ffc7 	bl	10001c3c <XMC_CAN_GetBaudrateClockFrequency>
10001cae:	1c03      	adds	r3, r0, #0
10001cb0:	61fb      	str	r3, [r7, #28]
  XMC_ASSERT("XMC_CAN_Init: frequency not supported", can_frequency <= peripheral_frequency);

  /* Normal divider mode */
  step_n = (uint32_t)min(max(0U, (1024U - (peripheral_frequency / can_frequency))), 1023U);
10001cb2:	69f8      	ldr	r0, [r7, #28]
10001cb4:	6879      	ldr	r1, [r7, #4]
10001cb6:	f000 fcaf 	bl	10002618 <__aeabi_uidiv>
10001cba:	1c03      	adds	r3, r0, #0
10001cbc:	1c1a      	adds	r2, r3, #0
10001cbe:	2380      	movs	r3, #128	; 0x80
10001cc0:	00db      	lsls	r3, r3, #3
10001cc2:	1a9b      	subs	r3, r3, r2
10001cc4:	2000      	movs	r0, #0
10001cc6:	1c19      	adds	r1, r3, #0
10001cc8:	f7ff fe82 	bl	100019d0 <max>
10001ccc:	1c02      	adds	r2, r0, #0
10001cce:	4b12      	ldr	r3, [pc, #72]	; (10001d18 <XMC_CAN_InitEx+0x9c>)
10001cd0:	1c10      	adds	r0, r2, #0
10001cd2:	1c19      	adds	r1, r3, #0
10001cd4:	f7ff fe8a 	bl	100019ec <min>
10001cd8:	1c03      	adds	r3, r0, #0
10001cda:	61bb      	str	r3, [r7, #24]
  freq_n = (uint32_t)(peripheral_frequency / (1024U - step_n));
10001cdc:	69bb      	ldr	r3, [r7, #24]
10001cde:	2280      	movs	r2, #128	; 0x80
10001ce0:	00d2      	lsls	r2, r2, #3
10001ce2:	1ad3      	subs	r3, r2, r3
10001ce4:	69f8      	ldr	r0, [r7, #28]
10001ce6:	1c19      	adds	r1, r3, #0
10001ce8:	f000 fc96 	bl	10002618 <__aeabi_uidiv>
10001cec:	1c03      	adds	r3, r0, #0
10001cee:	617b      	str	r3, [r7, #20]

  obj->FDR &= (uint32_t) ~(CAN_FDR_DM_Msk | CAN_FDR_STEP_Msk);
10001cf0:	68fb      	ldr	r3, [r7, #12]
10001cf2:	68db      	ldr	r3, [r3, #12]
10001cf4:	4a09      	ldr	r2, [pc, #36]	; (10001d1c <XMC_CAN_InitEx+0xa0>)
10001cf6:	401a      	ands	r2, r3
10001cf8:	68fb      	ldr	r3, [r7, #12]
10001cfa:	60da      	str	r2, [r3, #12]
  obj->FDR |= ((uint32_t)XMC_CAN_DM_NORMAL << CAN_FDR_DM_Pos) | ((uint32_t)step_n << CAN_FDR_STEP_Pos);
10001cfc:	68fb      	ldr	r3, [r7, #12]
10001cfe:	68da      	ldr	r2, [r3, #12]
10001d00:	69bb      	ldr	r3, [r7, #24]
10001d02:	4313      	orrs	r3, r2
10001d04:	2280      	movs	r2, #128	; 0x80
10001d06:	01d2      	lsls	r2, r2, #7
10001d08:	431a      	orrs	r2, r3
10001d0a:	68fb      	ldr	r3, [r7, #12]
10001d0c:	60da      	str	r2, [r3, #12]

  return freq_n;
10001d0e:	697b      	ldr	r3, [r7, #20]
}
10001d10:	1c18      	adds	r0, r3, #0
10001d12:	46bd      	mov	sp, r7
10001d14:	b008      	add	sp, #32
10001d16:	bd80      	pop	{r7, pc}
10001d18:	000003ff 	.word	0x000003ff
10001d1c:	ffff3c00 	.word	0xffff3c00

10001d20 <XMC_CAN_MO_Config>:
  can_mo->can_id_mask = can_id_mask;
}

/* Initialization of XMC_CAN MO Object */
void XMC_CAN_MO_Config(const XMC_CAN_MO_t *const can_mo)
{
10001d20:	b580      	push	{r7, lr}
10001d22:	b086      	sub	sp, #24
10001d24:	af00      	add	r7, sp, #0
10001d26:	6078      	str	r0, [r7, #4]
  uint32_t reg;

  /* Configure MPN */
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
10001d28:	687b      	ldr	r3, [r7, #4]
10001d2a:	681b      	ldr	r3, [r3, #0]
10001d2c:	4a48      	ldr	r2, [pc, #288]	; (10001e50 <XMC_CAN_MO_Config+0x130>)
10001d2e:	4694      	mov	ip, r2
10001d30:	4463      	add	r3, ip
10001d32:	095b      	lsrs	r3, r3, #5
10001d34:	617b      	str	r3, [r7, #20]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
10001d36:	697b      	ldr	r3, [r7, #20]
10001d38:	095b      	lsrs	r3, r3, #5
10001d3a:	035a      	lsls	r2, r3, #13
10001d3c:	697b      	ldr	r3, [r7, #20]
10001d3e:	211f      	movs	r1, #31
10001d40:	400b      	ands	r3, r1
10001d42:	021b      	lsls	r3, r3, #8
10001d44:	4313      	orrs	r3, r2
10001d46:	613b      	str	r3, [r7, #16]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
10001d48:	687b      	ldr	r3, [r7, #4]
10001d4a:	681b      	ldr	r3, [r3, #0]
10001d4c:	687a      	ldr	r2, [r7, #4]
10001d4e:	6812      	ldr	r2, [r2, #0]
10001d50:	6892      	ldr	r2, [r2, #8]
10001d52:	4940      	ldr	r1, [pc, #256]	; (10001e54 <XMC_CAN_MO_Config+0x134>)
10001d54:	400a      	ands	r2, r1
10001d56:	609a      	str	r2, [r3, #8]
  can_mo->can_mo_ptr->MOIPR |= set;
10001d58:	687b      	ldr	r3, [r7, #4]
10001d5a:	681b      	ldr	r3, [r3, #0]
10001d5c:	687a      	ldr	r2, [r7, #4]
10001d5e:	6812      	ldr	r2, [r2, #0]
10001d60:	6891      	ldr	r1, [r2, #8]
10001d62:	693a      	ldr	r2, [r7, #16]
10001d64:	430a      	orrs	r2, r1
10001d66:	609a      	str	r2, [r3, #8]

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
10001d68:	687b      	ldr	r3, [r7, #4]
10001d6a:	79db      	ldrb	r3, [r3, #7]
10001d6c:	2220      	movs	r2, #32
10001d6e:	4013      	ands	r3, r2
10001d70:	b2db      	uxtb	r3, r3
10001d72:	2b00      	cmp	r3, #0
10001d74:	d007      	beq.n	10001d86 <XMC_CAN_MO_Config+0x66>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
10001d76:	687b      	ldr	r3, [r7, #4]
10001d78:	79db      	ldrb	r3, [r3, #7]
10001d7a:	2220      	movs	r2, #32
10001d7c:	4013      	ands	r3, r2
10001d7e:	b2db      	uxtb	r3, r3
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
10001d80:	2b00      	cmp	r3, #0
10001d82:	d100      	bne.n	10001d86 <XMC_CAN_MO_Config+0x66>
10001d84:	e061      	b.n	10001e4a <XMC_CAN_MO_Config+0x12a>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
10001d86:	687b      	ldr	r3, [r7, #4]
10001d88:	7e1b      	ldrb	r3, [r3, #24]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
10001d8a:	2b00      	cmp	r3, #0
10001d8c:	d004      	beq.n	10001d98 <XMC_CAN_MO_Config+0x78>
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
       (can_mo->can_mo_type != XMC_CAN_MO_TYPE_TRANSMSGOBJ)))
10001d8e:	687b      	ldr	r3, [r7, #4]
10001d90:	7e1b      	ldrb	r3, [r3, #24]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
10001d92:	2b01      	cmp	r3, #1
10001d94:	d000      	beq.n	10001d98 <XMC_CAN_MO_Config+0x78>
10001d96:	e058      	b.n	10001e4a <XMC_CAN_MO_Config+0x12a>
  }
  else
  {

    /* Disable Message object */
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
10001d98:	687b      	ldr	r3, [r7, #4]
10001d9a:	681b      	ldr	r3, [r3, #0]
10001d9c:	2220      	movs	r2, #32
10001d9e:	61da      	str	r2, [r3, #28]
    if (can_mo->can_id_mode == (uint32_t)XMC_CAN_FRAME_TYPE_STANDARD_11BITS)
10001da0:	687b      	ldr	r3, [r7, #4]
10001da2:	79db      	ldrb	r3, [r3, #7]
10001da4:	2220      	movs	r2, #32
10001da6:	4013      	ands	r3, r2
10001da8:	b2db      	uxtb	r3, r3
10001daa:	2b00      	cmp	r3, #0
10001dac:	d128      	bne.n	10001e00 <XMC_CAN_MO_Config+0xe0>
    {
      reg = can_mo->mo_ar;
10001dae:	687b      	ldr	r3, [r7, #4]
10001db0:	685b      	ldr	r3, [r3, #4]
10001db2:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAR_ID_Msk);
10001db4:	68fb      	ldr	r3, [r7, #12]
10001db6:	0f5b      	lsrs	r3, r3, #29
10001db8:	075b      	lsls	r3, r3, #29
10001dba:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_identifier << XMC_CAN_MO_MOAR_STDID_Pos);
10001dbc:	687b      	ldr	r3, [r7, #4]
10001dbe:	685b      	ldr	r3, [r3, #4]
10001dc0:	00db      	lsls	r3, r3, #3
10001dc2:	08db      	lsrs	r3, r3, #3
10001dc4:	049b      	lsls	r3, r3, #18
10001dc6:	1c1a      	adds	r2, r3, #0
10001dc8:	68fb      	ldr	r3, [r7, #12]
10001dca:	4313      	orrs	r3, r2
10001dcc:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAR = reg;
10001dce:	687b      	ldr	r3, [r7, #4]
10001dd0:	681b      	ldr	r3, [r3, #0]
10001dd2:	68fa      	ldr	r2, [r7, #12]
10001dd4:	619a      	str	r2, [r3, #24]

      reg = can_mo->mo_amr;
10001dd6:	687b      	ldr	r3, [r7, #4]
10001dd8:	689b      	ldr	r3, [r3, #8]
10001dda:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAMR_AM_Msk);
10001ddc:	68fb      	ldr	r3, [r7, #12]
10001dde:	0f5b      	lsrs	r3, r3, #29
10001de0:	075b      	lsls	r3, r3, #29
10001de2:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_id_mask << XMC_CAN_MO_MOAR_STDID_Pos);
10001de4:	687b      	ldr	r3, [r7, #4]
10001de6:	689b      	ldr	r3, [r3, #8]
10001de8:	00db      	lsls	r3, r3, #3
10001dea:	08db      	lsrs	r3, r3, #3
10001dec:	049b      	lsls	r3, r3, #18
10001dee:	1c1a      	adds	r2, r3, #0
10001df0:	68fb      	ldr	r3, [r7, #12]
10001df2:	4313      	orrs	r3, r2
10001df4:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAMR = reg;
10001df6:	687b      	ldr	r3, [r7, #4]
10001df8:	681b      	ldr	r3, [r3, #0]
10001dfa:	68fa      	ldr	r2, [r7, #12]
10001dfc:	60da      	str	r2, [r3, #12]
10001dfe:	e009      	b.n	10001e14 <XMC_CAN_MO_Config+0xf4>
    }
    else
    {
      can_mo->can_mo_ptr->MOAR = can_mo->mo_ar;
10001e00:	687b      	ldr	r3, [r7, #4]
10001e02:	681b      	ldr	r3, [r3, #0]
10001e04:	687a      	ldr	r2, [r7, #4]
10001e06:	6852      	ldr	r2, [r2, #4]
10001e08:	619a      	str	r2, [r3, #24]
      can_mo->can_mo_ptr->MOAMR = can_mo->mo_amr;
10001e0a:	687b      	ldr	r3, [r7, #4]
10001e0c:	681b      	ldr	r3, [r3, #0]
10001e0e:	687a      	ldr	r2, [r7, #4]
10001e10:	6892      	ldr	r2, [r2, #8]
10001e12:	60da      	str	r2, [r3, #12]
    }
    /* Check whether message object is transmit message object */
    if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
10001e14:	687b      	ldr	r3, [r7, #4]
10001e16:	7e1b      	ldrb	r3, [r3, #24]
10001e18:	2b01      	cmp	r3, #1
10001e1a:	d10d      	bne.n	10001e38 <XMC_CAN_MO_Config+0x118>
    {
      /* Set MO as Transmit message object  */
      XMC_CAN_MO_UpdateData(can_mo);
10001e1c:	687b      	ldr	r3, [r7, #4]
10001e1e:	1c18      	adds	r0, r3, #0
10001e20:	f000 f81e 	bl	10001e60 <XMC_CAN_MO_UpdateData>
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_SETDIR_Msk;
10001e24:	687b      	ldr	r3, [r7, #4]
10001e26:	681b      	ldr	r3, [r3, #0]
10001e28:	2280      	movs	r2, #128	; 0x80
10001e2a:	0512      	lsls	r2, r2, #20
10001e2c:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL and Set MSGVAL, TXEN0 and TXEN1 bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
10001e2e:	687b      	ldr	r3, [r7, #4]
10001e30:	681b      	ldr	r3, [r3, #0]
10001e32:	4a09      	ldr	r2, [pc, #36]	; (10001e58 <XMC_CAN_MO_Config+0x138>)
10001e34:	61da      	str	r2, [r3, #28]
10001e36:	e008      	b.n	10001e4a <XMC_CAN_MO_Config+0x12a>
                                   CAN_MO_MOCTR_RESRXEN_Msk  | CAN_MO_MOCTR_RESRTSEL_Msk);
    }
    else
    {
      /* Set MO as Receive message object and set RXEN bit */
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
10001e38:	687b      	ldr	r3, [r7, #4]
10001e3a:	681b      	ldr	r3, [r3, #0]
10001e3c:	2280      	movs	r2, #128	; 0x80
10001e3e:	0112      	lsls	r2, r2, #4
10001e40:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL, TXEN1 and TXEN2 and Set MSGVAL and RXEN bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_RESTXEN0_Msk | CAN_MO_MOCTR_RESTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
10001e42:	687b      	ldr	r3, [r7, #4]
10001e44:	681b      	ldr	r3, [r3, #0]
10001e46:	4a05      	ldr	r2, [pc, #20]	; (10001e5c <XMC_CAN_MO_Config+0x13c>)
10001e48:	61da      	str	r2, [r3, #28]
                                   CAN_MO_MOCTR_SETRXEN_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
    }

  }
}
10001e4a:	46bd      	mov	sp, r7
10001e4c:	b006      	add	sp, #24
10001e4e:	bd80      	pop	{r7, pc}
10001e50:	affbf000 	.word	0xaffbf000
10001e54:	ffff00ff 	.word	0xffff00ff
10001e58:	062000c0 	.word	0x062000c0
10001e5c:	00a00640 	.word	0x00a00640

10001e60 <XMC_CAN_MO_UpdateData>:

/* Update of XMC_CAN Object */
XMC_CAN_STATUS_t XMC_CAN_MO_UpdateData(const XMC_CAN_MO_t *const can_mo)
{
10001e60:	b580      	push	{r7, lr}
10001e62:	b084      	sub	sp, #16
10001e64:	af00      	add	r7, sp, #0
10001e66:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
10001e68:	230f      	movs	r3, #15
10001e6a:	18fb      	adds	r3, r7, r3
10001e6c:	2203      	movs	r2, #3
10001e6e:	701a      	strb	r2, [r3, #0]
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
10001e70:	687b      	ldr	r3, [r7, #4]
10001e72:	7e1b      	ldrb	r3, [r3, #24]
10001e74:	2b01      	cmp	r3, #1
10001e76:	d125      	bne.n	10001ec4 <XMC_CAN_MO_UpdateData+0x64>
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
10001e78:	687b      	ldr	r3, [r7, #4]
10001e7a:	681b      	ldr	r3, [r3, #0]
10001e7c:	2220      	movs	r2, #32
10001e7e:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
10001e80:	687b      	ldr	r3, [r7, #4]
10001e82:	681b      	ldr	r3, [r3, #0]
10001e84:	687a      	ldr	r2, [r7, #4]
10001e86:	6812      	ldr	r2, [r2, #0]
10001e88:	6812      	ldr	r2, [r2, #0]
10001e8a:	4914      	ldr	r1, [pc, #80]	; (10001edc <XMC_CAN_MO_UpdateData+0x7c>)
10001e8c:	4011      	ands	r1, r2
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
10001e8e:	687a      	ldr	r2, [r7, #4]
10001e90:	7b12      	ldrb	r2, [r2, #12]
10001e92:	0610      	lsls	r0, r2, #24
10001e94:	22f0      	movs	r2, #240	; 0xf0
10001e96:	0512      	lsls	r2, r2, #20
10001e98:	4002      	ands	r2, r0
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
10001e9a:	430a      	orrs	r2, r1
10001e9c:	601a      	str	r2, [r3, #0]
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
    /* Configure Data registers*/
    can_mo->can_mo_ptr->MODATAL = can_mo->can_data[0];
10001e9e:	687b      	ldr	r3, [r7, #4]
10001ea0:	681b      	ldr	r3, [r3, #0]
10001ea2:	687a      	ldr	r2, [r7, #4]
10001ea4:	6912      	ldr	r2, [r2, #16]
10001ea6:	611a      	str	r2, [r3, #16]
    can_mo->can_mo_ptr->MODATAH = can_mo->can_data[1];
10001ea8:	687b      	ldr	r3, [r7, #4]
10001eaa:	681b      	ldr	r3, [r3, #0]
10001eac:	687a      	ldr	r2, [r7, #4]
10001eae:	6952      	ldr	r2, [r2, #20]
10001eb0:	615a      	str	r2, [r3, #20]
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
    can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETNEWDAT_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
10001eb2:	687b      	ldr	r3, [r7, #4]
10001eb4:	681b      	ldr	r3, [r3, #0]
10001eb6:	4a0a      	ldr	r2, [pc, #40]	; (10001ee0 <XMC_CAN_MO_UpdateData+0x80>)
10001eb8:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
10001eba:	230f      	movs	r3, #15
10001ebc:	18fb      	adds	r3, r7, r3
10001ebe:	2200      	movs	r2, #0
10001ec0:	701a      	strb	r2, [r3, #0]
10001ec2:	e003      	b.n	10001ecc <XMC_CAN_MO_UpdateData+0x6c>
  }
  else
  {
    error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
10001ec4:	230f      	movs	r3, #15
10001ec6:	18fb      	adds	r3, r7, r3
10001ec8:	2203      	movs	r2, #3
10001eca:	701a      	strb	r2, [r3, #0]
  }
  return error;
10001ecc:	230f      	movs	r3, #15
10001ece:	18fb      	adds	r3, r7, r3
10001ed0:	781b      	ldrb	r3, [r3, #0]
}
10001ed2:	1c18      	adds	r0, r3, #0
10001ed4:	46bd      	mov	sp, r7
10001ed6:	b004      	add	sp, #16
10001ed8:	bd80      	pop	{r7, pc}
10001eda:	46c0      	nop			; (mov r8, r8)
10001edc:	f0ffffff 	.word	0xf0ffffff
10001ee0:	00280040 	.word	0x00280040

10001ee4 <XMC_CAN_MO_Transmit>:

/* This function is will put a transmit request to transmit message object */
XMC_CAN_STATUS_t XMC_CAN_MO_Transmit(const XMC_CAN_MO_t *const can_mo)
{
10001ee4:	b580      	push	{r7, lr}
10001ee6:	b086      	sub	sp, #24
10001ee8:	af00      	add	r7, sp, #0
10001eea:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_ERROR;
10001eec:	2317      	movs	r3, #23
10001eee:	18fb      	adds	r3, r7, r3
10001ef0:	2201      	movs	r2, #1
10001ef2:	701a      	strb	r2, [r3, #0]
  uint32_t mo_type = (uint32_t)(((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_MSGVAL_Msk) >> CAN_MO_MOSTAT_MSGVAL_Pos);
10001ef4:	687b      	ldr	r3, [r7, #4]
10001ef6:	681b      	ldr	r3, [r3, #0]
10001ef8:	69db      	ldr	r3, [r3, #28]
10001efa:	2220      	movs	r2, #32
10001efc:	4013      	ands	r3, r2
10001efe:	095b      	lsrs	r3, r3, #5
10001f00:	613b      	str	r3, [r7, #16]
  uint32_t mo_transmission_ongoing = (uint32_t) ((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_TXRQ_Msk) >> CAN_MO_MOSTAT_TXRQ_Pos;
10001f02:	687b      	ldr	r3, [r7, #4]
10001f04:	681b      	ldr	r3, [r3, #0]
10001f06:	69da      	ldr	r2, [r3, #28]
10001f08:	2380      	movs	r3, #128	; 0x80
10001f0a:	005b      	lsls	r3, r3, #1
10001f0c:	4013      	ands	r3, r2
10001f0e:	0a1b      	lsrs	r3, r3, #8
10001f10:	60fb      	str	r3, [r7, #12]
  /* check if message is disabled */
  if (mo_type == 0U)
10001f12:	693b      	ldr	r3, [r7, #16]
10001f14:	2b00      	cmp	r3, #0
10001f16:	d104      	bne.n	10001f22 <XMC_CAN_MO_Transmit+0x3e>
  {
    error = XMC_CAN_STATUS_MO_DISABLED;
10001f18:	2317      	movs	r3, #23
10001f1a:	18fb      	adds	r3, r7, r3
10001f1c:	2204      	movs	r2, #4
10001f1e:	701a      	strb	r2, [r3, #0]
10001f20:	e010      	b.n	10001f44 <XMC_CAN_MO_Transmit+0x60>
  }
  /* check if transmission is ongoing on message object */
  else if (mo_transmission_ongoing == 1U)
10001f22:	68fb      	ldr	r3, [r7, #12]
10001f24:	2b01      	cmp	r3, #1
10001f26:	d104      	bne.n	10001f32 <XMC_CAN_MO_Transmit+0x4e>
  {
    error = XMC_CAN_STATUS_BUSY;
10001f28:	2317      	movs	r3, #23
10001f2a:	18fb      	adds	r3, r7, r3
10001f2c:	2202      	movs	r2, #2
10001f2e:	701a      	strb	r2, [r3, #0]
10001f30:	e008      	b.n	10001f44 <XMC_CAN_MO_Transmit+0x60>
  }
  else
  {
    /* set TXRQ bit */
    can_mo->can_mo_ptr-> MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk | CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk;
10001f32:	687b      	ldr	r3, [r7, #4]
10001f34:	681b      	ldr	r3, [r3, #0]
10001f36:	22e0      	movs	r2, #224	; 0xe0
10001f38:	04d2      	lsls	r2, r2, #19
10001f3a:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
10001f3c:	2317      	movs	r3, #23
10001f3e:	18fb      	adds	r3, r7, r3
10001f40:	2200      	movs	r2, #0
10001f42:	701a      	strb	r2, [r3, #0]
  }
  return error;
10001f44:	2317      	movs	r3, #23
10001f46:	18fb      	adds	r3, r7, r3
10001f48:	781b      	ldrb	r3, [r3, #0]
}
10001f4a:	1c18      	adds	r0, r3, #0
10001f4c:	46bd      	mov	sp, r7
10001f4e:	b006      	add	sp, #24
10001f50:	bd80      	pop	{r7, pc}
10001f52:	46c0      	nop			; (mov r8, r8)

10001f54 <XMC_CAN_MO_Receive>:
}


/* This function is will read the message object data bytes */
XMC_CAN_STATUS_t XMC_CAN_MO_Receive (XMC_CAN_MO_t *can_mo)
{
10001f54:	b580      	push	{r7, lr}
10001f56:	b086      	sub	sp, #24
10001f58:	af00      	add	r7, sp, #0
10001f5a:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_ERROR;
10001f5c:	2317      	movs	r3, #23
10001f5e:	18fb      	adds	r3, r7, r3
10001f60:	2201      	movs	r2, #1
10001f62:	701a      	strb	r2, [r3, #0]
  uint8_t rx_pnd = 0U;
10001f64:	2316      	movs	r3, #22
10001f66:	18fb      	adds	r3, r7, r3
10001f68:	2200      	movs	r2, #0
10001f6a:	701a      	strb	r2, [r3, #0]
  uint8_t new_data = 0U;
10001f6c:	2315      	movs	r3, #21
10001f6e:	18fb      	adds	r3, r7, r3
10001f70:	2200      	movs	r2, #0
10001f72:	701a      	strb	r2, [r3, #0]
  uint32_t mo_type = (uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_DIR_Msk) >> CAN_MO_MOSTAT_DIR_Pos;
10001f74:	687b      	ldr	r3, [r7, #4]
10001f76:	681b      	ldr	r3, [r3, #0]
10001f78:	69da      	ldr	r2, [r3, #28]
10001f7a:	2380      	movs	r3, #128	; 0x80
10001f7c:	011b      	lsls	r3, r3, #4
10001f7e:	4013      	ands	r3, r2
10001f80:	0adb      	lsrs	r3, r3, #11
10001f82:	613b      	str	r3, [r7, #16]
  uint32_t mo_recepcion_ongoing = (uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_RXUPD_Msk) >> CAN_MO_MOSTAT_RXUPD_Pos;
10001f84:	687b      	ldr	r3, [r7, #4]
10001f86:	681b      	ldr	r3, [r3, #0]
10001f88:	69db      	ldr	r3, [r3, #28]
10001f8a:	2204      	movs	r2, #4
10001f8c:	4013      	ands	r3, r2
10001f8e:	089b      	lsrs	r3, r3, #2
10001f90:	60fb      	str	r3, [r7, #12]
  /* check if message object is a receive message object */
  if (mo_type != (uint32_t)XMC_CAN_MO_TYPE_RECMSGOBJ)
10001f92:	693b      	ldr	r3, [r7, #16]
10001f94:	2b00      	cmp	r3, #0
10001f96:	d004      	beq.n	10001fa2 <XMC_CAN_MO_Receive+0x4e>
  {
    error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
10001f98:	2317      	movs	r3, #23
10001f9a:	18fb      	adds	r3, r7, r3
10001f9c:	2203      	movs	r2, #3
10001f9e:	701a      	strb	r2, [r3, #0]
10001fa0:	e0d3      	b.n	1000214a <XMC_CAN_MO_Receive+0x1f6>
  }
  /* check if reception is ongoing on message object */
  else if (mo_recepcion_ongoing == 1U)
10001fa2:	68fb      	ldr	r3, [r7, #12]
10001fa4:	2b01      	cmp	r3, #1
10001fa6:	d104      	bne.n	10001fb2 <XMC_CAN_MO_Receive+0x5e>
  {
    error = XMC_CAN_STATUS_BUSY;
10001fa8:	2317      	movs	r3, #23
10001faa:	18fb      	adds	r3, r7, r3
10001fac:	2202      	movs	r2, #2
10001fae:	701a      	strb	r2, [r3, #0]
10001fb0:	e0cb      	b.n	1000214a <XMC_CAN_MO_Receive+0x1f6>
  else
  {
    /* read message parameters */
    do
    {
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESNEWDAT_Msk;
10001fb2:	687b      	ldr	r3, [r7, #4]
10001fb4:	681b      	ldr	r3, [r3, #0]
10001fb6:	2208      	movs	r2, #8
10001fb8:	61da      	str	r2, [r3, #28]
      if ((((can_mo->can_mo_ptr->MOAR) & CAN_MO_MOAR_IDE_Msk) >> CAN_MO_MOAR_IDE_Pos) == 0U)
10001fba:	687b      	ldr	r3, [r7, #4]
10001fbc:	681b      	ldr	r3, [r3, #0]
10001fbe:	699a      	ldr	r2, [r3, #24]
10001fc0:	2380      	movs	r3, #128	; 0x80
10001fc2:	059b      	lsls	r3, r3, #22
10001fc4:	4013      	ands	r3, r2
10001fc6:	0f5b      	lsrs	r3, r3, #29
10001fc8:	d151      	bne.n	1000206e <XMC_CAN_MO_Receive+0x11a>
      {
        can_mo->can_id_mode = (uint32_t)XMC_CAN_FRAME_TYPE_STANDARD_11BITS;
10001fca:	687b      	ldr	r3, [r7, #4]
10001fcc:	79da      	ldrb	r2, [r3, #7]
10001fce:	2120      	movs	r1, #32
10001fd0:	438a      	bics	r2, r1
10001fd2:	71da      	strb	r2, [r3, #7]
        can_mo->can_identifier = (can_mo->can_mo_ptr->MOAR & XMC_CAN_MO_MOAR_STDID_Msk) >> XMC_CAN_MO_MOAR_STDID_Pos;
10001fd4:	687b      	ldr	r3, [r7, #4]
10001fd6:	681b      	ldr	r3, [r3, #0]
10001fd8:	699b      	ldr	r3, [r3, #24]
10001fda:	4a5f      	ldr	r2, [pc, #380]	; (10002158 <XMC_CAN_MO_Receive+0x204>)
10001fdc:	4013      	ands	r3, r2
10001fde:	0c9b      	lsrs	r3, r3, #18
10001fe0:	00db      	lsls	r3, r3, #3
10001fe2:	08da      	lsrs	r2, r3, #3
10001fe4:	687b      	ldr	r3, [r7, #4]
10001fe6:	00d2      	lsls	r2, r2, #3
10001fe8:	08d2      	lsrs	r2, r2, #3
10001fea:	6859      	ldr	r1, [r3, #4]
10001fec:	0f49      	lsrs	r1, r1, #29
10001fee:	0749      	lsls	r1, r1, #29
10001ff0:	430a      	orrs	r2, r1
10001ff2:	605a      	str	r2, [r3, #4]
        can_mo->can_ide_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_MIDE_Msk) >> CAN_MO_MOAMR_MIDE_Pos;
10001ff4:	687b      	ldr	r3, [r7, #4]
10001ff6:	681b      	ldr	r3, [r3, #0]
10001ff8:	68da      	ldr	r2, [r3, #12]
10001ffa:	2380      	movs	r3, #128	; 0x80
10001ffc:	059b      	lsls	r3, r3, #22
10001ffe:	4013      	ands	r3, r2
10002000:	0f5b      	lsrs	r3, r3, #29
10002002:	b2db      	uxtb	r3, r3
10002004:	1c1a      	adds	r2, r3, #0
10002006:	2301      	movs	r3, #1
10002008:	4013      	ands	r3, r2
1000200a:	b2da      	uxtb	r2, r3
1000200c:	687b      	ldr	r3, [r7, #4]
1000200e:	2101      	movs	r1, #1
10002010:	400a      	ands	r2, r1
10002012:	0150      	lsls	r0, r2, #5
10002014:	7ada      	ldrb	r2, [r3, #11]
10002016:	2120      	movs	r1, #32
10002018:	438a      	bics	r2, r1
1000201a:	1c11      	adds	r1, r2, #0
1000201c:	1c02      	adds	r2, r0, #0
1000201e:	430a      	orrs	r2, r1
10002020:	72da      	strb	r2, [r3, #11]
        if (can_mo->can_ide_mask == 1U)
10002022:	687b      	ldr	r3, [r7, #4]
10002024:	7adb      	ldrb	r3, [r3, #11]
10002026:	2220      	movs	r2, #32
10002028:	4013      	ands	r3, r2
1000202a:	b2db      	uxtb	r3, r3
1000202c:	2b00      	cmp	r3, #0
1000202e:	d010      	beq.n	10002052 <XMC_CAN_MO_Receive+0xfe>
        {
          can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & XMC_CAN_MO_MOAR_STDID_Msk) >> XMC_CAN_MO_MOAR_STDID_Pos;
10002030:	687b      	ldr	r3, [r7, #4]
10002032:	681b      	ldr	r3, [r3, #0]
10002034:	68db      	ldr	r3, [r3, #12]
10002036:	4a48      	ldr	r2, [pc, #288]	; (10002158 <XMC_CAN_MO_Receive+0x204>)
10002038:	4013      	ands	r3, r2
1000203a:	0c9b      	lsrs	r3, r3, #18
1000203c:	00db      	lsls	r3, r3, #3
1000203e:	08da      	lsrs	r2, r3, #3
10002040:	687b      	ldr	r3, [r7, #4]
10002042:	00d2      	lsls	r2, r2, #3
10002044:	08d2      	lsrs	r2, r2, #3
10002046:	6899      	ldr	r1, [r3, #8]
10002048:	0f49      	lsrs	r1, r1, #29
1000204a:	0749      	lsls	r1, r1, #29
1000204c:	430a      	orrs	r2, r1
1000204e:	609a      	str	r2, [r3, #8]
10002050:	e043      	b.n	100020da <XMC_CAN_MO_Receive+0x186>
        }
        else
        {
          can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_AM_Msk);
10002052:	687b      	ldr	r3, [r7, #4]
10002054:	681b      	ldr	r3, [r3, #0]
10002056:	68db      	ldr	r3, [r3, #12]
10002058:	00db      	lsls	r3, r3, #3
1000205a:	08da      	lsrs	r2, r3, #3
1000205c:	687b      	ldr	r3, [r7, #4]
1000205e:	00d2      	lsls	r2, r2, #3
10002060:	08d2      	lsrs	r2, r2, #3
10002062:	6899      	ldr	r1, [r3, #8]
10002064:	0f49      	lsrs	r1, r1, #29
10002066:	0749      	lsls	r1, r1, #29
10002068:	430a      	orrs	r2, r1
1000206a:	609a      	str	r2, [r3, #8]
1000206c:	e035      	b.n	100020da <XMC_CAN_MO_Receive+0x186>
        }
      }
      else
      {
        can_mo->can_id_mode = (uint32_t)XMC_CAN_FRAME_TYPE_EXTENDED_29BITS;
1000206e:	687b      	ldr	r3, [r7, #4]
10002070:	79da      	ldrb	r2, [r3, #7]
10002072:	2120      	movs	r1, #32
10002074:	430a      	orrs	r2, r1
10002076:	71da      	strb	r2, [r3, #7]
        can_mo->can_identifier = (can_mo->can_mo_ptr->MOAR & CAN_MO_MOAR_ID_Msk);
10002078:	687b      	ldr	r3, [r7, #4]
1000207a:	681b      	ldr	r3, [r3, #0]
1000207c:	699b      	ldr	r3, [r3, #24]
1000207e:	00db      	lsls	r3, r3, #3
10002080:	08da      	lsrs	r2, r3, #3
10002082:	687b      	ldr	r3, [r7, #4]
10002084:	00d2      	lsls	r2, r2, #3
10002086:	08d2      	lsrs	r2, r2, #3
10002088:	6859      	ldr	r1, [r3, #4]
1000208a:	0f49      	lsrs	r1, r1, #29
1000208c:	0749      	lsls	r1, r1, #29
1000208e:	430a      	orrs	r2, r1
10002090:	605a      	str	r2, [r3, #4]
        can_mo->can_id_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_AM_Msk);
10002092:	687b      	ldr	r3, [r7, #4]
10002094:	681b      	ldr	r3, [r3, #0]
10002096:	68db      	ldr	r3, [r3, #12]
10002098:	00db      	lsls	r3, r3, #3
1000209a:	08da      	lsrs	r2, r3, #3
1000209c:	687b      	ldr	r3, [r7, #4]
1000209e:	00d2      	lsls	r2, r2, #3
100020a0:	08d2      	lsrs	r2, r2, #3
100020a2:	6899      	ldr	r1, [r3, #8]
100020a4:	0f49      	lsrs	r1, r1, #29
100020a6:	0749      	lsls	r1, r1, #29
100020a8:	430a      	orrs	r2, r1
100020aa:	609a      	str	r2, [r3, #8]
        can_mo->can_ide_mask = (uint32_t)(can_mo->can_mo_ptr->MOAMR & CAN_MO_MOAMR_MIDE_Msk) >> CAN_MO_MOAMR_MIDE_Pos;
100020ac:	687b      	ldr	r3, [r7, #4]
100020ae:	681b      	ldr	r3, [r3, #0]
100020b0:	68da      	ldr	r2, [r3, #12]
100020b2:	2380      	movs	r3, #128	; 0x80
100020b4:	059b      	lsls	r3, r3, #22
100020b6:	4013      	ands	r3, r2
100020b8:	0f5b      	lsrs	r3, r3, #29
100020ba:	b2db      	uxtb	r3, r3
100020bc:	1c1a      	adds	r2, r3, #0
100020be:	2301      	movs	r3, #1
100020c0:	4013      	ands	r3, r2
100020c2:	b2da      	uxtb	r2, r3
100020c4:	687b      	ldr	r3, [r7, #4]
100020c6:	2101      	movs	r1, #1
100020c8:	400a      	ands	r2, r1
100020ca:	0150      	lsls	r0, r2, #5
100020cc:	7ada      	ldrb	r2, [r3, #11]
100020ce:	2120      	movs	r1, #32
100020d0:	438a      	bics	r2, r1
100020d2:	1c11      	adds	r1, r2, #0
100020d4:	1c02      	adds	r2, r0, #0
100020d6:	430a      	orrs	r2, r1
100020d8:	72da      	strb	r2, [r3, #11]
      }
      can_mo->can_data_length = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOFCR) & CAN_MO_MOFCR_DLC_Msk) >> CAN_MO_MOFCR_DLC_Pos);
100020da:	687b      	ldr	r3, [r7, #4]
100020dc:	681b      	ldr	r3, [r3, #0]
100020de:	681a      	ldr	r2, [r3, #0]
100020e0:	23f0      	movs	r3, #240	; 0xf0
100020e2:	051b      	lsls	r3, r3, #20
100020e4:	4013      	ands	r3, r2
100020e6:	0e1b      	lsrs	r3, r3, #24
100020e8:	b2da      	uxtb	r2, r3
100020ea:	687b      	ldr	r3, [r7, #4]
100020ec:	731a      	strb	r2, [r3, #12]

      can_mo->can_data[0] = can_mo->can_mo_ptr->MODATAL;
100020ee:	687b      	ldr	r3, [r7, #4]
100020f0:	681b      	ldr	r3, [r3, #0]
100020f2:	691a      	ldr	r2, [r3, #16]
100020f4:	687b      	ldr	r3, [r7, #4]
100020f6:	611a      	str	r2, [r3, #16]
      can_mo->can_data[1] = can_mo->can_mo_ptr->MODATAH;
100020f8:	687b      	ldr	r3, [r7, #4]
100020fa:	681b      	ldr	r3, [r3, #0]
100020fc:	695a      	ldr	r2, [r3, #20]
100020fe:	687b      	ldr	r3, [r7, #4]
10002100:	615a      	str	r2, [r3, #20]

      rx_pnd = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_RXUPD_Msk) >> CAN_MO_MOSTAT_RXUPD_Pos);
10002102:	687b      	ldr	r3, [r7, #4]
10002104:	681b      	ldr	r3, [r3, #0]
10002106:	69db      	ldr	r3, [r3, #28]
10002108:	2204      	movs	r2, #4
1000210a:	4013      	ands	r3, r2
1000210c:	089a      	lsrs	r2, r3, #2
1000210e:	2316      	movs	r3, #22
10002110:	18fb      	adds	r3, r7, r3
10002112:	701a      	strb	r2, [r3, #0]
      new_data = (uint8_t)((uint32_t)((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_NEWDAT_Msk) >> CAN_MO_MOSTAT_NEWDAT_Pos);
10002114:	687b      	ldr	r3, [r7, #4]
10002116:	681b      	ldr	r3, [r3, #0]
10002118:	69db      	ldr	r3, [r3, #28]
1000211a:	2208      	movs	r2, #8
1000211c:	4013      	ands	r3, r2
1000211e:	08da      	lsrs	r2, r3, #3
10002120:	2315      	movs	r3, #21
10002122:	18fb      	adds	r3, r7, r3
10002124:	701a      	strb	r2, [r3, #0]
    }
    while ((rx_pnd != 0U) && (new_data != 0U));
10002126:	2316      	movs	r3, #22
10002128:	18fb      	adds	r3, r7, r3
1000212a:	781b      	ldrb	r3, [r3, #0]
1000212c:	2b00      	cmp	r3, #0
1000212e:	d005      	beq.n	1000213c <XMC_CAN_MO_Receive+0x1e8>
10002130:	2315      	movs	r3, #21
10002132:	18fb      	adds	r3, r7, r3
10002134:	781b      	ldrb	r3, [r3, #0]
10002136:	2b00      	cmp	r3, #0
10002138:	d000      	beq.n	1000213c <XMC_CAN_MO_Receive+0x1e8>
1000213a:	e73a      	b.n	10001fb2 <XMC_CAN_MO_Receive+0x5e>

    can_mo->can_mo_type = XMC_CAN_MO_TYPE_RECMSGOBJ;
1000213c:	687b      	ldr	r3, [r7, #4]
1000213e:	2200      	movs	r2, #0
10002140:	761a      	strb	r2, [r3, #24]
    error = XMC_CAN_STATUS_SUCCESS;
10002142:	2317      	movs	r3, #23
10002144:	18fb      	adds	r3, r7, r3
10002146:	2200      	movs	r2, #0
10002148:	701a      	strb	r2, [r3, #0]
  }
  return error;
1000214a:	2317      	movs	r3, #23
1000214c:	18fb      	adds	r3, r7, r3
1000214e:	781b      	ldrb	r3, [r3, #0]
}
10002150:	1c18      	adds	r0, r3, #0
10002152:	46bd      	mov	sp, r7
10002154:	b006      	add	sp, #24
10002156:	bd80      	pop	{r7, pc}
10002158:	1ffc0000 	.word	0x1ffc0000

1000215c <XMC_CAN_NODE_EnableEvent>:

/* Function to enable node event */
void XMC_CAN_NODE_EnableEvent(XMC_CAN_NODE_t *const can_node, const XMC_CAN_NODE_EVENT_t event)
{
1000215c:	b580      	push	{r7, lr}
1000215e:	b082      	sub	sp, #8
10002160:	af00      	add	r7, sp, #0
10002162:	6078      	str	r0, [r7, #4]
10002164:	6039      	str	r1, [r7, #0]
  if (event != XMC_CAN_NODE_EVENT_CFCIE)
10002166:	683a      	ldr	r2, [r7, #0]
10002168:	2380      	movs	r3, #128	; 0x80
1000216a:	03db      	lsls	r3, r3, #15
1000216c:	429a      	cmp	r2, r3
1000216e:	d006      	beq.n	1000217e <XMC_CAN_NODE_EnableEvent+0x22>
  {
    can_node->NCR |= (uint32_t)event;
10002170:	687b      	ldr	r3, [r7, #4]
10002172:	681a      	ldr	r2, [r3, #0]
10002174:	683b      	ldr	r3, [r7, #0]
10002176:	431a      	orrs	r2, r3
10002178:	687b      	ldr	r3, [r7, #4]
1000217a:	601a      	str	r2, [r3, #0]
1000217c:	e005      	b.n	1000218a <XMC_CAN_NODE_EnableEvent+0x2e>
  }
  else
  {
    can_node->NFCR |= (uint32_t)event;
1000217e:	687b      	ldr	r3, [r7, #4]
10002180:	699a      	ldr	r2, [r3, #24]
10002182:	683b      	ldr	r3, [r7, #0]
10002184:	431a      	orrs	r2, r3
10002186:	687b      	ldr	r3, [r7, #4]
10002188:	619a      	str	r2, [r3, #24]
  }
}
1000218a:	46bd      	mov	sp, r7
1000218c:	b002      	add	sp, #8
1000218e:	bd80      	pop	{r7, pc}

10002190 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
10002190:	b580      	push	{r7, lr}
10002192:	b082      	sub	sp, #8
10002194:	af00      	add	r7, sp, #0
10002196:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
10002198:	687b      	ldr	r3, [r7, #4]
1000219a:	2280      	movs	r2, #128	; 0x80
1000219c:	0052      	lsls	r2, r2, #1
1000219e:	60da      	str	r2, [r3, #12]
}
100021a0:	46bd      	mov	sp, r7
100021a2:	b002      	add	sp, #8
100021a4:	bd80      	pop	{r7, pc}
100021a6:	46c0      	nop			; (mov r8, r8)

100021a8 <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
100021a8:	b580      	push	{r7, lr}
100021aa:	b082      	sub	sp, #8
100021ac:	af00      	add	r7, sp, #0
100021ae:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
100021b0:	687b      	ldr	r3, [r7, #4]
100021b2:	4a09      	ldr	r2, [pc, #36]	; (100021d8 <XMC_CCU4_lUngateClock+0x30>)
100021b4:	4293      	cmp	r3, r2
100021b6:	d103      	bne.n	100021c0 <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
100021b8:	2004      	movs	r0, #4
100021ba:	f7ff f9cf 	bl	1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>
100021be:	e008      	b.n	100021d2 <XMC_CCU4_lUngateClock+0x2a>
  }
#if defined(CCU41)
  else if (module == CCU41)
100021c0:	687b      	ldr	r3, [r7, #4]
100021c2:	4a06      	ldr	r2, [pc, #24]	; (100021dc <XMC_CCU4_lUngateClock+0x34>)
100021c4:	4293      	cmp	r3, r2
100021c6:	d104      	bne.n	100021d2 <XMC_CCU4_lUngateClock+0x2a>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
100021c8:	2380      	movs	r3, #128	; 0x80
100021ca:	029b      	lsls	r3, r3, #10
100021cc:	1c18      	adds	r0, r3, #0
100021ce:	f7ff f9c5 	bl	1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
100021d2:	46bd      	mov	sp, r7
100021d4:	b002      	add	sp, #8
100021d6:	bd80      	pop	{r7, pc}
100021d8:	48040000 	.word	0x48040000
100021dc:	48044000 	.word	0x48044000

100021e0 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
100021e0:	b580      	push	{r7, lr}
100021e2:	b082      	sub	sp, #8
100021e4:	af00      	add	r7, sp, #0
100021e6:	6078      	str	r0, [r7, #4]
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
100021e8:	687b      	ldr	r3, [r7, #4]
100021ea:	1c18      	adds	r0, r3, #0
100021ec:	f7ff ffdc 	bl	100021a8 <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
#endif
}
100021f0:	46bd      	mov	sp, r7
100021f2:	b002      	add	sp, #8
100021f4:	bd80      	pop	{r7, pc}
100021f6:	46c0      	nop			; (mov r8, r8)

100021f8 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
100021f8:	b580      	push	{r7, lr}
100021fa:	b084      	sub	sp, #16
100021fc:	af00      	add	r7, sp, #0
100021fe:	6078      	str	r0, [r7, #4]
10002200:	1c0a      	adds	r2, r1, #0
10002202:	1cfb      	adds	r3, r7, #3
10002204:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
10002206:	687b      	ldr	r3, [r7, #4]
10002208:	1c18      	adds	r0, r3, #0
1000220a:	f7ff ffe9 	bl	100021e0 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
1000220e:	687b      	ldr	r3, [r7, #4]
10002210:	1c18      	adds	r0, r3, #0
10002212:	f7ff ffbd 	bl	10002190 <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
10002216:	687b      	ldr	r3, [r7, #4]
10002218:	681b      	ldr	r3, [r3, #0]
1000221a:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
1000221c:	68fb      	ldr	r3, [r7, #12]
1000221e:	4a07      	ldr	r2, [pc, #28]	; (1000223c <XMC_CCU4_Init+0x44>)
10002220:	4013      	ands	r3, r2
10002222:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
10002224:	1cfb      	adds	r3, r7, #3
10002226:	781b      	ldrb	r3, [r3, #0]
10002228:	039b      	lsls	r3, r3, #14
1000222a:	68fa      	ldr	r2, [r7, #12]
1000222c:	4313      	orrs	r3, r2
1000222e:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
10002230:	687b      	ldr	r3, [r7, #4]
10002232:	68fa      	ldr	r2, [r7, #12]
10002234:	601a      	str	r2, [r3, #0]
}
10002236:	46bd      	mov	sp, r7
10002238:	b004      	add	sp, #16
1000223a:	bd80      	pop	{r7, pc}
1000223c:	ffff3fff 	.word	0xffff3fff

10002240 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
10002240:	b580      	push	{r7, lr}
10002242:	b082      	sub	sp, #8
10002244:	af00      	add	r7, sp, #0
10002246:	6078      	str	r0, [r7, #4]
10002248:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
1000224a:	683b      	ldr	r3, [r7, #0]
1000224c:	681a      	ldr	r2, [r3, #0]
1000224e:	687b      	ldr	r3, [r7, #4]
10002250:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
10002252:	683b      	ldr	r3, [r7, #0]
10002254:	795b      	ldrb	r3, [r3, #5]
10002256:	069b      	lsls	r3, r3, #26
10002258:	0fdb      	lsrs	r3, r3, #31
1000225a:	b2db      	uxtb	r3, r3
1000225c:	051a      	lsls	r2, r3, #20
1000225e:	687b      	ldr	r3, [r7, #4]
10002260:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
10002262:	683b      	ldr	r3, [r7, #0]
10002264:	791b      	ldrb	r3, [r3, #4]
10002266:	071b      	lsls	r3, r3, #28
10002268:	0f1b      	lsrs	r3, r3, #28
1000226a:	b2db      	uxtb	r3, r3
1000226c:	1c1a      	adds	r2, r3, #0
1000226e:	687b      	ldr	r3, [r7, #4]
10002270:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
10002272:	683b      	ldr	r3, [r7, #0]
10002274:	795b      	ldrb	r3, [r3, #5]
10002276:	071b      	lsls	r3, r3, #28
10002278:	0f1b      	lsrs	r3, r3, #28
1000227a:	b2db      	uxtb	r3, r3
1000227c:	1c1a      	adds	r2, r3, #0
1000227e:	687b      	ldr	r3, [r7, #4]
10002280:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
10002282:	683b      	ldr	r3, [r7, #0]
10002284:	795b      	ldrb	r3, [r3, #5]
10002286:	06db      	lsls	r3, r3, #27
10002288:	0fdb      	lsrs	r3, r3, #31
1000228a:	b2db      	uxtb	r3, r3
1000228c:	1c1a      	adds	r2, r3, #0
1000228e:	687b      	ldr	r3, [r7, #4]
10002290:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
10002292:	683b      	ldr	r3, [r7, #0]
10002294:	791b      	ldrb	r3, [r3, #4]
10002296:	061b      	lsls	r3, r3, #24
10002298:	0f1b      	lsrs	r3, r3, #28
1000229a:	b2db      	uxtb	r3, r3
1000229c:	1c1a      	adds	r2, r3, #0
1000229e:	687b      	ldr	r3, [r7, #4]
100022a0:	62da      	str	r2, [r3, #44]	; 0x2c
}
100022a2:	46bd      	mov	sp, r7
100022a4:	b002      	add	sp, #8
100022a6:	bd80      	pop	{r7, pc}

100022a8 <XMC_CCU4_SLICE_CaptureInit>:

/* API to configure CC4 Slice for Capture */
void XMC_CCU4_SLICE_CaptureInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_CAPTURE_CONFIG_t *const capture_init)
{
100022a8:	b580      	push	{r7, lr}
100022aa:	b082      	sub	sp, #8
100022ac:	af00      	add	r7, sp, #0
100022ae:	6078      	str	r0, [r7, #4]
100022b0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CaptureInit:Capture Init Pointer is NULL",
             (XMC_CCU4_SLICE_CAPTURE_CONFIG_t *) NULL != capture_init);

  /* Program the capture mode */
  slice->TC = capture_init->tc;
100022b2:	683b      	ldr	r3, [r7, #0]
100022b4:	681a      	ldr	r2, [r3, #0]
100022b6:	687b      	ldr	r3, [r7, #4]
100022b8:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t)capture_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
100022ba:	683b      	ldr	r3, [r7, #0]
100022bc:	795b      	ldrb	r3, [r3, #5]
100022be:	07db      	lsls	r3, r3, #31
100022c0:	0fdb      	lsrs	r3, r3, #31
100022c2:	b2db      	uxtb	r3, r3
100022c4:	051a      	lsls	r2, r3, #20
100022c6:	687b      	ldr	r3, [r7, #4]
100022c8:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) capture_init->prescaler_initval;
100022ca:	683b      	ldr	r3, [r7, #0]
100022cc:	791b      	ldrb	r3, [r3, #4]
100022ce:	071b      	lsls	r3, r3, #28
100022d0:	0f1b      	lsrs	r3, r3, #28
100022d2:	b2db      	uxtb	r3, r3
100022d4:	1c1a      	adds	r2, r3, #0
100022d6:	687b      	ldr	r3, [r7, #4]
100022d8:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program initial floating prescaler compare value */
  slice->FPCS = (uint32_t) capture_init->float_limit;
100022da:	683b      	ldr	r3, [r7, #0]
100022dc:	791b      	ldrb	r3, [r3, #4]
100022de:	061b      	lsls	r3, r3, #24
100022e0:	0f1b      	lsrs	r3, r3, #28
100022e2:	b2db      	uxtb	r3, r3
100022e4:	1c1a      	adds	r2, r3, #0
100022e6:	687b      	ldr	r3, [r7, #4]
100022e8:	62da      	str	r2, [r3, #44]	; 0x2c
}
100022ea:	46bd      	mov	sp, r7
100022ec:	b002      	add	sp, #8
100022ee:	bd80      	pop	{r7, pc}

100022f0 <XMC_CCU4_SLICE_Capture0Config>:
  slice->CMC = cmc;
}

/* API to configure Capture-0 function */
void XMC_CCU4_SLICE_Capture0Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
100022f0:	b580      	push	{r7, lr}
100022f2:	b084      	sub	sp, #16
100022f4:	af00      	add	r7, sp, #0
100022f6:	6078      	str	r0, [r7, #4]
100022f8:	1c0a      	adds	r2, r1, #0
100022fa:	1cfb      	adds	r3, r7, #3
100022fc:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture0Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the gate function */
  cmc = slice->CMC;
100022fe:	687b      	ldr	r3, [r7, #4]
10002300:	685b      	ldr	r3, [r3, #4]
10002302:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP0S_Msk);
10002304:	68fb      	ldr	r3, [r7, #12]
10002306:	2230      	movs	r2, #48	; 0x30
10002308:	4393      	bics	r3, r2
1000230a:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP0S_Pos;
1000230c:	1cfb      	adds	r3, r7, #3
1000230e:	781b      	ldrb	r3, [r3, #0]
10002310:	011b      	lsls	r3, r3, #4
10002312:	68fa      	ldr	r2, [r7, #12]
10002314:	4313      	orrs	r3, r2
10002316:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
10002318:	687b      	ldr	r3, [r7, #4]
1000231a:	68fa      	ldr	r2, [r7, #12]
1000231c:	605a      	str	r2, [r3, #4]
}
1000231e:	46bd      	mov	sp, r7
10002320:	b004      	add	sp, #16
10002322:	bd80      	pop	{r7, pc}

10002324 <XMC_CCU4_SLICE_Capture1Config>:

/* API to configure Capture-1 function */
void XMC_CCU4_SLICE_Capture1Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
10002324:	b580      	push	{r7, lr}
10002326:	b084      	sub	sp, #16
10002328:	af00      	add	r7, sp, #0
1000232a:	6078      	str	r0, [r7, #4]
1000232c:	1c0a      	adds	r2, r1, #0
1000232e:	1cfb      	adds	r3, r7, #3
10002330:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_Capture1Config:Invalid Event ID", XMC_CCU4_SLICE_CHECK_EVENT_ID(event));

  /* Bind the event with the gate function */
  cmc = slice->CMC;
10002332:	687b      	ldr	r3, [r7, #4]
10002334:	685b      	ldr	r3, [r3, #4]
10002336:	60fb      	str	r3, [r7, #12]
  cmc &= ~((uint32_t) CCU4_CC4_CMC_CAP1S_Msk);
10002338:	68fb      	ldr	r3, [r7, #12]
1000233a:	22c0      	movs	r2, #192	; 0xc0
1000233c:	4393      	bics	r3, r2
1000233e:	60fb      	str	r3, [r7, #12]
  cmc |= ((uint32_t) event) << CCU4_CC4_CMC_CAP1S_Pos;
10002340:	1cfb      	adds	r3, r7, #3
10002342:	781b      	ldrb	r3, [r3, #0]
10002344:	019b      	lsls	r3, r3, #6
10002346:	68fa      	ldr	r2, [r7, #12]
10002348:	4313      	orrs	r3, r2
1000234a:	60fb      	str	r3, [r7, #12]

  slice->CMC = cmc;
1000234c:	687b      	ldr	r3, [r7, #4]
1000234e:	68fa      	ldr	r2, [r7, #12]
10002350:	605a      	str	r2, [r3, #4]
}
10002352:	46bd      	mov	sp, r7
10002354:	b004      	add	sp, #16
10002356:	bd80      	pop	{r7, pc}

10002358 <XMC_CCU4_SLICE_ConfigureEvent>:

/* API to configure a slice trigger event */
void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
                                   const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config)
{
10002358:	b580      	push	{r7, lr}
1000235a:	b088      	sub	sp, #32
1000235c:	af00      	add	r7, sp, #0
1000235e:	60f8      	str	r0, [r7, #12]
10002360:	607a      	str	r2, [r7, #4]
10002362:	230b      	movs	r3, #11
10002364:	18fb      	adds	r3, r7, r3
10002366:	1c0a      	adds	r2, r1, #0
10002368:	701a      	strb	r2, [r3, #0]
             ((config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH) || \
              (config->level == XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW)));
  XMC_ASSERT("XMC_CCU4_SLICE_ConfigureEvent:Invalid Debounce Period",
             XMC_CCU4_SLICE_CHECK_EVENT_FILTER(config->duration));
  /* Calculate offset with reference to event */
  offset = ((uint8_t) event) - 1U;
1000236a:	231f      	movs	r3, #31
1000236c:	18fb      	adds	r3, r7, r3
1000236e:	220b      	movs	r2, #11
10002370:	18ba      	adds	r2, r7, r2
10002372:	7812      	ldrb	r2, [r2, #0]
10002374:	3a01      	subs	r2, #1
10002376:	701a      	strb	r2, [r3, #0]

#if defined(CCU4V3) /* Defined for XMC1400 devices only */
  ins = slice->INS2;
10002378:	68fb      	ldr	r3, [r7, #12]
1000237a:	681b      	ldr	r3, [r3, #0]
1000237c:	61bb      	str	r3, [r7, #24]

  /* First, configure the edge sensitivity */
  pos = ((uint8_t) CCU4_CC4_INS2_EV0EM_Pos) + (uint8_t)(offset << 2U);
1000237e:	2317      	movs	r3, #23
10002380:	18fb      	adds	r3, r7, r3
10002382:	221f      	movs	r2, #31
10002384:	18ba      	adds	r2, r7, r2
10002386:	7812      	ldrb	r2, [r2, #0]
10002388:	0092      	lsls	r2, r2, #2
1000238a:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_EDGE_CONFIG_MASK) << pos);
1000238c:	2317      	movs	r3, #23
1000238e:	18fb      	adds	r3, r7, r3
10002390:	781b      	ldrb	r3, [r3, #0]
10002392:	2203      	movs	r2, #3
10002394:	409a      	lsls	r2, r3
10002396:	1c13      	adds	r3, r2, #0
10002398:	43da      	mvns	r2, r3
1000239a:	69bb      	ldr	r3, [r7, #24]
1000239c:	4013      	ands	r3, r2
1000239e:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->edge) << pos;
100023a0:	687b      	ldr	r3, [r7, #4]
100023a2:	785b      	ldrb	r3, [r3, #1]
100023a4:	1c1a      	adds	r2, r3, #0
100023a6:	2317      	movs	r3, #23
100023a8:	18fb      	adds	r3, r7, r3
100023aa:	781b      	ldrb	r3, [r3, #0]
100023ac:	409a      	lsls	r2, r3
100023ae:	1c13      	adds	r3, r2, #0
100023b0:	69ba      	ldr	r2, [r7, #24]
100023b2:	4313      	orrs	r3, r2
100023b4:	61bb      	str	r3, [r7, #24]

  /* Next, the level */
  pos = ((uint8_t) CCU4_CC4_INS2_EV0LM_Pos) + (uint8_t)(offset << 2U);
100023b6:	231f      	movs	r3, #31
100023b8:	18fb      	adds	r3, r7, r3
100023ba:	781b      	ldrb	r3, [r3, #0]
100023bc:	009b      	lsls	r3, r3, #2
100023be:	b2da      	uxtb	r2, r3
100023c0:	2317      	movs	r3, #23
100023c2:	18fb      	adds	r3, r7, r3
100023c4:	3202      	adds	r2, #2
100023c6:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_LEVEL_CONFIG_MASK) << pos);
100023c8:	2317      	movs	r3, #23
100023ca:	18fb      	adds	r3, r7, r3
100023cc:	781b      	ldrb	r3, [r3, #0]
100023ce:	2201      	movs	r2, #1
100023d0:	409a      	lsls	r2, r3
100023d2:	1c13      	adds	r3, r2, #0
100023d4:	43da      	mvns	r2, r3
100023d6:	69bb      	ldr	r3, [r7, #24]
100023d8:	4013      	ands	r3, r2
100023da:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->level) << pos;
100023dc:	687b      	ldr	r3, [r7, #4]
100023de:	789b      	ldrb	r3, [r3, #2]
100023e0:	1c1a      	adds	r2, r3, #0
100023e2:	2317      	movs	r3, #23
100023e4:	18fb      	adds	r3, r7, r3
100023e6:	781b      	ldrb	r3, [r3, #0]
100023e8:	409a      	lsls	r2, r3
100023ea:	1c13      	adds	r3, r2, #0
100023ec:	69ba      	ldr	r2, [r7, #24]
100023ee:	4313      	orrs	r3, r2
100023f0:	61bb      	str	r3, [r7, #24]

  /* Next, the debounce filter */
  pos = ((uint8_t) CCU4_CC4_INS2_LPF0M_Pos) + (uint8_t)(offset << 2U);
100023f2:	231f      	movs	r3, #31
100023f4:	18fb      	adds	r3, r7, r3
100023f6:	781b      	ldrb	r3, [r3, #0]
100023f8:	009b      	lsls	r3, r3, #2
100023fa:	b2da      	uxtb	r2, r3
100023fc:	2317      	movs	r3, #23
100023fe:	18fb      	adds	r3, r7, r3
10002400:	3210      	adds	r2, #16
10002402:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_FILTER_CONFIG_MASK) << pos);
10002404:	2317      	movs	r3, #23
10002406:	18fb      	adds	r3, r7, r3
10002408:	781b      	ldrb	r3, [r3, #0]
1000240a:	2203      	movs	r2, #3
1000240c:	409a      	lsls	r2, r3
1000240e:	1c13      	adds	r3, r2, #0
10002410:	43da      	mvns	r2, r3
10002412:	69bb      	ldr	r3, [r7, #24]
10002414:	4013      	ands	r3, r2
10002416:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->duration) << pos;
10002418:	687b      	ldr	r3, [r7, #4]
1000241a:	78db      	ldrb	r3, [r3, #3]
1000241c:	1c1a      	adds	r2, r3, #0
1000241e:	2317      	movs	r3, #23
10002420:	18fb      	adds	r3, r7, r3
10002422:	781b      	ldrb	r3, [r3, #0]
10002424:	409a      	lsls	r2, r3
10002426:	1c13      	adds	r3, r2, #0
10002428:	69ba      	ldr	r2, [r7, #24]
1000242a:	4313      	orrs	r3, r2
1000242c:	61bb      	str	r3, [r7, #24]

  slice->INS2 = ins;
1000242e:	68fb      	ldr	r3, [r7, #12]
10002430:	69ba      	ldr	r2, [r7, #24]
10002432:	601a      	str	r2, [r3, #0]

  ins = slice->INS1;
10002434:	68fb      	ldr	r3, [r7, #12]
10002436:	22d8      	movs	r2, #216	; 0xd8
10002438:	589b      	ldr	r3, [r3, r2]
1000243a:	61bb      	str	r3, [r7, #24]

  /* Finally the input */
  pos = ((uint8_t) CCU4_CC4_INS1_EV0IS_Pos) + (uint8_t)(offset << 3U);
1000243c:	2317      	movs	r3, #23
1000243e:	18fb      	adds	r3, r7, r3
10002440:	221f      	movs	r2, #31
10002442:	18ba      	adds	r2, r7, r2
10002444:	7812      	ldrb	r2, [r2, #0]
10002446:	00d2      	lsls	r2, r2, #3
10002448:	701a      	strb	r2, [r3, #0]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
1000244a:	2317      	movs	r3, #23
1000244c:	18fb      	adds	r3, r7, r3
1000244e:	781b      	ldrb	r3, [r3, #0]
10002450:	223f      	movs	r2, #63	; 0x3f
10002452:	409a      	lsls	r2, r3
10002454:	1c13      	adds	r3, r2, #0
10002456:	43da      	mvns	r2, r3
10002458:	69bb      	ldr	r3, [r7, #24]
1000245a:	4013      	ands	r3, r2
1000245c:	61bb      	str	r3, [r7, #24]
  ins |= ((uint32_t) config->mapped_input) << pos;
1000245e:	687b      	ldr	r3, [r7, #4]
10002460:	781b      	ldrb	r3, [r3, #0]
10002462:	1c1a      	adds	r2, r3, #0
10002464:	2317      	movs	r3, #23
10002466:	18fb      	adds	r3, r7, r3
10002468:	781b      	ldrb	r3, [r3, #0]
1000246a:	409a      	lsls	r2, r3
1000246c:	1c13      	adds	r3, r2, #0
1000246e:	69ba      	ldr	r2, [r7, #24]
10002470:	4313      	orrs	r3, r2
10002472:	61bb      	str	r3, [r7, #24]

  slice->INS1 = ins;
10002474:	68fb      	ldr	r3, [r7, #12]
10002476:	21d8      	movs	r1, #216	; 0xd8
10002478:	69ba      	ldr	r2, [r7, #24]
1000247a:	505a      	str	r2, [r3, r1]
  ins &= ~(((uint32_t) XMC_CCU4_SLICE_EVENT_INPUT_CONFIG_MASK) << pos);
  ins |= ((uint32_t) config->mapped_input) << pos;

  slice->INS = ins;
#endif
}
1000247c:	46bd      	mov	sp, r7
1000247e:	b008      	add	sp, #32
10002480:	bd80      	pop	{r7, pc}
10002482:	46c0      	nop			; (mov r8, r8)

10002484 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
10002484:	b580      	push	{r7, lr}
10002486:	b086      	sub	sp, #24
10002488:	af00      	add	r7, sp, #0
1000248a:	6078      	str	r0, [r7, #4]
1000248c:	1c08      	adds	r0, r1, #0
1000248e:	1c11      	adds	r1, r2, #0
10002490:	1cfb      	adds	r3, r7, #3
10002492:	1c02      	adds	r2, r0, #0
10002494:	701a      	strb	r2, [r3, #0]
10002496:	1cbb      	adds	r3, r7, #2
10002498:	1c0a      	adds	r2, r1, #0
1000249a:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));

  switch (event)
1000249c:	1cfb      	adds	r3, r7, #3
1000249e:	781b      	ldrb	r3, [r3, #0]
100024a0:	2b0b      	cmp	r3, #11
100024a2:	d820      	bhi.n	100024e6 <XMC_CCU4_SLICE_SetInterruptNode+0x62>
100024a4:	009a      	lsls	r2, r3, #2
100024a6:	4b20      	ldr	r3, [pc, #128]	; (10002528 <XMC_CCU4_SLICE_SetInterruptNode+0xa4>)
100024a8:	18d3      	adds	r3, r2, r3
100024aa:	681b      	ldr	r3, [r3, #0]
100024ac:	469f      	mov	pc, r3
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
100024ae:	2303      	movs	r3, #3
100024b0:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
100024b2:	2300      	movs	r3, #0
100024b4:	617b      	str	r3, [r7, #20]
      break;
100024b6:	e01b      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
100024b8:	230c      	movs	r3, #12
100024ba:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
100024bc:	2302      	movs	r3, #2
100024be:	617b      	str	r3, [r7, #20]
      break;
100024c0:	e016      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
100024c2:	23c0      	movs	r3, #192	; 0xc0
100024c4:	009b      	lsls	r3, r3, #2
100024c6:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
100024c8:	2308      	movs	r3, #8
100024ca:	617b      	str	r3, [r7, #20]
      break;
100024cc:	e010      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
100024ce:	23c0      	movs	r3, #192	; 0xc0
100024d0:	011b      	lsls	r3, r3, #4
100024d2:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
100024d4:	230a      	movs	r3, #10
100024d6:	617b      	str	r3, [r7, #20]
      break;
100024d8:	e00a      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT2:
    case XMC_CCU4_SLICE_IRQ_ID_TRAP:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
100024da:	23c0      	movs	r3, #192	; 0xc0
100024dc:	019b      	lsls	r3, r3, #6
100024de:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
100024e0:	230c      	movs	r3, #12
100024e2:	617b      	str	r3, [r7, #20]
      break;
100024e4:	e004      	b.n	100024f0 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>
	  
	default:
	  mask = 0;
100024e6:	2300      	movs	r3, #0
100024e8:	613b      	str	r3, [r7, #16]
	  pos = 0;
100024ea:	2300      	movs	r3, #0
100024ec:	617b      	str	r3, [r7, #20]
	  break;
100024ee:	46c0      	nop			; (mov r8, r8)
  }

  if (mask != 0)
100024f0:	693b      	ldr	r3, [r7, #16]
100024f2:	2b00      	cmp	r3, #0
100024f4:	d014      	beq.n	10002520 <XMC_CCU4_SLICE_SetInterruptNode+0x9c>
  {
    srs = slice->SRS;
100024f6:	687b      	ldr	r3, [r7, #4]
100024f8:	22a8      	movs	r2, #168	; 0xa8
100024fa:	589b      	ldr	r3, [r3, r2]
100024fc:	60fb      	str	r3, [r7, #12]
    srs &= ~mask;
100024fe:	693b      	ldr	r3, [r7, #16]
10002500:	43da      	mvns	r2, r3
10002502:	68fb      	ldr	r3, [r7, #12]
10002504:	4013      	ands	r3, r2
10002506:	60fb      	str	r3, [r7, #12]
    srs |= (uint32_t)sr << pos;
10002508:	1cbb      	adds	r3, r7, #2
1000250a:	781a      	ldrb	r2, [r3, #0]
1000250c:	697b      	ldr	r3, [r7, #20]
1000250e:	409a      	lsls	r2, r3
10002510:	1c13      	adds	r3, r2, #0
10002512:	68fa      	ldr	r2, [r7, #12]
10002514:	4313      	orrs	r3, r2
10002516:	60fb      	str	r3, [r7, #12]
    slice->SRS = srs;
10002518:	687b      	ldr	r3, [r7, #4]
1000251a:	21a8      	movs	r1, #168	; 0xa8
1000251c:	68fa      	ldr	r2, [r7, #12]
1000251e:	505a      	str	r2, [r3, r1]
  }
}
10002520:	46bd      	mov	sp, r7
10002522:	b006      	add	sp, #24
10002524:	bd80      	pop	{r7, pc}
10002526:	46c0      	nop			; (mov r8, r8)
10002528:	1000ab0c 	.word	0x1000ab0c

1000252c <XMC_ERU_ETL_Init>:
 ********************************************************************************************************************/
/* Initializes the selected ERU_ETLx channel with the config structure.  */
void XMC_ERU_ETL_Init(XMC_ERU_t *const eru,
                      const uint8_t channel,
                      const XMC_ERU_ETL_CONFIG_t *const config)
{
1000252c:	b580      	push	{r7, lr}
1000252e:	b084      	sub	sp, #16
10002530:	af00      	add	r7, sp, #0
10002532:	60f8      	str	r0, [r7, #12]
10002534:	607a      	str	r2, [r7, #4]
10002536:	230b      	movs	r3, #11
10002538:	18fb      	adds	r3, r7, r3
1000253a:	1c0a      	adds	r2, r1, #0
1000253c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);
1000253e:	68fb      	ldr	r3, [r7, #12]
10002540:	1c18      	adds	r0, r3, #0
10002542:	f7fe fe21 	bl	10001188 <XMC_ERU_Enable>

  eru->EXISEL = (eru->EXISEL &
10002546:	68fb      	ldr	r3, [r7, #12]
10002548:	681b      	ldr	r3, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
1000254a:	220b      	movs	r2, #11
1000254c:	18ba      	adds	r2, r7, r2
1000254e:	7812      	ldrb	r2, [r2, #0]
10002550:	0092      	lsls	r2, r2, #2
10002552:	1c11      	adds	r1, r2, #0
10002554:	220f      	movs	r2, #15
10002556:	408a      	lsls	r2, r1
10002558:	43d2      	mvns	r2, r2
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
1000255a:	401a      	ands	r2, r3
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));
1000255c:	687b      	ldr	r3, [r7, #4]
1000255e:	681b      	ldr	r3, [r3, #0]
10002560:	210b      	movs	r1, #11
10002562:	1879      	adds	r1, r7, r1
10002564:	7809      	ldrb	r1, [r1, #0]
10002566:	0089      	lsls	r1, r1, #2
10002568:	408b      	lsls	r3, r1
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
1000256a:	431a      	orrs	r2, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
1000256c:	68fb      	ldr	r3, [r7, #12]
1000256e:	601a      	str	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));

  eru->EXICON[channel] = config->raw;
10002570:	230b      	movs	r3, #11
10002572:	18fb      	adds	r3, r7, r3
10002574:	781a      	ldrb	r2, [r3, #0]
10002576:	687b      	ldr	r3, [r7, #4]
10002578:	6859      	ldr	r1, [r3, #4]
1000257a:	68fb      	ldr	r3, [r7, #12]
1000257c:	3204      	adds	r2, #4
1000257e:	0092      	lsls	r2, r2, #2
10002580:	50d1      	str	r1, [r2, r3]
}
10002582:	46bd      	mov	sp, r7
10002584:	b004      	add	sp, #16
10002586:	bd80      	pop	{r7, pc}

10002588 <XMC_ERU_OGU_SetServiceRequestMode>:

/* Configures the gating scheme for service request generation by setting (GP) bit. */
void XMC_ERU_OGU_SetServiceRequestMode(XMC_ERU_t *const eru,
                                       const uint8_t channel,
                                       const XMC_ERU_OGU_SERVICE_REQUEST_t mode)
{
10002588:	b590      	push	{r4, r7, lr}
1000258a:	b083      	sub	sp, #12
1000258c:	af00      	add	r7, sp, #0
1000258e:	6078      	str	r0, [r7, #4]
10002590:	1c08      	adds	r0, r1, #0
10002592:	1c11      	adds	r1, r2, #0
10002594:	1cfb      	adds	r3, r7, #3
10002596:	1c02      	adds	r2, r0, #0
10002598:	701a      	strb	r2, [r3, #0]
1000259a:	1cbb      	adds	r3, r7, #2
1000259c:	1c0a      	adds	r2, r1, #0
1000259e:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Channel Number", (channel < 4U));
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Service Request Mode", XMC_ERU_OGU_CHECK_SERIVCE_REQUEST(mode));

  eru->EXOCON_b[channel].GP = (uint8_t)mode;
100025a0:	1cfb      	adds	r3, r7, #3
100025a2:	781a      	ldrb	r2, [r3, #0]
100025a4:	1cbb      	adds	r3, r7, #2
100025a6:	781b      	ldrb	r3, [r3, #0]
100025a8:	2103      	movs	r1, #3
100025aa:	400b      	ands	r3, r1
100025ac:	b2d9      	uxtb	r1, r3
100025ae:	687b      	ldr	r3, [r7, #4]
100025b0:	3208      	adds	r2, #8
100025b2:	0092      	lsls	r2, r2, #2
100025b4:	2003      	movs	r0, #3
100025b6:	4001      	ands	r1, r0
100025b8:	0109      	lsls	r1, r1, #4
100025ba:	58d0      	ldr	r0, [r2, r3]
100025bc:	2430      	movs	r4, #48	; 0x30
100025be:	43a0      	bics	r0, r4
100025c0:	4301      	orrs	r1, r0
100025c2:	50d1      	str	r1, [r2, r3]

}
100025c4:	46bd      	mov	sp, r7
100025c6:	b003      	add	sp, #12
100025c8:	bd90      	pop	{r4, r7, pc}
100025ca:	46c0      	nop			; (mov r8, r8)

100025cc <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
100025cc:	b580      	push	{r7, lr}
100025ce:	b082      	sub	sp, #8
100025d0:	af00      	add	r7, sp, #0
100025d2:	6078      	str	r0, [r7, #4]
100025d4:	1c08      	adds	r0, r1, #0
100025d6:	1c11      	adds	r1, r2, #0
100025d8:	1cfb      	adds	r3, r7, #3
100025da:	1c02      	adds	r2, r0, #0
100025dc:	701a      	strb	r2, [r3, #0]
100025de:	1cbb      	adds	r3, r7, #2
100025e0:	1c0a      	adds	r2, r1, #0
100025e2:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
100025e4:	687b      	ldr	r3, [r7, #4]
100025e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
100025e8:	1cfa      	adds	r2, r7, #3
100025ea:	7812      	ldrb	r2, [r2, #0]
100025ec:	0052      	lsls	r2, r2, #1
100025ee:	1c11      	adds	r1, r2, #0
100025f0:	2203      	movs	r2, #3
100025f2:	408a      	lsls	r2, r1
100025f4:	43d2      	mvns	r2, r2
100025f6:	401a      	ands	r2, r3
100025f8:	687b      	ldr	r3, [r7, #4]
100025fa:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
100025fc:	687b      	ldr	r3, [r7, #4]
100025fe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
10002600:	1cbb      	adds	r3, r7, #2
10002602:	781b      	ldrb	r3, [r3, #0]
10002604:	1cf9      	adds	r1, r7, #3
10002606:	7809      	ldrb	r1, [r1, #0]
10002608:	0049      	lsls	r1, r1, #1
1000260a:	408b      	lsls	r3, r1
1000260c:	431a      	orrs	r2, r3
1000260e:	687b      	ldr	r3, [r7, #4]
10002610:	675a      	str	r2, [r3, #116]	; 0x74
}
10002612:	46bd      	mov	sp, r7
10002614:	b002      	add	sp, #8
10002616:	bd80      	pop	{r7, pc}

10002618 <__aeabi_uidiv>:
/***********************************************************************************************************************
 * API IMPLEMENTATION - aeabi routines
 **********************************************************************************************************************/
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
10002618:	b580      	push	{r7, lr}
1000261a:	b088      	sub	sp, #32
1000261c:	af00      	add	r7, sp, #0
1000261e:	6078      	str	r0, [r7, #4]
10002620:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10002622:	f3ef 8310 	mrs	r3, PRIMASK
10002626:	617b      	str	r3, [r7, #20]
  return(result);
10002628:	697b      	ldr	r3, [r7, #20]
 * API IMPLEMENTATION - Utility functions
 ********************************************************************************************************************/
__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
1000262a:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
1000262c:	b672      	cpsid	i
  __disable_irq ();
  return status;
1000262e:	693b      	ldr	r3, [r7, #16]
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
  uint32_t result;
  uint32_t ics;
  ics = critical_section_enter();
10002630:	61fb      	str	r3, [r7, #28]

  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
10002632:	4b0c      	ldr	r3, [pc, #48]	; (10002664 <__aeabi_uidiv+0x4c>)
10002634:	2204      	movs	r2, #4
10002636:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10002638:	4b0a      	ldr	r3, [pc, #40]	; (10002664 <__aeabi_uidiv+0x4c>)
1000263a:	687a      	ldr	r2, [r7, #4]
1000263c:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
1000263e:	4b09      	ldr	r3, [pc, #36]	; (10002664 <__aeabi_uidiv+0x4c>)
10002640:	683a      	ldr	r2, [r7, #0]
10002642:	625a      	str	r2, [r3, #36]	; 0x24

  result = MATH->QUOT;
10002644:	4b07      	ldr	r3, [pc, #28]	; (10002664 <__aeabi_uidiv+0x4c>)
10002646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10002648:	61bb      	str	r3, [r7, #24]
1000264a:	69fb      	ldr	r3, [r7, #28]
1000264c:	60fb      	str	r3, [r7, #12]
1000264e:	68fb      	ldr	r3, [r7, #12]
10002650:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10002652:	68bb      	ldr	r3, [r7, #8]
10002654:	f383 8810 	msr	PRIMASK, r3

  critical_section_exit(ics);

  return result;
10002658:	69bb      	ldr	r3, [r7, #24]
}
1000265a:	1c18      	adds	r0, r3, #0
1000265c:	46bd      	mov	sp, r7
1000265e:	b008      	add	sp, #32
10002660:	bd80      	pop	{r7, pc}
10002662:	46c0      	nop			; (mov r8, r8)
10002664:	40030000 	.word	0x40030000

10002668 <__aeabi_idiv>:

/* This function performs signed integer division */
int32_t __aeabi_idiv(int32_t dividend, int32_t divisor)
{
10002668:	b580      	push	{r7, lr}
1000266a:	b088      	sub	sp, #32
1000266c:	af00      	add	r7, sp, #0
1000266e:	6078      	str	r0, [r7, #4]
10002670:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10002672:	f3ef 8310 	mrs	r3, PRIMASK
10002676:	617b      	str	r3, [r7, #20]
  return(result);
10002678:	697b      	ldr	r3, [r7, #20]
 * API IMPLEMENTATION - Utility functions
 ********************************************************************************************************************/
__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
1000267a:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
1000267c:	b672      	cpsid	i
  __disable_irq ();
  return status;
1000267e:	693b      	ldr	r3, [r7, #16]
/* This function performs signed integer division */
int32_t __aeabi_idiv(int32_t dividend, int32_t divisor)
{
  uint32_t result;
  uint32_t ics;
  ics = critical_section_enter();
10002680:	61fb      	str	r3, [r7, #28]

  MATH->DIVCON  = XMC_MATH_SIGNED_DIVISION;
10002682:	4b0c      	ldr	r3, [pc, #48]	; (100026b4 <__aeabi_idiv+0x4c>)
10002684:	2200      	movs	r2, #0
10002686:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10002688:	4b0a      	ldr	r3, [pc, #40]	; (100026b4 <__aeabi_idiv+0x4c>)
1000268a:	687a      	ldr	r2, [r7, #4]
1000268c:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
1000268e:	4b09      	ldr	r3, [pc, #36]	; (100026b4 <__aeabi_idiv+0x4c>)
10002690:	683a      	ldr	r2, [r7, #0]
10002692:	625a      	str	r2, [r3, #36]	; 0x24

  result = MATH->QUOT;
10002694:	4b07      	ldr	r3, [pc, #28]	; (100026b4 <__aeabi_idiv+0x4c>)
10002696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10002698:	61bb      	str	r3, [r7, #24]
1000269a:	69fb      	ldr	r3, [r7, #28]
1000269c:	60fb      	str	r3, [r7, #12]
1000269e:	68fb      	ldr	r3, [r7, #12]
100026a0:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100026a2:	68bb      	ldr	r3, [r7, #8]
100026a4:	f383 8810 	msr	PRIMASK, r3

  critical_section_exit(ics);

  return result;
100026a8:	69bb      	ldr	r3, [r7, #24]
}
100026aa:	1c18      	adds	r0, r3, #0
100026ac:	46bd      	mov	sp, r7
100026ae:	b008      	add	sp, #32
100026b0:	bd80      	pop	{r7, pc}
100026b2:	46c0      	nop			; (mov r8, r8)
100026b4:	40030000 	.word	0x40030000

100026b8 <__aeabi_uidivmod>:

/* This function performs unsigned integer division modulo */
uint64_t __aeabi_uidivmod(uint32_t dividend, uint32_t divisor)
{
100026b8:	b5f0      	push	{r4, r5, r6, r7, lr}
100026ba:	b08d      	sub	sp, #52	; 0x34
100026bc:	af00      	add	r7, sp, #0
100026be:	6078      	str	r0, [r7, #4]
100026c0:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100026c2:	f3ef 8210 	mrs	r2, PRIMASK
100026c6:	617a      	str	r2, [r7, #20]
  return(result);
100026c8:	697a      	ldr	r2, [r7, #20]
 * API IMPLEMENTATION - Utility functions
 ********************************************************************************************************************/
__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
100026ca:	613a      	str	r2, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
100026cc:	b672      	cpsid	i
  __disable_irq ();
  return status;
100026ce:	693a      	ldr	r2, [r7, #16]
uint64_t __aeabi_uidivmod(uint32_t dividend, uint32_t divisor)
{
  uint64_t remainder;
  uint64_t quot;
  uint32_t ics;
  ics = critical_section_enter();
100026d0:	62fa      	str	r2, [r7, #44]	; 0x2c

  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
100026d2:	4a15      	ldr	r2, [pc, #84]	; (10002728 <__aeabi_uidivmod+0x70>)
100026d4:	2104      	movs	r1, #4
100026d6:	6351      	str	r1, [r2, #52]	; 0x34
  MATH->DVD     = dividend;
100026d8:	4a13      	ldr	r2, [pc, #76]	; (10002728 <__aeabi_uidivmod+0x70>)
100026da:	6879      	ldr	r1, [r7, #4]
100026dc:	6211      	str	r1, [r2, #32]
  MATH->DVS     = divisor;
100026de:	4a12      	ldr	r2, [pc, #72]	; (10002728 <__aeabi_uidivmod+0x70>)
100026e0:	6839      	ldr	r1, [r7, #0]
100026e2:	6251      	str	r1, [r2, #36]	; 0x24

  remainder = (uint64_t)MATH->RMD;
100026e4:	4a10      	ldr	r2, [pc, #64]	; (10002728 <__aeabi_uidivmod+0x70>)
100026e6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
100026e8:	623a      	str	r2, [r7, #32]
100026ea:	2200      	movs	r2, #0
100026ec:	627a      	str	r2, [r7, #36]	; 0x24
  quot = (uint64_t)MATH->QUOT;
100026ee:	4a0e      	ldr	r2, [pc, #56]	; (10002728 <__aeabi_uidivmod+0x70>)
100026f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
100026f2:	61ba      	str	r2, [r7, #24]
100026f4:	2200      	movs	r2, #0
100026f6:	61fa      	str	r2, [r7, #28]
100026f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
100026fa:	60fa      	str	r2, [r7, #12]
100026fc:	68fa      	ldr	r2, [r7, #12]
100026fe:	60ba      	str	r2, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10002700:	68ba      	ldr	r2, [r7, #8]
10002702:	f382 8810 	msr	PRIMASK, r2

  critical_section_exit(ics);

  return ((remainder << 32) | quot);
10002706:	6a3a      	ldr	r2, [r7, #32]
10002708:	0014      	movs	r4, r2
1000270a:	2200      	movs	r2, #0
1000270c:	1c13      	adds	r3, r2, #0
1000270e:	69ba      	ldr	r2, [r7, #24]
10002710:	431a      	orrs	r2, r3
10002712:	1c15      	adds	r5, r2, #0
10002714:	69fa      	ldr	r2, [r7, #28]
10002716:	4322      	orrs	r2, r4
10002718:	1c16      	adds	r6, r2, #0
1000271a:	1c2b      	adds	r3, r5, #0
1000271c:	1c34      	adds	r4, r6, #0
}
1000271e:	1c18      	adds	r0, r3, #0
10002720:	1c21      	adds	r1, r4, #0
10002722:	46bd      	mov	sp, r7
10002724:	b00d      	add	sp, #52	; 0x34
10002726:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002728:	40030000 	.word	0x40030000

1000272c <XMC_WDT_Enable>:
 * API IMPLEMENTATION
  ********************************************************************************************************************/

/* Enables watchdog clock and releases watchdog reset. */
void XMC_WDT_Enable(void)
{
1000272c:	b580      	push	{r7, lr}
1000272e:	af00      	add	r7, sp, #0
#if UC_FAMILY == XMC4
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_WDT);
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_WDT);
10002730:	2380      	movs	r3, #128	; 0x80
10002732:	009b      	lsls	r3, r3, #2
10002734:	1c18      	adds	r0, r3, #0
10002736:	f7fe ff11 	bl	1000155c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_WDT);
#endif
}
1000273a:	46bd      	mov	sp, r7
1000273c:	bd80      	pop	{r7, pc}
1000273e:	46c0      	nop			; (mov r8, r8)

10002740 <XMC_WDT_Init>:
  XMC_SCU_CLOCK_DisableClock(XMC_SCU_CLOCK_WDT);
#endif
}
/* Initializes and configures watchdog with configuration data pointed by \a config. */
void XMC_WDT_Init(const XMC_WDT_CONFIG_t *const config)
{
10002740:	b580      	push	{r7, lr}
10002742:	b082      	sub	sp, #8
10002744:	af00      	add	r7, sp, #0
10002746:	6078      	str	r0, [r7, #4]
  XMC_WDT_Enable();
10002748:	f7ff fff0 	bl	1000272c <XMC_WDT_Enable>
  WDT->CTR = config->wdt_ctr;
1000274c:	4a07      	ldr	r2, [pc, #28]	; (1000276c <XMC_WDT_Init+0x2c>)
1000274e:	687b      	ldr	r3, [r7, #4]
10002750:	689b      	ldr	r3, [r3, #8]
10002752:	6053      	str	r3, [r2, #4]
  WDT->WLB = config->window_lower_bound;
10002754:	4a05      	ldr	r2, [pc, #20]	; (1000276c <XMC_WDT_Init+0x2c>)
10002756:	687b      	ldr	r3, [r7, #4]
10002758:	685b      	ldr	r3, [r3, #4]
1000275a:	6113      	str	r3, [r2, #16]
  WDT->WUB = config->window_upper_bound;
1000275c:	4a03      	ldr	r2, [pc, #12]	; (1000276c <XMC_WDT_Init+0x2c>)
1000275e:	687b      	ldr	r3, [r7, #4]
10002760:	681b      	ldr	r3, [r3, #0]
10002762:	6153      	str	r3, [r2, #20]
}
10002764:	46bd      	mov	sp, r7
10002766:	b002      	add	sp, #8
10002768:	bd80      	pop	{r7, pc}
1000276a:	46c0      	nop			; (mov r8, r8)
1000276c:	40020000 	.word	0x40020000

10002770 <_init>:
  }
}

/* Init */
void _init(void)
{}
10002770:	b580      	push	{r7, lr}
10002772:	af00      	add	r7, sp, #0
10002774:	46bd      	mov	sp, r7
10002776:	bd80      	pop	{r7, pc}

10002778 <WATCHDOG_Init>:
  return (version);
}

/* Initializes the watchdog timer with the generated configuration */
WATCHDOG_STATUS_t WATCHDOG_Init(WATCHDOG_t *handle)
{
10002778:	b590      	push	{r4, r7, lr}
1000277a:	b085      	sub	sp, #20
1000277c:	af00      	add	r7, sp, #0
1000277e:	6078      	str	r0, [r7, #4]
  WATCHDOG_STATUS_t status;

  XMC_ASSERT("WATCHDOG_Init:handle NULL" , (handle != NULL));

  status = WATCHDOG_STATUS_SUCCESS;
10002780:	230f      	movs	r3, #15
10002782:	18fb      	adds	r3, r7, r3
10002784:	2200      	movs	r2, #0
10002786:	701a      	strb	r2, [r3, #0]

  /* Check for app instance is initialized or not */
  if (false == handle->initialized)
10002788:	687b      	ldr	r3, [r7, #4]
1000278a:	7b1b      	ldrb	r3, [r3, #12]
1000278c:	2201      	movs	r2, #1
1000278e:	4053      	eors	r3, r2
10002790:	b2db      	uxtb	r3, r3
10002792:	2b00      	cmp	r3, #0
10002794:	d014      	beq.n	100027c0 <WATCHDOG_Init+0x48>
  {
#if (WATCHDOG_PREWARNING_CHECK == 1U)
      /* Service Event Handling */
      status = WATCHDOG_lPrewarning_Configure(handle);
10002796:	230f      	movs	r3, #15
10002798:	18fc      	adds	r4, r7, r3
1000279a:	687b      	ldr	r3, [r7, #4]
1000279c:	1c18      	adds	r0, r3, #0
1000279e:	f000 f817 	bl	100027d0 <WATCHDOG_lPrewarning_Configure>
100027a2:	1c03      	adds	r3, r0, #0
100027a4:	7023      	strb	r3, [r4, #0]
      if(WATCHDOG_STATUS_FAILURE != status)
100027a6:	230f      	movs	r3, #15
100027a8:	18fb      	adds	r3, r7, r3
100027aa:	781b      	ldrb	r3, [r3, #0]
100027ac:	2b01      	cmp	r3, #1
100027ae:	d007      	beq.n	100027c0 <WATCHDOG_Init+0x48>
      {
#endif
        /* Initialize the WDT peripheral */
        XMC_WDT_Init(handle->config);
100027b0:	687b      	ldr	r3, [r7, #4]
100027b2:	681b      	ldr	r3, [r3, #0]
100027b4:	1c18      	adds	r0, r3, #0
100027b6:	f7ff ffc3 	bl	10002740 <XMC_WDT_Init>
        /* Update the initialization flag */
        handle->initialized = true;
100027ba:	687b      	ldr	r3, [r7, #4]
100027bc:	2201      	movs	r2, #1
100027be:	731a      	strb	r2, [r3, #12]
#if (WATCHDOG_PREWARNING_CHECK == 1U)
      }
#endif
  }

  return (status);
100027c0:	230f      	movs	r3, #15
100027c2:	18fb      	adds	r3, r7, r3
100027c4:	781b      	ldrb	r3, [r3, #0]
}
100027c6:	1c18      	adds	r0, r3, #0
100027c8:	46bd      	mov	sp, r7
100027ca:	b005      	add	sp, #20
100027cc:	bd90      	pop	{r4, r7, pc}
100027ce:	46c0      	nop			; (mov r8, r8)

100027d0 <WATCHDOG_lPrewarning_Configure>:
#if (WATCHDOG_PREWARNING_CHECK == 1U)
/*
 * Register the Pre-warning event with GLOBAL_SCU APP
 */
WATCHDOG_STATUS_t WATCHDOG_lPrewarning_Configure(WATCHDOG_t *handle)
{
100027d0:	b590      	push	{r4, r7, lr}
100027d2:	b085      	sub	sp, #20
100027d4:	af00      	add	r7, sp, #0
100027d6:	6078      	str	r0, [r7, #4]
  WATCHDOG_STATUS_t status;
  status = WATCHDOG_STATUS_SUCCESS;
100027d8:	230f      	movs	r3, #15
100027da:	18fb      	adds	r3, r7, r3
100027dc:	2200      	movs	r2, #0
100027de:	701a      	strb	r2, [r3, #0]
  /* Normal interrupt generation */
#if (WATCHDOG_EVENT_VIA_SCU == 1U)
  #if(UC_FAMILY == XMC4)
    status = (WATCHDOG_STATUS_t)GLOBAL_SCU_XMC4_Init(handle->scu_global_handler);
  #else
    status = (WATCHDOG_STATUS_t)GLOBAL_SCU_XMC1_Init(handle->scu_global_handler);
100027e0:	687b      	ldr	r3, [r7, #4]
100027e2:	685b      	ldr	r3, [r3, #4]
100027e4:	220f      	movs	r2, #15
100027e6:	18bc      	adds	r4, r7, r2
100027e8:	1c18      	adds	r0, r3, #0
100027ea:	f000 fcef 	bl	100031cc <GLOBAL_SCU_XMC1_Init>
100027ee:	1c03      	adds	r3, r0, #0
100027f0:	7023      	strb	r3, [r4, #0]
  #endif
    if ((handle->callback_func_ptr != NULL) &&  (status != WATCHDOG_STATUS_FAILURE))
100027f2:	687b      	ldr	r3, [r7, #4]
100027f4:	689b      	ldr	r3, [r3, #8]
100027f6:	2b00      	cmp	r3, #0
100027f8:	d014      	beq.n	10002824 <WATCHDOG_lPrewarning_Configure+0x54>
100027fa:	230f      	movs	r3, #15
100027fc:	18fb      	adds	r3, r7, r3
100027fe:	781b      	ldrb	r3, [r3, #0]
10002800:	2b01      	cmp	r3, #1
10002802:	d00f      	beq.n	10002824 <WATCHDOG_lPrewarning_Configure+0x54>
    {
      /* Enable the pre-warn event */
      XMC_SCU_INTERRUPT_EnableEvent((uint32_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
10002804:	2001      	movs	r0, #1
10002806:	2100      	movs	r1, #0
10002808:	f7fe fd84 	bl	10001314 <XMC_SCU_INTERRUPT_EnableEvent>
      /* Register User defined Event Handler function */
	  #if(UC_FAMILY == XMC4)
      status = (WATCHDOG_STATUS_t)GLOBAL_SCU_XMC4_RegisterCallback(GLOBAL_SCU_XMC4_EVENT_WDT_WARNING,
    		                                                       handle->callback_func_ptr);
	  #else
      status = (WATCHDOG_STATUS_t)GLOBAL_SCU_XMC1_RegisterCallback(GLOBAL_SCU_XMC1_EVENT_WDT_WARNING,
1000280c:	687b      	ldr	r3, [r7, #4]
1000280e:	689b      	ldr	r3, [r3, #8]
10002810:	220f      	movs	r2, #15
10002812:	18bc      	adds	r4, r7, r2
10002814:	2001      	movs	r0, #1
10002816:	2100      	movs	r1, #0
10002818:	1c1a      	adds	r2, r3, #0
1000281a:	f000 fd4b 	bl	100032b4 <GLOBAL_SCU_XMC1_RegisterCallback>
1000281e:	1c03      	adds	r3, r0, #0
10002820:	7023      	strb	r3, [r4, #0]
10002822:	e003      	b.n	1000282c <WATCHDOG_lPrewarning_Configure+0x5c>
    		                                                       handle->callback_func_ptr);
	  #endif
    }
    else
    {
      status = WATCHDOG_STATUS_FAILURE;
10002824:	230f      	movs	r3, #15
10002826:	18fb      	adds	r3, r7, r3
10002828:	2201      	movs	r2, #1
1000282a:	701a      	strb	r2, [r3, #0]
#if (WATCHDOG_EVENT_VIA_NMI == 1U)
    XMC_SCU_INTERRUPT_EnableEvent((uint32_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
    XMC_SCU_INTERRUPT_EnableNmiRequest((uint32_t)XMC_SCU_INTERRUPT_EVENT_WDT_WARN);
#endif

  return (status);
1000282c:	230f      	movs	r3, #15
1000282e:	18fb      	adds	r3, r7, r3
10002830:	781b      	ldrb	r3, [r3, #0]
}
10002832:	1c18      	adds	r0, r3, #0
10002834:	46bd      	mov	sp, r7
10002836:	b005      	add	sp, #20
10002838:	bd90      	pop	{r4, r7, pc}
1000283a:	46c0      	nop			; (mov r8, r8)

1000283c <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
1000283c:	b580      	push	{r7, lr}
1000283e:	b082      	sub	sp, #8
10002840:	af00      	add	r7, sp, #0
10002842:	6078      	str	r0, [r7, #4]
10002844:	1c0a      	adds	r2, r1, #0
10002846:	1cfb      	adds	r3, r7, #3
10002848:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
1000284a:	1cfb      	adds	r3, r7, #3
1000284c:	781b      	ldrb	r3, [r3, #0]
1000284e:	2201      	movs	r2, #1
10002850:	409a      	lsls	r2, r3
10002852:	687b      	ldr	r3, [r7, #4]
10002854:	60da      	str	r2, [r3, #12]
}
10002856:	46bd      	mov	sp, r7
10002858:	b002      	add	sp, #8
1000285a:	bd80      	pop	{r7, pc}

1000285c <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
1000285c:	b580      	push	{r7, lr}
1000285e:	b082      	sub	sp, #8
10002860:	af00      	add	r7, sp, #0
10002862:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
10002864:	687b      	ldr	r3, [r7, #4]
10002866:	2201      	movs	r2, #1
10002868:	60da      	str	r2, [r3, #12]
}
1000286a:	46bd      	mov	sp, r7
1000286c:	b002      	add	sp, #8
1000286e:	bd80      	pop	{r7, pc}

10002870 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
10002870:	b580      	push	{r7, lr}
10002872:	b082      	sub	sp, #8
10002874:	af00      	add	r7, sp, #0
10002876:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
10002878:	687b      	ldr	r3, [r7, #4]
1000287a:	2202      	movs	r2, #2
1000287c:	611a      	str	r2, [r3, #16]
}
1000287e:	46bd      	mov	sp, r7
10002880:	b002      	add	sp, #8
10002882:	bd80      	pop	{r7, pc}

10002884 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
10002884:	b580      	push	{r7, lr}
10002886:	b082      	sub	sp, #8
10002888:	af00      	add	r7, sp, #0
1000288a:	6078      	str	r0, [r7, #4]
1000288c:	1c0a      	adds	r2, r1, #0
1000288e:	1cbb      	adds	r3, r7, #2
10002890:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
10002892:	1cbb      	adds	r3, r7, #2
10002894:	881a      	ldrh	r2, [r3, #0]
10002896:	687b      	ldr	r3, [r7, #4]
10002898:	635a      	str	r2, [r3, #52]	; 0x34
}
1000289a:	46bd      	mov	sp, r7
1000289c:	b002      	add	sp, #8
1000289e:	bd80      	pop	{r7, pc}

100028a0 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
100028a0:	b580      	push	{r7, lr}
100028a2:	b082      	sub	sp, #8
100028a4:	af00      	add	r7, sp, #0
100028a6:	6078      	str	r0, [r7, #4]
100028a8:	1c0a      	adds	r2, r1, #0
100028aa:	1cbb      	adds	r3, r7, #2
100028ac:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
100028ae:	1cbb      	adds	r3, r7, #2
100028b0:	881a      	ldrh	r2, [r3, #0]
100028b2:	687b      	ldr	r3, [r7, #4]
100028b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
100028b6:	46bd      	mov	sp, r7
100028b8:	b002      	add	sp, #8
100028ba:	bd80      	pop	{r7, pc}

100028bc <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
100028bc:	b580      	push	{r7, lr}
100028be:	b082      	sub	sp, #8
100028c0:	af00      	add	r7, sp, #0
100028c2:	6078      	str	r0, [r7, #4]
100028c4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
100028c6:	687b      	ldr	r3, [r7, #4]
100028c8:	683a      	ldr	r2, [r7, #0]
100028ca:	611a      	str	r2, [r3, #16]
}
100028cc:	46bd      	mov	sp, r7
100028ce:	b002      	add	sp, #8
100028d0:	bd80      	pop	{r7, pc}
100028d2:	46c0      	nop			; (mov r8, r8)

100028d4 <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
100028d4:	b580      	push	{r7, lr}
100028d6:	b082      	sub	sp, #8
100028d8:	af00      	add	r7, sp, #0
100028da:	6078      	str	r0, [r7, #4]
100028dc:	1c0a      	adds	r2, r1, #0
100028de:	1cfb      	adds	r3, r7, #3
100028e0:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
100028e2:	687b      	ldr	r3, [r7, #4]
100028e4:	22a4      	movs	r2, #164	; 0xa4
100028e6:	589a      	ldr	r2, [r3, r2]
100028e8:	1cfb      	adds	r3, r7, #3
100028ea:	781b      	ldrb	r3, [r3, #0]
100028ec:	2101      	movs	r1, #1
100028ee:	4099      	lsls	r1, r3
100028f0:	1c0b      	adds	r3, r1, #0
100028f2:	431a      	orrs	r2, r3
100028f4:	687b      	ldr	r3, [r7, #4]
100028f6:	21a4      	movs	r1, #164	; 0xa4
100028f8:	505a      	str	r2, [r3, r1]
}
100028fa:	46bd      	mov	sp, r7
100028fc:	b002      	add	sp, #8
100028fe:	bd80      	pop	{r7, pc}

10002900 <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
10002900:	b590      	push	{r4, r7, lr}
10002902:	b085      	sub	sp, #20
10002904:	af00      	add	r7, sp, #0
10002906:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
10002908:	230f      	movs	r3, #15
1000290a:	18fb      	adds	r3, r7, r3
1000290c:	2200      	movs	r2, #0
1000290e:	701a      	strb	r2, [r3, #0]
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
10002910:	687b      	ldr	r3, [r7, #4]
10002912:	2226      	movs	r2, #38	; 0x26
10002914:	5c9b      	ldrb	r3, [r3, r2]
10002916:	2201      	movs	r2, #1
10002918:	4053      	eors	r3, r2
1000291a:	b2db      	uxtb	r3, r3
1000291c:	2b00      	cmp	r3, #0
1000291e:	d00c      	beq.n	1000293a <TIMER_Init+0x3a>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
10002920:	687b      	ldr	r3, [r7, #4]
10002922:	2221      	movs	r2, #33	; 0x21
10002924:	5c9b      	ldrb	r3, [r3, r2]
10002926:	2b00      	cmp	r3, #0
10002928:	d107      	bne.n	1000293a <TIMER_Init+0x3a>
    {
      /* Configure CCU4 timer for the required time tick settings */
      status = TIMER_CCU4_lInit(handle_ptr);
1000292a:	230f      	movs	r3, #15
1000292c:	18fc      	adds	r4, r7, r3
1000292e:	687b      	ldr	r3, [r7, #4]
10002930:	1c18      	adds	r0, r3, #0
10002932:	f000 f809 	bl	10002948 <TIMER_CCU4_lInit>
10002936:	1c03      	adds	r3, r0, #0
10002938:	7023      	strb	r3, [r4, #0]
      status = TIMER_CCU8_lInit(handle_ptr);
    }
#endif
  }

  return (status);
1000293a:	230f      	movs	r3, #15
1000293c:	18fb      	adds	r3, r7, r3
1000293e:	781b      	ldrb	r3, [r3, #0]
}
10002940:	1c18      	adds	r0, r3, #0
10002942:	46bd      	mov	sp, r7
10002944:	b005      	add	sp, #20
10002946:	bd90      	pop	{r4, r7, pc}

10002948 <TIMER_CCU4_lInit>:
#ifdef TIMER_CCU4_USED
/*
 * This function configures timer ccu4 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
10002948:	b590      	push	{r4, r7, lr}
1000294a:	b085      	sub	sp, #20
1000294c:	af00      	add	r7, sp, #0
1000294e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
10002950:	687b      	ldr	r3, [r7, #4]
10002952:	691b      	ldr	r3, [r3, #16]
10002954:	220f      	movs	r2, #15
10002956:	18bc      	adds	r4, r7, r2
10002958:	1c18      	adds	r0, r3, #0
1000295a:	f000 fccf 	bl	100032fc <GLOBAL_CCU4_Init>
1000295e:	1c03      	adds	r3, r0, #0
10002960:	7023      	strb	r3, [r4, #0]

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
10002962:	687b      	ldr	r3, [r7, #4]
10002964:	691b      	ldr	r3, [r3, #16]
10002966:	689a      	ldr	r2, [r3, #8]
10002968:	687b      	ldr	r3, [r7, #4]
1000296a:	7e1b      	ldrb	r3, [r3, #24]
1000296c:	1c10      	adds	r0, r2, #0
1000296e:	1c19      	adds	r1, r3, #0
10002970:	f7ff ff64 	bl	1000283c <XMC_CCU4_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
10002974:	687b      	ldr	r3, [r7, #4]
10002976:	695a      	ldr	r2, [r3, #20]
10002978:	687b      	ldr	r3, [r7, #4]
1000297a:	69db      	ldr	r3, [r3, #28]
1000297c:	1c10      	adds	r0, r2, #0
1000297e:	1c19      	adds	r1, r3, #0
10002980:	f7ff fc5e 	bl	10002240 <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);
10002984:	687b      	ldr	r3, [r7, #4]
10002986:	1c18      	adds	r0, r3, #0
10002988:	f000 f830 	bl	100029ec <TIMER_CCU4_lShadowTransfer>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
1000298c:	687b      	ldr	r3, [r7, #4]
1000298e:	2225      	movs	r2, #37	; 0x25
10002990:	5c9b      	ldrb	r3, [r3, r2]
10002992:	2b00      	cmp	r3, #0
10002994:	d00f      	beq.n	100029b6 <TIMER_CCU4_lInit+0x6e>
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
10002996:	687b      	ldr	r3, [r7, #4]
10002998:	6959      	ldr	r1, [r3, #20]
1000299a:	687b      	ldr	r3, [r7, #4]
1000299c:	2220      	movs	r2, #32
1000299e:	5c9b      	ldrb	r3, [r3, r2]
100029a0:	1c08      	adds	r0, r1, #0
100029a2:	2100      	movs	r1, #0
100029a4:	1c1a      	adds	r2, r3, #0
100029a6:	f7ff fd6d 	bl	10002484 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
100029aa:	687b      	ldr	r3, [r7, #4]
100029ac:	695b      	ldr	r3, [r3, #20]
100029ae:	1c18      	adds	r0, r3, #0
100029b0:	2100      	movs	r1, #0
100029b2:	f7ff ff8f 	bl	100028d4 <XMC_CCU4_SLICE_EnableEvent>
  }
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
100029b6:	687b      	ldr	r3, [r7, #4]
100029b8:	695b      	ldr	r3, [r3, #20]
100029ba:	1c18      	adds	r0, r3, #0
100029bc:	f7ff ff58 	bl	10002870 <XMC_CCU4_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
100029c0:	687b      	ldr	r3, [r7, #4]
100029c2:	2226      	movs	r2, #38	; 0x26
100029c4:	2101      	movs	r1, #1
100029c6:	5499      	strb	r1, [r3, r2]

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
100029c8:	687b      	ldr	r3, [r7, #4]
100029ca:	2224      	movs	r2, #36	; 0x24
100029cc:	5c9b      	ldrb	r3, [r3, r2]
100029ce:	2b00      	cmp	r3, #0
100029d0:	d004      	beq.n	100029dc <TIMER_CCU4_lInit+0x94>
  {
    /* Start the timer */
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
100029d2:	687b      	ldr	r3, [r7, #4]
100029d4:	695b      	ldr	r3, [r3, #20]
100029d6:	1c18      	adds	r0, r3, #0
100029d8:	f7ff ff40 	bl	1000285c <XMC_CCU4_SLICE_StartTimer>
  }

  return (status);
100029dc:	230f      	movs	r3, #15
100029de:	18fb      	adds	r3, r7, r3
100029e0:	781b      	ldrb	r3, [r3, #0]
}
100029e2:	1c18      	adds	r0, r3, #0
100029e4:	46bd      	mov	sp, r7
100029e6:	b005      	add	sp, #20
100029e8:	bd90      	pop	{r4, r7, pc}
100029ea:	46c0      	nop			; (mov r8, r8)

100029ec <TIMER_CCU4_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
100029ec:	b580      	push	{r7, lr}
100029ee:	b082      	sub	sp, #8
100029f0:	af00      	add	r7, sp, #0
100029f2:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
100029f4:	687b      	ldr	r3, [r7, #4]
100029f6:	695a      	ldr	r2, [r3, #20]
100029f8:	687b      	ldr	r3, [r7, #4]
100029fa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
100029fc:	1c10      	adds	r0, r2, #0
100029fe:	1c19      	adds	r1, r3, #0
10002a00:	f7ff ff40 	bl	10002884 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
10002a04:	687b      	ldr	r3, [r7, #4]
10002a06:	695b      	ldr	r3, [r3, #20]
10002a08:	1c18      	adds	r0, r3, #0
10002a0a:	2100      	movs	r1, #0
10002a0c:	f7ff ff48 	bl	100028a0 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
10002a10:	687b      	ldr	r3, [r7, #4]
10002a12:	691b      	ldr	r3, [r3, #16]
10002a14:	689a      	ldr	r2, [r3, #8]
10002a16:	687b      	ldr	r3, [r7, #4]
10002a18:	68db      	ldr	r3, [r3, #12]
10002a1a:	1c10      	adds	r0, r2, #0
10002a1c:	1c19      	adds	r1, r3, #0
10002a1e:	f7ff ff4d 	bl	100028bc <XMC_CCU4_EnableShadowTransfer>
}
10002a22:	46bd      	mov	sp, r7
10002a24:	b002      	add	sp, #8
10002a26:	bd80      	pop	{r7, pc}

10002a28 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
10002a28:	b580      	push	{r7, lr}
10002a2a:	b082      	sub	sp, #8
10002a2c:	af00      	add	r7, sp, #0
10002a2e:	6078      	str	r0, [r7, #4]
10002a30:	1c0a      	adds	r2, r1, #0
10002a32:	1cfb      	adds	r3, r7, #3
10002a34:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
10002a36:	1cfb      	adds	r3, r7, #3
10002a38:	781b      	ldrb	r3, [r3, #0]
10002a3a:	2201      	movs	r2, #1
10002a3c:	409a      	lsls	r2, r3
10002a3e:	687b      	ldr	r3, [r7, #4]
10002a40:	60da      	str	r2, [r3, #12]
}
10002a42:	46bd      	mov	sp, r7
10002a44:	b002      	add	sp, #8
10002a46:	bd80      	pop	{r7, pc}

10002a48 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
10002a48:	b580      	push	{r7, lr}
10002a4a:	b082      	sub	sp, #8
10002a4c:	af00      	add	r7, sp, #0
10002a4e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
10002a50:	687b      	ldr	r3, [r7, #4]
10002a52:	2201      	movs	r2, #1
10002a54:	60da      	str	r2, [r3, #12]
}
10002a56:	46bd      	mov	sp, r7
10002a58:	b002      	add	sp, #8
10002a5a:	bd80      	pop	{r7, pc}

10002a5c <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
10002a5c:	b580      	push	{r7, lr}
10002a5e:	b082      	sub	sp, #8
10002a60:	af00      	add	r7, sp, #0
10002a62:	6078      	str	r0, [r7, #4]
10002a64:	1c0a      	adds	r2, r1, #0
10002a66:	1cbb      	adds	r3, r7, #2
10002a68:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
10002a6a:	1cbb      	adds	r3, r7, #2
10002a6c:	881a      	ldrh	r2, [r3, #0]
10002a6e:	687b      	ldr	r3, [r7, #4]
10002a70:	635a      	str	r2, [r3, #52]	; 0x34
}
10002a72:	46bd      	mov	sp, r7
10002a74:	b002      	add	sp, #8
10002a76:	bd80      	pop	{r7, pc}

10002a78 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
10002a78:	b580      	push	{r7, lr}
10002a7a:	b082      	sub	sp, #8
10002a7c:	af00      	add	r7, sp, #0
10002a7e:	6078      	str	r0, [r7, #4]
10002a80:	1c0a      	adds	r2, r1, #0
10002a82:	1cbb      	adds	r3, r7, #2
10002a84:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
10002a86:	1cbb      	adds	r3, r7, #2
10002a88:	881a      	ldrh	r2, [r3, #0]
10002a8a:	687b      	ldr	r3, [r7, #4]
10002a8c:	63da      	str	r2, [r3, #60]	; 0x3c
}
10002a8e:	46bd      	mov	sp, r7
10002a90:	b002      	add	sp, #8
10002a92:	bd80      	pop	{r7, pc}

10002a94 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
10002a94:	b580      	push	{r7, lr}
10002a96:	b082      	sub	sp, #8
10002a98:	af00      	add	r7, sp, #0
10002a9a:	6078      	str	r0, [r7, #4]
10002a9c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
10002a9e:	687b      	ldr	r3, [r7, #4]
10002aa0:	683a      	ldr	r2, [r7, #0]
10002aa2:	611a      	str	r2, [r3, #16]
}
10002aa4:	46bd      	mov	sp, r7
10002aa6:	b002      	add	sp, #8
10002aa8:	bd80      	pop	{r7, pc}
10002aaa:	46c0      	nop			; (mov r8, r8)

10002aac <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
10002aac:	b580      	push	{r7, lr}
10002aae:	b082      	sub	sp, #8
10002ab0:	af00      	add	r7, sp, #0
10002ab2:	6078      	str	r0, [r7, #4]
10002ab4:	1c0a      	adds	r2, r1, #0
10002ab6:	1cfb      	adds	r3, r7, #3
10002ab8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
10002aba:	687b      	ldr	r3, [r7, #4]
10002abc:	22a4      	movs	r2, #164	; 0xa4
10002abe:	589a      	ldr	r2, [r3, r2]
10002ac0:	1cfb      	adds	r3, r7, #3
10002ac2:	781b      	ldrb	r3, [r3, #0]
10002ac4:	2101      	movs	r1, #1
10002ac6:	4099      	lsls	r1, r3
10002ac8:	1c0b      	adds	r3, r1, #0
10002aca:	431a      	orrs	r2, r3
10002acc:	687b      	ldr	r3, [r7, #4]
10002ace:	21a4      	movs	r1, #164	; 0xa4
10002ad0:	505a      	str	r2, [r3, r1]
}
10002ad2:	46bd      	mov	sp, r7
10002ad4:	b002      	add	sp, #8
10002ad6:	bd80      	pop	{r7, pc}

10002ad8 <PWM_lCCU4_Init>:

#ifdef PWM_SLICE_USED_CCU4

/*Initialize the APP and CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_Init(PWM_t *const handle_ptr)
{
10002ad8:	b590      	push	{r4, r7, lr}
10002ada:	b085      	sub	sp, #20
10002adc:	af00      	add	r7, sp, #0
10002ade:	6078      	str	r0, [r7, #4]
  PWM_STATUS_t status = PWM_STATUS_FAILURE;
10002ae0:	230f      	movs	r3, #15
10002ae2:	18fb      	adds	r3, r7, r3
10002ae4:	2201      	movs	r2, #1
10002ae6:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("PWM_lCCU4_Init:Invalid handle_ptr" , (handle_ptr != NULL));

  if (PWM_STATUS_UNINITIALIZED == handle_ptr->state)
10002ae8:	687b      	ldr	r3, [r7, #4]
10002aea:	2229      	movs	r2, #41	; 0x29
10002aec:	5c9b      	ldrb	r3, [r3, r2]
10002aee:	2b02      	cmp	r3, #2
10002af0:	d155      	bne.n	10002b9e <PWM_lCCU4_Init+0xc6>
  {
    /* Initialize consumed Apps */
    status = (PWM_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handle);
10002af2:	687b      	ldr	r3, [r7, #4]
10002af4:	681b      	ldr	r3, [r3, #0]
10002af6:	220f      	movs	r2, #15
10002af8:	18bc      	adds	r4, r7, r2
10002afa:	1c18      	adds	r0, r3, #0
10002afc:	f000 fbfe 	bl	100032fc <GLOBAL_CCU4_Init>
10002b00:	1c03      	adds	r3, r0, #0
10002b02:	7023      	strb	r3, [r4, #0]

    /*Initialize CCU4 slice */
    if (PWM_STATUS_SUCCESS == status)/*check GLOBAL_CCU4_Init status*/
10002b04:	230f      	movs	r3, #15
10002b06:	18fb      	adds	r3, r7, r3
10002b08:	781b      	ldrb	r3, [r3, #0]
10002b0a:	2b00      	cmp	r3, #0
10002b0c:	d143      	bne.n	10002b96 <PWM_lCCU4_Init+0xbe>
    {
      XMC_DEBUG("PWM_lCCU4_Init:Initilizing Slice")
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
10002b0e:	687b      	ldr	r3, [r7, #4]
10002b10:	689a      	ldr	r2, [r3, #8]
10002b12:	687b      	ldr	r3, [r7, #4]
10002b14:	68db      	ldr	r3, [r3, #12]
10002b16:	1c10      	adds	r0, r2, #0
10002b18:	1c19      	adds	r1, r3, #0
10002b1a:	f7ff fb91 	bl	10002240 <XMC_CCU4_SLICE_CompareInit>

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
10002b1e:	687b      	ldr	r3, [r7, #4]
10002b20:	689a      	ldr	r2, [r3, #8]
    		                             (uint16_t)handle_ptr->period_value);
10002b22:	687b      	ldr	r3, [r7, #4]
10002b24:	69db      	ldr	r3, [r3, #28]
    {
      XMC_DEBUG("PWM_lCCU4_Init:Initilizing Slice")
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
10002b26:	b29b      	uxth	r3, r3
10002b28:	1c10      	adds	r0, r2, #0
10002b2a:	1c19      	adds	r1, r3, #0
10002b2c:	f7ff ff96 	bl	10002a5c <XMC_CCU4_SLICE_SetTimerPeriodMatch>
    		                             (uint16_t)handle_ptr->period_value);

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr,
10002b30:	687b      	ldr	r3, [r7, #4]
10002b32:	689a      	ldr	r2, [r3, #8]
    		                              (uint16_t)handle_ptr->compare_value);
10002b34:	687b      	ldr	r3, [r7, #4]
10002b36:	699b      	ldr	r3, [r3, #24]

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
    		                             (uint16_t)handle_ptr->period_value);

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr,
10002b38:	b29b      	uxth	r3, r3
10002b3a:	1c10      	adds	r0, r2, #0
10002b3c:	1c19      	adds	r1, r3, #0
10002b3e:	f7ff ff9b 	bl	10002a78 <XMC_CCU4_SLICE_SetTimerCompareMatch>
    		                              (uint16_t)handle_ptr->compare_value);

      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
10002b42:	687b      	ldr	r3, [r7, #4]
10002b44:	685a      	ldr	r2, [r3, #4]
10002b46:	687b      	ldr	r3, [r7, #4]
10002b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002b4a:	1c10      	adds	r0, r2, #0
10002b4c:	1c19      	adds	r1, r3, #0
10002b4e:	f7ff ffa1 	bl	10002a94 <XMC_CCU4_EnableShadowTransfer>

      /* Initialize interrupts */
      PWM_lCCU4_ConfigInterrupts(handle_ptr);
10002b52:	687b      	ldr	r3, [r7, #4]
10002b54:	1c18      	adds	r0, r3, #0
10002b56:	f000 f829 	bl	10002bac <PWM_lCCU4_ConfigInterrupts>

      XMC_GPIO_Init(handle_ptr->gpio_out_port,handle_ptr->gpio_out_pin,
10002b5a:	687b      	ldr	r3, [r7, #4]
10002b5c:	6919      	ldr	r1, [r3, #16]
10002b5e:	687b      	ldr	r3, [r7, #4]
10002b60:	222c      	movs	r2, #44	; 0x2c
10002b62:	5c9a      	ldrb	r2, [r3, r2]
10002b64:	687b      	ldr	r3, [r7, #4]
10002b66:	695b      	ldr	r3, [r3, #20]
10002b68:	1c08      	adds	r0, r1, #0
10002b6a:	1c11      	adds	r1, r2, #0
10002b6c:	1c1a      	adds	r2, r3, #0
10002b6e:	f7fe fb13 	bl	10001198 <XMC_GPIO_Init>
    		        handle_ptr->gpio_out_config);

      handle_ptr->state = PWM_STATUS_SUCCESS;
10002b72:	687b      	ldr	r3, [r7, #4]
10002b74:	2229      	movs	r2, #41	; 0x29
10002b76:	2100      	movs	r1, #0
10002b78:	5499      	strb	r1, [r3, r2]

      /* Start the PWM generation if start at initialization is enabled */
      if ((bool) true == handle_ptr->start_control)
10002b7a:	687b      	ldr	r3, [r7, #4]
10002b7c:	222f      	movs	r2, #47	; 0x2f
10002b7e:	5c9b      	ldrb	r3, [r3, r2]
10002b80:	2b00      	cmp	r3, #0
10002b82:	d003      	beq.n	10002b8c <PWM_lCCU4_Init+0xb4>
      {
        PWM_Start(handle_ptr);
10002b84:	687b      	ldr	r3, [r7, #4]
10002b86:	1c18      	adds	r0, r3, #0
10002b88:	f000 f8c6 	bl	10002d18 <PWM_Start>
      }
      status = PWM_STATUS_SUCCESS;
10002b8c:	230f      	movs	r3, #15
10002b8e:	18fb      	adds	r3, r7, r3
10002b90:	2200      	movs	r2, #0
10002b92:	701a      	strb	r2, [r3, #0]
10002b94:	e003      	b.n	10002b9e <PWM_lCCU4_Init+0xc6>
    }
    else
    {
      handle_ptr->state = PWM_STATUS_UNINITIALIZED;
10002b96:	687b      	ldr	r3, [r7, #4]
10002b98:	2229      	movs	r2, #41	; 0x29
10002b9a:	2102      	movs	r1, #2
10002b9c:	5499      	strb	r1, [r3, r2]
    }

  }
  return (status);
10002b9e:	230f      	movs	r3, #15
10002ba0:	18fb      	adds	r3, r7, r3
10002ba2:	781b      	ldrb	r3, [r3, #0]
} /* end of PWM_lCCU4_Init() api */
10002ba4:	1c18      	adds	r0, r3, #0
10002ba6:	46bd      	mov	sp, r7
10002ba8:	b005      	add	sp, #20
10002baa:	bd90      	pop	{r4, r7, pc}

10002bac <PWM_lCCU4_ConfigInterrupts>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialize interrupts */
void PWM_lCCU4_ConfigInterrupts(PWM_t *const handle_ptr)
{
10002bac:	b580      	push	{r7, lr}
10002bae:	b082      	sub	sp, #8
10002bb0:	af00      	add	r7, sp, #0
10002bb2:	6078      	str	r0, [r7, #4]
  if ((bool) true == handle_ptr->period_match_enable)
10002bb4:	687b      	ldr	r3, [r7, #4]
10002bb6:	2230      	movs	r2, #48	; 0x30
10002bb8:	5c9b      	ldrb	r3, [r3, r2]
10002bba:	2b00      	cmp	r3, #0
10002bbc:	d00f      	beq.n	10002bde <PWM_lCCU4_ConfigInterrupts+0x32>
  {
    XMC_DEBUG("PWM_lCCU4_ConfigInterrupts:period match enable")
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
10002bbe:	687b      	ldr	r3, [r7, #4]
10002bc0:	689b      	ldr	r3, [r3, #8]
10002bc2:	1c18      	adds	r0, r3, #0
10002bc4:	2100      	movs	r1, #0
10002bc6:	f7ff ff71 	bl	10002aac <XMC_CCU4_SLICE_EnableEvent>

    /* Bind event to Service Request Node to period match event*/
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
10002bca:	687b      	ldr	r3, [r7, #4]
10002bcc:	6899      	ldr	r1, [r3, #8]
10002bce:	687b      	ldr	r3, [r7, #4]
10002bd0:	222a      	movs	r2, #42	; 0x2a
10002bd2:	5c9b      	ldrb	r3, [r3, r2]
10002bd4:	1c08      	adds	r0, r1, #0
10002bd6:	2100      	movs	r1, #0
10002bd8:	1c1a      	adds	r2, r3, #0
10002bda:	f7ff fc53 	bl	10002484 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_slice_period_match_node);
  }

  if ((bool) true == handle_ptr->compare_match_enable)
10002bde:	687b      	ldr	r3, [r7, #4]
10002be0:	2231      	movs	r2, #49	; 0x31
10002be2:	5c9b      	ldrb	r3, [r3, r2]
10002be4:	2b00      	cmp	r3, #0
10002be6:	d00f      	beq.n	10002c08 <PWM_lCCU4_ConfigInterrupts+0x5c>
  {
    XMC_DEBUG("PWM_lCCU4_ConfigInterrupts:compare match enable")
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP);
10002be8:	687b      	ldr	r3, [r7, #4]
10002bea:	689b      	ldr	r3, [r3, #8]
10002bec:	1c18      	adds	r0, r3, #0
10002bee:	2102      	movs	r1, #2
10002bf0:	f7ff ff5c 	bl	10002aac <XMC_CCU4_SLICE_EnableEvent>

    /* Bind event to Service Request Node to compare match event */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP,
10002bf4:	687b      	ldr	r3, [r7, #4]
10002bf6:	6899      	ldr	r1, [r3, #8]
10002bf8:	687b      	ldr	r3, [r7, #4]
10002bfa:	222b      	movs	r2, #43	; 0x2b
10002bfc:	5c9b      	ldrb	r3, [r3, r2]
10002bfe:	1c08      	adds	r0, r1, #0
10002c00:	2102      	movs	r1, #2
10002c02:	1c1a      	adds	r2, r3, #0
10002c04:	f7ff fc3e 	bl	10002484 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_slice_compare_match_node);
  }
}
10002c08:	46bd      	mov	sp, r7
10002c0a:	b002      	add	sp, #8
10002c0c:	bd80      	pop	{r7, pc}
10002c0e:	46c0      	nop			; (mov r8, r8)

10002c10 <PWM_lCCU4_Start>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Starts the CCU4 slice. */
void PWM_lCCU4_Start(PWM_t *const handle_ptr)
{
10002c10:	b580      	push	{r7, lr}
10002c12:	b082      	sub	sp, #8
10002c14:	af00      	add	r7, sp, #0
10002c16:	6078      	str	r0, [r7, #4]
  if ((PWM_STATUS_SUCCESS == handle_ptr->state) || (PWM_STATUS_STOPPED == handle_ptr->state))
10002c18:	687b      	ldr	r3, [r7, #4]
10002c1a:	2229      	movs	r2, #41	; 0x29
10002c1c:	5c9b      	ldrb	r3, [r3, r2]
10002c1e:	2b00      	cmp	r3, #0
10002c20:	d004      	beq.n	10002c2c <PWM_lCCU4_Start+0x1c>
10002c22:	687b      	ldr	r3, [r7, #4]
10002c24:	2229      	movs	r2, #41	; 0x29
10002c26:	5c9b      	ldrb	r3, [r3, r2]
10002c28:	2b04      	cmp	r3, #4
10002c2a:	d111      	bne.n	10002c50 <PWM_lCCU4_Start+0x40>
  {
    /* Clears the IDLE mode for the slice */
    XMC_CCU4_EnableClock(handle_ptr->ccu4_kernel_ptr,handle_ptr->slice_number);
10002c2c:	687b      	ldr	r3, [r7, #4]
10002c2e:	6859      	ldr	r1, [r3, #4]
10002c30:	687b      	ldr	r3, [r7, #4]
10002c32:	222e      	movs	r2, #46	; 0x2e
10002c34:	5c9b      	ldrb	r3, [r3, r2]
10002c36:	1c08      	adds	r0, r1, #0
10002c38:	1c19      	adds	r1, r3, #0
10002c3a:	f7ff fef5 	bl	10002a28 <XMC_CCU4_EnableClock>
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
10002c3e:	687b      	ldr	r3, [r7, #4]
10002c40:	689b      	ldr	r3, [r3, #8]
10002c42:	1c18      	adds	r0, r3, #0
10002c44:	f7ff ff00 	bl	10002a48 <XMC_CCU4_SLICE_StartTimer>

    handle_ptr->state = PWM_STATUS_RUNNING;
10002c48:	687b      	ldr	r3, [r7, #4]
10002c4a:	2229      	movs	r2, #41	; 0x29
10002c4c:	2103      	movs	r1, #3
10002c4e:	5499      	strb	r1, [r3, r2]
    XMC_DEBUG("PWM_lCCU4_Start:start PWM")
  }
} /* end of PWM_lCCU4_Start() api */
10002c50:	46bd      	mov	sp, r7
10002c52:	b002      	add	sp, #8
10002c54:	bd80      	pop	{r7, pc}
10002c56:	46c0      	nop			; (mov r8, r8)

10002c58 <PWM_lCCU4_SetDutyCycle>:
} /* end of PWM_lCCU4_Stop() api */

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Sets the duty cycle for CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_SetDutyCycle(PWM_t *const handle_ptr, uint32_t duty_cycle)
{
10002c58:	b580      	push	{r7, lr}
10002c5a:	b086      	sub	sp, #24
10002c5c:	af00      	add	r7, sp, #0
10002c5e:	6078      	str	r0, [r7, #4]
10002c60:	6039      	str	r1, [r7, #0]
  uint32_t compare;
  PWM_STATUS_t status;

  XMC_ASSERT("PWM_lCCU4_SetDutyCycle:Invalid duty_cycle " , ((duty_cycle >= 0) && (duty_cycle <= PWM_MAX_DUTY_CYCLE)));

  status = PWM_STATUS_FAILURE;
10002c62:	2317      	movs	r3, #23
10002c64:	18fb      	adds	r3, r7, r3
10002c66:	2201      	movs	r2, #1
10002c68:	701a      	strb	r2, [r3, #0]
  if (PWM_STATUS_UNINITIALIZED != handle_ptr->state)
10002c6a:	687b      	ldr	r3, [r7, #4]
10002c6c:	2229      	movs	r2, #41	; 0x29
10002c6e:	5c9b      	ldrb	r3, [r3, r2]
10002c70:	2b02      	cmp	r3, #2
10002c72:	d02c      	beq.n	10002cce <PWM_lCCU4_SetDutyCycle+0x76>
  {
    /* Duty cycle needs between 0 and 10000 */
    if (duty_cycle <= PWM_MAX_DUTY_CYCLE)
10002c74:	683b      	ldr	r3, [r7, #0]
10002c76:	4a19      	ldr	r2, [pc, #100]	; (10002cdc <PWM_lCCU4_SetDutyCycle+0x84>)
10002c78:	4293      	cmp	r3, r2
10002c7a:	d828      	bhi.n	10002cce <PWM_lCCU4_SetDutyCycle+0x76>
    {
      /* period = (PR + 1) */
      period = (uint32_t)handle_ptr->period_value + 1U;
10002c7c:	687b      	ldr	r3, [r7, #4]
10002c7e:	69db      	ldr	r3, [r3, #28]
10002c80:	3301      	adds	r3, #1
10002c82:	613b      	str	r3, [r7, #16]

      /* Duty Cycle(symmetric) = (PR-CR1)+1 / period */
      compare = ((period * (PWM_MAX_DUTY_CYCLE - duty_cycle)) / ((uint32_t) 100 * PWM_DUTY_CYCLE_SCALE));
10002c84:	683b      	ldr	r3, [r7, #0]
10002c86:	4a15      	ldr	r2, [pc, #84]	; (10002cdc <PWM_lCCU4_SetDutyCycle+0x84>)
10002c88:	1ad3      	subs	r3, r2, r3
10002c8a:	693a      	ldr	r2, [r7, #16]
10002c8c:	4353      	muls	r3, r2
10002c8e:	1c18      	adds	r0, r3, #0
10002c90:	4912      	ldr	r1, [pc, #72]	; (10002cdc <PWM_lCCU4_SetDutyCycle+0x84>)
10002c92:	f7ff fcc1 	bl	10002618 <__aeabi_uidiv>
10002c96:	1c03      	adds	r3, r0, #0
10002c98:	60fb      	str	r3, [r7, #12]

      handle_ptr->compare_value = compare;
10002c9a:	687b      	ldr	r3, [r7, #4]
10002c9c:	68fa      	ldr	r2, [r7, #12]
10002c9e:	619a      	str	r2, [r3, #24]
      handle_ptr->duty_cycle = duty_cycle;
10002ca0:	687b      	ldr	r3, [r7, #4]
10002ca2:	683a      	ldr	r2, [r7, #0]
10002ca4:	621a      	str	r2, [r3, #32]

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, (uint16_t)compare);
10002ca6:	687b      	ldr	r3, [r7, #4]
10002ca8:	689a      	ldr	r2, [r3, #8]
10002caa:	68fb      	ldr	r3, [r7, #12]
10002cac:	b29b      	uxth	r3, r3
10002cae:	1c10      	adds	r0, r2, #0
10002cb0:	1c19      	adds	r1, r3, #0
10002cb2:	f7ff fee1 	bl	10002a78 <XMC_CCU4_SLICE_SetTimerCompareMatch>
      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
10002cb6:	687b      	ldr	r3, [r7, #4]
10002cb8:	685a      	ldr	r2, [r3, #4]
10002cba:	687b      	ldr	r3, [r7, #4]
10002cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002cbe:	1c10      	adds	r0, r2, #0
10002cc0:	1c19      	adds	r1, r3, #0
10002cc2:	f7ff fee7 	bl	10002a94 <XMC_CCU4_EnableShadowTransfer>
      status = PWM_STATUS_SUCCESS;
10002cc6:	2317      	movs	r3, #23
10002cc8:	18fb      	adds	r3, r7, r3
10002cca:	2200      	movs	r2, #0
10002ccc:	701a      	strb	r2, [r3, #0]
    }
  }

  XMC_DEBUG("PWM_lCCU4_SetDutyCycle:dutycycle set")
  return (status);
10002cce:	2317      	movs	r3, #23
10002cd0:	18fb      	adds	r3, r7, r3
10002cd2:	781b      	ldrb	r3, [r3, #0]
} /* end of PWM_lCCU4_SetDutyCycle() api */
10002cd4:	1c18      	adds	r0, r3, #0
10002cd6:	46bd      	mov	sp, r7
10002cd8:	b006      	add	sp, #24
10002cda:	bd80      	pop	{r7, pc}
10002cdc:	00002710 	.word	0x00002710

10002ce0 <PWM_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* This function initializes the app */
PWM_STATUS_t PWM_Init(PWM_t *const handle_ptr)
{
10002ce0:	b590      	push	{r4, r7, lr}
10002ce2:	b085      	sub	sp, #20
10002ce4:	af00      	add	r7, sp, #0
10002ce6:	6078      	str	r0, [r7, #4]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
10002ce8:	230f      	movs	r3, #15
10002cea:	18fb      	adds	r3, r7, r3
10002cec:	2201      	movs	r2, #1
10002cee:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("PWM_Init:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
10002cf0:	687b      	ldr	r3, [r7, #4]
10002cf2:	2228      	movs	r2, #40	; 0x28
10002cf4:	5c9b      	ldrb	r3, [r3, r2]
10002cf6:	2b00      	cmp	r3, #0
10002cf8:	d107      	bne.n	10002d0a <PWM_Init+0x2a>
  {
    status = PWM_lCCU4_Init(handle_ptr);
10002cfa:	230f      	movs	r3, #15
10002cfc:	18fc      	adds	r4, r7, r3
10002cfe:	687b      	ldr	r3, [r7, #4]
10002d00:	1c18      	adds	r0, r3, #0
10002d02:	f7ff fee9 	bl	10002ad8 <PWM_lCCU4_Init>
10002d06:	1c03      	adds	r3, r0, #0
10002d08:	7023      	strb	r3, [r4, #0]
  {
    status = PWM_lCCU8_Init(handle_ptr);
  }
#endif

  return (status);
10002d0a:	230f      	movs	r3, #15
10002d0c:	18fb      	adds	r3, r7, r3
10002d0e:	781b      	ldrb	r3, [r3, #0]
}
10002d10:	1c18      	adds	r0, r3, #0
10002d12:	46bd      	mov	sp, r7
10002d14:	b005      	add	sp, #20
10002d16:	bd90      	pop	{r4, r7, pc}

10002d18 <PWM_Start>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* This function starts the PWM generation. This needs to be called even if external start is configured.*/
void PWM_Start(PWM_t *const handle_ptr)
{
10002d18:	b580      	push	{r7, lr}
10002d1a:	b082      	sub	sp, #8
10002d1c:	af00      	add	r7, sp, #0
10002d1e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PWM_Start:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
10002d20:	687b      	ldr	r3, [r7, #4]
10002d22:	2228      	movs	r2, #40	; 0x28
10002d24:	5c9b      	ldrb	r3, [r3, r2]
10002d26:	2b00      	cmp	r3, #0
10002d28:	d103      	bne.n	10002d32 <PWM_Start+0x1a>
  {
    PWM_lCCU4_Start(handle_ptr);
10002d2a:	687b      	ldr	r3, [r7, #4]
10002d2c:	1c18      	adds	r0, r3, #0
10002d2e:	f7ff ff6f 	bl	10002c10 <PWM_lCCU4_Start>
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    PWM_lCCU8_Start(handle_ptr);
  }
#endif
}
10002d32:	46bd      	mov	sp, r7
10002d34:	b002      	add	sp, #8
10002d36:	bd80      	pop	{r7, pc}

10002d38 <PWM_SetDutyCycle>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*This function is used to set the duty cycle (uint32_t) of the PWM waveform  */
PWM_STATUS_t PWM_SetDutyCycle(PWM_t *const handle_ptr, uint32_t duty_cycle)
{
10002d38:	b590      	push	{r4, r7, lr}
10002d3a:	b085      	sub	sp, #20
10002d3c:	af00      	add	r7, sp, #0
10002d3e:	6078      	str	r0, [r7, #4]
10002d40:	6039      	str	r1, [r7, #0]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
10002d42:	230f      	movs	r3, #15
10002d44:	18fb      	adds	r3, r7, r3
10002d46:	2201      	movs	r2, #1
10002d48:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("PWM_SetDutyCycle:Invalid handle_ptr" , (handle_ptr != NULL));

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
10002d4a:	687b      	ldr	r3, [r7, #4]
10002d4c:	2228      	movs	r2, #40	; 0x28
10002d4e:	5c9b      	ldrb	r3, [r3, r2]
10002d50:	2b00      	cmp	r3, #0
10002d52:	d109      	bne.n	10002d68 <PWM_SetDutyCycle+0x30>
  {
    status = PWM_lCCU4_SetDutyCycle(handle_ptr, duty_cycle);
10002d54:	230f      	movs	r3, #15
10002d56:	18fc      	adds	r4, r7, r3
10002d58:	687a      	ldr	r2, [r7, #4]
10002d5a:	683b      	ldr	r3, [r7, #0]
10002d5c:	1c10      	adds	r0, r2, #0
10002d5e:	1c19      	adds	r1, r3, #0
10002d60:	f7ff ff7a 	bl	10002c58 <PWM_lCCU4_SetDutyCycle>
10002d64:	1c03      	adds	r3, r0, #0
10002d66:	7023      	strb	r3, [r4, #0]
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    status = PWM_lCCU8_SetDutyCycle(handle_ptr, duty_cycle);
  }
#endif
  return (status);
10002d68:	230f      	movs	r3, #15
10002d6a:	18fb      	adds	r3, r7, r3
10002d6c:	781b      	ldrb	r3, [r3, #0]
}
10002d6e:	1c18      	adds	r0, r3, #0
10002d70:	46bd      	mov	sp, r7
10002d72:	b005      	add	sp, #20
10002d74:	bd90      	pop	{r4, r7, pc}
10002d76:	46c0      	nop			; (mov r8, r8)

10002d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002d78:	b580      	push	{r7, lr}
10002d7a:	b082      	sub	sp, #8
10002d7c:	af00      	add	r7, sp, #0
10002d7e:	1c02      	adds	r2, r0, #0
10002d80:	1dfb      	adds	r3, r7, #7
10002d82:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002d84:	1dfb      	adds	r3, r7, #7
10002d86:	781b      	ldrb	r3, [r3, #0]
10002d88:	2b7f      	cmp	r3, #127	; 0x7f
10002d8a:	d809      	bhi.n	10002da0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002d8c:	4b06      	ldr	r3, [pc, #24]	; (10002da8 <__NVIC_EnableIRQ+0x30>)
10002d8e:	1dfa      	adds	r2, r7, #7
10002d90:	7812      	ldrb	r2, [r2, #0]
10002d92:	1c11      	adds	r1, r2, #0
10002d94:	221f      	movs	r2, #31
10002d96:	400a      	ands	r2, r1
10002d98:	2101      	movs	r1, #1
10002d9a:	4091      	lsls	r1, r2
10002d9c:	1c0a      	adds	r2, r1, #0
10002d9e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
10002da0:	46bd      	mov	sp, r7
10002da2:	b002      	add	sp, #8
10002da4:	bd80      	pop	{r7, pc}
10002da6:	46c0      	nop			; (mov r8, r8)
10002da8:	e000e100 	.word	0xe000e100

10002dac <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
10002dac:	b580      	push	{r7, lr}
10002dae:	b082      	sub	sp, #8
10002db0:	af00      	add	r7, sp, #0
10002db2:	1c02      	adds	r2, r0, #0
10002db4:	1dfb      	adds	r3, r7, #7
10002db6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002db8:	1dfb      	adds	r3, r7, #7
10002dba:	781b      	ldrb	r3, [r3, #0]
10002dbc:	2b7f      	cmp	r3, #127	; 0x7f
10002dbe:	d80a      	bhi.n	10002dd6 <__NVIC_ClearPendingIRQ+0x2a>
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002dc0:	4906      	ldr	r1, [pc, #24]	; (10002ddc <__NVIC_ClearPendingIRQ+0x30>)
10002dc2:	1dfb      	adds	r3, r7, #7
10002dc4:	781b      	ldrb	r3, [r3, #0]
10002dc6:	1c1a      	adds	r2, r3, #0
10002dc8:	231f      	movs	r3, #31
10002dca:	4013      	ands	r3, r2
10002dcc:	2201      	movs	r2, #1
10002dce:	409a      	lsls	r2, r3
10002dd0:	23c0      	movs	r3, #192	; 0xc0
10002dd2:	005b      	lsls	r3, r3, #1
10002dd4:	50ca      	str	r2, [r1, r3]
  }
}
10002dd6:	46bd      	mov	sp, r7
10002dd8:	b002      	add	sp, #8
10002dda:	bd80      	pop	{r7, pc}
10002ddc:	e000e100 	.word	0xe000e100

10002de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002de0:	b5b0      	push	{r4, r5, r7, lr}
10002de2:	b082      	sub	sp, #8
10002de4:	af00      	add	r7, sp, #0
10002de6:	1c02      	adds	r2, r0, #0
10002de8:	6039      	str	r1, [r7, #0]
10002dea:	1dfb      	adds	r3, r7, #7
10002dec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002dee:	1dfb      	adds	r3, r7, #7
10002df0:	781b      	ldrb	r3, [r3, #0]
10002df2:	2b7f      	cmp	r3, #127	; 0x7f
10002df4:	d827      	bhi.n	10002e46 <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002df6:	4c2d      	ldr	r4, [pc, #180]	; (10002eac <__NVIC_SetPriority+0xcc>)
10002df8:	1dfb      	adds	r3, r7, #7
10002dfa:	781b      	ldrb	r3, [r3, #0]
10002dfc:	b25b      	sxtb	r3, r3
10002dfe:	089b      	lsrs	r3, r3, #2
10002e00:	492a      	ldr	r1, [pc, #168]	; (10002eac <__NVIC_SetPriority+0xcc>)
10002e02:	1dfa      	adds	r2, r7, #7
10002e04:	7812      	ldrb	r2, [r2, #0]
10002e06:	b252      	sxtb	r2, r2
10002e08:	0892      	lsrs	r2, r2, #2
10002e0a:	32c0      	adds	r2, #192	; 0xc0
10002e0c:	0092      	lsls	r2, r2, #2
10002e0e:	5852      	ldr	r2, [r2, r1]
10002e10:	1df9      	adds	r1, r7, #7
10002e12:	7809      	ldrb	r1, [r1, #0]
10002e14:	1c08      	adds	r0, r1, #0
10002e16:	2103      	movs	r1, #3
10002e18:	4001      	ands	r1, r0
10002e1a:	00c9      	lsls	r1, r1, #3
10002e1c:	1c08      	adds	r0, r1, #0
10002e1e:	21ff      	movs	r1, #255	; 0xff
10002e20:	4081      	lsls	r1, r0
10002e22:	43c9      	mvns	r1, r1
10002e24:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002e26:	683a      	ldr	r2, [r7, #0]
10002e28:	0192      	lsls	r2, r2, #6
10002e2a:	20ff      	movs	r0, #255	; 0xff
10002e2c:	4002      	ands	r2, r0
10002e2e:	1df8      	adds	r0, r7, #7
10002e30:	7800      	ldrb	r0, [r0, #0]
10002e32:	1c05      	adds	r5, r0, #0
10002e34:	2003      	movs	r0, #3
10002e36:	4028      	ands	r0, r5
10002e38:	00c0      	lsls	r0, r0, #3
10002e3a:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002e3c:	430a      	orrs	r2, r1
10002e3e:	33c0      	adds	r3, #192	; 0xc0
10002e40:	009b      	lsls	r3, r3, #2
10002e42:	511a      	str	r2, [r3, r4]
10002e44:	e02e      	b.n	10002ea4 <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002e46:	4c1a      	ldr	r4, [pc, #104]	; (10002eb0 <__NVIC_SetPriority+0xd0>)
10002e48:	1dfb      	adds	r3, r7, #7
10002e4a:	781b      	ldrb	r3, [r3, #0]
10002e4c:	1c1a      	adds	r2, r3, #0
10002e4e:	230f      	movs	r3, #15
10002e50:	4013      	ands	r3, r2
10002e52:	3b08      	subs	r3, #8
10002e54:	0899      	lsrs	r1, r3, #2
10002e56:	4a16      	ldr	r2, [pc, #88]	; (10002eb0 <__NVIC_SetPriority+0xd0>)
10002e58:	1dfb      	adds	r3, r7, #7
10002e5a:	781b      	ldrb	r3, [r3, #0]
10002e5c:	1c18      	adds	r0, r3, #0
10002e5e:	230f      	movs	r3, #15
10002e60:	4003      	ands	r3, r0
10002e62:	3b08      	subs	r3, #8
10002e64:	089b      	lsrs	r3, r3, #2
10002e66:	3306      	adds	r3, #6
10002e68:	009b      	lsls	r3, r3, #2
10002e6a:	18d3      	adds	r3, r2, r3
10002e6c:	685b      	ldr	r3, [r3, #4]
10002e6e:	1dfa      	adds	r2, r7, #7
10002e70:	7812      	ldrb	r2, [r2, #0]
10002e72:	1c10      	adds	r0, r2, #0
10002e74:	2203      	movs	r2, #3
10002e76:	4002      	ands	r2, r0
10002e78:	00d2      	lsls	r2, r2, #3
10002e7a:	1c10      	adds	r0, r2, #0
10002e7c:	22ff      	movs	r2, #255	; 0xff
10002e7e:	4082      	lsls	r2, r0
10002e80:	43d2      	mvns	r2, r2
10002e82:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002e84:	683b      	ldr	r3, [r7, #0]
10002e86:	019b      	lsls	r3, r3, #6
10002e88:	20ff      	movs	r0, #255	; 0xff
10002e8a:	4003      	ands	r3, r0
10002e8c:	1df8      	adds	r0, r7, #7
10002e8e:	7800      	ldrb	r0, [r0, #0]
10002e90:	1c05      	adds	r5, r0, #0
10002e92:	2003      	movs	r0, #3
10002e94:	4028      	ands	r0, r5
10002e96:	00c0      	lsls	r0, r0, #3
10002e98:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002e9a:	431a      	orrs	r2, r3
10002e9c:	1d8b      	adds	r3, r1, #6
10002e9e:	009b      	lsls	r3, r3, #2
10002ea0:	18e3      	adds	r3, r4, r3
10002ea2:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10002ea4:	46bd      	mov	sp, r7
10002ea6:	b002      	add	sp, #8
10002ea8:	bdb0      	pop	{r4, r5, r7, pc}
10002eaa:	46c0      	nop			; (mov r8, r8)
10002eac:	e000e100 	.word	0xe000e100
10002eb0:	e000ed00 	.word	0xe000ed00

10002eb4 <PIN_INTERRUPT_Init>:
/*
 * API to initialize the PIN_INTERRUPT APP ERU Event Trigger Logic, Output Gating Unit Hardware initialization
 * and NVIC node configuration.
 */
PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle)
{
10002eb4:	b580      	push	{r7, lr}
10002eb6:	b082      	sub	sp, #8
10002eb8:	af00      	add	r7, sp, #0
10002eba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PIN_INTERRUPT_Init: PIN_INTERRUPT APP handle function pointer uninitialized", (handle != NULL));

  /* Initializes input pin characteristics */
  XMC_GPIO_Init(handle->port, handle->pin, &handle->gpio_config);
10002ebc:	687b      	ldr	r3, [r7, #4]
10002ebe:	6859      	ldr	r1, [r3, #4]
10002ec0:	687b      	ldr	r3, [r7, #4]
10002ec2:	7f9a      	ldrb	r2, [r3, #30]
10002ec4:	687b      	ldr	r3, [r7, #4]
10002ec6:	3308      	adds	r3, #8
10002ec8:	1c08      	adds	r0, r1, #0
10002eca:	1c11      	adds	r1, r2, #0
10002ecc:	1c1a      	adds	r2, r3, #0
10002ece:	f7fe f963 	bl	10001198 <XMC_GPIO_Init>
  /* ERU Event Trigger Logic Hardware initialization based on UI */
  XMC_ERU_ETL_Init(handle->eru, handle->etl, &handle->etl_config);
10002ed2:	687b      	ldr	r3, [r7, #4]
10002ed4:	6819      	ldr	r1, [r3, #0]
10002ed6:	687b      	ldr	r3, [r7, #4]
10002ed8:	7f1a      	ldrb	r2, [r3, #28]
10002eda:	687b      	ldr	r3, [r7, #4]
10002edc:	3310      	adds	r3, #16
10002ede:	1c08      	adds	r0, r1, #0
10002ee0:	1c11      	adds	r1, r2, #0
10002ee2:	1c1a      	adds	r2, r3, #0
10002ee4:	f7ff fb22 	bl	1000252c <XMC_ERU_ETL_Init>
  /* OGU is configured to generate event on configured trigger edge */
  XMC_ERU_OGU_SetServiceRequestMode(handle->eru, handle->ogu, XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER);
10002ee8:	687b      	ldr	r3, [r7, #4]
10002eea:	681a      	ldr	r2, [r3, #0]
10002eec:	687b      	ldr	r3, [r7, #4]
10002eee:	7f5b      	ldrb	r3, [r3, #29]
10002ef0:	1c10      	adds	r0, r2, #0
10002ef2:	1c19      	adds	r1, r3, #0
10002ef4:	2201      	movs	r2, #1
10002ef6:	f7ff fb47 	bl	10002588 <XMC_ERU_OGU_SetServiceRequestMode>
#if (UC_FAMILY == XMC1)
  /* Configure NVIC node and priority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, handle->irq_priority);
10002efa:	687b      	ldr	r3, [r7, #4]
10002efc:	7e9a      	ldrb	r2, [r3, #26]
10002efe:	687b      	ldr	r3, [r7, #4]
10002f00:	7edb      	ldrb	r3, [r3, #27]
10002f02:	1c19      	adds	r1, r3, #0
10002f04:	b253      	sxtb	r3, r2
10002f06:	1c18      	adds	r0, r3, #0
10002f08:	f7ff ff6a 	bl	10002de0 <__NVIC_SetPriority>
  /* Configure NVIC node, priority and subpriority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                    handle->irq_priority, handle->irq_subpriority));
#endif
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((IRQn_Type)handle->IRQn, (XMC_SCU_IRQCTRL_t)handle->irqctrl);
10002f0c:	687b      	ldr	r3, [r7, #4]
10002f0e:	7e9b      	ldrb	r3, [r3, #26]
10002f10:	b2da      	uxtb	r2, r3
10002f12:	687b      	ldr	r3, [r7, #4]
10002f14:	8b1b      	ldrh	r3, [r3, #24]
10002f16:	1c10      	adds	r0, r2, #0
10002f18:	1c19      	adds	r1, r3, #0
10002f1a:	f7fe fcbf 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif
  if (true == handle->enable_at_init)
10002f1e:	687b      	ldr	r3, [r7, #4]
10002f20:	7fdb      	ldrb	r3, [r3, #31]
10002f22:	2b00      	cmp	r3, #0
10002f24:	d00b      	beq.n	10002f3e <PIN_INTERRUPT_Init+0x8a>
  {
    /* Clear pending interrupt before enabling it */
    NVIC_ClearPendingIRQ((IRQn_Type)handle->IRQn);
10002f26:	687b      	ldr	r3, [r7, #4]
10002f28:	7e9b      	ldrb	r3, [r3, #26]
10002f2a:	b25b      	sxtb	r3, r3
10002f2c:	1c18      	adds	r0, r3, #0
10002f2e:	f7ff ff3d 	bl	10002dac <__NVIC_ClearPendingIRQ>
    /* Enable NVIC node */
    NVIC_EnableIRQ((IRQn_Type)handle->IRQn);
10002f32:	687b      	ldr	r3, [r7, #4]
10002f34:	7e9b      	ldrb	r3, [r3, #26]
10002f36:	b25b      	sxtb	r3, r3
10002f38:	1c18      	adds	r0, r3, #0
10002f3a:	f7ff ff1d 	bl	10002d78 <__NVIC_EnableIRQ>
  }
  return (PIN_INTERRUPT_STATUS_SUCCESS);
10002f3e:	2300      	movs	r3, #0
}
10002f40:	1c18      	adds	r0, r3, #0
10002f42:	46bd      	mov	sp, r7
10002f44:	b002      	add	sp, #8
10002f46:	bd80      	pop	{r7, pc}

10002f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002f48:	b580      	push	{r7, lr}
10002f4a:	b082      	sub	sp, #8
10002f4c:	af00      	add	r7, sp, #0
10002f4e:	1c02      	adds	r2, r0, #0
10002f50:	1dfb      	adds	r3, r7, #7
10002f52:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002f54:	1dfb      	adds	r3, r7, #7
10002f56:	781b      	ldrb	r3, [r3, #0]
10002f58:	2b7f      	cmp	r3, #127	; 0x7f
10002f5a:	d809      	bhi.n	10002f70 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002f5c:	4b06      	ldr	r3, [pc, #24]	; (10002f78 <__NVIC_EnableIRQ+0x30>)
10002f5e:	1dfa      	adds	r2, r7, #7
10002f60:	7812      	ldrb	r2, [r2, #0]
10002f62:	1c11      	adds	r1, r2, #0
10002f64:	221f      	movs	r2, #31
10002f66:	400a      	ands	r2, r1
10002f68:	2101      	movs	r1, #1
10002f6a:	4091      	lsls	r1, r2
10002f6c:	1c0a      	adds	r2, r1, #0
10002f6e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
10002f70:	46bd      	mov	sp, r7
10002f72:	b002      	add	sp, #8
10002f74:	bd80      	pop	{r7, pc}
10002f76:	46c0      	nop			; (mov r8, r8)
10002f78:	e000e100 	.word	0xe000e100

10002f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002f7c:	b5b0      	push	{r4, r5, r7, lr}
10002f7e:	b082      	sub	sp, #8
10002f80:	af00      	add	r7, sp, #0
10002f82:	1c02      	adds	r2, r0, #0
10002f84:	6039      	str	r1, [r7, #0]
10002f86:	1dfb      	adds	r3, r7, #7
10002f88:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002f8a:	1dfb      	adds	r3, r7, #7
10002f8c:	781b      	ldrb	r3, [r3, #0]
10002f8e:	2b7f      	cmp	r3, #127	; 0x7f
10002f90:	d827      	bhi.n	10002fe2 <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002f92:	4c2d      	ldr	r4, [pc, #180]	; (10003048 <__NVIC_SetPriority+0xcc>)
10002f94:	1dfb      	adds	r3, r7, #7
10002f96:	781b      	ldrb	r3, [r3, #0]
10002f98:	b25b      	sxtb	r3, r3
10002f9a:	089b      	lsrs	r3, r3, #2
10002f9c:	492a      	ldr	r1, [pc, #168]	; (10003048 <__NVIC_SetPriority+0xcc>)
10002f9e:	1dfa      	adds	r2, r7, #7
10002fa0:	7812      	ldrb	r2, [r2, #0]
10002fa2:	b252      	sxtb	r2, r2
10002fa4:	0892      	lsrs	r2, r2, #2
10002fa6:	32c0      	adds	r2, #192	; 0xc0
10002fa8:	0092      	lsls	r2, r2, #2
10002faa:	5852      	ldr	r2, [r2, r1]
10002fac:	1df9      	adds	r1, r7, #7
10002fae:	7809      	ldrb	r1, [r1, #0]
10002fb0:	1c08      	adds	r0, r1, #0
10002fb2:	2103      	movs	r1, #3
10002fb4:	4001      	ands	r1, r0
10002fb6:	00c9      	lsls	r1, r1, #3
10002fb8:	1c08      	adds	r0, r1, #0
10002fba:	21ff      	movs	r1, #255	; 0xff
10002fbc:	4081      	lsls	r1, r0
10002fbe:	43c9      	mvns	r1, r1
10002fc0:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002fc2:	683a      	ldr	r2, [r7, #0]
10002fc4:	0192      	lsls	r2, r2, #6
10002fc6:	20ff      	movs	r0, #255	; 0xff
10002fc8:	4002      	ands	r2, r0
10002fca:	1df8      	adds	r0, r7, #7
10002fcc:	7800      	ldrb	r0, [r0, #0]
10002fce:	1c05      	adds	r5, r0, #0
10002fd0:	2003      	movs	r0, #3
10002fd2:	4028      	ands	r0, r5
10002fd4:	00c0      	lsls	r0, r0, #3
10002fd6:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002fd8:	430a      	orrs	r2, r1
10002fda:	33c0      	adds	r3, #192	; 0xc0
10002fdc:	009b      	lsls	r3, r3, #2
10002fde:	511a      	str	r2, [r3, r4]
10002fe0:	e02e      	b.n	10003040 <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002fe2:	4c1a      	ldr	r4, [pc, #104]	; (1000304c <__NVIC_SetPriority+0xd0>)
10002fe4:	1dfb      	adds	r3, r7, #7
10002fe6:	781b      	ldrb	r3, [r3, #0]
10002fe8:	1c1a      	adds	r2, r3, #0
10002fea:	230f      	movs	r3, #15
10002fec:	4013      	ands	r3, r2
10002fee:	3b08      	subs	r3, #8
10002ff0:	0899      	lsrs	r1, r3, #2
10002ff2:	4a16      	ldr	r2, [pc, #88]	; (1000304c <__NVIC_SetPriority+0xd0>)
10002ff4:	1dfb      	adds	r3, r7, #7
10002ff6:	781b      	ldrb	r3, [r3, #0]
10002ff8:	1c18      	adds	r0, r3, #0
10002ffa:	230f      	movs	r3, #15
10002ffc:	4003      	ands	r3, r0
10002ffe:	3b08      	subs	r3, #8
10003000:	089b      	lsrs	r3, r3, #2
10003002:	3306      	adds	r3, #6
10003004:	009b      	lsls	r3, r3, #2
10003006:	18d3      	adds	r3, r2, r3
10003008:	685b      	ldr	r3, [r3, #4]
1000300a:	1dfa      	adds	r2, r7, #7
1000300c:	7812      	ldrb	r2, [r2, #0]
1000300e:	1c10      	adds	r0, r2, #0
10003010:	2203      	movs	r2, #3
10003012:	4002      	ands	r2, r0
10003014:	00d2      	lsls	r2, r2, #3
10003016:	1c10      	adds	r0, r2, #0
10003018:	22ff      	movs	r2, #255	; 0xff
1000301a:	4082      	lsls	r2, r0
1000301c:	43d2      	mvns	r2, r2
1000301e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10003020:	683b      	ldr	r3, [r7, #0]
10003022:	019b      	lsls	r3, r3, #6
10003024:	20ff      	movs	r0, #255	; 0xff
10003026:	4003      	ands	r3, r0
10003028:	1df8      	adds	r0, r7, #7
1000302a:	7800      	ldrb	r0, [r0, #0]
1000302c:	1c05      	adds	r5, r0, #0
1000302e:	2003      	movs	r0, #3
10003030:	4028      	ands	r0, r5
10003032:	00c0      	lsls	r0, r0, #3
10003034:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10003036:	431a      	orrs	r2, r3
10003038:	1d8b      	adds	r3, r1, #6
1000303a:	009b      	lsls	r3, r3, #2
1000303c:	18e3      	adds	r3, r4, r3
1000303e:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10003040:	46bd      	mov	sp, r7
10003042:	b002      	add	sp, #8
10003044:	bdb0      	pop	{r4, r5, r7, pc}
10003046:	46c0      	nop			; (mov r8, r8)
10003048:	e000e100 	.word	0xe000e100
1000304c:	e000ed00 	.word	0xe000ed00

10003050 <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
10003050:	b580      	push	{r7, lr}
10003052:	b082      	sub	sp, #8
10003054:	af00      	add	r7, sp, #0
10003056:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
10003058:	687b      	ldr	r3, [r7, #4]
1000305a:	789b      	ldrb	r3, [r3, #2]
1000305c:	b25b      	sxtb	r3, r3
1000305e:	1c18      	adds	r0, r3, #0
10003060:	f7ff ff72 	bl	10002f48 <__NVIC_EnableIRQ>
}
10003064:	46bd      	mov	sp, r7
10003066:	b002      	add	sp, #8
10003068:	bd80      	pop	{r7, pc}
1000306a:	46c0      	nop			; (mov r8, r8)

1000306c <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
1000306c:	b580      	push	{r7, lr}
1000306e:	b082      	sub	sp, #8
10003070:	af00      	add	r7, sp, #0
10003072:	6078      	str	r0, [r7, #4]
    INTERRUPT_Enable(handler);
  }
#endif

#if(UC_FAMILY == XMC1)
  NVIC_SetPriority(handler->node, handler->priority);
10003074:	687b      	ldr	r3, [r7, #4]
10003076:	789a      	ldrb	r2, [r3, #2]
10003078:	687b      	ldr	r3, [r7, #4]
1000307a:	78db      	ldrb	r3, [r3, #3]
1000307c:	1c19      	adds	r1, r3, #0
1000307e:	b253      	sxtb	r3, r2
10003080:	1c18      	adds	r0, r3, #0
10003082:	f7ff ff7b 	bl	10002f7c <__NVIC_SetPriority>
  
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | handler->irqctrl));
10003086:	687b      	ldr	r3, [r7, #4]
10003088:	789b      	ldrb	r3, [r3, #2]
1000308a:	b2da      	uxtb	r2, r3
1000308c:	687b      	ldr	r3, [r7, #4]
1000308e:	789b      	ldrb	r3, [r3, #2]
10003090:	b25b      	sxtb	r3, r3
10003092:	021b      	lsls	r3, r3, #8
10003094:	b299      	uxth	r1, r3
10003096:	687b      	ldr	r3, [r7, #4]
10003098:	881b      	ldrh	r3, [r3, #0]
1000309a:	b29b      	uxth	r3, r3
1000309c:	430b      	orrs	r3, r1
1000309e:	b29b      	uxth	r3, r3
100030a0:	b29b      	uxth	r3, r3
100030a2:	1c10      	adds	r0, r2, #0
100030a4:	1c19      	adds	r1, r3, #0
100030a6:	f7fe fbf9 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif

  /* Enable the interrupt if enable_at_init is enabled */
  if (handler->enable_at_init == true)
100030aa:	687b      	ldr	r3, [r7, #4]
100030ac:	791b      	ldrb	r3, [r3, #4]
100030ae:	2b00      	cmp	r3, #0
100030b0:	d003      	beq.n	100030ba <INTERRUPT_Init+0x4e>
  {
    INTERRUPT_Enable(handler);
100030b2:	687b      	ldr	r3, [r7, #4]
100030b4:	1c18      	adds	r0, r3, #0
100030b6:	f7ff ffcb 	bl	10003050 <INTERRUPT_Enable>
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
100030ba:	2300      	movs	r3, #0
}
100030bc:	1c18      	adds	r0, r3, #0
100030be:	46bd      	mov	sp, r7
100030c0:	b002      	add	sp, #8
100030c2:	bd80      	pop	{r7, pc}

100030c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
100030c4:	b580      	push	{r7, lr}
100030c6:	b082      	sub	sp, #8
100030c8:	af00      	add	r7, sp, #0
100030ca:	1c02      	adds	r2, r0, #0
100030cc:	1dfb      	adds	r3, r7, #7
100030ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100030d0:	1dfb      	adds	r3, r7, #7
100030d2:	781b      	ldrb	r3, [r3, #0]
100030d4:	2b7f      	cmp	r3, #127	; 0x7f
100030d6:	d809      	bhi.n	100030ec <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100030d8:	4b06      	ldr	r3, [pc, #24]	; (100030f4 <__NVIC_EnableIRQ+0x30>)
100030da:	1dfa      	adds	r2, r7, #7
100030dc:	7812      	ldrb	r2, [r2, #0]
100030de:	1c11      	adds	r1, r2, #0
100030e0:	221f      	movs	r2, #31
100030e2:	400a      	ands	r2, r1
100030e4:	2101      	movs	r1, #1
100030e6:	4091      	lsls	r1, r2
100030e8:	1c0a      	adds	r2, r1, #0
100030ea:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
100030ec:	46bd      	mov	sp, r7
100030ee:	b002      	add	sp, #8
100030f0:	bd80      	pop	{r7, pc}
100030f2:	46c0      	nop			; (mov r8, r8)
100030f4:	e000e100 	.word	0xe000e100

100030f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100030f8:	b5b0      	push	{r4, r5, r7, lr}
100030fa:	b082      	sub	sp, #8
100030fc:	af00      	add	r7, sp, #0
100030fe:	1c02      	adds	r2, r0, #0
10003100:	6039      	str	r1, [r7, #0]
10003102:	1dfb      	adds	r3, r7, #7
10003104:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10003106:	1dfb      	adds	r3, r7, #7
10003108:	781b      	ldrb	r3, [r3, #0]
1000310a:	2b7f      	cmp	r3, #127	; 0x7f
1000310c:	d827      	bhi.n	1000315e <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000310e:	4c2d      	ldr	r4, [pc, #180]	; (100031c4 <__NVIC_SetPriority+0xcc>)
10003110:	1dfb      	adds	r3, r7, #7
10003112:	781b      	ldrb	r3, [r3, #0]
10003114:	b25b      	sxtb	r3, r3
10003116:	089b      	lsrs	r3, r3, #2
10003118:	492a      	ldr	r1, [pc, #168]	; (100031c4 <__NVIC_SetPriority+0xcc>)
1000311a:	1dfa      	adds	r2, r7, #7
1000311c:	7812      	ldrb	r2, [r2, #0]
1000311e:	b252      	sxtb	r2, r2
10003120:	0892      	lsrs	r2, r2, #2
10003122:	32c0      	adds	r2, #192	; 0xc0
10003124:	0092      	lsls	r2, r2, #2
10003126:	5852      	ldr	r2, [r2, r1]
10003128:	1df9      	adds	r1, r7, #7
1000312a:	7809      	ldrb	r1, [r1, #0]
1000312c:	1c08      	adds	r0, r1, #0
1000312e:	2103      	movs	r1, #3
10003130:	4001      	ands	r1, r0
10003132:	00c9      	lsls	r1, r1, #3
10003134:	1c08      	adds	r0, r1, #0
10003136:	21ff      	movs	r1, #255	; 0xff
10003138:	4081      	lsls	r1, r0
1000313a:	43c9      	mvns	r1, r1
1000313c:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1000313e:	683a      	ldr	r2, [r7, #0]
10003140:	0192      	lsls	r2, r2, #6
10003142:	20ff      	movs	r0, #255	; 0xff
10003144:	4002      	ands	r2, r0
10003146:	1df8      	adds	r0, r7, #7
10003148:	7800      	ldrb	r0, [r0, #0]
1000314a:	1c05      	adds	r5, r0, #0
1000314c:	2003      	movs	r0, #3
1000314e:	4028      	ands	r0, r5
10003150:	00c0      	lsls	r0, r0, #3
10003152:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10003154:	430a      	orrs	r2, r1
10003156:	33c0      	adds	r3, #192	; 0xc0
10003158:	009b      	lsls	r3, r3, #2
1000315a:	511a      	str	r2, [r3, r4]
1000315c:	e02e      	b.n	100031bc <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000315e:	4c1a      	ldr	r4, [pc, #104]	; (100031c8 <__NVIC_SetPriority+0xd0>)
10003160:	1dfb      	adds	r3, r7, #7
10003162:	781b      	ldrb	r3, [r3, #0]
10003164:	1c1a      	adds	r2, r3, #0
10003166:	230f      	movs	r3, #15
10003168:	4013      	ands	r3, r2
1000316a:	3b08      	subs	r3, #8
1000316c:	0899      	lsrs	r1, r3, #2
1000316e:	4a16      	ldr	r2, [pc, #88]	; (100031c8 <__NVIC_SetPriority+0xd0>)
10003170:	1dfb      	adds	r3, r7, #7
10003172:	781b      	ldrb	r3, [r3, #0]
10003174:	1c18      	adds	r0, r3, #0
10003176:	230f      	movs	r3, #15
10003178:	4003      	ands	r3, r0
1000317a:	3b08      	subs	r3, #8
1000317c:	089b      	lsrs	r3, r3, #2
1000317e:	3306      	adds	r3, #6
10003180:	009b      	lsls	r3, r3, #2
10003182:	18d3      	adds	r3, r2, r3
10003184:	685b      	ldr	r3, [r3, #4]
10003186:	1dfa      	adds	r2, r7, #7
10003188:	7812      	ldrb	r2, [r2, #0]
1000318a:	1c10      	adds	r0, r2, #0
1000318c:	2203      	movs	r2, #3
1000318e:	4002      	ands	r2, r0
10003190:	00d2      	lsls	r2, r2, #3
10003192:	1c10      	adds	r0, r2, #0
10003194:	22ff      	movs	r2, #255	; 0xff
10003196:	4082      	lsls	r2, r0
10003198:	43d2      	mvns	r2, r2
1000319a:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1000319c:	683b      	ldr	r3, [r7, #0]
1000319e:	019b      	lsls	r3, r3, #6
100031a0:	20ff      	movs	r0, #255	; 0xff
100031a2:	4003      	ands	r3, r0
100031a4:	1df8      	adds	r0, r7, #7
100031a6:	7800      	ldrb	r0, [r0, #0]
100031a8:	1c05      	adds	r5, r0, #0
100031aa:	2003      	movs	r0, #3
100031ac:	4028      	ands	r0, r5
100031ae:	00c0      	lsls	r0, r0, #3
100031b0:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100031b2:	431a      	orrs	r2, r3
100031b4:	1d8b      	adds	r3, r1, #6
100031b6:	009b      	lsls	r3, r3, #2
100031b8:	18e3      	adds	r3, r4, r3
100031ba:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
100031bc:	46bd      	mov	sp, r7
100031be:	b002      	add	sp, #8
100031c0:	bdb0      	pop	{r4, r5, r7, pc}
100031c2:	46c0      	nop			; (mov r8, r8)
100031c4:	e000e100 	.word	0xe000e100
100031c8:	e000ed00 	.word	0xe000ed00

100031cc <GLOBAL_SCU_XMC1_Init>:

/*  Function to configure SCU Interrupts based on  user configuration.
 * 
 */
GLOBAL_SCU_XMC1_STATUS_t GLOBAL_SCU_XMC1_Init(GLOBAL_SCU_XMC1_t*const handle)
{
100031cc:	b580      	push	{r7, lr}
100031ce:	b084      	sub	sp, #16
100031d0:	af00      	add	r7, sp, #0
100031d2:	6078      	str	r0, [r7, #4]
  GLOBAL_SCU_XMC1_STATUS_t initstatus;

  XMC_ASSERT("GLOBAL_SCU_XMC1_Init: NULL handle", (handle != NULL));

  if (handle->initialized == false)
100031d4:	687b      	ldr	r3, [r7, #4]
100031d6:	791b      	ldrb	r3, [r3, #4]
100031d8:	2201      	movs	r2, #1
100031da:	4053      	eors	r3, r2
100031dc:	b2db      	uxtb	r3, r3
100031de:	2b00      	cmp	r3, #0
100031e0:	d044      	beq.n	1000326c <GLOBAL_SCU_XMC1_Init+0xa0>
  {
    NVIC_SetPriority((IRQn_Type)0U,(uint32_t)handle->config->priority[0]);
100031e2:	687b      	ldr	r3, [r7, #4]
100031e4:	681b      	ldr	r3, [r3, #0]
100031e6:	781b      	ldrb	r3, [r3, #0]
100031e8:	2000      	movs	r0, #0
100031ea:	1c19      	adds	r1, r3, #0
100031ec:	f7ff ff84 	bl	100030f8 <__NVIC_SetPriority>
  	NVIC_SetPriority((IRQn_Type)1U,(uint32_t)handle->config->priority[1]);
100031f0:	687b      	ldr	r3, [r7, #4]
100031f2:	681b      	ldr	r3, [r3, #0]
100031f4:	785b      	ldrb	r3, [r3, #1]
100031f6:	2001      	movs	r0, #1
100031f8:	1c19      	adds	r1, r3, #0
100031fa:	f7ff ff7d 	bl	100030f8 <__NVIC_SetPriority>
  	NVIC_SetPriority((IRQn_Type)2U,(uint32_t)handle->config->priority[2]);
100031fe:	687b      	ldr	r3, [r7, #4]
10003200:	681b      	ldr	r3, [r3, #0]
10003202:	789b      	ldrb	r3, [r3, #2]
10003204:	2002      	movs	r0, #2
10003206:	1c19      	adds	r1, r3, #0
10003208:	f7ff ff76 	bl	100030f8 <__NVIC_SetPriority>

  	/* enable the IRQ0 */
  	if (handle->config->enable_at_init[0] == true)
1000320c:	687b      	ldr	r3, [r7, #4]
1000320e:	681b      	ldr	r3, [r3, #0]
10003210:	78db      	ldrb	r3, [r3, #3]
10003212:	2b00      	cmp	r3, #0
10003214:	d006      	beq.n	10003224 <GLOBAL_SCU_XMC1_Init+0x58>
  	{
#if (UC_SERIES == XMC14)
  	  XMC_SCU_SetInterruptControl(0, XMC_SCU_IRQCTRL_SCU_SR0_IRQ0);
10003216:	2000      	movs	r0, #0
10003218:	2100      	movs	r1, #0
1000321a:	f7fe fb3f 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif
  	  NVIC_EnableIRQ((IRQn_Type)0U);
1000321e:	2000      	movs	r0, #0
10003220:	f7ff ff50 	bl	100030c4 <__NVIC_EnableIRQ>
  	}
  	/* enable the IRQ1 */
  	if (handle->config->enable_at_init[1] == true)
10003224:	687b      	ldr	r3, [r7, #4]
10003226:	681b      	ldr	r3, [r3, #0]
10003228:	791b      	ldrb	r3, [r3, #4]
1000322a:	2b00      	cmp	r3, #0
1000322c:	d008      	beq.n	10003240 <GLOBAL_SCU_XMC1_Init+0x74>
  	{
#if (UC_SERIES == XMC14)
  	  XMC_SCU_SetInterruptControl(1, XMC_SCU_IRQCTRL_SCU_SR1_IRQ1);
1000322e:	2380      	movs	r3, #128	; 0x80
10003230:	005b      	lsls	r3, r3, #1
10003232:	2001      	movs	r0, #1
10003234:	1c19      	adds	r1, r3, #0
10003236:	f7fe fb31 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif
  	  NVIC_EnableIRQ((IRQn_Type)1U);
1000323a:	2001      	movs	r0, #1
1000323c:	f7ff ff42 	bl	100030c4 <__NVIC_EnableIRQ>
  	}
  	/* enable the IRQ2 */
  	if (handle->config->enable_at_init[2] == true)
10003240:	687b      	ldr	r3, [r7, #4]
10003242:	681b      	ldr	r3, [r3, #0]
10003244:	795b      	ldrb	r3, [r3, #5]
10003246:	2b00      	cmp	r3, #0
10003248:	d008      	beq.n	1000325c <GLOBAL_SCU_XMC1_Init+0x90>
  	{
#if (UC_SERIES == XMC14)
  	  XMC_SCU_SetInterruptControl(2, XMC_SCU_IRQCTRL_SCU_SR2_IRQ2);
1000324a:	2380      	movs	r3, #128	; 0x80
1000324c:	009b      	lsls	r3, r3, #2
1000324e:	2002      	movs	r0, #2
10003250:	1c19      	adds	r1, r3, #0
10003252:	f7fe fb23 	bl	1000189c <XMC_SCU_SetInterruptControl>
#endif
      NVIC_EnableIRQ((IRQn_Type)2U);
10003256:	2002      	movs	r0, #2
10003258:	f7ff ff34 	bl	100030c4 <__NVIC_EnableIRQ>
  	}
	handle->initialized = true;
1000325c:	687b      	ldr	r3, [r7, #4]
1000325e:	2201      	movs	r2, #1
10003260:	711a      	strb	r2, [r3, #4]
    initstatus = GLOBAL_SCU_XMC1_STATUS_SUCCESS;
10003262:	230f      	movs	r3, #15
10003264:	18fb      	adds	r3, r7, r3
10003266:	2200      	movs	r2, #0
10003268:	701a      	strb	r2, [r3, #0]
1000326a:	e003      	b.n	10003274 <GLOBAL_SCU_XMC1_Init+0xa8>
  }
  else
  {
    initstatus = GLOBAL_SCU_XMC1_STATUS_FAILURE;
1000326c:	230f      	movs	r3, #15
1000326e:	18fb      	adds	r3, r7, r3
10003270:	2201      	movs	r2, #1
10003272:	701a      	strb	r2, [r3, #0]
  }
  	
  return (initstatus);
10003274:	230f      	movs	r3, #15
10003276:	18fb      	adds	r3, r7, r3
10003278:	781b      	ldrb	r3, [r3, #0]
}
1000327a:	1c18      	adds	r0, r3, #0
1000327c:	46bd      	mov	sp, r7
1000327e:	b004      	add	sp, #16
10003280:	bd80      	pop	{r7, pc}
10003282:	46c0      	nop			; (mov r8, r8)

10003284 <IRQ0_Handler>:
#else
/*
 * @brief  IRQ0 Interrupt Handler
 */
void IRQ0_Handler(void)
{
10003284:	b580      	push	{r7, lr}
10003286:	af00      	add	r7, sp, #0
  XMC_SCU_IRQHandler(0);
10003288:	2000      	movs	r0, #0
1000328a:	f7fe fa89 	bl	100017a0 <XMC_SCU_IRQHandler>
}
1000328e:	46bd      	mov	sp, r7
10003290:	bd80      	pop	{r7, pc}
10003292:	46c0      	nop			; (mov r8, r8)

10003294 <IRQ1_Handler>:

/*  IRQ1 Interrupt Handler.
 *
 */
void IRQ1_Handler(void)
{
10003294:	b580      	push	{r7, lr}
10003296:	af00      	add	r7, sp, #0
  XMC_SCU_IRQHandler(1);
10003298:	2001      	movs	r0, #1
1000329a:	f7fe fa81 	bl	100017a0 <XMC_SCU_IRQHandler>
}
1000329e:	46bd      	mov	sp, r7
100032a0:	bd80      	pop	{r7, pc}
100032a2:	46c0      	nop			; (mov r8, r8)

100032a4 <IRQ2_Handler>:

/*  IRQ2 Interrupt Handler.
 *
 */
void IRQ2_Handler(void)
{
100032a4:	b580      	push	{r7, lr}
100032a6:	af00      	add	r7, sp, #0
  XMC_SCU_IRQHandler(2);
100032a8:	2002      	movs	r0, #2
100032aa:	f7fe fa79 	bl	100017a0 <XMC_SCU_IRQHandler>
}
100032ae:	46bd      	mov	sp, r7
100032b0:	bd80      	pop	{r7, pc}
100032b2:	46c0      	nop			; (mov r8, r8)

100032b4 <GLOBAL_SCU_XMC1_RegisterCallback>:
/*
 * @brief  Function to register callback event
 */
GLOBAL_SCU_XMC1_STATUS_t GLOBAL_SCU_XMC1_RegisterCallback(const GLOBAL_SCU_XMC1_EVENT_t event,
                                                          const GLOBAL_SCU_XMC1_EVENT_HANDLER_t handler)
{
100032b4:	b5b0      	push	{r4, r5, r7, lr}
100032b6:	b086      	sub	sp, #24
100032b8:	af00      	add	r7, sp, #0
100032ba:	60b8      	str	r0, [r7, #8]
100032bc:	60f9      	str	r1, [r7, #12]
100032be:	607a      	str	r2, [r7, #4]
  GLOBAL_SCU_XMC1_STATUS_t status;

  XMC_ASSERT("GLOBAL_SCU_XMC1_RegisterCallback: Invalid event", (GLOBAL_SCU_XMC1_CHECK_EVENT(event)));
  XMC_ASSERT("GLOBAL_SCU_XMC1_RegisterCallback: NULL Handle", (handler != NULL));
  
  status = (GLOBAL_SCU_XMC1_STATUS_t)XMC_SCU_INTERRUPT_SetEventHandler(event, handler);
100032c0:	2317      	movs	r3, #23
100032c2:	18fd      	adds	r5, r7, r3
100032c4:	68bb      	ldr	r3, [r7, #8]
100032c6:	68fc      	ldr	r4, [r7, #12]
100032c8:	687a      	ldr	r2, [r7, #4]
100032ca:	1c18      	adds	r0, r3, #0
100032cc:	1c21      	adds	r1, r4, #0
100032ce:	f7fe fa1f 	bl	10001710 <XMC_SCU_INTERRUPT_SetEventHandler>
100032d2:	1c03      	adds	r3, r0, #0
100032d4:	702b      	strb	r3, [r5, #0]

  return (status);
100032d6:	2317      	movs	r3, #23
100032d8:	18fb      	adds	r3, r7, r3
100032da:	781b      	ldrb	r3, [r3, #0]
}
100032dc:	1c18      	adds	r0, r3, #0
100032de:	46bd      	mov	sp, r7
100032e0:	b006      	add	sp, #24
100032e2:	bdb0      	pop	{r4, r5, r7, pc}

100032e4 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
100032e4:	b580      	push	{r7, lr}
100032e6:	b082      	sub	sp, #8
100032e8:	af00      	add	r7, sp, #0
100032ea:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
100032ec:	687b      	ldr	r3, [r7, #4]
100032ee:	2280      	movs	r2, #128	; 0x80
100032f0:	0052      	lsls	r2, r2, #1
100032f2:	60da      	str	r2, [r3, #12]
}
100032f4:	46bd      	mov	sp, r7
100032f6:	b002      	add	sp, #8
100032f8:	bd80      	pop	{r7, pc}
100032fa:	46c0      	nop			; (mov r8, r8)

100032fc <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
100032fc:	b580      	push	{r7, lr}
100032fe:	b082      	sub	sp, #8
10003300:	af00      	add	r7, sp, #0
10003302:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
10003304:	687b      	ldr	r3, [r7, #4]
10003306:	7b5b      	ldrb	r3, [r3, #13]
10003308:	2201      	movs	r2, #1
1000330a:	4053      	eors	r3, r2
1000330c:	b2db      	uxtb	r3, r3
1000330e:	2b00      	cmp	r3, #0
10003310:	d00f      	beq.n	10003332 <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
10003312:	687b      	ldr	r3, [r7, #4]
10003314:	689a      	ldr	r2, [r3, #8]
10003316:	687b      	ldr	r3, [r7, #4]
10003318:	7b1b      	ldrb	r3, [r3, #12]
1000331a:	1c10      	adds	r0, r2, #0
1000331c:	1c19      	adds	r1, r3, #0
1000331e:	f7fe ff6b 	bl	100021f8 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
10003322:	687b      	ldr	r3, [r7, #4]
10003324:	689b      	ldr	r3, [r3, #8]
10003326:	1c18      	adds	r0, r3, #0
10003328:	f7ff ffdc 	bl	100032e4 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
1000332c:	687b      	ldr	r3, [r7, #4]
1000332e:	2201      	movs	r2, #1
10003330:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
10003332:	2300      	movs	r3, #0
}
10003334:	1c18      	adds	r0, r3, #0
10003336:	46bd      	mov	sp, r7
10003338:	b002      	add	sp, #8
1000333a:	bd80      	pop	{r7, pc}

1000333c <GLOBAL_CAN_Init>:
  return (version);
}

/*  Function to initialize the CAN Peripheral module clock.  */
GLOBAL_CAN_STATUS_t GLOBAL_CAN_Init(GLOBAL_CAN_t *handle)
{
1000333c:	b580      	push	{r7, lr}
1000333e:	b084      	sub	sp, #16
10003340:	af00      	add	r7, sp, #0
10003342:	6078      	str	r0, [r7, #4]
  GLOBAL_CAN_STATUS_t status = GLOBAL_CAN_STATUS_SUCCESS;
10003344:	230f      	movs	r3, #15
10003346:	18fb      	adds	r3, r7, r3
10003348:	2200      	movs	r2, #0
1000334a:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("GLOBAL_CAN_Init: handle null", handle != NULL);

  if (handle->init_status != true)
1000334c:	687b      	ldr	r3, [r7, #4]
1000334e:	7a5b      	ldrb	r3, [r3, #9]
10003350:	2201      	movs	r2, #1
10003352:	4053      	eors	r3, r2
10003354:	b2db      	uxtb	r3, r3
10003356:	2b00      	cmp	r3, #0
10003358:	d011      	beq.n	1000337e <GLOBAL_CAN_Init+0x42>
  {
#if defined(MULTICAN_PLUS)
    XMC_CAN_InitEx(handle->canglobal_ptr, (XMC_CAN_CANCLKSRC_t)handle->can_clock_src, handle->can_frequency);
1000335a:	687b      	ldr	r3, [r7, #4]
1000335c:	6859      	ldr	r1, [r3, #4]
1000335e:	687b      	ldr	r3, [r7, #4]
10003360:	7a1a      	ldrb	r2, [r3, #8]
10003362:	687b      	ldr	r3, [r7, #4]
10003364:	681b      	ldr	r3, [r3, #0]
10003366:	1c08      	adds	r0, r1, #0
10003368:	1c11      	adds	r1, r2, #0
1000336a:	1c1a      	adds	r2, r3, #0
1000336c:	f7fe fc86 	bl	10001c7c <XMC_CAN_InitEx>
#else
    XMC_CAN_InitEx(handle->canglobal_ptr, XMC_CAN_CANCLKSRC_FPERI, handle->can_frequency);
#endif
    handle->init_status = true;
10003370:	687b      	ldr	r3, [r7, #4]
10003372:	2201      	movs	r2, #1
10003374:	725a      	strb	r2, [r3, #9]
    status = GLOBAL_CAN_STATUS_SUCCESS;
10003376:	230f      	movs	r3, #15
10003378:	18fb      	adds	r3, r7, r3
1000337a:	2200      	movs	r2, #0
1000337c:	701a      	strb	r2, [r3, #0]
  }
  return (status);
1000337e:	230f      	movs	r3, #15
10003380:	18fb      	adds	r3, r7, r3
10003382:	781b      	ldrb	r3, [r3, #0]

}
10003384:	1c18      	adds	r0, r3, #0
10003386:	46bd      	mov	sp, r7
10003388:	b004      	add	sp, #16
1000338a:	bd80      	pop	{r7, pc}

1000338c <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
1000338c:	b580      	push	{r7, lr}
1000338e:	b082      	sub	sp, #8
10003390:	af00      	add	r7, sp, #0
10003392:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
10003394:	687b      	ldr	r3, [r7, #4]
10003396:	6819      	ldr	r1, [r3, #0]
10003398:	687b      	ldr	r3, [r7, #4]
1000339a:	7b1a      	ldrb	r2, [r3, #12]
1000339c:	687b      	ldr	r3, [r7, #4]
1000339e:	3304      	adds	r3, #4
100033a0:	1c08      	adds	r0, r1, #0
100033a2:	1c11      	adds	r1, r2, #0
100033a4:	1c1a      	adds	r2, r3, #0
100033a6:	f7fd fef7 	bl	10001198 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
100033aa:	687b      	ldr	r3, [r7, #4]
100033ac:	6819      	ldr	r1, [r3, #0]
100033ae:	687b      	ldr	r3, [r7, #4]
100033b0:	7b1a      	ldrb	r2, [r3, #12]
100033b2:	687b      	ldr	r3, [r7, #4]
100033b4:	7b5b      	ldrb	r3, [r3, #13]
100033b6:	1c08      	adds	r0, r1, #0
100033b8:	1c11      	adds	r1, r2, #0
100033ba:	1c1a      	adds	r2, r3, #0
100033bc:	f7ff f906 	bl	100025cc <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
100033c0:	2300      	movs	r3, #0
}
100033c2:	1c18      	adds	r0, r3, #0
100033c4:	46bd      	mov	sp, r7
100033c6:	b002      	add	sp, #8
100033c8:	bd80      	pop	{r7, pc}
100033ca:	46c0      	nop			; (mov r8, r8)

100033cc <SystemCoreSetup>:
{
  .initialized = false
};
 
void SystemCoreSetup(void)
{
100033cc:	b580      	push	{r7, lr}
100033ce:	af00      	add	r7, sp, #0
#if UC_SERIES == XMC14
  /* Enable Prefetch unit */
  SCU_GENERAL->PFUCR &= ~SCU_GENERAL_PFUCR_PFUBYP_Msk;
100033d0:	4b03      	ldr	r3, [pc, #12]	; (100033e0 <SystemCoreSetup+0x14>)
100033d2:	4a03      	ldr	r2, [pc, #12]	; (100033e0 <SystemCoreSetup+0x14>)
100033d4:	6e92      	ldr	r2, [r2, #104]	; 0x68
100033d6:	2101      	movs	r1, #1
100033d8:	438a      	bics	r2, r1
100033da:	669a      	str	r2, [r3, #104]	; 0x68
#endif
}
100033dc:	46bd      	mov	sp, r7
100033de:	bd80      	pop	{r7, pc}
100033e0:	40010000 	.word	0x40010000

100033e4 <CLOCK_XMC1_Init>:

/*
 * API to initialize the CLOCK_XMC1 APP Interrupts
 */
CLOCK_XMC1_STATUS_t CLOCK_XMC1_Init(CLOCK_XMC1_t *handle)
{
100033e4:	b580      	push	{r7, lr}
100033e6:	b084      	sub	sp, #16
100033e8:	af00      	add	r7, sp, #0
100033ea:	6078      	str	r0, [r7, #4]
  CLOCK_XMC1_STATUS_t status = CLOCK_XMC1_STATUS_SUCCESS;
100033ec:	230f      	movs	r3, #15
100033ee:	18fb      	adds	r3, r7, r3
100033f0:	2200      	movs	r2, #0
100033f2:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loci_event_status = CLOCK_XMC1_STATUS_SUCCESS;
100033f4:	230e      	movs	r3, #14
100033f6:	18fb      	adds	r3, r7, r3
100033f8:	2200      	movs	r2, #0
100033fa:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t stdbyclkfail_status = CLOCK_XMC1_STATUS_SUCCESS;
100033fc:	230d      	movs	r3, #13
100033fe:	18fb      	adds	r3, r7, r3
10003400:	2200      	movs	r2, #0
10003402:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loss_ext_clock_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10003404:	230c      	movs	r3, #12
10003406:	18fb      	adds	r3, r7, r3
10003408:	2200      	movs	r2, #0
1000340a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t dco1_out_sync_status = CLOCK_XMC1_STATUS_SUCCESS;
1000340c:	230b      	movs	r3, #11
1000340e:	18fb      	adds	r3, r7, r3
10003410:	2200      	movs	r2, #0
10003412:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("CLOCK_XMC1_Init: CLOCK_XMC1 APP handle pointer uninitialized", (handle != NULL));

  if (handle->init_status == false)
10003414:	687b      	ldr	r3, [r7, #4]
10003416:	781b      	ldrb	r3, [r3, #0]
10003418:	2201      	movs	r2, #1
1000341a:	4053      	eors	r3, r2
1000341c:	b2db      	uxtb	r3, r3
1000341e:	2b00      	cmp	r3, #0
10003420:	d01b      	beq.n	1000345a <CLOCK_XMC1_Init+0x76>

#endif
    }

#endif
    status = (CLOCK_XMC1_STATUS_t)(((uint32_t)loci_event_status) | ((uint32_t)stdbyclkfail_status) |
10003422:	230e      	movs	r3, #14
10003424:	18fa      	adds	r2, r7, r3
10003426:	230d      	movs	r3, #13
10003428:	18fb      	adds	r3, r7, r3
1000342a:	7812      	ldrb	r2, [r2, #0]
1000342c:	781b      	ldrb	r3, [r3, #0]
1000342e:	4313      	orrs	r3, r2
10003430:	b2da      	uxtb	r2, r3
10003432:	230c      	movs	r3, #12
10003434:	18fb      	adds	r3, r7, r3
10003436:	781b      	ldrb	r3, [r3, #0]
10003438:	4313      	orrs	r3, r2
1000343a:	b2d9      	uxtb	r1, r3
1000343c:	230f      	movs	r3, #15
1000343e:	18fb      	adds	r3, r7, r3
10003440:	220b      	movs	r2, #11
10003442:	18ba      	adds	r2, r7, r2
10003444:	7812      	ldrb	r2, [r2, #0]
10003446:	430a      	orrs	r2, r1
10003448:	701a      	strb	r2, [r3, #0]
    		                       ((uint32_t)loss_ext_clock_event_status) | ((uint32_t)dco1_out_sync_status));
    if (CLOCK_XMC1_STATUS_SUCCESS == status)
1000344a:	230f      	movs	r3, #15
1000344c:	18fb      	adds	r3, r7, r3
1000344e:	781b      	ldrb	r3, [r3, #0]
10003450:	2b00      	cmp	r3, #0
10003452:	d102      	bne.n	1000345a <CLOCK_XMC1_Init+0x76>
    {
      handle->init_status = true;
10003454:	687b      	ldr	r3, [r7, #4]
10003456:	2201      	movs	r2, #1
10003458:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
1000345a:	230f      	movs	r3, #15
1000345c:	18fb      	adds	r3, r7, r3
1000345e:	781b      	ldrb	r3, [r3, #0]
}
10003460:	1c18      	adds	r0, r3, #0
10003462:	46bd      	mov	sp, r7
10003464:	b004      	add	sp, #16
10003466:	bd80      	pop	{r7, pc}

10003468 <SystemCoreClockSetup>:

/**********************************************************************************************************************
* API IMPLEMENTATION
**********************************************************************************************************************/
void SystemCoreClockSetup(void)
{
10003468:	b590      	push	{r4, r7, lr}
1000346a:	b085      	sub	sp, #20
1000346c:	af00      	add	r7, sp, #0
/* LOCAL DATA STRUCTURES */
const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC1_0_CONFIG =
1000346e:	1c3b      	adds	r3, r7, #0
10003470:	4a05      	ldr	r2, [pc, #20]	; (10003488 <SystemCoreClockSetup+0x20>)
10003472:	ca13      	ldmia	r2!, {r0, r1, r4}
10003474:	c313      	stmia	r3!, {r0, r1, r4}
10003476:	6812      	ldr	r2, [r2, #0]
10003478:	601a      	str	r2, [r3, #0]
  .osclp_mode = XMC_SCU_CLOCK_OSCLP_MODE_DISABLED

};

  /* Configure FDIV, IDIV, PCLKSEL dividers*/
  XMC_SCU_CLOCK_Init(&CLOCK_XMC1_0_CONFIG);
1000347a:	1c3b      	adds	r3, r7, #0
1000347c:	1c18      	adds	r0, r3, #0
1000347e:	f7fd ffb9 	bl	100013f4 <XMC_SCU_CLOCK_Init>
}
10003482:	46bd      	mov	sp, r7
10003484:	b005      	add	sp, #20
10003486:	bd90      	pop	{r4, r7, pc}
10003488:	1000ac64 	.word	0x1000ac64

1000348c <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
1000348c:	b580      	push	{r7, lr}
1000348e:	b082      	sub	sp, #8
10003490:	af00      	add	r7, sp, #0
10003492:	6078      	str	r0, [r7, #4]
10003494:	1c0a      	adds	r2, r1, #0
10003496:	1cfb      	adds	r3, r7, #3
10003498:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
1000349a:	1cfb      	adds	r3, r7, #3
1000349c:	781b      	ldrb	r3, [r3, #0]
1000349e:	2201      	movs	r2, #1
100034a0:	409a      	lsls	r2, r3
100034a2:	687b      	ldr	r3, [r7, #4]
100034a4:	60da      	str	r2, [r3, #12]
}
100034a6:	46bd      	mov	sp, r7
100034a8:	b002      	add	sp, #8
100034aa:	bd80      	pop	{r7, pc}

100034ac <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
100034ac:	b580      	push	{r7, lr}
100034ae:	b082      	sub	sp, #8
100034b0:	af00      	add	r7, sp, #0
100034b2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
100034b4:	687b      	ldr	r3, [r7, #4]
100034b6:	2201      	movs	r2, #1
100034b8:	60da      	str	r2, [r3, #12]
}
100034ba:	46bd      	mov	sp, r7
100034bc:	b002      	add	sp, #8
100034be:	bd80      	pop	{r7, pc}

100034c0 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
100034c0:	b580      	push	{r7, lr}
100034c2:	b082      	sub	sp, #8
100034c4:	af00      	add	r7, sp, #0
100034c6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
100034c8:	687b      	ldr	r3, [r7, #4]
100034ca:	2202      	movs	r2, #2
100034cc:	611a      	str	r2, [r3, #16]
}
100034ce:	46bd      	mov	sp, r7
100034d0:	b002      	add	sp, #8
100034d2:	bd80      	pop	{r7, pc}

100034d4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
100034d4:	b580      	push	{r7, lr}
100034d6:	b082      	sub	sp, #8
100034d8:	af00      	add	r7, sp, #0
100034da:	6078      	str	r0, [r7, #4]
100034dc:	1c0a      	adds	r2, r1, #0
100034de:	1cbb      	adds	r3, r7, #2
100034e0:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
100034e2:	1cbb      	adds	r3, r7, #2
100034e4:	881a      	ldrh	r2, [r3, #0]
100034e6:	687b      	ldr	r3, [r7, #4]
100034e8:	635a      	str	r2, [r3, #52]	; 0x34
}
100034ea:	46bd      	mov	sp, r7
100034ec:	b002      	add	sp, #8
100034ee:	bd80      	pop	{r7, pc}

100034f0 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
100034f0:	b580      	push	{r7, lr}
100034f2:	b082      	sub	sp, #8
100034f4:	af00      	add	r7, sp, #0
100034f6:	6078      	str	r0, [r7, #4]
100034f8:	1c0a      	adds	r2, r1, #0
100034fa:	1cbb      	adds	r3, r7, #2
100034fc:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
100034fe:	1cbb      	adds	r3, r7, #2
10003500:	881a      	ldrh	r2, [r3, #0]
10003502:	687b      	ldr	r3, [r7, #4]
10003504:	63da      	str	r2, [r3, #60]	; 0x3c
}
10003506:	46bd      	mov	sp, r7
10003508:	b002      	add	sp, #8
1000350a:	bd80      	pop	{r7, pc}

1000350c <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
1000350c:	b580      	push	{r7, lr}
1000350e:	b082      	sub	sp, #8
10003510:	af00      	add	r7, sp, #0
10003512:	6078      	str	r0, [r7, #4]
10003514:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
10003516:	687b      	ldr	r3, [r7, #4]
10003518:	683a      	ldr	r2, [r7, #0]
1000351a:	611a      	str	r2, [r3, #16]
}
1000351c:	46bd      	mov	sp, r7
1000351e:	b002      	add	sp, #8
10003520:	bd80      	pop	{r7, pc}
10003522:	46c0      	nop			; (mov r8, r8)

10003524 <CAPTURE_Init>:
  return version;
}

/* This function initializes a capture APP based on user configuration. */
CAPTURE_STATUS_t CAPTURE_Init(CAPTURE_t *const handler)
{
10003524:	b590      	push	{r4, r7, lr}
10003526:	b085      	sub	sp, #20
10003528:	af00      	add	r7, sp, #0
1000352a:	6078      	str	r0, [r7, #4]
  CAPTURE_STATUS_t status;

  XMC_ASSERT ("CAPTURE_Init:handler NULL", (handler != NULL));

  status = CAPTURE_STATUS_SUCCESS;
1000352c:	230f      	movs	r3, #15
1000352e:	18fb      	adds	r3, r7, r3
10003530:	2200      	movs	r2, #0
10003532:	701a      	strb	r2, [r3, #0]
  /* Check for APP instance is initialized or not */
  if (false == handler->initialized)
10003534:	687b      	ldr	r3, [r7, #4]
10003536:	2231      	movs	r2, #49	; 0x31
10003538:	5c9b      	ldrb	r3, [r3, r2]
1000353a:	2201      	movs	r2, #1
1000353c:	4053      	eors	r3, r2
1000353e:	b2db      	uxtb	r3, r3
10003540:	2b00      	cmp	r3, #0
10003542:	d038      	beq.n	100035b6 <CAPTURE_Init+0x92>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
10003544:	687b      	ldr	r3, [r7, #4]
10003546:	222d      	movs	r2, #45	; 0x2d
10003548:	5c9b      	ldrb	r3, [r3, r2]
1000354a:	2b00      	cmp	r3, #0
1000354c:	d111      	bne.n	10003572 <CAPTURE_Init+0x4e>
    {
      status = (CAPTURE_STATUS_t) GLOBAL_CCU4_Init (handler->global_ccu4_handler);
1000354e:	687b      	ldr	r3, [r7, #4]
10003550:	695b      	ldr	r3, [r3, #20]
10003552:	220f      	movs	r2, #15
10003554:	18bc      	adds	r4, r7, r2
10003556:	1c18      	adds	r0, r3, #0
10003558:	f7ff fed0 	bl	100032fc <GLOBAL_CCU4_Init>
1000355c:	1c03      	adds	r3, r0, #0
1000355e:	7023      	strb	r3, [r4, #0]
      if (status == CAPTURE_STATUS_SUCCESS)
10003560:	230f      	movs	r3, #15
10003562:	18fb      	adds	r3, r7, r3
10003564:	781b      	ldrb	r3, [r3, #0]
10003566:	2b00      	cmp	r3, #0
10003568:	d103      	bne.n	10003572 <CAPTURE_Init+0x4e>
      {
        /* Configure CCU4 capture for the required time tick settings */
        CAPTURE_CCU4_lInit (handler);
1000356a:	687b      	ldr	r3, [r7, #4]
1000356c:	1c18      	adds	r0, r3, #0
1000356e:	f000 f8fb 	bl	10003768 <CAPTURE_CCU4_lInit>
      }
    }
#endif

#ifdef CAPTURE_GPIO_USED
    if (handler->input != NULL)
10003572:	687b      	ldr	r3, [r7, #4]
10003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003576:	2b00      	cmp	r3, #0
10003578:	d00c      	beq.n	10003594 <CAPTURE_Init+0x70>
    {
      XMC_GPIO_Init (handler->input->port, handler->input->pin, handler->input_pin_config);
1000357a:	687b      	ldr	r3, [r7, #4]
1000357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000357e:	6819      	ldr	r1, [r3, #0]
10003580:	687b      	ldr	r3, [r7, #4]
10003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003584:	791a      	ldrb	r2, [r3, #4]
10003586:	687b      	ldr	r3, [r7, #4]
10003588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000358a:	1c08      	adds	r0, r1, #0
1000358c:	1c11      	adds	r1, r2, #0
1000358e:	1c1a      	adds	r2, r3, #0
10003590:	f7fd fe02 	bl	10001198 <XMC_GPIO_Init>

    }
#endif

    /* update the initialization flag as true for particular instance. */
    handler->initialized = true;
10003594:	687b      	ldr	r3, [r7, #4]
10003596:	2231      	movs	r2, #49	; 0x31
10003598:	2101      	movs	r1, #1
1000359a:	5499      	strb	r1, [r3, r2]

    /* Check whether the start of the timer is enabled during initialization or not */
    if (handler->start_control == true)
1000359c:	687b      	ldr	r3, [r7, #4]
1000359e:	222f      	movs	r2, #47	; 0x2f
100035a0:	5c9b      	ldrb	r3, [r3, r2]
100035a2:	2b00      	cmp	r3, #0
100035a4:	d007      	beq.n	100035b6 <CAPTURE_Init+0x92>
    {
      status = CAPTURE_Start(handler);
100035a6:	230f      	movs	r3, #15
100035a8:	18fc      	adds	r4, r7, r3
100035aa:	687b      	ldr	r3, [r7, #4]
100035ac:	1c18      	adds	r0, r3, #0
100035ae:	f000 f809 	bl	100035c4 <CAPTURE_Start>
100035b2:	1c03      	adds	r3, r0, #0
100035b4:	7023      	strb	r3, [r4, #0]
    }
  }

  return (status);
100035b6:	230f      	movs	r3, #15
100035b8:	18fb      	adds	r3, r7, r3
100035ba:	781b      	ldrb	r3, [r3, #0]
}
100035bc:	1c18      	adds	r0, r3, #0
100035be:	46bd      	mov	sp, r7
100035c0:	b005      	add	sp, #20
100035c2:	bd90      	pop	{r4, r7, pc}

100035c4 <CAPTURE_Start>:

/* This function starts the capture timer. */
CAPTURE_STATUS_t CAPTURE_Start(const CAPTURE_t *const handler)
{
100035c4:	b580      	push	{r7, lr}
100035c6:	b084      	sub	sp, #16
100035c8:	af00      	add	r7, sp, #0
100035ca:	6078      	str	r0, [r7, #4]
  CAPTURE_STATUS_t status;

  XMC_ASSERT ("CAPTURE_Start:handler NULL", (handler != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handler->initialized)
100035cc:	687b      	ldr	r3, [r7, #4]
100035ce:	2231      	movs	r2, #49	; 0x31
100035d0:	5c9b      	ldrb	r3, [r3, r2]
100035d2:	2b00      	cmp	r3, #0
100035d4:	d020      	beq.n	10003618 <CAPTURE_Start+0x54>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
100035d6:	687b      	ldr	r3, [r7, #4]
100035d8:	222d      	movs	r2, #45	; 0x2d
100035da:	5c9b      	ldrb	r3, [r3, r2]
100035dc:	2b00      	cmp	r3, #0
100035de:	d116      	bne.n	1000360e <CAPTURE_Start+0x4a>
    {
      (void)handler->ccu4_slice_ptr->CV[0];
100035e0:	687b      	ldr	r3, [r7, #4]
100035e2:	699b      	ldr	r3, [r3, #24]
100035e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      (void)handler->ccu4_slice_ptr->CV[1];
100035e6:	687b      	ldr	r3, [r7, #4]
100035e8:	699b      	ldr	r3, [r3, #24]
100035ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      (void)handler->ccu4_slice_ptr->CV[2];
100035ec:	687b      	ldr	r3, [r7, #4]
100035ee:	699b      	ldr	r3, [r3, #24]
100035f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
      (void)handler->ccu4_slice_ptr->CV[3];
100035f2:	687b      	ldr	r3, [r7, #4]
100035f4:	699b      	ldr	r3, [r3, #24]
100035f6:	2280      	movs	r2, #128	; 0x80
100035f8:	589b      	ldr	r3, [r3, r2]

      /* Start the capture manually */
      XMC_CCU4_SLICE_ClearTimer (handler->ccu4_slice_ptr);
100035fa:	687b      	ldr	r3, [r7, #4]
100035fc:	699b      	ldr	r3, [r3, #24]
100035fe:	1c18      	adds	r0, r3, #0
10003600:	f7ff ff5e 	bl	100034c0 <XMC_CCU4_SLICE_ClearTimer>
      /* Start the capture manually */
      XMC_CCU4_SLICE_StartTimer (handler->ccu4_slice_ptr);
10003604:	687b      	ldr	r3, [r7, #4]
10003606:	699b      	ldr	r3, [r3, #24]
10003608:	1c18      	adds	r0, r3, #0
1000360a:	f7ff ff4f 	bl	100034ac <XMC_CCU4_SLICE_StartTimer>
      XMC_CCU8_SLICE_ClearTimer (handler->ccu8_slice_ptr);
      /* Start the capture manually */
      XMC_CCU8_SLICE_StartTimer (handler->ccu8_slice_ptr);
    }
#endif
    status = CAPTURE_STATUS_SUCCESS;
1000360e:	230f      	movs	r3, #15
10003610:	18fb      	adds	r3, r7, r3
10003612:	2200      	movs	r2, #0
10003614:	701a      	strb	r2, [r3, #0]
10003616:	e003      	b.n	10003620 <CAPTURE_Start+0x5c>
    }
#endif
  }
  else
  {
    status = CAPTURE_STATUS_FAILURE;
10003618:	230f      	movs	r3, #15
1000361a:	18fb      	adds	r3, r7, r3
1000361c:	2201      	movs	r2, #1
1000361e:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10003620:	230f      	movs	r3, #15
10003622:	18fb      	adds	r3, r7, r3
10003624:	781b      	ldrb	r3, [r3, #0]
}
10003626:	1c18      	adds	r0, r3, #0
10003628:	46bd      	mov	sp, r7
1000362a:	b004      	add	sp, #16
1000362c:	bd80      	pop	{r7, pc}
1000362e:	46c0      	nop			; (mov r8, r8)

10003630 <CAPTURE_GetCapturedTimeInNanoSec>:
  return (status);
}


CAPTURE_STATUS_t CAPTURE_GetCapturedTimeInNanoSec(const CAPTURE_t *const handler, uint32_t *const captured_time)
{
10003630:	b590      	push	{r4, r7, lr}
10003632:	b087      	sub	sp, #28
10003634:	af00      	add	r7, sp, #0
10003636:	6078      	str	r0, [r7, #4]
10003638:	6039      	str	r1, [r7, #0]
  CAPTURE_STATUS_t status = CAPTURE_STATUS_SUCCESS;
1000363a:	2317      	movs	r3, #23
1000363c:	18fb      	adds	r3, r7, r3
1000363e:	2200      	movs	r2, #0
10003640:	701a      	strb	r2, [r3, #0]
  CAPTURE_STATUS_t status1 = CAPTURE_STATUS_SUCCESS;
10003642:	2316      	movs	r3, #22
10003644:	18fb      	adds	r3, r7, r3
10003646:	2200      	movs	r2, #0
10003648:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT ("CAPTURE_GetCapturedTimeInNanoSec:handler NULL", (handler != NULL));
  XMC_ASSERT ("CAPTURE_GetCapturedTimeInNanoSec:NULL data pointer", (captured_time != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handler->initialized)
1000364a:	687b      	ldr	r3, [r7, #4]
1000364c:	2231      	movs	r2, #49	; 0x31
1000364e:	5c9b      	ldrb	r3, [r3, r2]
10003650:	2b00      	cmp	r3, #0
10003652:	d100      	bne.n	10003656 <CAPTURE_GetCapturedTimeInNanoSec+0x26>
10003654:	e07c      	b.n	10003750 <CAPTURE_GetCapturedTimeInNanoSec+0x120>
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
10003656:	687b      	ldr	r3, [r7, #4]
10003658:	222d      	movs	r2, #45	; 0x2d
1000365a:	5c9b      	ldrb	r3, [r3, r2]
1000365c:	2b00      	cmp	r3, #0
1000365e:	d000      	beq.n	10003662 <CAPTURE_GetCapturedTimeInNanoSec+0x32>
10003660:	e07a      	b.n	10003758 <CAPTURE_GetCapturedTimeInNanoSec+0x128>
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
10003662:	687b      	ldr	r3, [r7, #4]
10003664:	222e      	movs	r2, #46	; 0x2e
10003666:	5c9b      	ldrb	r3, [r3, r2]
10003668:	2b00      	cmp	r3, #0
1000366a:	d004      	beq.n	10003676 <CAPTURE_GetCapturedTimeInNanoSec+0x46>
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
1000366c:	687b      	ldr	r3, [r7, #4]
1000366e:	222e      	movs	r2, #46	; 0x2e
10003670:	5c9b      	ldrb	r3, [r3, r2]
  if (true == handler->initialized)
  {
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
10003672:	2b03      	cmp	r3, #3
10003674:	d14d      	bne.n	10003712 <CAPTURE_GetCapturedTimeInNanoSec+0xe2>
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
      {
        uint32_t captured_time_low_reg = 0U;
10003676:	2300      	movs	r3, #0
10003678:	613b      	str	r3, [r7, #16]
        uint32_t captured_time_high_reg = 0U;
1000367a:	2300      	movs	r3, #0
1000367c:	60fb      	str	r3, [r7, #12]

        status = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
1000367e:	687b      	ldr	r3, [r7, #4]
10003680:	699a      	ldr	r2, [r3, #24]
10003682:	2317      	movs	r3, #23
10003684:	18fc      	adds	r4, r7, r3
10003686:	2310      	movs	r3, #16
10003688:	18fb      	adds	r3, r7, r3
1000368a:	1c10      	adds	r0, r2, #0
1000368c:	2100      	movs	r1, #0
1000368e:	1c1a      	adds	r2, r3, #0
10003690:	f000 f99a 	bl	100039c8 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
10003694:	1c03      	adds	r3, r0, #0
10003696:	7023      	strb	r3, [r4, #0]
                                                                  XMC_CCU4_SLICE_CAP_REG_SET_LOW,
                                                                  &captured_time_low_reg);

        status1 = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
10003698:	687b      	ldr	r3, [r7, #4]
1000369a:	699a      	ldr	r2, [r3, #24]
1000369c:	2316      	movs	r3, #22
1000369e:	18fc      	adds	r4, r7, r3
100036a0:	230c      	movs	r3, #12
100036a2:	18fb      	adds	r3, r7, r3
100036a4:	1c10      	adds	r0, r2, #0
100036a6:	2101      	movs	r1, #1
100036a8:	1c1a      	adds	r2, r3, #0
100036aa:	f000 f98d 	bl	100039c8 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
100036ae:	1c03      	adds	r3, r0, #0
100036b0:	7023      	strb	r3, [r4, #0]
                                                                   XMC_CCU4_SLICE_CAP_REG_SET_HIGH,
                                                                   &captured_time_high_reg);

        /*calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, &captured_time_low_reg, true);
100036b2:	687a      	ldr	r2, [r7, #4]
100036b4:	2310      	movs	r3, #16
100036b6:	18fb      	adds	r3, r7, r3
100036b8:	1c10      	adds	r0, r2, #0
100036ba:	1c19      	adds	r1, r3, #0
100036bc:	2201      	movs	r2, #1
100036be:	f000 f8af 	bl	10003820 <CAPTURE_lCalculateTimeTickFromTimerValue>
        /* calculate time in Nanosecond from timer tick and pre-scale value of captured register**/
        captured_time_low_reg = CAPTURE_lCalculateTimeInNanoSecFromTimerTick(handler, captured_time_low_reg);
100036c2:	693b      	ldr	r3, [r7, #16]
100036c4:	687a      	ldr	r2, [r7, #4]
100036c6:	1c10      	adds	r0, r2, #0
100036c8:	1c19      	adds	r1, r3, #0
100036ca:	f000 f911 	bl	100038f0 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick>
100036ce:	1c03      	adds	r3, r0, #0
100036d0:	613b      	str	r3, [r7, #16]

        /* calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, &captured_time_high_reg, false);
100036d2:	687a      	ldr	r2, [r7, #4]
100036d4:	230c      	movs	r3, #12
100036d6:	18fb      	adds	r3, r7, r3
100036d8:	1c10      	adds	r0, r2, #0
100036da:	1c19      	adds	r1, r3, #0
100036dc:	2200      	movs	r2, #0
100036de:	f000 f89f 	bl	10003820 <CAPTURE_lCalculateTimeTickFromTimerValue>
        /* calculate time in Nanosecond from timer tick and pre-scale value of captured_time_high_reg**/
        captured_time_high_reg = CAPTURE_lCalculateTimeInNanoSecFromTimerTick(handler, captured_time_high_reg);
100036e2:	68fb      	ldr	r3, [r7, #12]
100036e4:	687a      	ldr	r2, [r7, #4]
100036e6:	1c10      	adds	r0, r2, #0
100036e8:	1c19      	adds	r1, r3, #0
100036ea:	f000 f901 	bl	100038f0 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick>
100036ee:	1c03      	adds	r3, r0, #0
100036f0:	60fb      	str	r3, [r7, #12]

        /* add both high and lower register value*/
        *captured_time = captured_time_low_reg + captured_time_high_reg;
100036f2:	693a      	ldr	r2, [r7, #16]
100036f4:	68fb      	ldr	r3, [r7, #12]
100036f6:	18d2      	adds	r2, r2, r3
100036f8:	683b      	ldr	r3, [r7, #0]
100036fa:	601a      	str	r2, [r3, #0]

        if (status1 == CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED)
100036fc:	2316      	movs	r3, #22
100036fe:	18fb      	adds	r3, r7, r3
10003700:	781b      	ldrb	r3, [r3, #0]
10003702:	2b02      	cmp	r3, #2
10003704:	d104      	bne.n	10003710 <CAPTURE_GetCapturedTimeInNanoSec+0xe0>
        {
          status = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
10003706:	2317      	movs	r3, #23
10003708:	18fb      	adds	r3, r7, r3
1000370a:	2202      	movs	r2, #2
1000370c:	701a      	strb	r2, [r3, #0]
#ifdef CAPTURE_CCU4_USED
    if (CAPTURE_MODULE_CCU4 == handler->capture_module)
    {
      if ((handler->capture_edge_config == CAPTURE_EDGE_RISE_TO_RISE) ||
          (handler->capture_edge_config == CAPTURE_EDGE_FALL_TO_FALL))
      {
1000370e:	e01e      	b.n	1000374e <CAPTURE_GetCapturedTimeInNanoSec+0x11e>
10003710:	e01d      	b.n	1000374e <CAPTURE_GetCapturedTimeInNanoSec+0x11e>
          status = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
        }
      }
      else
      {
        status = CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(handler->ccu4_slice_ptr,
10003712:	687b      	ldr	r3, [r7, #4]
10003714:	699a      	ldr	r2, [r3, #24]
10003716:	2317      	movs	r3, #23
10003718:	18fc      	adds	r4, r7, r3
1000371a:	683b      	ldr	r3, [r7, #0]
1000371c:	1c10      	adds	r0, r2, #0
1000371e:	2101      	movs	r1, #1
10003720:	1c1a      	adds	r2, r3, #0
10003722:	f000 f951 	bl	100039c8 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>
10003726:	1c03      	adds	r3, r0, #0
10003728:	7023      	strb	r3, [r4, #0]
                                                                  XMC_CCU4_SLICE_CAP_REG_SET_HIGH,
                                                                  captured_time);

        /* calculate time tick from capture value and pre-scale value of captured register**/
        CAPTURE_lCalculateTimeTickFromTimerValue (handler, captured_time, true);
1000372a:	687a      	ldr	r2, [r7, #4]
1000372c:	683b      	ldr	r3, [r7, #0]
1000372e:	1c10      	adds	r0, r2, #0
10003730:	1c19      	adds	r1, r3, #0
10003732:	2201      	movs	r2, #1
10003734:	f000 f874 	bl	10003820 <CAPTURE_lCalculateTimeTickFromTimerValue>
        /* calculate time in Nanosecond from timer tick and pre-scale value of captured register**/
        *captured_time = CAPTURE_lCalculateTimeInNanoSecFromTimerTick(handler, *captured_time);
10003738:	683b      	ldr	r3, [r7, #0]
1000373a:	681b      	ldr	r3, [r3, #0]
1000373c:	687a      	ldr	r2, [r7, #4]
1000373e:	1c10      	adds	r0, r2, #0
10003740:	1c19      	adds	r1, r3, #0
10003742:	f000 f8d5 	bl	100038f0 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick>
10003746:	1c02      	adds	r2, r0, #0
10003748:	683b      	ldr	r3, [r7, #0]
1000374a:	601a      	str	r2, [r3, #0]
1000374c:	e004      	b.n	10003758 <CAPTURE_GetCapturedTimeInNanoSec+0x128>
1000374e:	e003      	b.n	10003758 <CAPTURE_GetCapturedTimeInNanoSec+0x128>
    }
#endif
  }
  else
  {
    status = CAPTURE_STATUS_FAILURE;
10003750:	2317      	movs	r3, #23
10003752:	18fb      	adds	r3, r7, r3
10003754:	2201      	movs	r2, #1
10003756:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10003758:	2317      	movs	r3, #23
1000375a:	18fb      	adds	r3, r7, r3
1000375c:	781b      	ldrb	r3, [r3, #0]
}
1000375e:	1c18      	adds	r0, r3, #0
10003760:	46bd      	mov	sp, r7
10003762:	b007      	add	sp, #28
10003764:	bd90      	pop	{r4, r7, pc}
10003766:	46c0      	nop			; (mov r8, r8)

10003768 <CAPTURE_CCU4_lInit>:
/*********************************************************************************************************************
* PRIVATE API IMPLEMENTATION
**********************************************************************************************************************/
#ifdef CAPTURE_CCU4_USED
static void CAPTURE_CCU4_lInit(const CAPTURE_t *const handler)
{
10003768:	b580      	push	{r7, lr}
1000376a:	b082      	sub	sp, #8
1000376c:	af00      	add	r7, sp, #0
1000376e:	6078      	str	r0, [r7, #4]
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CaptureInit(handler->ccu4_slice_ptr, handler->ccu4_slice_config_ptr);
10003770:	687b      	ldr	r3, [r7, #4]
10003772:	699a      	ldr	r2, [r3, #24]
10003774:	687b      	ldr	r3, [r7, #4]
10003776:	69db      	ldr	r3, [r3, #28]
10003778:	1c10      	adds	r0, r2, #0
1000377a:	1c19      	adds	r1, r3, #0
1000377c:	f7fe fd94 	bl	100022a8 <XMC_CCU4_SLICE_CaptureInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  CAPTURE_CCU4_lShadowTransfer(handler);
10003780:	687b      	ldr	r3, [r7, #4]
10003782:	1c18      	adds	r0, r3, #0
10003784:	f000 f82c 	bl	100037e0 <CAPTURE_CCU4_lShadowTransfer>

  /************Configure External Events***************/
  /* Configure slice to a external event 0 */
  XMC_CCU4_SLICE_ConfigureEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0, handler->ccu4_event0_ptr);
10003788:	687b      	ldr	r3, [r7, #4]
1000378a:	699a      	ldr	r2, [r3, #24]
1000378c:	687b      	ldr	r3, [r7, #4]
1000378e:	68db      	ldr	r3, [r3, #12]
10003790:	1c10      	adds	r0, r2, #0
10003792:	2101      	movs	r1, #1
10003794:	1c1a      	adds	r2, r3, #0
10003796:	f7fe fddf 	bl	10002358 <XMC_CCU4_SLICE_ConfigureEvent>
  /* Configure slice to a external event 1 */
  XMC_CCU4_SLICE_ConfigureEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1, handler->ccu4_event1_ptr);
1000379a:	687b      	ldr	r3, [r7, #4]
1000379c:	699a      	ldr	r2, [r3, #24]
1000379e:	687b      	ldr	r3, [r7, #4]
100037a0:	691b      	ldr	r3, [r3, #16]
100037a2:	1c10      	adds	r0, r2, #0
100037a4:	2102      	movs	r1, #2
100037a6:	1c1a      	adds	r2, r3, #0
100037a8:	f7fe fdd6 	bl	10002358 <XMC_CCU4_SLICE_ConfigureEvent>
  XMC_CCU4_SLICE_Capture0Config(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_0);
100037ac:	687b      	ldr	r3, [r7, #4]
100037ae:	699b      	ldr	r3, [r3, #24]
100037b0:	1c18      	adds	r0, r3, #0
100037b2:	2101      	movs	r1, #1
100037b4:	f7fe fd9c 	bl	100022f0 <XMC_CCU4_SLICE_Capture0Config>
  XMC_CCU4_SLICE_Capture1Config(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_EVENT_1);
100037b8:	687b      	ldr	r3, [r7, #4]
100037ba:	699b      	ldr	r3, [r3, #24]
100037bc:	1c18      	adds	r0, r3, #0
100037be:	2102      	movs	r1, #2
100037c0:	f7fe fdb0 	bl	10002324 <XMC_CCU4_SLICE_Capture1Config>
    XMC_CCU4_SLICE_EnableEvent(handler->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_EVENT0);
  }
  #endif

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handler->global_ccu4_handler->module_ptr, handler->ccu_slice_number);
100037c4:	687b      	ldr	r3, [r7, #4]
100037c6:	695b      	ldr	r3, [r3, #20]
100037c8:	6899      	ldr	r1, [r3, #8]
100037ca:	687b      	ldr	r3, [r7, #4]
100037cc:	222c      	movs	r2, #44	; 0x2c
100037ce:	5c9b      	ldrb	r3, [r3, r2]
100037d0:	1c08      	adds	r0, r1, #0
100037d2:	1c19      	adds	r1, r3, #0
100037d4:	f7ff fe5a 	bl	1000348c <XMC_CCU4_EnableClock>
}
100037d8:	46bd      	mov	sp, r7
100037da:	b002      	add	sp, #8
100037dc:	bd80      	pop	{r7, pc}
100037de:	46c0      	nop			; (mov r8, r8)

100037e0 <CAPTURE_CCU4_lShadowTransfer>:

static void CAPTURE_CCU4_lShadowTransfer(const CAPTURE_t *const handler)
{
100037e0:	b580      	push	{r7, lr}
100037e2:	b082      	sub	sp, #8
100037e4:	af00      	add	r7, sp, #0
100037e6:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handler->ccu4_slice_ptr, CAPTURE_PERIOD_16BIT_MAX);
100037e8:	687b      	ldr	r3, [r7, #4]
100037ea:	699b      	ldr	r3, [r3, #24]
100037ec:	4a0b      	ldr	r2, [pc, #44]	; (1000381c <CAPTURE_CCU4_lShadowTransfer+0x3c>)
100037ee:	1c18      	adds	r0, r3, #0
100037f0:	1c11      	adds	r1, r2, #0
100037f2:	f7ff fe6f 	bl	100034d4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handler->ccu4_slice_ptr, 0x0U);
100037f6:	687b      	ldr	r3, [r7, #4]
100037f8:	699b      	ldr	r3, [r3, #24]
100037fa:	1c18      	adds	r0, r3, #0
100037fc:	2100      	movs	r1, #0
100037fe:	f7ff fe77 	bl	100034f0 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handler->global_ccu4_handler->module_ptr, handler->shadow_mask);
10003802:	687b      	ldr	r3, [r7, #4]
10003804:	695b      	ldr	r3, [r3, #20]
10003806:	689a      	ldr	r2, [r3, #8]
10003808:	687b      	ldr	r3, [r7, #4]
1000380a:	689b      	ldr	r3, [r3, #8]
1000380c:	1c10      	adds	r0, r2, #0
1000380e:	1c19      	adds	r1, r3, #0
10003810:	f7ff fe7c 	bl	1000350c <XMC_CCU4_EnableShadowTransfer>
}
10003814:	46bd      	mov	sp, r7
10003816:	b002      	add	sp, #8
10003818:	bd80      	pop	{r7, pc}
1000381a:	46c0      	nop			; (mov r8, r8)
1000381c:	0000ffff 	.word	0x0000ffff

10003820 <CAPTURE_lCalculateTimeTickFromTimerValue>:
#endif

static void CAPTURE_lCalculateTimeTickFromTimerValue(const CAPTURE_t *const handler,
                                                     uint32_t *const timer_val_ptr,
                                                     bool is_increment)
{
10003820:	b580      	push	{r7, lr}
10003822:	b08c      	sub	sp, #48	; 0x30
10003824:	af00      	add	r7, sp, #0
10003826:	60f8      	str	r0, [r7, #12]
10003828:	60b9      	str	r1, [r7, #8]
1000382a:	1dfb      	adds	r3, r7, #7
1000382c:	701a      	strb	r2, [r3, #0]
  /* Check for APP instance is initialized or not */
  uint32_t psc_psiv_val = 0U;
1000382e:	2300      	movs	r3, #0
10003830:	62fb      	str	r3, [r7, #44]	; 0x2c
  bool is_float_prescaler = false;
10003832:	232b      	movs	r3, #43	; 0x2b
10003834:	18fb      	adds	r3, r7, r3
10003836:	2200      	movs	r2, #0
10003838:	701a      	strb	r2, [r3, #0]
  uint32_t cxv_captv_val = (uint32_t)((uint32_t)*timer_val_ptr & 0xFFFFU);
1000383a:	68bb      	ldr	r3, [r7, #8]
1000383c:	681b      	ldr	r3, [r3, #0]
1000383e:	041b      	lsls	r3, r3, #16
10003840:	0c1b      	lsrs	r3, r3, #16
10003842:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cxv_fpcv_val = (uint32_t)((uint32_t)*timer_val_ptr >> 16U) & 0xFU;
10003844:	68bb      	ldr	r3, [r7, #8]
10003846:	681b      	ldr	r3, [r3, #0]
10003848:	0c1b      	lsrs	r3, r3, #16
1000384a:	220f      	movs	r2, #15
1000384c:	4013      	ands	r3, r2
1000384e:	61bb      	str	r3, [r7, #24]

  /* Period measured should be added 1 to get actual value*/
  if (is_increment == true)
10003850:	1dfb      	adds	r3, r7, #7
10003852:	781b      	ldrb	r3, [r3, #0]
10003854:	2b00      	cmp	r3, #0
10003856:	d002      	beq.n	1000385e <CAPTURE_lCalculateTimeTickFromTimerValue+0x3e>
  {
    cxv_captv_val = cxv_captv_val + 1U;
10003858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000385a:	3301      	adds	r3, #1
1000385c:	627b      	str	r3, [r7, #36]	; 0x24
  }
#ifdef CAPTURE_CCU4_USED
  if (CAPTURE_MODULE_CCU4 == handler->capture_module)
1000385e:	68fb      	ldr	r3, [r7, #12]
10003860:	222d      	movs	r2, #45	; 0x2d
10003862:	5c9b      	ldrb	r3, [r3, r2]
10003864:	2b00      	cmp	r3, #0
10003866:	d112      	bne.n	1000388e <CAPTURE_lCalculateTimeTickFromTimerValue+0x6e>
  {
    psc_psiv_val = handler->ccu4_slice_config_ptr->prescaler_initval;
10003868:	68fb      	ldr	r3, [r7, #12]
1000386a:	69db      	ldr	r3, [r3, #28]
1000386c:	791b      	ldrb	r3, [r3, #4]
1000386e:	071b      	lsls	r3, r3, #28
10003870:	0f1b      	lsrs	r3, r3, #28
10003872:	b2db      	uxtb	r3, r3
10003874:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (handler->ccu4_slice_config_ptr->prescaler_mode == (uint32_t)XMC_CCU4_SLICE_PRESCALER_MODE_FLOAT)
10003876:	68fb      	ldr	r3, [r7, #12]
10003878:	69db      	ldr	r3, [r3, #28]
1000387a:	789b      	ldrb	r3, [r3, #2]
1000387c:	2201      	movs	r2, #1
1000387e:	4013      	ands	r3, r2
10003880:	b2db      	uxtb	r3, r3
10003882:	2b00      	cmp	r3, #0
10003884:	d003      	beq.n	1000388e <CAPTURE_lCalculateTimeTickFromTimerValue+0x6e>
    {
      is_float_prescaler =  true;
10003886:	232b      	movs	r3, #43	; 0x2b
10003888:	18fb      	adds	r3, r7, r3
1000388a:	2201      	movs	r2, #1
1000388c:	701a      	strb	r2, [r3, #0]
      is_float_prescaler =  true;
    }
  }
#endif

  if (is_float_prescaler == true)
1000388e:	232b      	movs	r3, #43	; 0x2b
10003890:	18fb      	adds	r3, r7, r3
10003892:	781b      	ldrb	r3, [r3, #0]
10003894:	2b00      	cmp	r3, #0
10003896:	d023      	beq.n	100038e0 <CAPTURE_lCalculateTimeTickFromTimerValue+0xc0>
  {
    int32_t loop = 0;
10003898:	2300      	movs	r3, #0
1000389a:	623b      	str	r3, [r7, #32]
    uint32_t prescaler_value;
    uint32_t timer_val = 0U;
1000389c:	2300      	movs	r3, #0
1000389e:	61fb      	str	r3, [r7, #28]

    prescaler_value = cxv_fpcv_val - psc_psiv_val;
100038a0:	69ba      	ldr	r2, [r7, #24]
100038a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100038a4:	1ad3      	subs	r3, r2, r3
100038a6:	617b      	str	r3, [r7, #20]

    for (loop = (int32_t)prescaler_value; loop > 0; loop--)
100038a8:	697b      	ldr	r3, [r7, #20]
100038aa:	623b      	str	r3, [r7, #32]
100038ac:	e00a      	b.n	100038c4 <CAPTURE_lCalculateTimeTickFromTimerValue+0xa4>
    {
      timer_val = (uint32_t)timer_val << 1U;
100038ae:	69fb      	ldr	r3, [r7, #28]
100038b0:	005b      	lsls	r3, r3, #1
100038b2:	61fb      	str	r3, [r7, #28]
      timer_val += 65535U;
100038b4:	69fb      	ldr	r3, [r7, #28]
100038b6:	4a0d      	ldr	r2, [pc, #52]	; (100038ec <CAPTURE_lCalculateTimeTickFromTimerValue+0xcc>)
100038b8:	4694      	mov	ip, r2
100038ba:	4463      	add	r3, ip
100038bc:	61fb      	str	r3, [r7, #28]
    uint32_t prescaler_value;
    uint32_t timer_val = 0U;

    prescaler_value = cxv_fpcv_val - psc_psiv_val;

    for (loop = (int32_t)prescaler_value; loop > 0; loop--)
100038be:	6a3b      	ldr	r3, [r7, #32]
100038c0:	3b01      	subs	r3, #1
100038c2:	623b      	str	r3, [r7, #32]
100038c4:	6a3b      	ldr	r3, [r7, #32]
100038c6:	2b00      	cmp	r3, #0
100038c8:	dcf1      	bgt.n	100038ae <CAPTURE_lCalculateTimeTickFromTimerValue+0x8e>
    {
      timer_val = (uint32_t)timer_val << 1U;
      timer_val += 65535U;
    }

    timer_val += (uint32_t)(cxv_captv_val * (1UL << prescaler_value));
100038ca:	697b      	ldr	r3, [r7, #20]
100038cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
100038ce:	409a      	lsls	r2, r3
100038d0:	1c13      	adds	r3, r2, #0
100038d2:	69fa      	ldr	r2, [r7, #28]
100038d4:	18d3      	adds	r3, r2, r3
100038d6:	61fb      	str	r3, [r7, #28]
    *timer_val_ptr = timer_val;
100038d8:	68bb      	ldr	r3, [r7, #8]
100038da:	69fa      	ldr	r2, [r7, #28]
100038dc:	601a      	str	r2, [r3, #0]
100038de:	e002      	b.n	100038e6 <CAPTURE_lCalculateTimeTickFromTimerValue+0xc6>
  }
  else
  {
    *timer_val_ptr = cxv_captv_val;
100038e0:	68bb      	ldr	r3, [r7, #8]
100038e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
100038e4:	601a      	str	r2, [r3, #0]
  }
}
100038e6:	46bd      	mov	sp, r7
100038e8:	b00c      	add	sp, #48	; 0x30
100038ea:	bd80      	pop	{r7, pc}
100038ec:	0000ffff 	.word	0x0000ffff

100038f0 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick>:

static uint32_t CAPTURE_lCalculateTimeInNanoSecFromTimerTick(const CAPTURE_t *const handler, uint32_t timer_val)
{
100038f0:	b5b0      	push	{r4, r5, r7, lr}
100038f2:	b08e      	sub	sp, #56	; 0x38
100038f4:	af00      	add	r7, sp, #0
100038f6:	60f8      	str	r0, [r7, #12]
100038f8:	60b9      	str	r1, [r7, #8]
  uint64_t singal_period_long_long;
  uint32_t inv_sig_resolution_in_sec = 1U;
100038fa:	2301      	movs	r3, #1
100038fc:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t norm_timer_val;
  uint32_t norm_inv_sig_resolution_in_sec;
  uint32_t min_norm;
  uint32_t psc_psiv_val = 0U;
100038fe:	2300      	movs	r3, #0
10003900:	62fb      	str	r3, [r7, #44]	; 0x2c

#ifdef CAPTURE_CCU4_USED
  if (CAPTURE_MODULE_CCU4 == handler->capture_module)
10003902:	68fb      	ldr	r3, [r7, #12]
10003904:	222d      	movs	r2, #45	; 0x2d
10003906:	5c9b      	ldrb	r3, [r3, r2]
10003908:	2b00      	cmp	r3, #0
1000390a:	d10d      	bne.n	10003928 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x38>
  {
    psc_psiv_val = handler->ccu4_slice_config_ptr->prescaler_initval;
1000390c:	68fb      	ldr	r3, [r7, #12]
1000390e:	69db      	ldr	r3, [r3, #28]
10003910:	791b      	ldrb	r3, [r3, #4]
10003912:	071b      	lsls	r3, r3, #28
10003914:	0f1b      	lsrs	r3, r3, #28
10003916:	b2db      	uxtb	r3, r3
10003918:	62fb      	str	r3, [r7, #44]	; 0x2c
    inv_sig_resolution_in_sec = handler->global_ccu4_handler->module_frequency >> psc_psiv_val;
1000391a:	68fb      	ldr	r3, [r7, #12]
1000391c:	695b      	ldr	r3, [r3, #20]
1000391e:	681a      	ldr	r2, [r3, #0]
10003920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10003922:	40da      	lsrs	r2, r3
10003924:	1c13      	adds	r3, r2, #0
10003926:	637b      	str	r3, [r7, #52]	; 0x34
10003928:	68bb      	ldr	r3, [r7, #8]
1000392a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
1000392c:	697b      	ldr	r3, [r7, #20]
1000392e:	2b00      	cmp	r3, #0
10003930:	d101      	bne.n	10003936 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x46>
  {
    return 32U;
10003932:	2320      	movs	r3, #32
10003934:	e004      	b.n	10003940 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x50>
  }
  return __builtin_clz(value);
10003936:	6978      	ldr	r0, [r7, #20]
10003938:	f004 f8c8 	bl	10007acc <__clzsi2>
1000393c:	1c03      	adds	r3, r0, #0
1000393e:	b2db      	uxtb	r3, r3
    psc_psiv_val = handler->ccu8_slice_config_ptr->prescaler_initval;
    inv_sig_resolution_in_sec = handler->global_ccu8_handler->module_frequency >> psc_psiv_val;
  }
#endif

  norm_timer_val = (uint32_t)__CLZ(timer_val);
10003940:	62bb      	str	r3, [r7, #40]	; 0x28
10003942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10003944:	613b      	str	r3, [r7, #16]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
10003946:	693b      	ldr	r3, [r7, #16]
10003948:	2b00      	cmp	r3, #0
1000394a:	d101      	bne.n	10003950 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x60>
  {
    return 32U;
1000394c:	2320      	movs	r3, #32
1000394e:	e004      	b.n	1000395a <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x6a>
  }
  return __builtin_clz(value);
10003950:	6938      	ldr	r0, [r7, #16]
10003952:	f004 f8bb 	bl	10007acc <__clzsi2>
10003956:	1c03      	adds	r3, r0, #0
10003958:	b2db      	uxtb	r3, r3
  norm_inv_sig_resolution_in_sec = (uint32_t)__CLZ(inv_sig_resolution_in_sec);
1000395a:	627b      	str	r3, [r7, #36]	; 0x24

  if (norm_timer_val > norm_inv_sig_resolution_in_sec)
1000395c:	6aba      	ldr	r2, [r7, #40]	; 0x28
1000395e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003960:	429a      	cmp	r2, r3
10003962:	d902      	bls.n	1000396a <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x7a>
  {
    min_norm = norm_inv_sig_resolution_in_sec;
10003964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003966:	633b      	str	r3, [r7, #48]	; 0x30
10003968:	e001      	b.n	1000396e <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0x7e>
  }
  else
  {
    min_norm = norm_timer_val;
1000396a:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000396c:	633b      	str	r3, [r7, #48]	; 0x30
  }

  /* Normalized the value to get better precision*/
  timer_val = timer_val << min_norm;
1000396e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10003970:	68ba      	ldr	r2, [r7, #8]
10003972:	409a      	lsls	r2, r3
10003974:	1c13      	adds	r3, r2, #0
10003976:	60bb      	str	r3, [r7, #8]
  inv_sig_resolution_in_sec = inv_sig_resolution_in_sec << min_norm;
10003978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000397a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000397c:	409a      	lsls	r2, r3
1000397e:	1c13      	adds	r3, r2, #0
10003980:	637b      	str	r3, [r7, #52]	; 0x34

  singal_period_long_long = (((uint64_t) timer_val) * 1000000000U) / inv_sig_resolution_in_sec;
10003982:	68bb      	ldr	r3, [r7, #8]
10003984:	603b      	str	r3, [r7, #0]
10003986:	2300      	movs	r3, #0
10003988:	607b      	str	r3, [r7, #4]
1000398a:	6838      	ldr	r0, [r7, #0]
1000398c:	6879      	ldr	r1, [r7, #4]
1000398e:	4a0d      	ldr	r2, [pc, #52]	; (100039c4 <CAPTURE_lCalculateTimeInNanoSecFromTimerTick+0xd4>)
10003990:	2300      	movs	r3, #0
10003992:	f004 f8d9 	bl	10007b48 <__aeabi_lmul>
10003996:	1c02      	adds	r2, r0, #0
10003998:	1c0b      	adds	r3, r1, #0
1000399a:	1c11      	adds	r1, r2, #0
1000399c:	1c1a      	adds	r2, r3, #0
1000399e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100039a0:	1c1c      	adds	r4, r3, #0
100039a2:	2300      	movs	r3, #0
100039a4:	1c1d      	adds	r5, r3, #0
100039a6:	1c08      	adds	r0, r1, #0
100039a8:	1c11      	adds	r1, r2, #0
100039aa:	1c22      	adds	r2, r4, #0
100039ac:	1c2b      	adds	r3, r5, #0
100039ae:	f004 f8ab 	bl	10007b08 <__aeabi_uldivmod>
100039b2:	1c03      	adds	r3, r0, #0
100039b4:	1c0c      	adds	r4, r1, #0
100039b6:	61bb      	str	r3, [r7, #24]
100039b8:	61fc      	str	r4, [r7, #28]

  return ((uint32_t)singal_period_long_long);
100039ba:	69bb      	ldr	r3, [r7, #24]
}
100039bc:	1c18      	adds	r0, r3, #0
100039be:	46bd      	mov	sp, r7
100039c0:	b00e      	add	sp, #56	; 0x38
100039c2:	bdb0      	pop	{r4, r5, r7, pc}
100039c4:	3b9aca00 	.word	0x3b9aca00

100039c8 <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue>:
#ifdef  CAPTURE_CCU4_USED
/* @brief Retrieves the latest captured timer value from CCU4*/
static CAPTURE_STATUS_t CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue(const XMC_CCU4_SLICE_t * const slice,
                                                                         const XMC_CCU4_SLICE_CAP_REG_SET_t set,
                                                                         uint32_t * const val_ptr)
{
100039c8:	b580      	push	{r7, lr}
100039ca:	b088      	sub	sp, #32
100039cc:	af00      	add	r7, sp, #0
100039ce:	60f8      	str	r0, [r7, #12]
100039d0:	607a      	str	r2, [r7, #4]
100039d2:	230b      	movs	r3, #11
100039d4:	18fb      	adds	r3, r7, r3
100039d6:	1c0a      	adds	r2, r1, #0
100039d8:	701a      	strb	r2, [r3, #0]
              ((set == XMC_CCU4_SLICE_CAP_REG_SET_LOW) || (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)));

  XMC_ASSERT ("CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue:Invalid Extended Capture Mode ",
              ((slice->TC) & CCU4_CC4_TC_ECM_Msk) == 0);

  retval = CAPTURE_STATUS_NEW_VAL_NOT_CAPTURED;
100039da:	231f      	movs	r3, #31
100039dc:	18fb      	adds	r3, r7, r3
100039de:	2202      	movs	r2, #2
100039e0:	701a      	strb	r2, [r3, #0]

  if (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)
100039e2:	230b      	movs	r3, #11
100039e4:	18fb      	adds	r3, r7, r3
100039e6:	781b      	ldrb	r3, [r3, #0]
100039e8:	2b01      	cmp	r3, #1
100039ea:	d120      	bne.n	10003a2e <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x66>
  {
    /* read capture values*/
    *val_ptr = slice->CV[CAPTURE_SLICE_CAP_REGISTER_3];
100039ec:	68fb      	ldr	r3, [r7, #12]
100039ee:	2280      	movs	r2, #128	; 0x80
100039f0:	589a      	ldr	r2, [r3, r2]
100039f2:	687b      	ldr	r3, [r7, #4]
100039f4:	601a      	str	r2, [r3, #0]
    /* check for new data or full Flag*/
    if ((*val_ptr) & CCU4_CC4_CV_FFL_Msk)
100039f6:	687b      	ldr	r3, [r7, #4]
100039f8:	681a      	ldr	r2, [r3, #0]
100039fa:	2380      	movs	r3, #128	; 0x80
100039fc:	035b      	lsls	r3, r3, #13
100039fe:	4013      	ands	r3, r2
10003a00:	d004      	beq.n	10003a0c <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x44>
    {
      retval = CAPTURE_STATUS_SUCCESS;
10003a02:	231f      	movs	r3, #31
10003a04:	18fb      	adds	r3, r7, r3
10003a06:	2200      	movs	r2, #0
10003a08:	701a      	strb	r2, [r3, #0]
10003a0a:	e02e      	b.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
    }
    else
    {
      volatile uint32_t capture_reg_value_low;
      capture_reg_value_low = slice->CV[CAPTURE_SLICE_CAP_REGISTER_2];
10003a0c:	68fb      	ldr	r3, [r7, #12]
10003a0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
10003a10:	61bb      	str	r3, [r7, #24]
      /* check for new data or full Flag*/
      if (capture_reg_value_low & CCU4_CC4_CV_FFL_Msk)
10003a12:	69ba      	ldr	r2, [r7, #24]
10003a14:	2380      	movs	r3, #128	; 0x80
10003a16:	035b      	lsls	r3, r3, #13
10003a18:	4013      	ands	r3, r2
10003a1a:	d007      	beq.n	10003a2c <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x64>
      {
        retval = CAPTURE_STATUS_SUCCESS;
10003a1c:	231f      	movs	r3, #31
10003a1e:	18fb      	adds	r3, r7, r3
10003a20:	2200      	movs	r2, #0
10003a22:	701a      	strb	r2, [r3, #0]
        *val_ptr = capture_reg_value_low;
10003a24:	69ba      	ldr	r2, [r7, #24]
10003a26:	687b      	ldr	r3, [r7, #4]
10003a28:	601a      	str	r2, [r3, #0]
10003a2a:	e01e      	b.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
10003a2c:	e01d      	b.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
    }
  }
  else
  {
    /* read capture values*/
    *val_ptr = slice->CV[CAPTURE_SLICE_CAP_REGISTER_1];
10003a2e:	68fb      	ldr	r3, [r7, #12]
10003a30:	6f9a      	ldr	r2, [r3, #120]	; 0x78
10003a32:	687b      	ldr	r3, [r7, #4]
10003a34:	601a      	str	r2, [r3, #0]
    /* check for new data or full Flag*/
    if ((*val_ptr) & CCU4_CC4_CV_FFL_Msk)
10003a36:	687b      	ldr	r3, [r7, #4]
10003a38:	681a      	ldr	r2, [r3, #0]
10003a3a:	2380      	movs	r3, #128	; 0x80
10003a3c:	035b      	lsls	r3, r3, #13
10003a3e:	4013      	ands	r3, r2
10003a40:	d004      	beq.n	10003a4c <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0x84>
    {
      retval = CAPTURE_STATUS_SUCCESS;
10003a42:	231f      	movs	r3, #31
10003a44:	18fb      	adds	r3, r7, r3
10003a46:	2200      	movs	r2, #0
10003a48:	701a      	strb	r2, [r3, #0]
10003a4a:	e00e      	b.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
    }
    else
    {
      volatile uint32_t capture_reg_value_low;
      capture_reg_value_low = slice->CV[CAPTURE_SLICE_CAP_REGISTER_0];
10003a4c:	68fb      	ldr	r3, [r7, #12]
10003a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
10003a50:	617b      	str	r3, [r7, #20]
      /* check for new data or full Flag*/
      if (capture_reg_value_low & CCU4_CC4_CV_FFL_Msk)
10003a52:	697a      	ldr	r2, [r7, #20]
10003a54:	2380      	movs	r3, #128	; 0x80
10003a56:	035b      	lsls	r3, r3, #13
10003a58:	4013      	ands	r3, r2
10003a5a:	d006      	beq.n	10003a6a <CAPTURE_CCU4_lSLICE_GetLastestCapturedTimerValue+0xa2>
      {
        retval = CAPTURE_STATUS_SUCCESS;
10003a5c:	231f      	movs	r3, #31
10003a5e:	18fb      	adds	r3, r7, r3
10003a60:	2200      	movs	r2, #0
10003a62:	701a      	strb	r2, [r3, #0]
        *val_ptr = capture_reg_value_low;
10003a64:	697a      	ldr	r2, [r7, #20]
10003a66:	687b      	ldr	r3, [r7, #4]
10003a68:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return retval;
10003a6a:	231f      	movs	r3, #31
10003a6c:	18fb      	adds	r3, r7, r3
10003a6e:	781b      	ldrb	r3, [r3, #0]
}
10003a70:	1c18      	adds	r0, r3, #0
10003a72:	46bd      	mov	sp, r7
10003a74:	b008      	add	sp, #32
10003a76:	bd80      	pop	{r7, pc}

10003a78 <XMC_CAN_NODE_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_NODE_SetEventNodePointer(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_POINTER_EVENT_t ptr_event,
    const uint32_t service_request)
{
10003a78:	b580      	push	{r7, lr}
10003a7a:	b084      	sub	sp, #16
10003a7c:	af00      	add	r7, sp, #0
10003a7e:	60f8      	str	r0, [r7, #12]
10003a80:	607a      	str	r2, [r7, #4]
10003a82:	230b      	movs	r3, #11
10003a84:	18fb      	adds	r3, r7, r3
10003a86:	1c0a      	adds	r2, r1, #0
10003a88:	701a      	strb	r2, [r3, #0]
  can_node->NIPR = (uint32_t)((can_node->NIPR) & ~(uint32_t)(CAN_NODE_NIPR_Msk << (uint32_t)ptr_event)) | (service_request << (uint32_t)ptr_event);
10003a8a:	68fb      	ldr	r3, [r7, #12]
10003a8c:	689b      	ldr	r3, [r3, #8]
10003a8e:	220b      	movs	r2, #11
10003a90:	18ba      	adds	r2, r7, r2
10003a92:	7812      	ldrb	r2, [r2, #0]
10003a94:	2107      	movs	r1, #7
10003a96:	4091      	lsls	r1, r2
10003a98:	1c0a      	adds	r2, r1, #0
10003a9a:	43d2      	mvns	r2, r2
10003a9c:	401a      	ands	r2, r3
10003a9e:	230b      	movs	r3, #11
10003aa0:	18fb      	adds	r3, r7, r3
10003aa2:	781b      	ldrb	r3, [r3, #0]
10003aa4:	6879      	ldr	r1, [r7, #4]
10003aa6:	4099      	lsls	r1, r3
10003aa8:	1c0b      	adds	r3, r1, #0
10003aaa:	431a      	orrs	r2, r3
10003aac:	68fb      	ldr	r3, [r7, #12]
10003aae:	609a      	str	r2, [r3, #8]
}
10003ab0:	46bd      	mov	sp, r7
10003ab2:	b004      	add	sp, #16
10003ab4:	bd80      	pop	{r7, pc}
10003ab6:	46c0      	nop			; (mov r8, r8)

10003ab8 <XMC_CAN_NODE_SetReceiveInput>:
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
10003ab8:	b580      	push	{r7, lr}
10003aba:	b082      	sub	sp, #8
10003abc:	af00      	add	r7, sp, #0
10003abe:	6078      	str	r0, [r7, #4]
10003ac0:	1c0a      	adds	r2, r1, #0
10003ac2:	1cfb      	adds	r3, r7, #3
10003ac4:	701a      	strb	r2, [r3, #0]
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
10003ac6:	687b      	ldr	r3, [r7, #4]
10003ac8:	68db      	ldr	r3, [r3, #12]
10003aca:	2207      	movs	r2, #7
10003acc:	4393      	bics	r3, r2
10003ace:	1c1a      	adds	r2, r3, #0
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
10003ad0:	1cfb      	adds	r3, r7, #3
10003ad2:	781b      	ldrb	r3, [r3, #0]
10003ad4:	2107      	movs	r1, #7
10003ad6:	400b      	ands	r3, r1
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
10003ad8:	431a      	orrs	r2, r3
10003ada:	687b      	ldr	r3, [r7, #4]
10003adc:	60da      	str	r2, [r3, #12]
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
}
10003ade:	46bd      	mov	sp, r7
10003ae0:	b002      	add	sp, #8
10003ae2:	bd80      	pop	{r7, pc}

10003ae4 <XMC_CAN_NODE_EnableLoopBack>:
 *  NPCRx can be written only if bit NCRx.CCE is set.
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableLoopBack(XMC_CAN_NODE_t *const can_node)
{
10003ae4:	b580      	push	{r7, lr}
10003ae6:	b082      	sub	sp, #8
10003ae8:	af00      	add	r7, sp, #0
10003aea:	6078      	str	r0, [r7, #4]
  can_node->NPCR |= (uint32_t)CAN_NODE_NPCR_LBM_Msk;
10003aec:	687b      	ldr	r3, [r7, #4]
10003aee:	68db      	ldr	r3, [r3, #12]
10003af0:	2280      	movs	r2, #128	; 0x80
10003af2:	0052      	lsls	r2, r2, #1
10003af4:	431a      	orrs	r2, r3
10003af6:	687b      	ldr	r3, [r7, #4]
10003af8:	60da      	str	r2, [r3, #12]
}
10003afa:	46bd      	mov	sp, r7
10003afc:	b002      	add	sp, #8
10003afe:	bd80      	pop	{r7, pc}

10003b00 <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
10003b00:	b580      	push	{r7, lr}
10003b02:	b082      	sub	sp, #8
10003b04:	af00      	add	r7, sp, #0
10003b06:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
10003b08:	687b      	ldr	r3, [r7, #4]
10003b0a:	681b      	ldr	r3, [r3, #0]
10003b0c:	2240      	movs	r2, #64	; 0x40
10003b0e:	431a      	orrs	r2, r3
10003b10:	687b      	ldr	r3, [r7, #4]
10003b12:	601a      	str	r2, [r3, #0]
}
10003b14:	46bd      	mov	sp, r7
10003b16:	b002      	add	sp, #8
10003b18:	bd80      	pop	{r7, pc}
10003b1a:	46c0      	nop			; (mov r8, r8)

10003b1c <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
10003b1c:	b580      	push	{r7, lr}
10003b1e:	b082      	sub	sp, #8
10003b20:	af00      	add	r7, sp, #0
10003b22:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
10003b24:	687b      	ldr	r3, [r7, #4]
10003b26:	681b      	ldr	r3, [r3, #0]
10003b28:	2240      	movs	r2, #64	; 0x40
10003b2a:	4393      	bics	r3, r2
10003b2c:	1c1a      	adds	r2, r3, #0
10003b2e:	687b      	ldr	r3, [r7, #4]
10003b30:	601a      	str	r2, [r3, #0]
}
10003b32:	46bd      	mov	sp, r7
10003b34:	b002      	add	sp, #8
10003b36:	bd80      	pop	{r7, pc}

10003b38 <XMC_CAN_NODE_SetInitBit>:
 * XMC_CAN_NODE_ResetInitBit()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetInitBit(XMC_CAN_NODE_t *const can_node)
{
10003b38:	b580      	push	{r7, lr}
10003b3a:	b082      	sub	sp, #8
10003b3c:	af00      	add	r7, sp, #0
10003b3e:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_INIT_Msk;
10003b40:	687b      	ldr	r3, [r7, #4]
10003b42:	681b      	ldr	r3, [r3, #0]
10003b44:	2201      	movs	r2, #1
10003b46:	431a      	orrs	r2, r3
10003b48:	687b      	ldr	r3, [r7, #4]
10003b4a:	601a      	str	r2, [r3, #0]
}
10003b4c:	46bd      	mov	sp, r7
10003b4e:	b002      	add	sp, #8
10003b50:	bd80      	pop	{r7, pc}
10003b52:	46c0      	nop			; (mov r8, r8)

10003b54 <XMC_CAN_NODE_ResetInitBit>:
 * \par<b>Related API's:</b><br>
 * XMC_CAN_NODE_SetInitBit()
 *
 */
__STATIC_INLINE void XMC_CAN_NODE_ResetInitBit(XMC_CAN_NODE_t *const can_node)
{
10003b54:	b580      	push	{r7, lr}
10003b56:	b082      	sub	sp, #8
10003b58:	af00      	add	r7, sp, #0
10003b5a:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_INIT_Msk;
10003b5c:	687b      	ldr	r3, [r7, #4]
10003b5e:	681b      	ldr	r3, [r3, #0]
10003b60:	2201      	movs	r2, #1
10003b62:	4393      	bics	r3, r2
10003b64:	1c1a      	adds	r2, r3, #0
10003b66:	687b      	ldr	r3, [r7, #4]
10003b68:	601a      	str	r2, [r3, #0]
}
10003b6a:	46bd      	mov	sp, r7
10003b6c:	b002      	add	sp, #8
10003b6e:	bd80      	pop	{r7, pc}

10003b70 <XMC_CAN_NODE_ReSetAnalyzerMode>:
 * XMC_CAN_NODE_SetAnalyzerMode()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_ReSetAnalyzerMode(XMC_CAN_NODE_t *const can_node)
{
10003b70:	b580      	push	{r7, lr}
10003b72:	b082      	sub	sp, #8
10003b74:	af00      	add	r7, sp, #0
10003b76:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CALM_Msk;
10003b78:	687b      	ldr	r3, [r7, #4]
10003b7a:	681b      	ldr	r3, [r3, #0]
10003b7c:	2280      	movs	r2, #128	; 0x80
10003b7e:	4393      	bics	r3, r2
10003b80:	1c1a      	adds	r2, r3, #0
10003b82:	687b      	ldr	r3, [r7, #4]
10003b84:	601a      	str	r2, [r3, #0]
}
10003b86:	46bd      	mov	sp, r7
10003b88:	b002      	add	sp, #8
10003b8a:	bd80      	pop	{r7, pc}

10003b8c <XMC_CAN_MO_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
10003b8c:	b580      	push	{r7, lr}
10003b8e:	b084      	sub	sp, #16
10003b90:	af00      	add	r7, sp, #0
10003b92:	60f8      	str	r0, [r7, #12]
10003b94:	607a      	str	r2, [r7, #4]
10003b96:	230b      	movs	r3, #11
10003b98:	18fb      	adds	r3, r7, r3
10003b9a:	1c0a      	adds	r2, r1, #0
10003b9c:	701a      	strb	r2, [r3, #0]
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
10003b9e:	68fb      	ldr	r3, [r7, #12]
10003ba0:	681b      	ldr	r3, [r3, #0]
10003ba2:	68fa      	ldr	r2, [r7, #12]
10003ba4:	6812      	ldr	r2, [r2, #0]
10003ba6:	6892      	ldr	r2, [r2, #8]
10003ba8:	210b      	movs	r1, #11
10003baa:	1879      	adds	r1, r7, r1
10003bac:	7809      	ldrb	r1, [r1, #0]
10003bae:	2007      	movs	r0, #7
10003bb0:	4088      	lsls	r0, r1
10003bb2:	1c01      	adds	r1, r0, #0
10003bb4:	43c9      	mvns	r1, r1
10003bb6:	4011      	ands	r1, r2
                              (service_request << (uint32_t)can_mo_ptr_int);
10003bb8:	220b      	movs	r2, #11
10003bba:	18ba      	adds	r2, r7, r2
10003bbc:	7812      	ldrb	r2, [r2, #0]
10003bbe:	6878      	ldr	r0, [r7, #4]
10003bc0:	4090      	lsls	r0, r2
10003bc2:	1c02      	adds	r2, r0, #0

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
10003bc4:	430a      	orrs	r2, r1
10003bc6:	609a      	str	r2, [r3, #8]
                              (service_request << (uint32_t)can_mo_ptr_int);
}
10003bc8:	46bd      	mov	sp, r7
10003bca:	b004      	add	sp, #16
10003bcc:	bd80      	pop	{r7, pc}
10003bce:	46c0      	nop			; (mov r8, r8)

10003bd0 <XMC_CAN_MO_EnableEvent>:
 *
 */

__STATIC_INLINE void XMC_CAN_MO_EnableEvent(const XMC_CAN_MO_t *const can_mo,
    const uint32_t event)
{
10003bd0:	b580      	push	{r7, lr}
10003bd2:	b082      	sub	sp, #8
10003bd4:	af00      	add	r7, sp, #0
10003bd6:	6078      	str	r0, [r7, #4]
10003bd8:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOFCR |= event;
10003bda:	687b      	ldr	r3, [r7, #4]
10003bdc:	681b      	ldr	r3, [r3, #0]
10003bde:	687a      	ldr	r2, [r7, #4]
10003be0:	6812      	ldr	r2, [r2, #0]
10003be2:	6811      	ldr	r1, [r2, #0]
10003be4:	683a      	ldr	r2, [r7, #0]
10003be6:	430a      	orrs	r2, r1
10003be8:	601a      	str	r2, [r3, #0]
}
10003bea:	46bd      	mov	sp, r7
10003bec:	b002      	add	sp, #8
10003bee:	bd80      	pop	{r7, pc}

10003bf0 <CAN_NODE_MO_EnableTxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableTxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
10003bf0:	b580      	push	{r7, lr}
10003bf2:	b082      	sub	sp, #8
10003bf4:	af00      	add	r7, sp, #0
10003bf6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableTxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_TRANSMIT);
10003bf8:	687b      	ldr	r3, [r7, #4]
10003bfa:	681a      	ldr	r2, [r3, #0]
10003bfc:	2380      	movs	r3, #128	; 0x80
10003bfe:	029b      	lsls	r3, r3, #10
10003c00:	1c10      	adds	r0, r2, #0
10003c02:	1c19      	adds	r1, r3, #0
10003c04:	f7ff ffe4 	bl	10003bd0 <XMC_CAN_MO_EnableEvent>
}
10003c08:	46bd      	mov	sp, r7
10003c0a:	b002      	add	sp, #8
10003c0c:	bd80      	pop	{r7, pc}
10003c0e:	46c0      	nop			; (mov r8, r8)

10003c10 <CAN_NODE_MO_EnableRxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableRxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
10003c10:	b580      	push	{r7, lr}
10003c12:	b082      	sub	sp, #8
10003c14:	af00      	add	r7, sp, #0
10003c16:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableRxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_RECEIVE);
10003c18:	687b      	ldr	r3, [r7, #4]
10003c1a:	681a      	ldr	r2, [r3, #0]
10003c1c:	2380      	movs	r3, #128	; 0x80
10003c1e:	025b      	lsls	r3, r3, #9
10003c20:	1c10      	adds	r0, r2, #0
10003c22:	1c19      	adds	r1, r3, #0
10003c24:	f7ff ffd4 	bl	10003bd0 <XMC_CAN_MO_EnableEvent>
}
10003c28:	46bd      	mov	sp, r7
10003c2a:	b002      	add	sp, #8
10003c2c:	bd80      	pop	{r7, pc}
10003c2e:	46c0      	nop			; (mov r8, r8)

10003c30 <CAN_NODE_SetNodeEvents>:
  * @param  handle is a pointer pointing to APP data structure.
  * @return None
  */

static void CAN_NODE_SetNodeEvents(const CAN_NODE_t *handle)
{
10003c30:	b580      	push	{r7, lr}
10003c32:	b084      	sub	sp, #16
10003c34:	af00      	add	r7, sp, #0
10003c36:	6078      	str	r0, [r7, #4]
  uint32_t lnode_event = 0U;
10003c38:	2300      	movs	r3, #0
10003c3a:	60fb      	str	r3, [r7, #12]

  XMC_ASSERT("CAN_NODE_lInit: handle null", handle != NULL);

  CAN_NODE_SetNodePointer(handle); /* set node service pointer */
10003c3c:	687b      	ldr	r3, [r7, #4]
10003c3e:	1c18      	adds	r0, r3, #0
10003c40:	f000 f832 	bl	10003ca8 <CAN_NODE_SetNodePointer>

  if (handle->txok_event_enable == true)
10003c44:	687b      	ldr	r3, [r7, #4]
10003c46:	22a4      	movs	r2, #164	; 0xa4
10003c48:	5c9b      	ldrb	r3, [r3, r2]
10003c4a:	2b00      	cmp	r3, #0
10003c4c:	d003      	beq.n	10003c56 <CAN_NODE_SetNodeEvents+0x26>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_TX_INT;
10003c4e:	68fb      	ldr	r3, [r7, #12]
10003c50:	2202      	movs	r2, #2
10003c52:	4313      	orrs	r3, r2
10003c54:	60fb      	str	r3, [r7, #12]
  }
  if (handle->lec_event_enable == true)
10003c56:	687b      	ldr	r3, [r7, #4]
10003c58:	22a3      	movs	r2, #163	; 0xa3
10003c5a:	5c9b      	ldrb	r3, [r3, r2]
10003c5c:	2b00      	cmp	r3, #0
10003c5e:	d003      	beq.n	10003c68 <CAN_NODE_SetNodeEvents+0x38>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_LEC;
10003c60:	68fb      	ldr	r3, [r7, #12]
10003c62:	2204      	movs	r2, #4
10003c64:	4313      	orrs	r3, r2
10003c66:	60fb      	str	r3, [r7, #12]
  }
  if (handle->alert_event_enable == true)
10003c68:	687b      	ldr	r3, [r7, #4]
10003c6a:	22a5      	movs	r2, #165	; 0xa5
10003c6c:	5c9b      	ldrb	r3, [r3, r2]
10003c6e:	2b00      	cmp	r3, #0
10003c70:	d003      	beq.n	10003c7a <CAN_NODE_SetNodeEvents+0x4a>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_ALERT;
10003c72:	68fb      	ldr	r3, [r7, #12]
10003c74:	2208      	movs	r2, #8
10003c76:	4313      	orrs	r3, r2
10003c78:	60fb      	str	r3, [r7, #12]
  }
  XMC_CAN_NODE_EnableEvent(handle->node_ptr, (XMC_CAN_NODE_EVENT_t)lnode_event);
10003c7a:	687b      	ldr	r3, [r7, #4]
10003c7c:	685a      	ldr	r2, [r3, #4]
10003c7e:	68fb      	ldr	r3, [r7, #12]
10003c80:	1c10      	adds	r0, r2, #0
10003c82:	1c19      	adds	r1, r3, #0
10003c84:	f7fe fa6a 	bl	1000215c <XMC_CAN_NODE_EnableEvent>

  if (handle->framecount_event_enable == true)
10003c88:	687b      	ldr	r3, [r7, #4]
10003c8a:	22a6      	movs	r2, #166	; 0xa6
10003c8c:	5c9b      	ldrb	r3, [r3, r2]
10003c8e:	2b00      	cmp	r3, #0
10003c90:	d007      	beq.n	10003ca2 <CAN_NODE_SetNodeEvents+0x72>
  {
    XMC_CAN_NODE_EnableEvent(handle->node_ptr, XMC_CAN_NODE_EVENT_CFCIE);
10003c92:	687b      	ldr	r3, [r7, #4]
10003c94:	685a      	ldr	r2, [r3, #4]
10003c96:	2380      	movs	r3, #128	; 0x80
10003c98:	03db      	lsls	r3, r3, #15
10003c9a:	1c10      	adds	r0, r2, #0
10003c9c:	1c19      	adds	r1, r3, #0
10003c9e:	f7fe fa5d 	bl	1000215c <XMC_CAN_NODE_EnableEvent>
  }

}
10003ca2:	46bd      	mov	sp, r7
10003ca4:	b004      	add	sp, #16
10003ca6:	bd80      	pop	{r7, pc}

10003ca8 <CAN_NODE_SetNodePointer>:
  * @brief  Function to set the Node event pointer
  *
  */

static void CAN_NODE_SetNodePointer(const CAN_NODE_t *handle)
{
10003ca8:	b580      	push	{r7, lr}
10003caa:	b082      	sub	sp, #8
10003cac:	af00      	add	r7, sp, #0
10003cae:	6078      	str	r0, [r7, #4]

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
10003cb0:	687b      	ldr	r3, [r7, #4]
10003cb2:	6859      	ldr	r1, [r3, #4]
                                                        handle->node_sr_ptr->alert_event_sr);
10003cb4:	687b      	ldr	r3, [r7, #4]
10003cb6:	228c      	movs	r2, #140	; 0x8c
10003cb8:	589b      	ldr	r3, [r3, r2]
10003cba:	781b      	ldrb	r3, [r3, #0]
{

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
10003cbc:	1c08      	adds	r0, r1, #0
10003cbe:	2100      	movs	r1, #0
10003cc0:	1c1a      	adds	r2, r3, #0
10003cc2:	f7ff fed9 	bl	10003a78 <XMC_CAN_NODE_SetEventNodePointer>
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
10003cc6:	687b      	ldr	r3, [r7, #4]
10003cc8:	6859      	ldr	r1, [r3, #4]
                                                         handle->node_sr_ptr->lec_event_sr);
10003cca:	687b      	ldr	r3, [r7, #4]
10003ccc:	228c      	movs	r2, #140	; 0x8c
10003cce:	589b      	ldr	r3, [r3, r2]
10003cd0:	785b      	ldrb	r3, [r3, #1]

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
10003cd2:	1c08      	adds	r0, r1, #0
10003cd4:	2104      	movs	r1, #4
10003cd6:	1c1a      	adds	r2, r3, #0
10003cd8:	f7ff fece 	bl	10003a78 <XMC_CAN_NODE_SetEventNodePointer>
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
10003cdc:	687b      	ldr	r3, [r7, #4]
10003cde:	6859      	ldr	r1, [r3, #4]
                                                               handle->node_sr_ptr->txok_event_sr);
10003ce0:	687b      	ldr	r3, [r7, #4]
10003ce2:	228c      	movs	r2, #140	; 0x8c
10003ce4:	589b      	ldr	r3, [r3, r2]
10003ce6:	789b      	ldrb	r3, [r3, #2]
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
10003ce8:	1c08      	adds	r0, r1, #0
10003cea:	2108      	movs	r1, #8
10003cec:	1c1a      	adds	r2, r3, #0
10003cee:	f7ff fec3 	bl	10003a78 <XMC_CAN_NODE_SetEventNodePointer>
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
10003cf2:	687b      	ldr	r3, [r7, #4]
10003cf4:	6859      	ldr	r1, [r3, #4]
                                                             handle->node_sr_ptr->framecount_event_sr);
10003cf6:	687b      	ldr	r3, [r7, #4]
10003cf8:	228c      	movs	r2, #140	; 0x8c
10003cfa:	589b      	ldr	r3, [r3, r2]
10003cfc:	78db      	ldrb	r3, [r3, #3]
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
10003cfe:	1c08      	adds	r0, r1, #0
10003d00:	210c      	movs	r1, #12
10003d02:	1c1a      	adds	r2, r3, #0
10003d04:	f7ff feb8 	bl	10003a78 <XMC_CAN_NODE_SetEventNodePointer>
                                                             handle->node_sr_ptr->framecount_event_sr);

}
10003d08:	46bd      	mov	sp, r7
10003d0a:	b002      	add	sp, #8
10003d0c:	bd80      	pop	{r7, pc}
10003d0e:	46c0      	nop			; (mov r8, r8)

10003d10 <CAN_NODE_MO_Init>:
  XMC_CAN_NODE_NominalBitTimeConfigure(can_node, can_bit_time);
}

/*  Function to initialize the CAN MO based on UI configuration. */
void CAN_NODE_MO_Init(const CAN_NODE_LMO_t *lmo_ptr)
{
10003d10:	b580      	push	{r7, lr}
10003d12:	b082      	sub	sp, #8
10003d14:	af00      	add	r7, sp, #0
10003d16:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_Init: lmo_ptr null", lmo_ptr != NULL);

  XMC_CAN_MO_Config(lmo_ptr->mo_ptr);
10003d18:	687b      	ldr	r3, [r7, #4]
10003d1a:	681b      	ldr	r3, [r3, #0]
10003d1c:	1c18      	adds	r0, r3, #0
10003d1e:	f7fd ffff 	bl	10001d20 <XMC_CAN_MO_Config>

  if (lmo_ptr->tx_event_enable == true)
10003d22:	687b      	ldr	r3, [r7, #4]
10003d24:	79db      	ldrb	r3, [r3, #7]
10003d26:	2b00      	cmp	r3, #0
10003d28:	d00c      	beq.n	10003d44 <CAN_NODE_MO_Init+0x34>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_TRANSMIT, lmo_ptr->tx_sr);
10003d2a:	687b      	ldr	r3, [r7, #4]
10003d2c:	681a      	ldr	r2, [r3, #0]
10003d2e:	687b      	ldr	r3, [r7, #4]
10003d30:	795b      	ldrb	r3, [r3, #5]
10003d32:	1c10      	adds	r0, r2, #0
10003d34:	2104      	movs	r1, #4
10003d36:	1c1a      	adds	r2, r3, #0
10003d38:	f7ff ff28 	bl	10003b8c <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableTxEvent(lmo_ptr);
10003d3c:	687b      	ldr	r3, [r7, #4]
10003d3e:	1c18      	adds	r0, r3, #0
10003d40:	f7ff ff56 	bl	10003bf0 <CAN_NODE_MO_EnableTxEvent>
  }
  if (lmo_ptr->rx_event_enable == true)
10003d44:	687b      	ldr	r3, [r7, #4]
10003d46:	7a1b      	ldrb	r3, [r3, #8]
10003d48:	2b00      	cmp	r3, #0
10003d4a:	d00c      	beq.n	10003d66 <CAN_NODE_MO_Init+0x56>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_RECEIVE, lmo_ptr->rx_sr);
10003d4c:	687b      	ldr	r3, [r7, #4]
10003d4e:	681a      	ldr	r2, [r3, #0]
10003d50:	687b      	ldr	r3, [r7, #4]
10003d52:	799b      	ldrb	r3, [r3, #6]
10003d54:	1c10      	adds	r0, r2, #0
10003d56:	2100      	movs	r1, #0
10003d58:	1c1a      	adds	r2, r3, #0
10003d5a:	f7ff ff17 	bl	10003b8c <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableRxEvent(lmo_ptr);
10003d5e:	687b      	ldr	r3, [r7, #4]
10003d60:	1c18      	adds	r0, r3, #0
10003d62:	f7ff ff55 	bl	10003c10 <CAN_NODE_MO_EnableRxEvent>
  }

}
10003d66:	46bd      	mov	sp, r7
10003d68:	b002      	add	sp, #8
10003d6a:	bd80      	pop	{r7, pc}

10003d6c <CAN_NODE_MO_Transmit>:

/* Function to transmit the can MO frame.  */
CAN_NODE_STATUS_t CAN_NODE_MO_Transmit(const CAN_NODE_LMO_t *lmo_ptr)
{
10003d6c:	b590      	push	{r4, r7, lr}
10003d6e:	b085      	sub	sp, #20
10003d70:	af00      	add	r7, sp, #0
10003d72:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10003d74:	230f      	movs	r3, #15
10003d76:	18fb      	adds	r3, r7, r3
10003d78:	2200      	movs	r2, #0
10003d7a:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("CAN_NODE_MO_Transmit: lmo_ptr null", lmo_ptr != NULL);

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_Transmit(lmo_ptr->mo_ptr);
10003d7c:	687b      	ldr	r3, [r7, #4]
10003d7e:	681b      	ldr	r3, [r3, #0]
10003d80:	220f      	movs	r2, #15
10003d82:	18bc      	adds	r4, r7, r2
10003d84:	1c18      	adds	r0, r3, #0
10003d86:	f7fe f8ad 	bl	10001ee4 <XMC_CAN_MO_Transmit>
10003d8a:	1c03      	adds	r3, r0, #0
10003d8c:	7023      	strb	r3, [r4, #0]
  return (status);
10003d8e:	230f      	movs	r3, #15
10003d90:	18fb      	adds	r3, r7, r3
10003d92:	781b      	ldrb	r3, [r3, #0]
}
10003d94:	1c18      	adds	r0, r3, #0
10003d96:	46bd      	mov	sp, r7
10003d98:	b005      	add	sp, #20
10003d9a:	bd90      	pop	{r4, r7, pc}

10003d9c <CAN_NODE_MO_Receive>:

/* Function to read the received CAN message from the selected message object. */
CAN_NODE_STATUS_t CAN_NODE_MO_Receive( CAN_NODE_LMO_t *lmo_ptr)
{
10003d9c:	b590      	push	{r4, r7, lr}
10003d9e:	b085      	sub	sp, #20
10003da0:	af00      	add	r7, sp, #0
10003da2:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10003da4:	230f      	movs	r3, #15
10003da6:	18fb      	adds	r3, r7, r3
10003da8:	2200      	movs	r2, #0
10003daa:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("CAN_NODE_MO_Receive: lmo_ptr null", lmo_ptr != NULL);

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_Receive(lmo_ptr->mo_ptr);
10003dac:	687b      	ldr	r3, [r7, #4]
10003dae:	681b      	ldr	r3, [r3, #0]
10003db0:	220f      	movs	r2, #15
10003db2:	18bc      	adds	r4, r7, r2
10003db4:	1c18      	adds	r0, r3, #0
10003db6:	f7fe f8cd 	bl	10001f54 <XMC_CAN_MO_Receive>
10003dba:	1c03      	adds	r3, r0, #0
10003dbc:	7023      	strb	r3, [r4, #0]
  return (status);
10003dbe:	230f      	movs	r3, #15
10003dc0:	18fb      	adds	r3, r7, r3
10003dc2:	781b      	ldrb	r3, [r3, #0]
}
10003dc4:	1c18      	adds	r0, r3, #0
10003dc6:	46bd      	mov	sp, r7
10003dc8:	b005      	add	sp, #20
10003dca:	bd90      	pop	{r4, r7, pc}

10003dcc <CAN_NODE_MO_UpdateData>:
  return (status);
}

/* Function to updates the data for the CAN Message Object. */
CAN_NODE_STATUS_t CAN_NODE_MO_UpdateData(const CAN_NODE_LMO_t *const lmo_ptr, uint8_t *array_data)
{
10003dcc:	b590      	push	{r4, r7, lr}
10003dce:	b085      	sub	sp, #20
10003dd0:	af00      	add	r7, sp, #0
10003dd2:	6078      	str	r0, [r7, #4]
10003dd4:	6039      	str	r1, [r7, #0]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10003dd6:	230f      	movs	r3, #15
10003dd8:	18fb      	adds	r3, r7, r3
10003dda:	2200      	movs	r2, #0
10003ddc:	701a      	strb	r2, [r3, #0]
  uint32_t *data_pointer = (uint32_t*) array_data;
10003dde:	683b      	ldr	r3, [r7, #0]
10003de0:	60bb      	str	r3, [r7, #8]

  XMC_ASSERT("CAN_NODE_MO_UpdateData: lmo_ptr null", lmo_ptr != NULL);

  lmo_ptr->mo_ptr->can_data[0U] = *data_pointer;
10003de2:	687b      	ldr	r3, [r7, #4]
10003de4:	681b      	ldr	r3, [r3, #0]
10003de6:	68ba      	ldr	r2, [r7, #8]
10003de8:	6812      	ldr	r2, [r2, #0]
10003dea:	611a      	str	r2, [r3, #16]
  lmo_ptr->mo_ptr->can_data[1U] = *(data_pointer + 1U);
10003dec:	687b      	ldr	r3, [r7, #4]
10003dee:	681b      	ldr	r3, [r3, #0]
10003df0:	68ba      	ldr	r2, [r7, #8]
10003df2:	6852      	ldr	r2, [r2, #4]
10003df4:	615a      	str	r2, [r3, #20]

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_UpdateData(lmo_ptr->mo_ptr);
10003df6:	687b      	ldr	r3, [r7, #4]
10003df8:	681b      	ldr	r3, [r3, #0]
10003dfa:	220f      	movs	r2, #15
10003dfc:	18bc      	adds	r4, r7, r2
10003dfe:	1c18      	adds	r0, r3, #0
10003e00:	f7fe f82e 	bl	10001e60 <XMC_CAN_MO_UpdateData>
10003e04:	1c03      	adds	r3, r0, #0
10003e06:	7023      	strb	r3, [r4, #0]
  return (status);
10003e08:	230f      	movs	r3, #15
10003e0a:	18fb      	adds	r3, r7, r3
10003e0c:	781b      	ldrb	r3, [r3, #0]
}
10003e0e:	1c18      	adds	r0, r3, #0
10003e10:	46bd      	mov	sp, r7
10003e12:	b005      	add	sp, #20
10003e14:	bd90      	pop	{r4, r7, pc}
10003e16:	46c0      	nop			; (mov r8, r8)

10003e18 <CAN_NODE_Init>:
/*  Function to initialize the CAN node by configuring the baud rate, can bus type (External or internal)
 *  and message objects.
 */

CAN_NODE_STATUS_t CAN_NODE_Init(const CAN_NODE_t* handle)
{
10003e18:	b590      	push	{r4, r7, lr}
10003e1a:	b087      	sub	sp, #28
10003e1c:	af00      	add	r7, sp, #0
10003e1e:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10003e20:	2317      	movs	r3, #23
10003e22:	18fb      	adds	r3, r7, r3
10003e24:	2200      	movs	r2, #0
10003e26:	701a      	strb	r2, [r3, #0]
  uint32_t loop_count;
  const CAN_NODE_LMO_t *lmo_ptr;

  XMC_ASSERT("CAN_NODE_Init: handle null", handle != NULL);

  const CAN_NODE_GPIO_t *const lgpio_ptr = handle->gpio_out;
10003e28:	687b      	ldr	r3, [r7, #4]
10003e2a:	2290      	movs	r2, #144	; 0x90
10003e2c:	589b      	ldr	r3, [r3, r2]
10003e2e:	60fb      	str	r3, [r7, #12]

  /* Initialize the GLOBAL_CAN APP */
  status  = (CAN_NODE_STATUS_t)GLOBAL_CAN_Init(handle->global_ptr);
10003e30:	687b      	ldr	r3, [r7, #4]
10003e32:	681b      	ldr	r3, [r3, #0]
10003e34:	2217      	movs	r2, #23
10003e36:	18bc      	adds	r4, r7, r2
10003e38:	1c18      	adds	r0, r3, #0
10003e3a:	f7ff fa7f 	bl	1000333c <GLOBAL_CAN_Init>
10003e3e:	1c03      	adds	r3, r0, #0
10003e40:	7023      	strb	r3, [r4, #0]

  if (status == CAN_NODE_STATUS_SUCCESS)
10003e42:	2317      	movs	r3, #23
10003e44:	18fb      	adds	r3, r7, r3
10003e46:	781b      	ldrb	r3, [r3, #0]
10003e48:	2b00      	cmp	r3, #0
10003e4a:	d000      	beq.n	10003e4e <CAN_NODE_Init+0x36>
10003e4c:	e085      	b.n	10003f5a <CAN_NODE_Init+0x142>
  {
    /* Initialize the GUI configured values for baud rate to NBTR Reg */
    if (XMC_CAN_NODE_NominalBitTimeConfigureEx(handle->node_ptr, handle->baudrate_config) == XMC_CAN_STATUS_SUCCESS)
10003e4e:	687b      	ldr	r3, [r7, #4]
10003e50:	685a      	ldr	r2, [r3, #4]
10003e52:	687b      	ldr	r3, [r7, #4]
10003e54:	689b      	ldr	r3, [r3, #8]
10003e56:	1c10      	adds	r0, r2, #0
10003e58:	1c19      	adds	r1, r3, #0
10003e5a:	f7fd fdd5 	bl	10001a08 <XMC_CAN_NODE_NominalBitTimeConfigureEx>
10003e5e:	1e03      	subs	r3, r0, #0
10003e60:	d176      	bne.n	10003f50 <CAN_NODE_Init+0x138>
    {
      /* set CCE and INIT bit NCR for node configuration */

      XMC_CAN_NODE_EnableConfigurationChange(handle->node_ptr);
10003e62:	687b      	ldr	r3, [r7, #4]
10003e64:	685b      	ldr	r3, [r3, #4]
10003e66:	1c18      	adds	r0, r3, #0
10003e68:	f7ff fe4a 	bl	10003b00 <XMC_CAN_NODE_EnableConfigurationChange>
      XMC_CAN_NODE_SetInitBit(handle->node_ptr);
10003e6c:	687b      	ldr	r3, [r7, #4]
10003e6e:	685b      	ldr	r3, [r3, #4]
10003e70:	1c18      	adds	r0, r3, #0
10003e72:	f7ff fe61 	bl	10003b38 <XMC_CAN_NODE_SetInitBit>
      XMC_CAN_NODE_ReSetAnalyzerMode(handle->node_ptr);
10003e76:	687b      	ldr	r3, [r7, #4]
10003e78:	685b      	ldr	r3, [r3, #4]
10003e7a:	1c18      	adds	r0, r3, #0
10003e7c:	f7ff fe78 	bl	10003b70 <XMC_CAN_NODE_ReSetAnalyzerMode>

      if (handle->loopback_enable == true) /* Loop back mode enabled */
10003e80:	687b      	ldr	r3, [r7, #4]
10003e82:	22a7      	movs	r2, #167	; 0xa7
10003e84:	5c9b      	ldrb	r3, [r3, r2]
10003e86:	2b00      	cmp	r3, #0
10003e88:	d005      	beq.n	10003e96 <CAN_NODE_Init+0x7e>
      {
        XMC_CAN_NODE_EnableLoopBack(handle->node_ptr);
10003e8a:	687b      	ldr	r3, [r7, #4]
10003e8c:	685b      	ldr	r3, [r3, #4]
10003e8e:	1c18      	adds	r0, r3, #0
10003e90:	f7ff fe28 	bl	10003ae4 <XMC_CAN_NODE_EnableLoopBack>
10003e94:	e016      	b.n	10003ec4 <CAN_NODE_Init+0xac>
      }
      else
      {
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
10003e96:	687b      	ldr	r3, [r7, #4]
10003e98:	2298      	movs	r2, #152	; 0x98
10003e9a:	589b      	ldr	r3, [r3, r2]
10003e9c:	6818      	ldr	r0, [r3, #0]
10003e9e:	687b      	ldr	r3, [r7, #4]
10003ea0:	2298      	movs	r2, #152	; 0x98
10003ea2:	589b      	ldr	r3, [r3, r2]
10003ea4:	7919      	ldrb	r1, [r3, #4]
10003ea6:	687b      	ldr	r3, [r7, #4]
10003ea8:	229c      	movs	r2, #156	; 0x9c
10003eaa:	589b      	ldr	r3, [r3, r2]
10003eac:	1c1a      	adds	r2, r3, #0
10003eae:	f7fd f973 	bl	10001198 <XMC_GPIO_Init>
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
10003eb2:	687b      	ldr	r3, [r7, #4]
10003eb4:	6859      	ldr	r1, [r3, #4]
10003eb6:	687b      	ldr	r3, [r7, #4]
10003eb8:	22a0      	movs	r2, #160	; 0xa0
10003eba:	5c9b      	ldrb	r3, [r3, r2]
10003ebc:	1c08      	adds	r0, r1, #0
10003ebe:	1c19      	adds	r1, r3, #0
10003ec0:	f7ff fdfa 	bl	10003ab8 <XMC_CAN_NODE_SetReceiveInput>
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */
10003ec4:	687b      	ldr	r3, [r7, #4]
10003ec6:	1c18      	adds	r0, r3, #0
10003ec8:	f7ff feb2 	bl	10003c30 <CAN_NODE_SetNodeEvents>

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
10003ecc:	2300      	movs	r3, #0
10003ece:	613b      	str	r3, [r7, #16]
10003ed0:	e01a      	b.n	10003f08 <CAN_NODE_Init+0xf0>
      {
        lmo_ptr = handle->lmobj_ptr[loop_count];
10003ed2:	687a      	ldr	r2, [r7, #4]
10003ed4:	693b      	ldr	r3, [r7, #16]
10003ed6:	3302      	adds	r3, #2
10003ed8:	009b      	lsls	r3, r3, #2
10003eda:	18d3      	adds	r3, r2, r3
10003edc:	685b      	ldr	r3, [r3, #4]
10003ede:	60bb      	str	r3, [r7, #8]
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
10003ee0:	687b      	ldr	r3, [r7, #4]
10003ee2:	681b      	ldr	r3, [r3, #0]
10003ee4:	6859      	ldr	r1, [r3, #4]
10003ee6:	687b      	ldr	r3, [r7, #4]
10003ee8:	22a1      	movs	r2, #161	; 0xa1
10003eea:	5c9a      	ldrb	r2, [r3, r2]
10003eec:	68bb      	ldr	r3, [r7, #8]
10003eee:	791b      	ldrb	r3, [r3, #4]
10003ef0:	1c08      	adds	r0, r1, #0
10003ef2:	1c11      	adds	r1, r2, #0
10003ef4:	1c1a      	adds	r2, r3, #0
10003ef6:	f7fd fe35 	bl	10001b64 <XMC_CAN_AllocateMOtoNodeList>
        CAN_NODE_MO_Init(lmo_ptr);
10003efa:	68bb      	ldr	r3, [r7, #8]
10003efc:	1c18      	adds	r0, r3, #0
10003efe:	f7ff ff07 	bl	10003d10 <CAN_NODE_MO_Init>
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
10003f02:	693b      	ldr	r3, [r7, #16]
10003f04:	3301      	adds	r3, #1
10003f06:	613b      	str	r3, [r7, #16]
10003f08:	687b      	ldr	r3, [r7, #4]
10003f0a:	22a2      	movs	r2, #162	; 0xa2
10003f0c:	5c9b      	ldrb	r3, [r3, r2]
10003f0e:	1e1a      	subs	r2, r3, #0
10003f10:	693b      	ldr	r3, [r7, #16]
10003f12:	429a      	cmp	r2, r3
10003f14:	d8dd      	bhi.n	10003ed2 <CAN_NODE_Init+0xba>
        lmo_ptr = handle->lmobj_ptr[loop_count];
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
        CAN_NODE_MO_Init(lmo_ptr);
      }
      /* reset CCE and INIT bit NCR for node configuration */
      XMC_CAN_NODE_DisableConfigurationChange(handle->node_ptr);
10003f16:	687b      	ldr	r3, [r7, #4]
10003f18:	685b      	ldr	r3, [r3, #4]
10003f1a:	1c18      	adds	r0, r3, #0
10003f1c:	f7ff fdfe 	bl	10003b1c <XMC_CAN_NODE_DisableConfigurationChange>
      XMC_CAN_NODE_ResetInitBit(handle->node_ptr);
10003f20:	687b      	ldr	r3, [r7, #4]
10003f22:	685b      	ldr	r3, [r3, #4]
10003f24:	1c18      	adds	r0, r3, #0
10003f26:	f7ff fe15 	bl	10003b54 <XMC_CAN_NODE_ResetInitBit>
      if (handle->loopback_enable == false)
10003f2a:	687b      	ldr	r3, [r7, #4]
10003f2c:	22a7      	movs	r2, #167	; 0xa7
10003f2e:	5c9b      	ldrb	r3, [r3, r2]
10003f30:	2201      	movs	r2, #1
10003f32:	4053      	eors	r3, r2
10003f34:	b2db      	uxtb	r3, r3
10003f36:	2b00      	cmp	r3, #0
10003f38:	d013      	beq.n	10003f62 <CAN_NODE_Init+0x14a>
      {
        /* CAN transmit pin configuration */
        XMC_GPIO_Init(lgpio_ptr->port, lgpio_ptr->pin, handle->gpio_out_config);
10003f3a:	68fb      	ldr	r3, [r7, #12]
10003f3c:	6818      	ldr	r0, [r3, #0]
10003f3e:	68fb      	ldr	r3, [r7, #12]
10003f40:	7919      	ldrb	r1, [r3, #4]
10003f42:	687b      	ldr	r3, [r7, #4]
10003f44:	2294      	movs	r2, #148	; 0x94
10003f46:	589b      	ldr	r3, [r3, r2]
10003f48:	1c1a      	adds	r2, r3, #0
10003f4a:	f7fd f925 	bl	10001198 <XMC_GPIO_Init>
10003f4e:	e008      	b.n	10003f62 <CAN_NODE_Init+0x14a>
      }
    }
    else
    {
      status = CAN_NODE_STATUS_FAILURE;
10003f50:	2317      	movs	r3, #23
10003f52:	18fb      	adds	r3, r7, r3
10003f54:	2201      	movs	r2, #1
10003f56:	701a      	strb	r2, [r3, #0]
10003f58:	e003      	b.n	10003f62 <CAN_NODE_Init+0x14a>
    }
  }
  else
  {
    status = CAN_NODE_STATUS_FAILURE;
10003f5a:	2317      	movs	r3, #23
10003f5c:	18fb      	adds	r3, r7, r3
10003f5e:	2201      	movs	r2, #1
10003f60:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10003f62:	2317      	movs	r3, #23
10003f64:	18fb      	adds	r3, r7, r3
10003f66:	781b      	ldrb	r3, [r3, #0]
}
10003f68:	1c18      	adds	r0, r3, #0
10003f6a:	46bd      	mov	sp, r7
10003f6c:	b007      	add	sp, #28
10003f6e:	bd90      	pop	{r4, r7, pc}

10003f70 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
10003f70:	b590      	push	{r4, r7, lr}
10003f72:	b083      	sub	sp, #12
10003f74:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
10003f76:	1dfb      	adds	r3, r7, #7
10003f78:	2200      	movs	r2, #0
10003f7a:	701a      	strb	r2, [r3, #0]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC1_Init(&CLOCK_XMC1_0);
10003f7c:	1dfc      	adds	r4, r7, #7
10003f7e:	4b8a      	ldr	r3, [pc, #552]	; (100041a8 <DAVE_Init+0x238>)
10003f80:	1c18      	adds	r0, r3, #0
10003f82:	f7ff fa2f 	bl	100033e4 <CLOCK_XMC1_Init>
10003f86:	1c03      	adds	r3, r0, #0
10003f88:	7023      	strb	r3, [r4, #0]

  if (init_status == DAVE_STATUS_SUCCESS)
10003f8a:	1dfb      	adds	r3, r7, #7
10003f8c:	781b      	ldrb	r3, [r3, #0]
10003f8e:	2b00      	cmp	r3, #0
10003f90:	d106      	bne.n	10003fa0 <DAVE_Init+0x30>
  {
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_0 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_0); 
10003f92:	1dfc      	adds	r4, r7, #7
10003f94:	4b85      	ldr	r3, [pc, #532]	; (100041ac <DAVE_Init+0x23c>)
10003f96:	1c18      	adds	r0, r3, #0
10003f98:	f7ff ff3e 	bl	10003e18 <CAN_NODE_Init>
10003f9c:	1c03      	adds	r3, r0, #0
10003f9e:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003fa0:	1dfb      	adds	r3, r7, #7
10003fa2:	781b      	ldrb	r3, [r3, #0]
10003fa4:	2b00      	cmp	r3, #0
10003fa6:	d106      	bne.n	10003fb6 <DAVE_Init+0x46>
  {
	 /**  Initialization of INTERRUPT APP instance CAN_RX_ULTRASONIC */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&CAN_RX_ULTRASONIC); 
10003fa8:	1dfc      	adds	r4, r7, #7
10003faa:	4b81      	ldr	r3, [pc, #516]	; (100041b0 <DAVE_Init+0x240>)
10003fac:	1c18      	adds	r0, r3, #0
10003fae:	f7ff f85d 	bl	1000306c <INTERRUPT_Init>
10003fb2:	1c03      	adds	r3, r0, #0
10003fb4:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003fb6:	1dfb      	adds	r3, r7, #7
10003fb8:	781b      	ldrb	r3, [r3, #0]
10003fba:	2b00      	cmp	r3, #0
10003fbc:	d106      	bne.n	10003fcc <DAVE_Init+0x5c>
  {
	 /**  Initialization of PWM APP instance PWM_servo_fl */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_servo_fl); 
10003fbe:	1dfc      	adds	r4, r7, #7
10003fc0:	4b7c      	ldr	r3, [pc, #496]	; (100041b4 <DAVE_Init+0x244>)
10003fc2:	1c18      	adds	r0, r3, #0
10003fc4:	f7fe fe8c 	bl	10002ce0 <PWM_Init>
10003fc8:	1c03      	adds	r3, r0, #0
10003fca:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003fcc:	1dfb      	adds	r3, r7, #7
10003fce:	781b      	ldrb	r3, [r3, #0]
10003fd0:	2b00      	cmp	r3, #0
10003fd2:	d106      	bne.n	10003fe2 <DAVE_Init+0x72>
  {
	 /**  Initialization of PWM APP instance PWM_servo_fr */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_servo_fr); 
10003fd4:	1dfc      	adds	r4, r7, #7
10003fd6:	4b78      	ldr	r3, [pc, #480]	; (100041b8 <DAVE_Init+0x248>)
10003fd8:	1c18      	adds	r0, r3, #0
10003fda:	f7fe fe81 	bl	10002ce0 <PWM_Init>
10003fde:	1c03      	adds	r3, r0, #0
10003fe0:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003fe2:	1dfb      	adds	r3, r7, #7
10003fe4:	781b      	ldrb	r3, [r3, #0]
10003fe6:	2b00      	cmp	r3, #0
10003fe8:	d106      	bne.n	10003ff8 <DAVE_Init+0x88>
  {
	 /**  Initialization of PWM APP instance PWM_servo_rl */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_servo_rl); 
10003fea:	1dfc      	adds	r4, r7, #7
10003fec:	4b73      	ldr	r3, [pc, #460]	; (100041bc <DAVE_Init+0x24c>)
10003fee:	1c18      	adds	r0, r3, #0
10003ff0:	f7fe fe76 	bl	10002ce0 <PWM_Init>
10003ff4:	1c03      	adds	r3, r0, #0
10003ff6:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10003ff8:	1dfb      	adds	r3, r7, #7
10003ffa:	781b      	ldrb	r3, [r3, #0]
10003ffc:	2b00      	cmp	r3, #0
10003ffe:	d106      	bne.n	1000400e <DAVE_Init+0x9e>
  {
	 /**  Initialization of PWM APP instance PWM_servo_rr */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_servo_rr); 
10004000:	1dfc      	adds	r4, r7, #7
10004002:	4b6f      	ldr	r3, [pc, #444]	; (100041c0 <DAVE_Init+0x250>)
10004004:	1c18      	adds	r0, r3, #0
10004006:	f7fe fe6b 	bl	10002ce0 <PWM_Init>
1000400a:	1c03      	adds	r3, r0, #0
1000400c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000400e:	1dfb      	adds	r3, r7, #7
10004010:	781b      	ldrb	r3, [r3, #0]
10004012:	2b00      	cmp	r3, #0
10004014:	d106      	bne.n	10004024 <DAVE_Init+0xb4>
  {
	 /**  Initialization of TIMER APP instance TIMER_10us */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_10us); 
10004016:	1dfc      	adds	r4, r7, #7
10004018:	4b6a      	ldr	r3, [pc, #424]	; (100041c4 <DAVE_Init+0x254>)
1000401a:	1c18      	adds	r0, r3, #0
1000401c:	f7fe fc70 	bl	10002900 <TIMER_Init>
10004020:	1c03      	adds	r3, r0, #0
10004022:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004024:	1dfb      	adds	r3, r7, #7
10004026:	781b      	ldrb	r3, [r3, #0]
10004028:	2b00      	cmp	r3, #0
1000402a:	d106      	bne.n	1000403a <DAVE_Init+0xca>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_TIMER_10us */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_TIMER_10us); 
1000402c:	1dfc      	adds	r4, r7, #7
1000402e:	4b66      	ldr	r3, [pc, #408]	; (100041c8 <DAVE_Init+0x258>)
10004030:	1c18      	adds	r0, r3, #0
10004032:	f7ff f81b 	bl	1000306c <INTERRUPT_Init>
10004036:	1c03      	adds	r3, r0, #0
10004038:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000403a:	1dfb      	adds	r3, r7, #7
1000403c:	781b      	ldrb	r3, [r3, #0]
1000403e:	2b00      	cmp	r3, #0
10004040:	d106      	bne.n	10004050 <DAVE_Init+0xe0>
  {
	 /**  Initialization of CAPTURE APP instance CAPTURE_RC_Steering */
	 init_status = (DAVE_STATUS_t)CAPTURE_Init(&CAPTURE_RC_Steering); 
10004042:	1dfc      	adds	r4, r7, #7
10004044:	4b61      	ldr	r3, [pc, #388]	; (100041cc <DAVE_Init+0x25c>)
10004046:	1c18      	adds	r0, r3, #0
10004048:	f7ff fa6c 	bl	10003524 <CAPTURE_Init>
1000404c:	1c03      	adds	r3, r0, #0
1000404e:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004050:	1dfb      	adds	r3, r7, #7
10004052:	781b      	ldrb	r3, [r3, #0]
10004054:	2b00      	cmp	r3, #0
10004056:	d106      	bne.n	10004066 <DAVE_Init+0xf6>
  {
	 /**  Initialization of CAPTURE APP instance CAPTURE_RC_Speed */
	 init_status = (DAVE_STATUS_t)CAPTURE_Init(&CAPTURE_RC_Speed); 
10004058:	1dfc      	adds	r4, r7, #7
1000405a:	4b5d      	ldr	r3, [pc, #372]	; (100041d0 <DAVE_Init+0x260>)
1000405c:	1c18      	adds	r0, r3, #0
1000405e:	f7ff fa61 	bl	10003524 <CAPTURE_Init>
10004062:	1c03      	adds	r3, r0, #0
10004064:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004066:	1dfb      	adds	r3, r7, #7
10004068:	781b      	ldrb	r3, [r3, #0]
1000406a:	2b00      	cmp	r3, #0
1000406c:	d106      	bne.n	1000407c <DAVE_Init+0x10c>
  {
	 /**  Initialization of DIGITAL_IO APP instance RC_no_data_LED */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&RC_no_data_LED); 
1000406e:	1dfc      	adds	r4, r7, #7
10004070:	4b58      	ldr	r3, [pc, #352]	; (100041d4 <DAVE_Init+0x264>)
10004072:	1c18      	adds	r0, r3, #0
10004074:	f7ff f98a 	bl	1000338c <DIGITAL_IO_Init>
10004078:	1c03      	adds	r3, r0, #0
1000407a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000407c:	1dfb      	adds	r3, r7, #7
1000407e:	781b      	ldrb	r3, [r3, #0]
10004080:	2b00      	cmp	r3, #0
10004082:	d106      	bne.n	10004092 <DAVE_Init+0x122>
  {
	 /**  Initialization of TIMER APP instance TIMER_CONTROL */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_CONTROL); 
10004084:	1dfc      	adds	r4, r7, #7
10004086:	4b54      	ldr	r3, [pc, #336]	; (100041d8 <DAVE_Init+0x268>)
10004088:	1c18      	adds	r0, r3, #0
1000408a:	f7fe fc39 	bl	10002900 <TIMER_Init>
1000408e:	1c03      	adds	r3, r0, #0
10004090:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004092:	1dfb      	adds	r3, r7, #7
10004094:	781b      	ldrb	r3, [r3, #0]
10004096:	2b00      	cmp	r3, #0
10004098:	d106      	bne.n	100040a8 <DAVE_Init+0x138>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_TIMER_CONTROL */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_TIMER_CONTROL); 
1000409a:	1dfc      	adds	r4, r7, #7
1000409c:	4b4f      	ldr	r3, [pc, #316]	; (100041dc <DAVE_Init+0x26c>)
1000409e:	1c18      	adds	r0, r3, #0
100040a0:	f7fe ffe4 	bl	1000306c <INTERRUPT_Init>
100040a4:	1c03      	adds	r3, r0, #0
100040a6:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100040a8:	1dfb      	adds	r3, r7, #7
100040aa:	781b      	ldrb	r3, [r3, #0]
100040ac:	2b00      	cmp	r3, #0
100040ae:	d106      	bne.n	100040be <DAVE_Init+0x14e>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance RC_Connected */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&RC_Connected); 
100040b0:	1dfc      	adds	r4, r7, #7
100040b2:	4b4b      	ldr	r3, [pc, #300]	; (100041e0 <DAVE_Init+0x270>)
100040b4:	1c18      	adds	r0, r3, #0
100040b6:	f7fe fefd 	bl	10002eb4 <PIN_INTERRUPT_Init>
100040ba:	1c03      	adds	r3, r0, #0
100040bc:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100040be:	1dfb      	adds	r3, r7, #7
100040c0:	781b      	ldrb	r3, [r3, #0]
100040c2:	2b00      	cmp	r3, #0
100040c4:	d106      	bne.n	100040d4 <DAVE_Init+0x164>
  {
	 /**  Initialization of DIGITAL_IO APP instance CALC_TIME_INDICATOR */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CALC_TIME_INDICATOR); 
100040c6:	1dfc      	adds	r4, r7, #7
100040c8:	4b46      	ldr	r3, [pc, #280]	; (100041e4 <DAVE_Init+0x274>)
100040ca:	1c18      	adds	r0, r3, #0
100040cc:	f7ff f95e 	bl	1000338c <DIGITAL_IO_Init>
100040d0:	1c03      	adds	r3, r0, #0
100040d2:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100040d4:	1dfb      	adds	r3, r7, #7
100040d6:	781b      	ldrb	r3, [r3, #0]
100040d8:	2b00      	cmp	r3, #0
100040da:	d106      	bne.n	100040ea <DAVE_Init+0x17a>
  {
	 /**  Initialization of DIGITAL_IO APP instance MODE_001 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MODE_001); 
100040dc:	1dfc      	adds	r4, r7, #7
100040de:	4b42      	ldr	r3, [pc, #264]	; (100041e8 <DAVE_Init+0x278>)
100040e0:	1c18      	adds	r0, r3, #0
100040e2:	f7ff f953 	bl	1000338c <DIGITAL_IO_Init>
100040e6:	1c03      	adds	r3, r0, #0
100040e8:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100040ea:	1dfb      	adds	r3, r7, #7
100040ec:	781b      	ldrb	r3, [r3, #0]
100040ee:	2b00      	cmp	r3, #0
100040f0:	d106      	bne.n	10004100 <DAVE_Init+0x190>
  {
	 /**  Initialization of DIGITAL_IO APP instance MODE_010 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MODE_010); 
100040f2:	1dfc      	adds	r4, r7, #7
100040f4:	4b3d      	ldr	r3, [pc, #244]	; (100041ec <DAVE_Init+0x27c>)
100040f6:	1c18      	adds	r0, r3, #0
100040f8:	f7ff f948 	bl	1000338c <DIGITAL_IO_Init>
100040fc:	1c03      	adds	r3, r0, #0
100040fe:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004100:	1dfb      	adds	r3, r7, #7
10004102:	781b      	ldrb	r3, [r3, #0]
10004104:	2b00      	cmp	r3, #0
10004106:	d106      	bne.n	10004116 <DAVE_Init+0x1a6>
  {
	 /**  Initialization of DIGITAL_IO APP instance MODE_100 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&MODE_100); 
10004108:	1dfc      	adds	r4, r7, #7
1000410a:	4b39      	ldr	r3, [pc, #228]	; (100041f0 <DAVE_Init+0x280>)
1000410c:	1c18      	adds	r0, r3, #0
1000410e:	f7ff f93d 	bl	1000338c <DIGITAL_IO_Init>
10004112:	1c03      	adds	r3, r0, #0
10004114:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004116:	1dfb      	adds	r3, r7, #7
10004118:	781b      	ldrb	r3, [r3, #0]
1000411a:	2b00      	cmp	r3, #0
1000411c:	d106      	bne.n	1000412c <DAVE_Init+0x1bc>
  {
	 /**  Initialization of WATCHDOG APP instance WATCHDOG_0 */
	 init_status = (DAVE_STATUS_t)WATCHDOG_Init(&WATCHDOG_0); 
1000411e:	1dfc      	adds	r4, r7, #7
10004120:	4b34      	ldr	r3, [pc, #208]	; (100041f4 <DAVE_Init+0x284>)
10004122:	1c18      	adds	r0, r3, #0
10004124:	f7fe fb28 	bl	10002778 <WATCHDOG_Init>
10004128:	1c03      	adds	r3, r0, #0
1000412a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000412c:	1dfb      	adds	r3, r7, #7
1000412e:	781b      	ldrb	r3, [r3, #0]
10004130:	2b00      	cmp	r3, #0
10004132:	d106      	bne.n	10004142 <DAVE_Init+0x1d2>
  {
	 /**  Initialization of DIGITAL_IO APP instance WATCHDOG_LED_BLUE */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&WATCHDOG_LED_BLUE); 
10004134:	1dfc      	adds	r4, r7, #7
10004136:	4b30      	ldr	r3, [pc, #192]	; (100041f8 <DAVE_Init+0x288>)
10004138:	1c18      	adds	r0, r3, #0
1000413a:	f7ff f927 	bl	1000338c <DIGITAL_IO_Init>
1000413e:	1c03      	adds	r3, r0, #0
10004140:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004142:	1dfb      	adds	r3, r7, #7
10004144:	781b      	ldrb	r3, [r3, #0]
10004146:	2b00      	cmp	r3, #0
10004148:	d106      	bne.n	10004158 <DAVE_Init+0x1e8>
  {
	 /**  Initialization of INTERRUPT APP instance CAN_RX_INVERTER */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&CAN_RX_INVERTER); 
1000414a:	1dfc      	adds	r4, r7, #7
1000414c:	4b2b      	ldr	r3, [pc, #172]	; (100041fc <DAVE_Init+0x28c>)
1000414e:	1c18      	adds	r0, r3, #0
10004150:	f7fe ff8c 	bl	1000306c <INTERRUPT_Init>
10004154:	1c03      	adds	r3, r0, #0
10004156:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004158:	1dfb      	adds	r3, r7, #7
1000415a:	781b      	ldrb	r3, [r3, #0]
1000415c:	2b00      	cmp	r3, #0
1000415e:	d106      	bne.n	1000416e <DAVE_Init+0x1fe>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance RC_AUX1 */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&RC_AUX1); 
10004160:	1dfc      	adds	r4, r7, #7
10004162:	4b27      	ldr	r3, [pc, #156]	; (10004200 <DAVE_Init+0x290>)
10004164:	1c18      	adds	r0, r3, #0
10004166:	f7fe fea5 	bl	10002eb4 <PIN_INTERRUPT_Init>
1000416a:	1c03      	adds	r3, r0, #0
1000416c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000416e:	1dfb      	adds	r3, r7, #7
10004170:	781b      	ldrb	r3, [r3, #0]
10004172:	2b00      	cmp	r3, #0
10004174:	d106      	bne.n	10004184 <DAVE_Init+0x214>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED_CAN_ERROR */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED_CAN_ERROR); 
10004176:	1dfc      	adds	r4, r7, #7
10004178:	4b22      	ldr	r3, [pc, #136]	; (10004204 <DAVE_Init+0x294>)
1000417a:	1c18      	adds	r0, r3, #0
1000417c:	f7ff f906 	bl	1000338c <DIGITAL_IO_Init>
10004180:	1c03      	adds	r3, r0, #0
10004182:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10004184:	1dfb      	adds	r3, r7, #7
10004186:	781b      	ldrb	r3, [r3, #0]
10004188:	2b00      	cmp	r3, #0
1000418a:	d106      	bne.n	1000419a <DAVE_Init+0x22a>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED_COLLISION_AVOID */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED_COLLISION_AVOID); 
1000418c:	1dfc      	adds	r4, r7, #7
1000418e:	4b1e      	ldr	r3, [pc, #120]	; (10004208 <DAVE_Init+0x298>)
10004190:	1c18      	adds	r0, r3, #0
10004192:	f7ff f8fb 	bl	1000338c <DIGITAL_IO_Init>
10004196:	1c03      	adds	r3, r0, #0
10004198:	7023      	strb	r3, [r4, #0]
   }  
  return init_status;
1000419a:	1dfb      	adds	r3, r7, #7
1000419c:	781b      	ldrb	r3, [r3, #0]
} /**  End of function DAVE_Init */
1000419e:	1c18      	adds	r0, r3, #0
100041a0:	46bd      	mov	sp, r7
100041a2:	b003      	add	sp, #12
100041a4:	bd90      	pop	{r4, r7, pc}
100041a6:	46c0      	nop			; (mov r8, r8)
100041a8:	20000974 	.word	0x20000974
100041ac:	1000ad38 	.word	0x1000ad38
100041b0:	1000abbc 	.word	0x1000abbc
100041b4:	200005dc 	.word	0x200005dc
100041b8:	20000610 	.word	0x20000610
100041bc:	20000644 	.word	0x20000644
100041c0:	20000678 	.word	0x20000678
100041c4:	20000584 	.word	0x20000584
100041c8:	1000abc4 	.word	0x1000abc4
100041cc:	200006e0 	.word	0x200006e0
100041d0:	20000714 	.word	0x20000714
100041d4:	1000abe4 	.word	0x1000abe4
100041d8:	200005b4 	.word	0x200005b4
100041dc:	1000abcc 	.word	0x1000abcc
100041e0:	1000ab7c 	.word	0x1000ab7c
100041e4:	1000abf4 	.word	0x1000abf4
100041e8:	1000ac04 	.word	0x1000ac04
100041ec:	1000ac14 	.word	0x1000ac14
100041f0:	1000ac24 	.word	0x1000ac24
100041f4:	20000574 	.word	0x20000574
100041f8:	1000ac34 	.word	0x1000ac34
100041fc:	1000abd4 	.word	0x1000abd4
10004200:	1000ab9c 	.word	0x1000ab9c
10004204:	1000ac44 	.word	0x1000ac44
10004208:	1000ac54 	.word	0x1000ac54

1000420c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000420c:	b580      	push	{r7, lr}
1000420e:	b082      	sub	sp, #8
10004210:	af00      	add	r7, sp, #0
10004212:	6078      	str	r0, [r7, #4]
10004214:	1c0a      	adds	r2, r1, #0
10004216:	1cfb      	adds	r3, r7, #3
10004218:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
1000421a:	1cfb      	adds	r3, r7, #3
1000421c:	781b      	ldrb	r3, [r3, #0]
1000421e:	2201      	movs	r2, #1
10004220:	409a      	lsls	r2, r3
10004222:	687b      	ldr	r3, [r7, #4]
10004224:	605a      	str	r2, [r3, #4]
}
10004226:	46bd      	mov	sp, r7
10004228:	b002      	add	sp, #8
1000422a:	bd80      	pop	{r7, pc}

1000422c <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000422c:	b580      	push	{r7, lr}
1000422e:	b082      	sub	sp, #8
10004230:	af00      	add	r7, sp, #0
10004232:	6078      	str	r0, [r7, #4]
10004234:	1c0a      	adds	r2, r1, #0
10004236:	1cfb      	adds	r3, r7, #3
10004238:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
1000423a:	1cfb      	adds	r3, r7, #3
1000423c:	781b      	ldrb	r3, [r3, #0]
1000423e:	2280      	movs	r2, #128	; 0x80
10004240:	0252      	lsls	r2, r2, #9
10004242:	409a      	lsls	r2, r3
10004244:	687b      	ldr	r3, [r7, #4]
10004246:	605a      	str	r2, [r3, #4]
}
10004248:	46bd      	mov	sp, r7
1000424a:	b002      	add	sp, #8
1000424c:	bd80      	pop	{r7, pc}
1000424e:	46c0      	nop			; (mov r8, r8)

10004250 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
10004250:	b580      	push	{r7, lr}
10004252:	b082      	sub	sp, #8
10004254:	af00      	add	r7, sp, #0
10004256:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
10004258:	687b      	ldr	r3, [r7, #4]
1000425a:	681a      	ldr	r2, [r3, #0]
1000425c:	687b      	ldr	r3, [r7, #4]
1000425e:	7b1b      	ldrb	r3, [r3, #12]
10004260:	1c10      	adds	r0, r2, #0
10004262:	1c19      	adds	r1, r3, #0
10004264:	f7ff ffd2 	bl	1000420c <XMC_GPIO_SetOutputHigh>
}
10004268:	46bd      	mov	sp, r7
1000426a:	b002      	add	sp, #8
1000426c:	bd80      	pop	{r7, pc}
1000426e:	46c0      	nop			; (mov r8, r8)

10004270 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10004270:	b580      	push	{r7, lr}
10004272:	b082      	sub	sp, #8
10004274:	af00      	add	r7, sp, #0
10004276:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10004278:	687b      	ldr	r3, [r7, #4]
1000427a:	681a      	ldr	r2, [r3, #0]
1000427c:	687b      	ldr	r3, [r7, #4]
1000427e:	7b1b      	ldrb	r3, [r3, #12]
10004280:	1c10      	adds	r0, r2, #0
10004282:	1c19      	adds	r1, r3, #0
10004284:	f7ff ffd2 	bl	1000422c <XMC_GPIO_SetOutputLow>
}
10004288:	46bd      	mov	sp, r7
1000428a:	b002      	add	sp, #8
1000428c:	bd80      	pop	{r7, pc}
1000428e:	46c0      	nop			; (mov r8, r8)

10004290 <XMC_WDT_Service>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_GetCounter(), XMC_WDT_SetWindowBounds(), XMC_WDT_SetServicePulseWidth()
 */
__STATIC_INLINE void XMC_WDT_Service(void)
{
10004290:	b580      	push	{r7, lr}
10004292:	af00      	add	r7, sp, #0
  WDT->SRV = XMC_WDT_MAGIC_WORD;
10004294:	4b02      	ldr	r3, [pc, #8]	; (100042a0 <XMC_WDT_Service+0x10>)
10004296:	4a03      	ldr	r2, [pc, #12]	; (100042a4 <XMC_WDT_Service+0x14>)
10004298:	609a      	str	r2, [r3, #8]
}
1000429a:	46bd      	mov	sp, r7
1000429c:	bd80      	pop	{r7, pc}
1000429e:	46c0      	nop			; (mov r8, r8)
100042a0:	40020000 	.word	0x40020000
100042a4:	abadcafe 	.word	0xabadcafe

100042a8 <WATCHDOG_Service>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_Service(void)
{
100042a8:	b580      	push	{r7, lr}
100042aa:	af00      	add	r7, sp, #0
  XMC_WDT_Service();
100042ac:	f7ff fff0 	bl	10004290 <XMC_WDT_Service>
}
100042b0:	46bd      	mov	sp, r7
100042b2:	bd80      	pop	{r7, pc}

100042b4 <CAN_reset_distance>:
float distance_rr_act = 0; // in m/s

volatile uint8_t Inveter_CAN_OK[4] = {0};
volatile uint8_t CAN_RX_Inverter_count = 0;

void CAN_reset_distance(uint8_t distance_to_reset[4]){
100042b4:	b580      	push	{r7, lr}
100042b6:	b086      	sub	sp, #24
100042b8:	af00      	add	r7, sp, #0
100042ba:	6078      	str	r0, [r7, #4]
	uint8_t TX[8] ={0};
100042bc:	230c      	movs	r3, #12
100042be:	18fb      	adds	r3, r7, r3
100042c0:	2200      	movs	r2, #0
100042c2:	601a      	str	r2, [r3, #0]
100042c4:	2200      	movs	r2, #0
100042c6:	605a      	str	r2, [r3, #4]
	uint8_t i;
	for(i = 0; i < 4; i++){	TX[i] = distance_to_reset[i];}
100042c8:	2317      	movs	r3, #23
100042ca:	18fb      	adds	r3, r7, r3
100042cc:	2200      	movs	r2, #0
100042ce:	701a      	strb	r2, [r3, #0]
100042d0:	e012      	b.n	100042f8 <CAN_reset_distance+0x44>
100042d2:	2317      	movs	r3, #23
100042d4:	18fb      	adds	r3, r7, r3
100042d6:	781b      	ldrb	r3, [r3, #0]
100042d8:	2217      	movs	r2, #23
100042da:	18ba      	adds	r2, r7, r2
100042dc:	7812      	ldrb	r2, [r2, #0]
100042de:	6879      	ldr	r1, [r7, #4]
100042e0:	188a      	adds	r2, r1, r2
100042e2:	7811      	ldrb	r1, [r2, #0]
100042e4:	220c      	movs	r2, #12
100042e6:	18ba      	adds	r2, r7, r2
100042e8:	54d1      	strb	r1, [r2, r3]
100042ea:	2317      	movs	r3, #23
100042ec:	18fb      	adds	r3, r7, r3
100042ee:	781a      	ldrb	r2, [r3, #0]
100042f0:	2317      	movs	r3, #23
100042f2:	18fb      	adds	r3, r7, r3
100042f4:	3201      	adds	r2, #1
100042f6:	701a      	strb	r2, [r3, #0]
100042f8:	2317      	movs	r3, #23
100042fa:	18fb      	adds	r3, r7, r3
100042fc:	781b      	ldrb	r3, [r3, #0]
100042fe:	2b03      	cmp	r3, #3
10004300:	d9e7      	bls.n	100042d2 <CAN_reset_distance+0x1e>

	CAN_NODE_MO_UpdateData((void*) CAN_NODE_0.lmobj_ptr[1], (uint8_t*)TX);
10004302:	4b08      	ldr	r3, [pc, #32]	; (10004324 <CAN_reset_distance+0x70>)
10004304:	691a      	ldr	r2, [r3, #16]
10004306:	230c      	movs	r3, #12
10004308:	18fb      	adds	r3, r7, r3
1000430a:	1c10      	adds	r0, r2, #0
1000430c:	1c19      	adds	r1, r3, #0
1000430e:	f7ff fd5d 	bl	10003dcc <CAN_NODE_MO_UpdateData>
	CAN_NODE_MO_Transmit((void*) CAN_NODE_0.lmobj_ptr[1]); //Transmit the data of message object1
10004312:	4b04      	ldr	r3, [pc, #16]	; (10004324 <CAN_reset_distance+0x70>)
10004314:	691b      	ldr	r3, [r3, #16]
10004316:	1c18      	adds	r0, r3, #0
10004318:	f7ff fd28 	bl	10003d6c <CAN_NODE_MO_Transmit>
}
1000431c:	46bd      	mov	sp, r7
1000431e:	b006      	add	sp, #24
10004320:	bd80      	pop	{r7, pc}
10004322:	46c0      	nop			; (mov r8, r8)
10004324:	1000ad38 	.word	0x1000ad38

10004328 <CAN_send_Speeds>:

void CAN_send_Speeds(float Speed_data[4]){
10004328:	b580      	push	{r7, lr}
1000432a:	b084      	sub	sp, #16
1000432c:	af00      	add	r7, sp, #0
1000432e:	6078      	str	r0, [r7, #4]

	int16_t Speeds_int16[4] ={Speed_data[0] *1000, Speed_data[1] *1000, Speed_data[2] *1000, Speed_data[3] *1000}; // in int16_t mm/s converter back on inverter
10004330:	687b      	ldr	r3, [r7, #4]
10004332:	681b      	ldr	r3, [r3, #0]
10004334:	1c18      	adds	r0, r3, #0
10004336:	4926      	ldr	r1, [pc, #152]	; (100043d0 <CAN_send_Speeds+0xa8>)
10004338:	f003 ffec 	bl	10008314 <__aeabi_fmul>
1000433c:	1c03      	adds	r3, r0, #0
1000433e:	1c18      	adds	r0, r3, #0
10004340:	f004 fa98 	bl	10008874 <__aeabi_f2iz>
10004344:	1c03      	adds	r3, r0, #0
10004346:	b29a      	uxth	r2, r3
10004348:	2308      	movs	r3, #8
1000434a:	18fb      	adds	r3, r7, r3
1000434c:	801a      	strh	r2, [r3, #0]
1000434e:	687b      	ldr	r3, [r7, #4]
10004350:	3304      	adds	r3, #4
10004352:	681b      	ldr	r3, [r3, #0]
10004354:	1c18      	adds	r0, r3, #0
10004356:	491e      	ldr	r1, [pc, #120]	; (100043d0 <CAN_send_Speeds+0xa8>)
10004358:	f003 ffdc 	bl	10008314 <__aeabi_fmul>
1000435c:	1c03      	adds	r3, r0, #0
1000435e:	1c18      	adds	r0, r3, #0
10004360:	f004 fa88 	bl	10008874 <__aeabi_f2iz>
10004364:	1c03      	adds	r3, r0, #0
10004366:	b29a      	uxth	r2, r3
10004368:	2308      	movs	r3, #8
1000436a:	18fb      	adds	r3, r7, r3
1000436c:	805a      	strh	r2, [r3, #2]
1000436e:	687b      	ldr	r3, [r7, #4]
10004370:	3308      	adds	r3, #8
10004372:	681b      	ldr	r3, [r3, #0]
10004374:	1c18      	adds	r0, r3, #0
10004376:	4916      	ldr	r1, [pc, #88]	; (100043d0 <CAN_send_Speeds+0xa8>)
10004378:	f003 ffcc 	bl	10008314 <__aeabi_fmul>
1000437c:	1c03      	adds	r3, r0, #0
1000437e:	1c18      	adds	r0, r3, #0
10004380:	f004 fa78 	bl	10008874 <__aeabi_f2iz>
10004384:	1c03      	adds	r3, r0, #0
10004386:	b29a      	uxth	r2, r3
10004388:	2308      	movs	r3, #8
1000438a:	18fb      	adds	r3, r7, r3
1000438c:	809a      	strh	r2, [r3, #4]
1000438e:	687b      	ldr	r3, [r7, #4]
10004390:	330c      	adds	r3, #12
10004392:	681b      	ldr	r3, [r3, #0]
10004394:	1c18      	adds	r0, r3, #0
10004396:	490e      	ldr	r1, [pc, #56]	; (100043d0 <CAN_send_Speeds+0xa8>)
10004398:	f003 ffbc 	bl	10008314 <__aeabi_fmul>
1000439c:	1c03      	adds	r3, r0, #0
1000439e:	1c18      	adds	r0, r3, #0
100043a0:	f004 fa68 	bl	10008874 <__aeabi_f2iz>
100043a4:	1c03      	adds	r3, r0, #0
100043a6:	b29a      	uxth	r2, r3
100043a8:	2308      	movs	r3, #8
100043aa:	18fb      	adds	r3, r7, r3
100043ac:	80da      	strh	r2, [r3, #6]

	CAN_NODE_MO_UpdateData((void*) CAN_NODE_0.lmobj_ptr[0], (uint8_t*)Speeds_int16);
100043ae:	4b09      	ldr	r3, [pc, #36]	; (100043d4 <CAN_send_Speeds+0xac>)
100043b0:	68da      	ldr	r2, [r3, #12]
100043b2:	2308      	movs	r3, #8
100043b4:	18fb      	adds	r3, r7, r3
100043b6:	1c10      	adds	r0, r2, #0
100043b8:	1c19      	adds	r1, r3, #0
100043ba:	f7ff fd07 	bl	10003dcc <CAN_NODE_MO_UpdateData>
	CAN_NODE_MO_Transmit((void*) CAN_NODE_0.lmobj_ptr[0]); //Transmit the data of message object1
100043be:	4b05      	ldr	r3, [pc, #20]	; (100043d4 <CAN_send_Speeds+0xac>)
100043c0:	68db      	ldr	r3, [r3, #12]
100043c2:	1c18      	adds	r0, r3, #0
100043c4:	f7ff fcd2 	bl	10003d6c <CAN_NODE_MO_Transmit>

}
100043c8:	46bd      	mov	sp, r7
100043ca:	b004      	add	sp, #16
100043cc:	bd80      	pop	{r7, pc}
100043ce:	46c0      	nop			; (mov r8, r8)
100043d0:	447a0000 	.word	0x447a0000
100043d4:	1000ad38 	.word	0x1000ad38

100043d8 <IRQ3_Handler>:

void CAN_RX_INVERTER_ISR(void) {
100043d8:	b580      	push	{r7, lr}
100043da:	af00      	add	r7, sp, #0
	WATCHDOG_Service();
100043dc:	f7ff ff64 	bl	100042a8 <WATCHDOG_Service>
	DIGITAL_IO_SetOutputLow(&WATCHDOG_LED_BLUE);
100043e0:	4b09      	ldr	r3, [pc, #36]	; (10004408 <IRQ3_Handler+0x30>)
100043e2:	1c18      	adds	r0, r3, #0
100043e4:	f7ff ff44 	bl	10004270 <DIGITAL_IO_SetOutputLow>

	CAN_RX_Inverter_count++;
100043e8:	4b08      	ldr	r3, [pc, #32]	; (1000440c <IRQ3_Handler+0x34>)
100043ea:	781b      	ldrb	r3, [r3, #0]
100043ec:	b2db      	uxtb	r3, r3
100043ee:	3301      	adds	r3, #1
100043f0:	b2da      	uxtb	r2, r3
100043f2:	4b06      	ldr	r3, [pc, #24]	; (1000440c <IRQ3_Handler+0x34>)
100043f4:	701a      	strb	r2, [r3, #0]
	if(CAN_RX_Inverter_count == 4) CAN_RX_Inverter_Read_Data(); // read data after all for have reviced asseumes all 4 are working
100043f6:	4b05      	ldr	r3, [pc, #20]	; (1000440c <IRQ3_Handler+0x34>)
100043f8:	781b      	ldrb	r3, [r3, #0]
100043fa:	b2db      	uxtb	r3, r3
100043fc:	2b04      	cmp	r3, #4
100043fe:	d101      	bne.n	10004404 <IRQ3_Handler+0x2c>
10004400:	f000 f806 	bl	10004410 <CAN_RX_Inverter_Read_Data>
}
10004404:	46bd      	mov	sp, r7
10004406:	bd80      	pop	{r7, pc}
10004408:	1000ac34 	.word	0x1000ac34
1000440c:	2000097c 	.word	0x2000097c

10004410 <CAN_RX_Inverter_Read_Data>:

void CAN_RX_Inverter_Read_Data(){
10004410:	b590      	push	{r4, r7, lr}
10004412:	b089      	sub	sp, #36	; 0x24
10004414:	af00      	add	r7, sp, #0
	uint8_t Motor_on_rover;
	for(Motor_on_rover = 0; Motor_on_rover < 4; Motor_on_rover ++){
10004416:	231f      	movs	r3, #31
10004418:	18fb      	adds	r3, r7, r3
1000441a:	2200      	movs	r2, #0
1000441c:	701a      	strb	r2, [r3, #0]
1000441e:	e103      	b.n	10004628 <CAN_RX_Inverter_Read_Data+0x218>
		XMC_CAN_MO_t* lmsgobjct_ptr_1 = CAN_NODE_0.lmobj_ptr[Motor_on_rover + 2]->mo_ptr;
10004420:	231f      	movs	r3, #31
10004422:	18fb      	adds	r3, r7, r3
10004424:	781b      	ldrb	r3, [r3, #0]
10004426:	3302      	adds	r3, #2
10004428:	4a84      	ldr	r2, [pc, #528]	; (1000463c <CAN_RX_Inverter_Read_Data+0x22c>)
1000442a:	3302      	adds	r3, #2
1000442c:	009b      	lsls	r3, r3, #2
1000442e:	18d3      	adds	r3, r2, r3
10004430:	685b      	ldr	r3, [r3, #4]
10004432:	681b      	ldr	r3, [r3, #0]
10004434:	61bb      	str	r3, [r7, #24]
		CAN_NODE_MO_Receive((void*) CAN_NODE_0.lmobj_ptr[Motor_on_rover + 2]);
10004436:	231f      	movs	r3, #31
10004438:	18fb      	adds	r3, r7, r3
1000443a:	781b      	ldrb	r3, [r3, #0]
1000443c:	3302      	adds	r3, #2
1000443e:	4a7f      	ldr	r2, [pc, #508]	; (1000463c <CAN_RX_Inverter_Read_Data+0x22c>)
10004440:	3302      	adds	r3, #2
10004442:	009b      	lsls	r3, r3, #2
10004444:	18d3      	adds	r3, r2, r3
10004446:	685b      	ldr	r3, [r3, #4]
10004448:	1c18      	adds	r0, r3, #0
1000444a:	f7ff fca7 	bl	10003d9c <CAN_NODE_MO_Receive>

		uint8_t data_RX[8];
		uint8_t i;
		for(i = 0 ; i < 8 ; i ++){
1000444e:	231e      	movs	r3, #30
10004450:	18fb      	adds	r3, r7, r3
10004452:	2200      	movs	r2, #0
10004454:	701a      	strb	r2, [r3, #0]
10004456:	e012      	b.n	1000447e <CAN_RX_Inverter_Read_Data+0x6e>
			 data_RX[i] = lmsgobjct_ptr_1->can_data_byte[i];
10004458:	231e      	movs	r3, #30
1000445a:	18fb      	adds	r3, r7, r3
1000445c:	781b      	ldrb	r3, [r3, #0]
1000445e:	221e      	movs	r2, #30
10004460:	18ba      	adds	r2, r7, r2
10004462:	7812      	ldrb	r2, [r2, #0]
10004464:	69b9      	ldr	r1, [r7, #24]
10004466:	188a      	adds	r2, r1, r2
10004468:	7c11      	ldrb	r1, [r2, #16]
1000446a:	220c      	movs	r2, #12
1000446c:	18ba      	adds	r2, r7, r2
1000446e:	54d1      	strb	r1, [r2, r3]
		XMC_CAN_MO_t* lmsgobjct_ptr_1 = CAN_NODE_0.lmobj_ptr[Motor_on_rover + 2]->mo_ptr;
		CAN_NODE_MO_Receive((void*) CAN_NODE_0.lmobj_ptr[Motor_on_rover + 2]);

		uint8_t data_RX[8];
		uint8_t i;
		for(i = 0 ; i < 8 ; i ++){
10004470:	231e      	movs	r3, #30
10004472:	18fb      	adds	r3, r7, r3
10004474:	781a      	ldrb	r2, [r3, #0]
10004476:	231e      	movs	r3, #30
10004478:	18fb      	adds	r3, r7, r3
1000447a:	3201      	adds	r2, #1
1000447c:	701a      	strb	r2, [r3, #0]
1000447e:	231e      	movs	r3, #30
10004480:	18fb      	adds	r3, r7, r3
10004482:	781b      	ldrb	r3, [r3, #0]
10004484:	2b07      	cmp	r3, #7
10004486:	d9e7      	bls.n	10004458 <CAN_RX_Inverter_Read_Data+0x48>
			 data_RX[i] = lmsgobjct_ptr_1->can_data_byte[i];
		}

		uint8_t Motor_on_rover_RX = (data_RX[0 * 2 + 1] << 8) | data_RX[0 * 2];
10004488:	230c      	movs	r3, #12
1000448a:	18fb      	adds	r3, r7, r3
1000448c:	785b      	ldrb	r3, [r3, #1]
1000448e:	021b      	lsls	r3, r3, #8
10004490:	b2da      	uxtb	r2, r3
10004492:	230c      	movs	r3, #12
10004494:	18fb      	adds	r3, r7, r3
10004496:	781b      	ldrb	r3, [r3, #0]
10004498:	b2db      	uxtb	r3, r3
1000449a:	4313      	orrs	r3, r2
1000449c:	b2da      	uxtb	r2, r3
1000449e:	2317      	movs	r3, #23
100044a0:	18fb      	adds	r3, r7, r3
100044a2:	701a      	strb	r2, [r3, #0]
		if(Motor_on_rover_RX == Motor_on_rover){
100044a4:	2317      	movs	r3, #23
100044a6:	18fa      	adds	r2, r7, r3
100044a8:	231f      	movs	r3, #31
100044aa:	18fb      	adds	r3, r7, r3
100044ac:	7812      	ldrb	r2, [r2, #0]
100044ae:	781b      	ldrb	r3, [r3, #0]
100044b0:	429a      	cmp	r2, r3
100044b2:	d000      	beq.n	100044b6 <CAN_RX_Inverter_Read_Data+0xa6>
100044b4:	e0ad      	b.n	10004612 <CAN_RX_Inverter_Read_Data+0x202>
			DIGITAL_IO_SetOutputLow(&LED_CAN_ERROR);
100044b6:	4b62      	ldr	r3, [pc, #392]	; (10004640 <CAN_RX_Inverter_Read_Data+0x230>)
100044b8:	1c18      	adds	r0, r3, #0
100044ba:	f7ff fed9 	bl	10004270 <DIGITAL_IO_SetOutputLow>

			uint8_t i;
			int16_t values_int16[3] = {0};
100044be:	1d3b      	adds	r3, r7, #4
100044c0:	2200      	movs	r2, #0
100044c2:	601a      	str	r2, [r3, #0]
100044c4:	2200      	movs	r2, #0
100044c6:	809a      	strh	r2, [r3, #4]
			for(i = 1 ; i < 4 ; i ++){
100044c8:	231d      	movs	r3, #29
100044ca:	18fb      	adds	r3, r7, r3
100044cc:	2201      	movs	r2, #1
100044ce:	701a      	strb	r2, [r3, #0]
100044d0:	e06b      	b.n	100045aa <CAN_RX_Inverter_Read_Data+0x19a>
				 if(i == 1) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
100044d2:	231d      	movs	r3, #29
100044d4:	18fb      	adds	r3, r7, r3
100044d6:	781b      	ldrb	r3, [r3, #0]
100044d8:	2b01      	cmp	r3, #1
100044da:	d11c      	bne.n	10004516 <CAN_RX_Inverter_Read_Data+0x106>
100044dc:	231d      	movs	r3, #29
100044de:	18fb      	adds	r3, r7, r3
100044e0:	781b      	ldrb	r3, [r3, #0]
100044e2:	1e5a      	subs	r2, r3, #1
100044e4:	231d      	movs	r3, #29
100044e6:	18fb      	adds	r3, r7, r3
100044e8:	781b      	ldrb	r3, [r3, #0]
100044ea:	005b      	lsls	r3, r3, #1
100044ec:	3301      	adds	r3, #1
100044ee:	210c      	movs	r1, #12
100044f0:	1879      	adds	r1, r7, r1
100044f2:	5ccb      	ldrb	r3, [r1, r3]
100044f4:	021b      	lsls	r3, r3, #8
100044f6:	b298      	uxth	r0, r3
100044f8:	231d      	movs	r3, #29
100044fa:	18fb      	adds	r3, r7, r3
100044fc:	781b      	ldrb	r3, [r3, #0]
100044fe:	005b      	lsls	r3, r3, #1
10004500:	210c      	movs	r1, #12
10004502:	1879      	adds	r1, r7, r1
10004504:	5ccb      	ldrb	r3, [r1, r3]
10004506:	b29b      	uxth	r3, r3
10004508:	1c01      	adds	r1, r0, #0
1000450a:	430b      	orrs	r3, r1
1000450c:	b299      	uxth	r1, r3
1000450e:	1d3b      	adds	r3, r7, #4
10004510:	0052      	lsls	r2, r2, #1
10004512:	52d1      	strh	r1, [r2, r3]
10004514:	e042      	b.n	1000459c <CAN_RX_Inverter_Read_Data+0x18c>
				 else if(i == 2) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
10004516:	231d      	movs	r3, #29
10004518:	18fb      	adds	r3, r7, r3
1000451a:	781b      	ldrb	r3, [r3, #0]
1000451c:	2b02      	cmp	r3, #2
1000451e:	d11c      	bne.n	1000455a <CAN_RX_Inverter_Read_Data+0x14a>
10004520:	231d      	movs	r3, #29
10004522:	18fb      	adds	r3, r7, r3
10004524:	781b      	ldrb	r3, [r3, #0]
10004526:	1e5a      	subs	r2, r3, #1
10004528:	231d      	movs	r3, #29
1000452a:	18fb      	adds	r3, r7, r3
1000452c:	781b      	ldrb	r3, [r3, #0]
1000452e:	005b      	lsls	r3, r3, #1
10004530:	3301      	adds	r3, #1
10004532:	210c      	movs	r1, #12
10004534:	1879      	adds	r1, r7, r1
10004536:	5ccb      	ldrb	r3, [r1, r3]
10004538:	021b      	lsls	r3, r3, #8
1000453a:	b298      	uxth	r0, r3
1000453c:	231d      	movs	r3, #29
1000453e:	18fb      	adds	r3, r7, r3
10004540:	781b      	ldrb	r3, [r3, #0]
10004542:	005b      	lsls	r3, r3, #1
10004544:	210c      	movs	r1, #12
10004546:	1879      	adds	r1, r7, r1
10004548:	5ccb      	ldrb	r3, [r1, r3]
1000454a:	b29b      	uxth	r3, r3
1000454c:	1c01      	adds	r1, r0, #0
1000454e:	430b      	orrs	r3, r1
10004550:	b299      	uxth	r1, r3
10004552:	1d3b      	adds	r3, r7, #4
10004554:	0052      	lsls	r2, r2, #1
10004556:	52d1      	strh	r1, [r2, r3]
10004558:	e020      	b.n	1000459c <CAN_RX_Inverter_Read_Data+0x18c>
				 else if(i == 3) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
1000455a:	231d      	movs	r3, #29
1000455c:	18fb      	adds	r3, r7, r3
1000455e:	781b      	ldrb	r3, [r3, #0]
10004560:	2b03      	cmp	r3, #3
10004562:	d11b      	bne.n	1000459c <CAN_RX_Inverter_Read_Data+0x18c>
10004564:	231d      	movs	r3, #29
10004566:	18fb      	adds	r3, r7, r3
10004568:	781b      	ldrb	r3, [r3, #0]
1000456a:	1e5a      	subs	r2, r3, #1
1000456c:	231d      	movs	r3, #29
1000456e:	18fb      	adds	r3, r7, r3
10004570:	781b      	ldrb	r3, [r3, #0]
10004572:	005b      	lsls	r3, r3, #1
10004574:	3301      	adds	r3, #1
10004576:	210c      	movs	r1, #12
10004578:	1879      	adds	r1, r7, r1
1000457a:	5ccb      	ldrb	r3, [r1, r3]
1000457c:	021b      	lsls	r3, r3, #8
1000457e:	b298      	uxth	r0, r3
10004580:	231d      	movs	r3, #29
10004582:	18fb      	adds	r3, r7, r3
10004584:	781b      	ldrb	r3, [r3, #0]
10004586:	005b      	lsls	r3, r3, #1
10004588:	210c      	movs	r1, #12
1000458a:	1879      	adds	r1, r7, r1
1000458c:	5ccb      	ldrb	r3, [r1, r3]
1000458e:	b29b      	uxth	r3, r3
10004590:	1c01      	adds	r1, r0, #0
10004592:	430b      	orrs	r3, r1
10004594:	b299      	uxth	r1, r3
10004596:	1d3b      	adds	r3, r7, #4
10004598:	0052      	lsls	r2, r2, #1
1000459a:	52d1      	strh	r1, [r2, r3]
		if(Motor_on_rover_RX == Motor_on_rover){
			DIGITAL_IO_SetOutputLow(&LED_CAN_ERROR);

			uint8_t i;
			int16_t values_int16[3] = {0};
			for(i = 1 ; i < 4 ; i ++){
1000459c:	231d      	movs	r3, #29
1000459e:	18fb      	adds	r3, r7, r3
100045a0:	781a      	ldrb	r2, [r3, #0]
100045a2:	231d      	movs	r3, #29
100045a4:	18fb      	adds	r3, r7, r3
100045a6:	3201      	adds	r2, #1
100045a8:	701a      	strb	r2, [r3, #0]
100045aa:	231d      	movs	r3, #29
100045ac:	18fb      	adds	r3, r7, r3
100045ae:	781b      	ldrb	r3, [r3, #0]
100045b0:	2b03      	cmp	r3, #3
100045b2:	d98e      	bls.n	100044d2 <CAN_RX_Inverter_Read_Data+0xc2>
				 if(i == 1) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
				 else if(i == 2) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
				 else if(i == 3) values_int16[i - 1] = (data_RX[i * 2 + 1] << 8) | data_RX[i * 2];
			 }

			Inveter_CAN_OK[Motor_on_rover] = values_int16[0];
100045b4:	231f      	movs	r3, #31
100045b6:	18fb      	adds	r3, r7, r3
100045b8:	781b      	ldrb	r3, [r3, #0]
100045ba:	1d3a      	adds	r2, r7, #4
100045bc:	8812      	ldrh	r2, [r2, #0]
100045be:	b2d1      	uxtb	r1, r2
100045c0:	4a20      	ldr	r2, [pc, #128]	; (10004644 <CAN_RX_Inverter_Read_Data+0x234>)
100045c2:	54d1      	strb	r1, [r2, r3]
			Actual_Speeds[Motor_on_rover] = (float)values_int16[1] / 1000;
100045c4:	231f      	movs	r3, #31
100045c6:	18fb      	adds	r3, r7, r3
100045c8:	781c      	ldrb	r4, [r3, #0]
100045ca:	1d3b      	adds	r3, r7, #4
100045cc:	885b      	ldrh	r3, [r3, #2]
100045ce:	b21b      	sxth	r3, r3
100045d0:	1c18      	adds	r0, r3, #0
100045d2:	f004 f96f 	bl	100088b4 <__aeabi_i2f>
100045d6:	1c03      	adds	r3, r0, #0
100045d8:	1c18      	adds	r0, r3, #0
100045da:	491b      	ldr	r1, [pc, #108]	; (10004648 <CAN_RX_Inverter_Read_Data+0x238>)
100045dc:	f003 fca8 	bl	10007f30 <__aeabi_fdiv>
100045e0:	1c03      	adds	r3, r0, #0
100045e2:	1c19      	adds	r1, r3, #0
100045e4:	4b19      	ldr	r3, [pc, #100]	; (1000464c <CAN_RX_Inverter_Read_Data+0x23c>)
100045e6:	00a2      	lsls	r2, r4, #2
100045e8:	50d1      	str	r1, [r2, r3]
			Actual_Distance[Motor_on_rover] = (float)values_int16[2] / 1000;
100045ea:	231f      	movs	r3, #31
100045ec:	18fb      	adds	r3, r7, r3
100045ee:	781c      	ldrb	r4, [r3, #0]
100045f0:	1d3b      	adds	r3, r7, #4
100045f2:	889b      	ldrh	r3, [r3, #4]
100045f4:	b21b      	sxth	r3, r3
100045f6:	1c18      	adds	r0, r3, #0
100045f8:	f004 f95c 	bl	100088b4 <__aeabi_i2f>
100045fc:	1c03      	adds	r3, r0, #0
100045fe:	1c18      	adds	r0, r3, #0
10004600:	4911      	ldr	r1, [pc, #68]	; (10004648 <CAN_RX_Inverter_Read_Data+0x238>)
10004602:	f003 fc95 	bl	10007f30 <__aeabi_fdiv>
10004606:	1c03      	adds	r3, r0, #0
10004608:	1c19      	adds	r1, r3, #0
1000460a:	4b11      	ldr	r3, [pc, #68]	; (10004650 <CAN_RX_Inverter_Read_Data+0x240>)
1000460c:	00a2      	lsls	r2, r4, #2
1000460e:	50d1      	str	r1, [r2, r3]
10004610:	e003      	b.n	1000461a <CAN_RX_Inverter_Read_Data+0x20a>


			}
		else DIGITAL_IO_SetOutputHigh(&LED_CAN_ERROR);
10004612:	4b0b      	ldr	r3, [pc, #44]	; (10004640 <CAN_RX_Inverter_Read_Data+0x230>)
10004614:	1c18      	adds	r0, r3, #0
10004616:	f7ff fe1b 	bl	10004250 <DIGITAL_IO_SetOutputHigh>
	if(CAN_RX_Inverter_count == 4) CAN_RX_Inverter_Read_Data(); // read data after all for have reviced asseumes all 4 are working
}

void CAN_RX_Inverter_Read_Data(){
	uint8_t Motor_on_rover;
	for(Motor_on_rover = 0; Motor_on_rover < 4; Motor_on_rover ++){
1000461a:	231f      	movs	r3, #31
1000461c:	18fb      	adds	r3, r7, r3
1000461e:	781a      	ldrb	r2, [r3, #0]
10004620:	231f      	movs	r3, #31
10004622:	18fb      	adds	r3, r7, r3
10004624:	3201      	adds	r2, #1
10004626:	701a      	strb	r2, [r3, #0]
10004628:	231f      	movs	r3, #31
1000462a:	18fb      	adds	r3, r7, r3
1000462c:	781b      	ldrb	r3, [r3, #0]
1000462e:	2b03      	cmp	r3, #3
10004630:	d800      	bhi.n	10004634 <CAN_RX_Inverter_Read_Data+0x224>
10004632:	e6f5      	b.n	10004420 <CAN_RX_Inverter_Read_Data+0x10>
	distance_fr_act = Actual_Distance[1];
	distance_rl_act = Actual_Distance[2];
	distance_rr_act = Actual_Distance[3];
	*/

}
10004634:	46bd      	mov	sp, r7
10004636:	b009      	add	sp, #36	; 0x24
10004638:	bd90      	pop	{r4, r7, pc}
1000463a:	46c0      	nop			; (mov r8, r8)
1000463c:	1000ad38 	.word	0x1000ad38
10004640:	1000ac44 	.word	0x1000ac44
10004644:	20000978 	.word	0x20000978
10004648:	447a0000 	.word	0x447a0000
1000464c:	200009c8 	.word	0x200009c8
10004650:	200009d8 	.word	0x200009d8

10004654 <IRQ4_Handler>:


void CAN_RX_ULTRASONIC_ISR(void) { // recide data
10004654:	b5f0      	push	{r4, r5, r6, r7, lr}
10004656:	b089      	sub	sp, #36	; 0x24
10004658:	af02      	add	r7, sp, #8
	XMC_CAN_MO_t* lmsgobjct_ptr_1 = CAN_NODE_0.lmobj_ptr[6]->mo_ptr;
1000465a:	4b4c      	ldr	r3, [pc, #304]	; (1000478c <IRQ4_Handler+0x138>)
1000465c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000465e:	681b      	ldr	r3, [r3, #0]
10004660:	613b      	str	r3, [r7, #16]
	CAN_NODE_MO_Receive((void*) CAN_NODE_0.lmobj_ptr[6]);
10004662:	4b4a      	ldr	r3, [pc, #296]	; (1000478c <IRQ4_Handler+0x138>)
10004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004666:	1c18      	adds	r0, r3, #0
10004668:	f7ff fb98 	bl	10003d9c <CAN_NODE_MO_Receive>

	uint8_t data_RX[8];
	uint8_t i;
	for(i = 0 ; i < 8 ; i ++){
1000466c:	230f      	movs	r3, #15
1000466e:	2208      	movs	r2, #8
10004670:	4694      	mov	ip, r2
10004672:	44bc      	add	ip, r7
10004674:	4463      	add	r3, ip
10004676:	2200      	movs	r2, #0
10004678:	701a      	strb	r2, [r3, #0]
1000467a:	e01e      	b.n	100046ba <IRQ4_Handler+0x66>
		 data_RX[i] = lmsgobjct_ptr_1->can_data_byte[i];
1000467c:	230f      	movs	r3, #15
1000467e:	2208      	movs	r2, #8
10004680:	4694      	mov	ip, r2
10004682:	44bc      	add	ip, r7
10004684:	4463      	add	r3, ip
10004686:	781b      	ldrb	r3, [r3, #0]
10004688:	220f      	movs	r2, #15
1000468a:	2108      	movs	r1, #8
1000468c:	468c      	mov	ip, r1
1000468e:	44bc      	add	ip, r7
10004690:	4462      	add	r2, ip
10004692:	7812      	ldrb	r2, [r2, #0]
10004694:	6939      	ldr	r1, [r7, #16]
10004696:	188a      	adds	r2, r1, r2
10004698:	7c11      	ldrb	r1, [r2, #16]
1000469a:	2208      	movs	r2, #8
1000469c:	18ba      	adds	r2, r7, r2
1000469e:	54d1      	strb	r1, [r2, r3]
	XMC_CAN_MO_t* lmsgobjct_ptr_1 = CAN_NODE_0.lmobj_ptr[6]->mo_ptr;
	CAN_NODE_MO_Receive((void*) CAN_NODE_0.lmobj_ptr[6]);

	uint8_t data_RX[8];
	uint8_t i;
	for(i = 0 ; i < 8 ; i ++){
100046a0:	230f      	movs	r3, #15
100046a2:	2208      	movs	r2, #8
100046a4:	4694      	mov	ip, r2
100046a6:	44bc      	add	ip, r7
100046a8:	4463      	add	r3, ip
100046aa:	781a      	ldrb	r2, [r3, #0]
100046ac:	230f      	movs	r3, #15
100046ae:	2108      	movs	r1, #8
100046b0:	468c      	mov	ip, r1
100046b2:	44bc      	add	ip, r7
100046b4:	4463      	add	r3, ip
100046b6:	3201      	adds	r2, #1
100046b8:	701a      	strb	r2, [r3, #0]
100046ba:	230f      	movs	r3, #15
100046bc:	2208      	movs	r2, #8
100046be:	4694      	mov	ip, r2
100046c0:	44bc      	add	ip, r7
100046c2:	4463      	add	r3, ip
100046c4:	781b      	ldrb	r3, [r3, #0]
100046c6:	2b07      	cmp	r3, #7
100046c8:	d9d8      	bls.n	1000467c <IRQ4_Handler+0x28>
		 data_RX[i] = lmsgobjct_ptr_1->can_data_byte[i];
	}

	CAN_state_Ultrasonic = (data_RX[0 * 2 + 1] << 8) | data_RX[0 * 2];
100046ca:	2308      	movs	r3, #8
100046cc:	18fb      	adds	r3, r7, r3
100046ce:	785b      	ldrb	r3, [r3, #1]
100046d0:	021b      	lsls	r3, r3, #8
100046d2:	b2da      	uxtb	r2, r3
100046d4:	2308      	movs	r3, #8
100046d6:	18fb      	adds	r3, r7, r3
100046d8:	781b      	ldrb	r3, [r3, #0]
100046da:	b2db      	uxtb	r3, r3
100046dc:	4313      	orrs	r3, r2
100046de:	b2db      	uxtb	r3, r3
100046e0:	b2da      	uxtb	r2, r3
100046e2:	4b2b      	ldr	r3, [pc, #172]	; (10004790 <IRQ4_Handler+0x13c>)
100046e4:	701a      	strb	r2, [r3, #0]
	Ultrasonic_cm_C = (data_RX[1 * 2 + 1] << 8) | data_RX[1 * 2];
100046e6:	2308      	movs	r3, #8
100046e8:	18fb      	adds	r3, r7, r3
100046ea:	78db      	ldrb	r3, [r3, #3]
100046ec:	021b      	lsls	r3, r3, #8
100046ee:	b29a      	uxth	r2, r3
100046f0:	2308      	movs	r3, #8
100046f2:	18fb      	adds	r3, r7, r3
100046f4:	789b      	ldrb	r3, [r3, #2]
100046f6:	b29b      	uxth	r3, r3
100046f8:	4313      	orrs	r3, r2
100046fa:	b29b      	uxth	r3, r3
100046fc:	b29a      	uxth	r2, r3
100046fe:	4b25      	ldr	r3, [pc, #148]	; (10004794 <IRQ4_Handler+0x140>)
10004700:	801a      	strh	r2, [r3, #0]
	Ultrasonic_cm_L = (data_RX[2 * 2 + 1] << 8) | data_RX[2 * 2];
10004702:	2308      	movs	r3, #8
10004704:	18fb      	adds	r3, r7, r3
10004706:	795b      	ldrb	r3, [r3, #5]
10004708:	021b      	lsls	r3, r3, #8
1000470a:	b29a      	uxth	r2, r3
1000470c:	2308      	movs	r3, #8
1000470e:	18fb      	adds	r3, r7, r3
10004710:	791b      	ldrb	r3, [r3, #4]
10004712:	b29b      	uxth	r3, r3
10004714:	4313      	orrs	r3, r2
10004716:	b29b      	uxth	r3, r3
10004718:	b29a      	uxth	r2, r3
1000471a:	4b1f      	ldr	r3, [pc, #124]	; (10004798 <IRQ4_Handler+0x144>)
1000471c:	801a      	strh	r2, [r3, #0]
	Ultrasonic_cm_R = (data_RX[3 * 2 + 1] << 8) | data_RX[3 * 2];
1000471e:	2308      	movs	r3, #8
10004720:	18fb      	adds	r3, r7, r3
10004722:	79db      	ldrb	r3, [r3, #7]
10004724:	021b      	lsls	r3, r3, #8
10004726:	b29a      	uxth	r2, r3
10004728:	2308      	movs	r3, #8
1000472a:	18fb      	adds	r3, r7, r3
1000472c:	799b      	ldrb	r3, [r3, #6]
1000472e:	b29b      	uxth	r3, r3
10004730:	4313      	orrs	r3, r2
10004732:	b29b      	uxth	r3, r3
10004734:	b29a      	uxth	r2, r3
10004736:	4b19      	ldr	r3, [pc, #100]	; (1000479c <IRQ4_Handler+0x148>)
10004738:	801a      	strh	r2, [r3, #0]

	Ultra_sonic_filter(Ultrasonic_cm_C,  Ultrasonic_cm_L,  Ultrasonic_cm_R,  Steering_Angles,  ALPHA_ULTARSONIC);
1000473a:	4b16      	ldr	r3, [pc, #88]	; (10004794 <IRQ4_Handler+0x140>)
1000473c:	881b      	ldrh	r3, [r3, #0]
1000473e:	b29b      	uxth	r3, r3
10004740:	607b      	str	r3, [r7, #4]
10004742:	4b15      	ldr	r3, [pc, #84]	; (10004798 <IRQ4_Handler+0x144>)
10004744:	881b      	ldrh	r3, [r3, #0]
10004746:	b29b      	uxth	r3, r3
10004748:	603b      	str	r3, [r7, #0]
1000474a:	4b14      	ldr	r3, [pc, #80]	; (1000479c <IRQ4_Handler+0x148>)
1000474c:	881b      	ldrh	r3, [r3, #0]
1000474e:	b29b      	uxth	r3, r3
10004750:	1c1e      	adds	r6, r3, #0
10004752:	4b13      	ldr	r3, [pc, #76]	; (100047a0 <IRQ4_Handler+0x14c>)
10004754:	681b      	ldr	r3, [r3, #0]
10004756:	1c18      	adds	r0, r3, #0
10004758:	f005 ff12 	bl	1000a580 <__aeabi_f2d>
1000475c:	1c03      	adds	r3, r0, #0
1000475e:	1c0c      	adds	r4, r1, #0
10004760:	4d10      	ldr	r5, [pc, #64]	; (100047a4 <IRQ4_Handler+0x150>)
10004762:	9300      	str	r3, [sp, #0]
10004764:	9401      	str	r4, [sp, #4]
10004766:	6878      	ldr	r0, [r7, #4]
10004768:	6839      	ldr	r1, [r7, #0]
1000476a:	1c32      	adds	r2, r6, #0
1000476c:	1c2b      	adds	r3, r5, #0
1000476e:	f001 fac7 	bl	10005d00 <Ultra_sonic_filter>

	CAN_Ultrasonic_No_messasge_count = 0;
10004772:	4b0d      	ldr	r3, [pc, #52]	; (100047a8 <IRQ4_Handler+0x154>)
10004774:	2200      	movs	r2, #0
10004776:	701a      	strb	r2, [r3, #0]

	WATCHDOG_Service();
10004778:	f7ff fd96 	bl	100042a8 <WATCHDOG_Service>
	DIGITAL_IO_SetOutputLow(&WATCHDOG_LED_BLUE);
1000477c:	4b0b      	ldr	r3, [pc, #44]	; (100047ac <IRQ4_Handler+0x158>)
1000477e:	1c18      	adds	r0, r3, #0
10004780:	f7ff fd76 	bl	10004270 <DIGITAL_IO_SetOutputLow>
}
10004784:	46bd      	mov	sp, r7
10004786:	b007      	add	sp, #28
10004788:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000478a:	46c0      	nop			; (mov r8, r8)
1000478c:	1000ad38 	.word	0x1000ad38
10004790:	200009f1 	.word	0x200009f1
10004794:	200009f2 	.word	0x200009f2
10004798:	200009f4 	.word	0x200009f4
1000479c:	200009f6 	.word	0x200009f6
100047a0:	2000082c 	.word	0x2000082c
100047a4:	200009b8 	.word	0x200009b8
100047a8:	2000082a 	.word	0x2000082a
100047ac:	1000ac34 	.word	0x1000ac34

100047b0 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100047b0:	b580      	push	{r7, lr}
100047b2:	b082      	sub	sp, #8
100047b4:	af00      	add	r7, sp, #0
100047b6:	6078      	str	r0, [r7, #4]
100047b8:	1c0a      	adds	r2, r1, #0
100047ba:	1cfb      	adds	r3, r7, #3
100047bc:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
100047be:	1cfb      	adds	r3, r7, #3
100047c0:	781b      	ldrb	r3, [r3, #0]
100047c2:	2201      	movs	r2, #1
100047c4:	409a      	lsls	r2, r3
100047c6:	687b      	ldr	r3, [r7, #4]
100047c8:	605a      	str	r2, [r3, #4]
}
100047ca:	46bd      	mov	sp, r7
100047cc:	b002      	add	sp, #8
100047ce:	bd80      	pop	{r7, pc}

100047d0 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100047d0:	b580      	push	{r7, lr}
100047d2:	b082      	sub	sp, #8
100047d4:	af00      	add	r7, sp, #0
100047d6:	6078      	str	r0, [r7, #4]
100047d8:	1c0a      	adds	r2, r1, #0
100047da:	1cfb      	adds	r3, r7, #3
100047dc:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
100047de:	1cfb      	adds	r3, r7, #3
100047e0:	781b      	ldrb	r3, [r3, #0]
100047e2:	2280      	movs	r2, #128	; 0x80
100047e4:	0252      	lsls	r2, r2, #9
100047e6:	409a      	lsls	r2, r3
100047e8:	687b      	ldr	r3, [r7, #4]
100047ea:	605a      	str	r2, [r3, #4]
}
100047ec:	46bd      	mov	sp, r7
100047ee:	b002      	add	sp, #8
100047f0:	bd80      	pop	{r7, pc}
100047f2:	46c0      	nop			; (mov r8, r8)

100047f4 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100047f4:	b580      	push	{r7, lr}
100047f6:	b082      	sub	sp, #8
100047f8:	af00      	add	r7, sp, #0
100047fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100047fc:	687b      	ldr	r3, [r7, #4]
100047fe:	681a      	ldr	r2, [r3, #0]
10004800:	687b      	ldr	r3, [r7, #4]
10004802:	7b1b      	ldrb	r3, [r3, #12]
10004804:	1c10      	adds	r0, r2, #0
10004806:	1c19      	adds	r1, r3, #0
10004808:	f7ff ffd2 	bl	100047b0 <XMC_GPIO_SetOutputHigh>
}
1000480c:	46bd      	mov	sp, r7
1000480e:	b002      	add	sp, #8
10004810:	bd80      	pop	{r7, pc}
10004812:	46c0      	nop			; (mov r8, r8)

10004814 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10004814:	b580      	push	{r7, lr}
10004816:	b082      	sub	sp, #8
10004818:	af00      	add	r7, sp, #0
1000481a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
1000481c:	687b      	ldr	r3, [r7, #4]
1000481e:	681a      	ldr	r2, [r3, #0]
10004820:	687b      	ldr	r3, [r7, #4]
10004822:	7b1b      	ldrb	r3, [r3, #12]
10004824:	1c10      	adds	r0, r2, #0
10004826:	1c19      	adds	r1, r3, #0
10004828:	f7ff ffd2 	bl	100047d0 <XMC_GPIO_SetOutputLow>
}
1000482c:	46bd      	mov	sp, r7
1000482e:	b002      	add	sp, #8
10004830:	bd80      	pop	{r7, pc}
10004832:	46c0      	nop			; (mov r8, r8)

10004834 <Steering_Function>:

float speed_fl = 0, speed_fr = 0, speed_rl = 0, speed_rr = 0; // in m/s
float angle_fl = 0, angle_fr = 0, angle_rl = 0, angle_rr = 0; // in deg  0 straing ahead stering right positive left negative


void Steering_Function(float Steering_direction_cal, float Driving_speed_cal, uint8_t Steering_mode_cal){
10004834:	b5f0      	push	{r4, r5, r6, r7, lr}
10004836:	b085      	sub	sp, #20
10004838:	af00      	add	r7, sp, #0
1000483a:	60f8      	str	r0, [r7, #12]
1000483c:	60b9      	str	r1, [r7, #8]
1000483e:	1dfb      	adds	r3, r7, #7
10004840:	701a      	strb	r2, [r3, #0]
	New_Input = 0;
10004842:	4bb8      	ldr	r3, [pc, #736]	; (10004b24 <Steering_Function+0x2f0>)
10004844:	2200      	movs	r2, #0
10004846:	701a      	strb	r2, [r3, #0]

	if(Driving_speed_cal > MAX_Speed) Driving_speed_cal = MAX_Speed;
10004848:	68b8      	ldr	r0, [r7, #8]
1000484a:	21fe      	movs	r1, #254	; 0xfe
1000484c:	0589      	lsls	r1, r1, #22
1000484e:	f003 f929 	bl	10007aa4 <__aeabi_fcmpgt>
10004852:	1e03      	subs	r3, r0, #0
10004854:	d002      	beq.n	1000485c <Steering_Function+0x28>
10004856:	23fe      	movs	r3, #254	; 0xfe
10004858:	059b      	lsls	r3, r3, #22
1000485a:	60bb      	str	r3, [r7, #8]
	if(Driving_speed_cal < -MAX_Speed) Driving_speed_cal = -MAX_Speed;
1000485c:	68b8      	ldr	r0, [r7, #8]
1000485e:	49b2      	ldr	r1, [pc, #712]	; (10004b28 <Steering_Function+0x2f4>)
10004860:	f003 f90c 	bl	10007a7c <__aeabi_fcmplt>
10004864:	1e03      	subs	r3, r0, #0
10004866:	d001      	beq.n	1000486c <Steering_Function+0x38>
10004868:	4baf      	ldr	r3, [pc, #700]	; (10004b28 <Steering_Function+0x2f4>)
1000486a:	60bb      	str	r3, [r7, #8]
	if((0 < Driving_speed_cal) & (Driving_speed_cal < MIN_Speed)) Driving_speed_cal = 0;
1000486c:	2301      	movs	r3, #1
1000486e:	1c1c      	adds	r4, r3, #0
10004870:	68b8      	ldr	r0, [r7, #8]
10004872:	2100      	movs	r1, #0
10004874:	f003 f916 	bl	10007aa4 <__aeabi_fcmpgt>
10004878:	1e03      	subs	r3, r0, #0
1000487a:	d101      	bne.n	10004880 <Steering_Function+0x4c>
1000487c:	2300      	movs	r3, #0
1000487e:	1c1c      	adds	r4, r3, #0
10004880:	b2e4      	uxtb	r4, r4
10004882:	68b8      	ldr	r0, [r7, #8]
10004884:	f005 fe7c 	bl	1000a580 <__aeabi_f2d>
10004888:	1c0a      	adds	r2, r1, #0
1000488a:	1c01      	adds	r1, r0, #0
1000488c:	2301      	movs	r3, #1
1000488e:	1c1d      	adds	r5, r3, #0
10004890:	1c08      	adds	r0, r1, #0
10004892:	1c11      	adds	r1, r2, #0
10004894:	4aa5      	ldr	r2, [pc, #660]	; (10004b2c <Steering_Function+0x2f8>)
10004896:	4ba6      	ldr	r3, [pc, #664]	; (10004b30 <Steering_Function+0x2fc>)
10004898:	f003 f8b6 	bl	10007a08 <__aeabi_dcmplt>
1000489c:	1e03      	subs	r3, r0, #0
1000489e:	d101      	bne.n	100048a4 <Steering_Function+0x70>
100048a0:	2300      	movs	r3, #0
100048a2:	1c1d      	adds	r5, r3, #0
100048a4:	b2eb      	uxtb	r3, r5
100048a6:	4023      	ands	r3, r4
100048a8:	b2db      	uxtb	r3, r3
100048aa:	2b00      	cmp	r3, #0
100048ac:	d001      	beq.n	100048b2 <Steering_Function+0x7e>
100048ae:	2300      	movs	r3, #0
100048b0:	60bb      	str	r3, [r7, #8]
	if((0 > Driving_speed_cal) & (Driving_speed_cal > -MIN_Speed)) Driving_speed_cal = 0;
100048b2:	2301      	movs	r3, #1
100048b4:	1c1c      	adds	r4, r3, #0
100048b6:	68b8      	ldr	r0, [r7, #8]
100048b8:	2100      	movs	r1, #0
100048ba:	f003 f8df 	bl	10007a7c <__aeabi_fcmplt>
100048be:	1e03      	subs	r3, r0, #0
100048c0:	d101      	bne.n	100048c6 <Steering_Function+0x92>
100048c2:	2300      	movs	r3, #0
100048c4:	1c1c      	adds	r4, r3, #0
100048c6:	b2e4      	uxtb	r4, r4
100048c8:	68b8      	ldr	r0, [r7, #8]
100048ca:	f005 fe59 	bl	1000a580 <__aeabi_f2d>
100048ce:	1c0a      	adds	r2, r1, #0
100048d0:	1c01      	adds	r1, r0, #0
100048d2:	2301      	movs	r3, #1
100048d4:	1c1d      	adds	r5, r3, #0
100048d6:	1c08      	adds	r0, r1, #0
100048d8:	1c11      	adds	r1, r2, #0
100048da:	4a94      	ldr	r2, [pc, #592]	; (10004b2c <Steering_Function+0x2f8>)
100048dc:	4b95      	ldr	r3, [pc, #596]	; (10004b34 <Steering_Function+0x300>)
100048de:	f003 f8a7 	bl	10007a30 <__aeabi_dcmpgt>
100048e2:	1e03      	subs	r3, r0, #0
100048e4:	d101      	bne.n	100048ea <Steering_Function+0xb6>
100048e6:	2300      	movs	r3, #0
100048e8:	1c1d      	adds	r5, r3, #0
100048ea:	b2eb      	uxtb	r3, r5
100048ec:	4023      	ands	r3, r4
100048ee:	b2db      	uxtb	r3, r3
100048f0:	2b00      	cmp	r3, #0
100048f2:	d001      	beq.n	100048f8 <Steering_Function+0xc4>
100048f4:	2300      	movs	r3, #0
100048f6:	60bb      	str	r3, [r7, #8]

	switch(Steering_mode_cal) // options 'Front'; 'Rear'; '4_Wheel'; 'Carb'; 'Rotate'
100048f8:	1dfb      	adds	r3, r7, #7
100048fa:	781b      	ldrb	r3, [r3, #0]
100048fc:	2b05      	cmp	r3, #5
100048fe:	d901      	bls.n	10004904 <Steering_Function+0xd0>
10004900:	f000 fe49 	bl	10005596 <Steering_Function+0xd62>
10004904:	009a      	lsls	r2, r3, #2
10004906:	4b8c      	ldr	r3, [pc, #560]	; (10004b38 <Steering_Function+0x304>)
10004908:	18d3      	adds	r3, r2, r3
1000490a:	681b      	ldr	r3, [r3, #0]
1000490c:	469f      	mov	pc, r3
	{
		case FRONT://#############################################################
			// steering limits
			if(Steering_direction_cal > 50) Steering_direction_cal = 50;
1000490e:	68f8      	ldr	r0, [r7, #12]
10004910:	498a      	ldr	r1, [pc, #552]	; (10004b3c <Steering_Function+0x308>)
10004912:	f003 f8c7 	bl	10007aa4 <__aeabi_fcmpgt>
10004916:	1e03      	subs	r3, r0, #0
10004918:	d001      	beq.n	1000491e <Steering_Function+0xea>
1000491a:	4b88      	ldr	r3, [pc, #544]	; (10004b3c <Steering_Function+0x308>)
1000491c:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal < -50) Steering_direction_cal = -50;
1000491e:	68f8      	ldr	r0, [r7, #12]
10004920:	4987      	ldr	r1, [pc, #540]	; (10004b40 <Steering_Function+0x30c>)
10004922:	f003 f8ab 	bl	10007a7c <__aeabi_fcmplt>
10004926:	1e03      	subs	r3, r0, #0
10004928:	d001      	beq.n	1000492e <Steering_Function+0xfa>
1000492a:	4b85      	ldr	r3, [pc, #532]	; (10004b40 <Steering_Function+0x30c>)
1000492c:	60fb      	str	r3, [r7, #12]

			// pre calc
			R_Turn = WHEEL_BASE / tan(Steering_direction_cal / RAD_TO_DEG); // to truni graduis converstion
1000492e:	68f8      	ldr	r0, [r7, #12]
10004930:	f005 fe26 	bl	1000a580 <__aeabi_f2d>
10004934:	1c03      	adds	r3, r0, #0
10004936:	1c0c      	adds	r4, r1, #0
10004938:	1c18      	adds	r0, r3, #0
1000493a:	1c21      	adds	r1, r4, #0
1000493c:	4a81      	ldr	r2, [pc, #516]	; (10004b44 <Steering_Function+0x310>)
1000493e:	4b82      	ldr	r3, [pc, #520]	; (10004b48 <Steering_Function+0x314>)
10004940:	f004 fb28 	bl	10008f94 <__aeabi_ddiv>
10004944:	1c03      	adds	r3, r0, #0
10004946:	1c0c      	adds	r4, r1, #0
10004948:	1c18      	adds	r0, r3, #0
1000494a:	1c21      	adds	r1, r4, #0
1000494c:	f001 fec6 	bl	100066dc <tan>
10004950:	1c03      	adds	r3, r0, #0
10004952:	1c0c      	adds	r4, r1, #0
10004954:	487d      	ldr	r0, [pc, #500]	; (10004b4c <Steering_Function+0x318>)
10004956:	497e      	ldr	r1, [pc, #504]	; (10004b50 <Steering_Function+0x31c>)
10004958:	1c1a      	adds	r2, r3, #0
1000495a:	1c23      	adds	r3, r4, #0
1000495c:	f004 fb1a 	bl	10008f94 <__aeabi_ddiv>
10004960:	1c03      	adds	r3, r0, #0
10004962:	1c0c      	adds	r4, r1, #0
10004964:	1c18      	adds	r0, r3, #0
10004966:	1c21      	adds	r1, r4, #0
10004968:	f005 fe5e 	bl	1000a628 <__aeabi_d2f>
1000496c:	1c02      	adds	r2, r0, #0
1000496e:	4b79      	ldr	r3, [pc, #484]	; (10004b54 <Steering_Function+0x320>)
10004970:	601a      	str	r2, [r3, #0]
			Speed_ratio = (2 * (copysign(R_Turn,1) + HALF_TRACK_WIDTH) * M_PI) / (2 * copysign(R_Turn,1) * M_PI);
10004972:	4b78      	ldr	r3, [pc, #480]	; (10004b54 <Steering_Function+0x320>)
10004974:	681b      	ldr	r3, [r3, #0]
10004976:	005b      	lsls	r3, r3, #1
10004978:	085b      	lsrs	r3, r3, #1
1000497a:	1c18      	adds	r0, r3, #0
1000497c:	f005 fe00 	bl	1000a580 <__aeabi_f2d>
10004980:	1c03      	adds	r3, r0, #0
10004982:	1c0c      	adds	r4, r1, #0
10004984:	1c18      	adds	r0, r3, #0
10004986:	1c21      	adds	r1, r4, #0
10004988:	4a73      	ldr	r2, [pc, #460]	; (10004b58 <Steering_Function+0x324>)
1000498a:	4b74      	ldr	r3, [pc, #464]	; (10004b5c <Steering_Function+0x328>)
1000498c:	f003 ffda 	bl	10008944 <__aeabi_dadd>
10004990:	1c03      	adds	r3, r0, #0
10004992:	1c0c      	adds	r4, r1, #0
10004994:	1c18      	adds	r0, r3, #0
10004996:	1c21      	adds	r1, r4, #0
10004998:	1c1a      	adds	r2, r3, #0
1000499a:	1c23      	adds	r3, r4, #0
1000499c:	f003 ffd2 	bl	10008944 <__aeabi_dadd>
100049a0:	1c03      	adds	r3, r0, #0
100049a2:	1c0c      	adds	r4, r1, #0
100049a4:	1c18      	adds	r0, r3, #0
100049a6:	1c21      	adds	r1, r4, #0
100049a8:	4a6d      	ldr	r2, [pc, #436]	; (10004b60 <Steering_Function+0x32c>)
100049aa:	4b6e      	ldr	r3, [pc, #440]	; (10004b64 <Steering_Function+0x330>)
100049ac:	f004 ff30 	bl	10009810 <__aeabi_dmul>
100049b0:	1c03      	adds	r3, r0, #0
100049b2:	1c0c      	adds	r4, r1, #0
100049b4:	1c1d      	adds	r5, r3, #0
100049b6:	1c26      	adds	r6, r4, #0
100049b8:	4b66      	ldr	r3, [pc, #408]	; (10004b54 <Steering_Function+0x320>)
100049ba:	681b      	ldr	r3, [r3, #0]
100049bc:	005b      	lsls	r3, r3, #1
100049be:	085b      	lsrs	r3, r3, #1
100049c0:	1c18      	adds	r0, r3, #0
100049c2:	f005 fddd 	bl	1000a580 <__aeabi_f2d>
100049c6:	1c03      	adds	r3, r0, #0
100049c8:	1c0c      	adds	r4, r1, #0
100049ca:	1c18      	adds	r0, r3, #0
100049cc:	1c21      	adds	r1, r4, #0
100049ce:	1c1a      	adds	r2, r3, #0
100049d0:	1c23      	adds	r3, r4, #0
100049d2:	f003 ffb7 	bl	10008944 <__aeabi_dadd>
100049d6:	1c03      	adds	r3, r0, #0
100049d8:	1c0c      	adds	r4, r1, #0
100049da:	1c18      	adds	r0, r3, #0
100049dc:	1c21      	adds	r1, r4, #0
100049de:	4a60      	ldr	r2, [pc, #384]	; (10004b60 <Steering_Function+0x32c>)
100049e0:	4b60      	ldr	r3, [pc, #384]	; (10004b64 <Steering_Function+0x330>)
100049e2:	f004 ff15 	bl	10009810 <__aeabi_dmul>
100049e6:	1c03      	adds	r3, r0, #0
100049e8:	1c0c      	adds	r4, r1, #0
100049ea:	1c28      	adds	r0, r5, #0
100049ec:	1c31      	adds	r1, r6, #0
100049ee:	1c1a      	adds	r2, r3, #0
100049f0:	1c23      	adds	r3, r4, #0
100049f2:	f004 facf 	bl	10008f94 <__aeabi_ddiv>
100049f6:	1c03      	adds	r3, r0, #0
100049f8:	1c0c      	adds	r4, r1, #0
100049fa:	1c18      	adds	r0, r3, #0
100049fc:	1c21      	adds	r1, r4, #0
100049fe:	f005 fe13 	bl	1000a628 <__aeabi_d2f>
10004a02:	1c02      	adds	r2, r0, #0
10004a04:	4b58      	ldr	r3, [pc, #352]	; (10004b68 <Steering_Function+0x334>)
10004a06:	601a      	str	r2, [r3, #0]

			if((R_TRUN_MIN < R_Turn) && (R_Turn < R_TRUN_MAX)){
10004a08:	4b52      	ldr	r3, [pc, #328]	; (10004b54 <Steering_Function+0x320>)
10004a0a:	681b      	ldr	r3, [r3, #0]
10004a0c:	1c18      	adds	r0, r3, #0
10004a0e:	f005 fdb7 	bl	1000a580 <__aeabi_f2d>
10004a12:	1c03      	adds	r3, r0, #0
10004a14:	1c0c      	adds	r4, r1, #0
10004a16:	1c18      	adds	r0, r3, #0
10004a18:	1c21      	adds	r1, r4, #0
10004a1a:	4a44      	ldr	r2, [pc, #272]	; (10004b2c <Steering_Function+0x2f8>)
10004a1c:	4b44      	ldr	r3, [pc, #272]	; (10004b30 <Steering_Function+0x2fc>)
10004a1e:	f003 f807 	bl	10007a30 <__aeabi_dcmpgt>
10004a22:	1e03      	subs	r3, r0, #0
10004a24:	d100      	bne.n	10004a28 <Steering_Function+0x1f4>
10004a26:	e0af      	b.n	10004b88 <Steering_Function+0x354>
10004a28:	4b4a      	ldr	r3, [pc, #296]	; (10004b54 <Steering_Function+0x320>)
10004a2a:	681b      	ldr	r3, [r3, #0]
10004a2c:	1c18      	adds	r0, r3, #0
10004a2e:	494f      	ldr	r1, [pc, #316]	; (10004b6c <Steering_Function+0x338>)
10004a30:	f003 f824 	bl	10007a7c <__aeabi_fcmplt>
10004a34:	1e03      	subs	r3, r0, #0
10004a36:	d100      	bne.n	10004a3a <Steering_Function+0x206>
10004a38:	e0a6      	b.n	10004b88 <Steering_Function+0x354>
				angle_fl = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // out wheel
10004a3a:	4b46      	ldr	r3, [pc, #280]	; (10004b54 <Steering_Function+0x320>)
10004a3c:	681b      	ldr	r3, [r3, #0]
10004a3e:	1c18      	adds	r0, r3, #0
10004a40:	f005 fd9e 	bl	1000a580 <__aeabi_f2d>
10004a44:	1c03      	adds	r3, r0, #0
10004a46:	1c0c      	adds	r4, r1, #0
10004a48:	1c18      	adds	r0, r3, #0
10004a4a:	1c21      	adds	r1, r4, #0
10004a4c:	4a42      	ldr	r2, [pc, #264]	; (10004b58 <Steering_Function+0x324>)
10004a4e:	4b43      	ldr	r3, [pc, #268]	; (10004b5c <Steering_Function+0x328>)
10004a50:	f003 ff78 	bl	10008944 <__aeabi_dadd>
10004a54:	1c03      	adds	r3, r0, #0
10004a56:	1c0c      	adds	r4, r1, #0
10004a58:	483c      	ldr	r0, [pc, #240]	; (10004b4c <Steering_Function+0x318>)
10004a5a:	493d      	ldr	r1, [pc, #244]	; (10004b50 <Steering_Function+0x31c>)
10004a5c:	1c1a      	adds	r2, r3, #0
10004a5e:	1c23      	adds	r3, r4, #0
10004a60:	f004 fa98 	bl	10008f94 <__aeabi_ddiv>
10004a64:	1c03      	adds	r3, r0, #0
10004a66:	1c0c      	adds	r4, r1, #0
10004a68:	1c18      	adds	r0, r3, #0
10004a6a:	1c21      	adds	r1, r4, #0
10004a6c:	f001 fc94 	bl	10006398 <atan>
10004a70:	1c03      	adds	r3, r0, #0
10004a72:	1c0c      	adds	r4, r1, #0
10004a74:	1c18      	adds	r0, r3, #0
10004a76:	1c21      	adds	r1, r4, #0
10004a78:	4a32      	ldr	r2, [pc, #200]	; (10004b44 <Steering_Function+0x310>)
10004a7a:	4b33      	ldr	r3, [pc, #204]	; (10004b48 <Steering_Function+0x314>)
10004a7c:	f004 fec8 	bl	10009810 <__aeabi_dmul>
10004a80:	1c03      	adds	r3, r0, #0
10004a82:	1c0c      	adds	r4, r1, #0
10004a84:	1c18      	adds	r0, r3, #0
10004a86:	1c21      	adds	r1, r4, #0
10004a88:	f005 fdce 	bl	1000a628 <__aeabi_d2f>
10004a8c:	1c02      	adds	r2, r0, #0
10004a8e:	4b38      	ldr	r3, [pc, #224]	; (10004b70 <Steering_Function+0x33c>)
10004a90:	601a      	str	r2, [r3, #0]
				angle_fr = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel
10004a92:	4b30      	ldr	r3, [pc, #192]	; (10004b54 <Steering_Function+0x320>)
10004a94:	681b      	ldr	r3, [r3, #0]
10004a96:	1c18      	adds	r0, r3, #0
10004a98:	f005 fd72 	bl	1000a580 <__aeabi_f2d>
10004a9c:	1c03      	adds	r3, r0, #0
10004a9e:	1c0c      	adds	r4, r1, #0
10004aa0:	1c18      	adds	r0, r3, #0
10004aa2:	1c21      	adds	r1, r4, #0
10004aa4:	4a2c      	ldr	r2, [pc, #176]	; (10004b58 <Steering_Function+0x324>)
10004aa6:	4b2d      	ldr	r3, [pc, #180]	; (10004b5c <Steering_Function+0x328>)
10004aa8:	f005 f94c 	bl	10009d44 <__aeabi_dsub>
10004aac:	1c03      	adds	r3, r0, #0
10004aae:	1c0c      	adds	r4, r1, #0
10004ab0:	4826      	ldr	r0, [pc, #152]	; (10004b4c <Steering_Function+0x318>)
10004ab2:	4927      	ldr	r1, [pc, #156]	; (10004b50 <Steering_Function+0x31c>)
10004ab4:	1c1a      	adds	r2, r3, #0
10004ab6:	1c23      	adds	r3, r4, #0
10004ab8:	f004 fa6c 	bl	10008f94 <__aeabi_ddiv>
10004abc:	1c03      	adds	r3, r0, #0
10004abe:	1c0c      	adds	r4, r1, #0
10004ac0:	1c18      	adds	r0, r3, #0
10004ac2:	1c21      	adds	r1, r4, #0
10004ac4:	f001 fc68 	bl	10006398 <atan>
10004ac8:	1c03      	adds	r3, r0, #0
10004aca:	1c0c      	adds	r4, r1, #0
10004acc:	1c18      	adds	r0, r3, #0
10004ace:	1c21      	adds	r1, r4, #0
10004ad0:	4a1c      	ldr	r2, [pc, #112]	; (10004b44 <Steering_Function+0x310>)
10004ad2:	4b1d      	ldr	r3, [pc, #116]	; (10004b48 <Steering_Function+0x314>)
10004ad4:	f004 fe9c 	bl	10009810 <__aeabi_dmul>
10004ad8:	1c03      	adds	r3, r0, #0
10004ada:	1c0c      	adds	r4, r1, #0
10004adc:	1c18      	adds	r0, r3, #0
10004ade:	1c21      	adds	r1, r4, #0
10004ae0:	f005 fda2 	bl	1000a628 <__aeabi_d2f>
10004ae4:	1c02      	adds	r2, r0, #0
10004ae6:	4b23      	ldr	r3, [pc, #140]	; (10004b74 <Steering_Function+0x340>)
10004ae8:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal * Speed_ratio;
10004aea:	4b1f      	ldr	r3, [pc, #124]	; (10004b68 <Steering_Function+0x334>)
10004aec:	681b      	ldr	r3, [r3, #0]
10004aee:	1c18      	adds	r0, r3, #0
10004af0:	68b9      	ldr	r1, [r7, #8]
10004af2:	f003 fc0f 	bl	10008314 <__aeabi_fmul>
10004af6:	1c03      	adds	r3, r0, #0
10004af8:	1c1a      	adds	r2, r3, #0
10004afa:	4b1f      	ldr	r3, [pc, #124]	; (10004b78 <Steering_Function+0x344>)
10004afc:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal / Speed_ratio;
10004afe:	4b1a      	ldr	r3, [pc, #104]	; (10004b68 <Steering_Function+0x334>)
10004b00:	681b      	ldr	r3, [r3, #0]
10004b02:	68b8      	ldr	r0, [r7, #8]
10004b04:	1c19      	adds	r1, r3, #0
10004b06:	f003 fa13 	bl	10007f30 <__aeabi_fdiv>
10004b0a:	1c03      	adds	r3, r0, #0
10004b0c:	1c1a      	adds	r2, r3, #0
10004b0e:	4b1b      	ldr	r3, [pc, #108]	; (10004b7c <Steering_Function+0x348>)
10004b10:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal * Speed_ratio;
				//speed_rr = Driving_speed_cal / Speed_ratio;

				speed_rl = speed_fl;
10004b12:	4b19      	ldr	r3, [pc, #100]	; (10004b78 <Steering_Function+0x344>)
10004b14:	681a      	ldr	r2, [r3, #0]
10004b16:	4b1a      	ldr	r3, [pc, #104]	; (10004b80 <Steering_Function+0x34c>)
10004b18:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
10004b1a:	4b18      	ldr	r3, [pc, #96]	; (10004b7c <Steering_Function+0x348>)
10004b1c:	681a      	ldr	r2, [r3, #0]
10004b1e:	4b19      	ldr	r3, [pc, #100]	; (10004b84 <Steering_Function+0x350>)
10004b20:	601a      	str	r2, [r3, #0]
10004b22:	e0d0      	b.n	10004cc6 <Steering_Function+0x492>
10004b24:	200009e9 	.word	0x200009e9
10004b28:	bf800000 	.word	0xbf800000
10004b2c:	9999999a 	.word	0x9999999a
10004b30:	3fa99999 	.word	0x3fa99999
10004b34:	bfa99999 	.word	0xbfa99999
10004b38:	1000ade0 	.word	0x1000ade0
10004b3c:	42480000 	.word	0x42480000
10004b40:	c2480000 	.word	0xc2480000
10004b44:	53f7ced9 	.word	0x53f7ced9
10004b48:	404ca5e3 	.word	0x404ca5e3
10004b4c:	3126e979 	.word	0x3126e979
10004b50:	3fdcac08 	.word	0x3fdcac08
10004b54:	20000a30 	.word	0x20000a30
10004b58:	1a9fbe77 	.word	0x1a9fbe77
10004b5c:	3fc4dd2f 	.word	0x3fc4dd2f
10004b60:	54442d18 	.word	0x54442d18
10004b64:	400921fb 	.word	0x400921fb
10004b68:	20000a34 	.word	0x20000a34
10004b6c:	41a00000 	.word	0x41a00000
10004b70:	20000990 	.word	0x20000990
10004b74:	20000994 	.word	0x20000994
10004b78:	20000980 	.word	0x20000980
10004b7c:	20000984 	.word	0x20000984
10004b80:	20000988 	.word	0x20000988
10004b84:	2000098c 	.word	0x2000098c
			}
			else if((- R_TRUN_MIN > R_Turn) && (R_Turn > -R_TRUN_MAX)){
10004b88:	4bd8      	ldr	r3, [pc, #864]	; (10004eec <Steering_Function+0x6b8>)
10004b8a:	681b      	ldr	r3, [r3, #0]
10004b8c:	1c18      	adds	r0, r3, #0
10004b8e:	f005 fcf7 	bl	1000a580 <__aeabi_f2d>
10004b92:	1c03      	adds	r3, r0, #0
10004b94:	1c0c      	adds	r4, r1, #0
10004b96:	1c18      	adds	r0, r3, #0
10004b98:	1c21      	adds	r1, r4, #0
10004b9a:	4ad5      	ldr	r2, [pc, #852]	; (10004ef0 <Steering_Function+0x6bc>)
10004b9c:	4bd5      	ldr	r3, [pc, #852]	; (10004ef4 <Steering_Function+0x6c0>)
10004b9e:	f002 ff33 	bl	10007a08 <__aeabi_dcmplt>
10004ba2:	1e03      	subs	r3, r0, #0
10004ba4:	d100      	bne.n	10004ba8 <Steering_Function+0x374>
10004ba6:	e07c      	b.n	10004ca2 <Steering_Function+0x46e>
10004ba8:	4bd0      	ldr	r3, [pc, #832]	; (10004eec <Steering_Function+0x6b8>)
10004baa:	681b      	ldr	r3, [r3, #0]
10004bac:	1c18      	adds	r0, r3, #0
10004bae:	49d2      	ldr	r1, [pc, #840]	; (10004ef8 <Steering_Function+0x6c4>)
10004bb0:	f002 ff78 	bl	10007aa4 <__aeabi_fcmpgt>
10004bb4:	1e03      	subs	r3, r0, #0
10004bb6:	d074      	beq.n	10004ca2 <Steering_Function+0x46e>
				angle_fl = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // in wheel
10004bb8:	4bcc      	ldr	r3, [pc, #816]	; (10004eec <Steering_Function+0x6b8>)
10004bba:	681b      	ldr	r3, [r3, #0]
10004bbc:	1c18      	adds	r0, r3, #0
10004bbe:	f005 fcdf 	bl	1000a580 <__aeabi_f2d>
10004bc2:	1c03      	adds	r3, r0, #0
10004bc4:	1c0c      	adds	r4, r1, #0
10004bc6:	1c18      	adds	r0, r3, #0
10004bc8:	1c21      	adds	r1, r4, #0
10004bca:	4acc      	ldr	r2, [pc, #816]	; (10004efc <Steering_Function+0x6c8>)
10004bcc:	4bcc      	ldr	r3, [pc, #816]	; (10004f00 <Steering_Function+0x6cc>)
10004bce:	f003 feb9 	bl	10008944 <__aeabi_dadd>
10004bd2:	1c03      	adds	r3, r0, #0
10004bd4:	1c0c      	adds	r4, r1, #0
10004bd6:	48cb      	ldr	r0, [pc, #812]	; (10004f04 <Steering_Function+0x6d0>)
10004bd8:	49cb      	ldr	r1, [pc, #812]	; (10004f08 <Steering_Function+0x6d4>)
10004bda:	1c1a      	adds	r2, r3, #0
10004bdc:	1c23      	adds	r3, r4, #0
10004bde:	f004 f9d9 	bl	10008f94 <__aeabi_ddiv>
10004be2:	1c03      	adds	r3, r0, #0
10004be4:	1c0c      	adds	r4, r1, #0
10004be6:	1c18      	adds	r0, r3, #0
10004be8:	1c21      	adds	r1, r4, #0
10004bea:	f001 fbd5 	bl	10006398 <atan>
10004bee:	1c03      	adds	r3, r0, #0
10004bf0:	1c0c      	adds	r4, r1, #0
10004bf2:	1c18      	adds	r0, r3, #0
10004bf4:	1c21      	adds	r1, r4, #0
10004bf6:	4ac5      	ldr	r2, [pc, #788]	; (10004f0c <Steering_Function+0x6d8>)
10004bf8:	4bc5      	ldr	r3, [pc, #788]	; (10004f10 <Steering_Function+0x6dc>)
10004bfa:	f004 fe09 	bl	10009810 <__aeabi_dmul>
10004bfe:	1c03      	adds	r3, r0, #0
10004c00:	1c0c      	adds	r4, r1, #0
10004c02:	1c18      	adds	r0, r3, #0
10004c04:	1c21      	adds	r1, r4, #0
10004c06:	f005 fd0f 	bl	1000a628 <__aeabi_d2f>
10004c0a:	1c02      	adds	r2, r0, #0
10004c0c:	4bc1      	ldr	r3, [pc, #772]	; (10004f14 <Steering_Function+0x6e0>)
10004c0e:	601a      	str	r2, [r3, #0]
				angle_fr = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // out wheel
10004c10:	4bb6      	ldr	r3, [pc, #728]	; (10004eec <Steering_Function+0x6b8>)
10004c12:	681b      	ldr	r3, [r3, #0]
10004c14:	1c18      	adds	r0, r3, #0
10004c16:	f005 fcb3 	bl	1000a580 <__aeabi_f2d>
10004c1a:	1c03      	adds	r3, r0, #0
10004c1c:	1c0c      	adds	r4, r1, #0
10004c1e:	1c18      	adds	r0, r3, #0
10004c20:	1c21      	adds	r1, r4, #0
10004c22:	4ab6      	ldr	r2, [pc, #728]	; (10004efc <Steering_Function+0x6c8>)
10004c24:	4bb6      	ldr	r3, [pc, #728]	; (10004f00 <Steering_Function+0x6cc>)
10004c26:	f005 f88d 	bl	10009d44 <__aeabi_dsub>
10004c2a:	1c03      	adds	r3, r0, #0
10004c2c:	1c0c      	adds	r4, r1, #0
10004c2e:	48b5      	ldr	r0, [pc, #724]	; (10004f04 <Steering_Function+0x6d0>)
10004c30:	49b5      	ldr	r1, [pc, #724]	; (10004f08 <Steering_Function+0x6d4>)
10004c32:	1c1a      	adds	r2, r3, #0
10004c34:	1c23      	adds	r3, r4, #0
10004c36:	f004 f9ad 	bl	10008f94 <__aeabi_ddiv>
10004c3a:	1c03      	adds	r3, r0, #0
10004c3c:	1c0c      	adds	r4, r1, #0
10004c3e:	1c18      	adds	r0, r3, #0
10004c40:	1c21      	adds	r1, r4, #0
10004c42:	f001 fba9 	bl	10006398 <atan>
10004c46:	1c03      	adds	r3, r0, #0
10004c48:	1c0c      	adds	r4, r1, #0
10004c4a:	1c18      	adds	r0, r3, #0
10004c4c:	1c21      	adds	r1, r4, #0
10004c4e:	4aaf      	ldr	r2, [pc, #700]	; (10004f0c <Steering_Function+0x6d8>)
10004c50:	4baf      	ldr	r3, [pc, #700]	; (10004f10 <Steering_Function+0x6dc>)
10004c52:	f004 fddd 	bl	10009810 <__aeabi_dmul>
10004c56:	1c03      	adds	r3, r0, #0
10004c58:	1c0c      	adds	r4, r1, #0
10004c5a:	1c18      	adds	r0, r3, #0
10004c5c:	1c21      	adds	r1, r4, #0
10004c5e:	f005 fce3 	bl	1000a628 <__aeabi_d2f>
10004c62:	1c02      	adds	r2, r0, #0
10004c64:	4bac      	ldr	r3, [pc, #688]	; (10004f18 <Steering_Function+0x6e4>)
10004c66:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal / Speed_ratio;
10004c68:	4bac      	ldr	r3, [pc, #688]	; (10004f1c <Steering_Function+0x6e8>)
10004c6a:	681b      	ldr	r3, [r3, #0]
10004c6c:	68b8      	ldr	r0, [r7, #8]
10004c6e:	1c19      	adds	r1, r3, #0
10004c70:	f003 f95e 	bl	10007f30 <__aeabi_fdiv>
10004c74:	1c03      	adds	r3, r0, #0
10004c76:	1c1a      	adds	r2, r3, #0
10004c78:	4ba9      	ldr	r3, [pc, #676]	; (10004f20 <Steering_Function+0x6ec>)
10004c7a:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal * Speed_ratio;
10004c7c:	4ba7      	ldr	r3, [pc, #668]	; (10004f1c <Steering_Function+0x6e8>)
10004c7e:	681b      	ldr	r3, [r3, #0]
10004c80:	1c18      	adds	r0, r3, #0
10004c82:	68b9      	ldr	r1, [r7, #8]
10004c84:	f003 fb46 	bl	10008314 <__aeabi_fmul>
10004c88:	1c03      	adds	r3, r0, #0
10004c8a:	1c1a      	adds	r2, r3, #0
10004c8c:	4ba5      	ldr	r3, [pc, #660]	; (10004f24 <Steering_Function+0x6f0>)
10004c8e:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal / Speed_ratio;
				//speed_rr = Driving_speed_cal * Speed_ratio;

				speed_rl = speed_fl;
10004c90:	4ba3      	ldr	r3, [pc, #652]	; (10004f20 <Steering_Function+0x6ec>)
10004c92:	681a      	ldr	r2, [r3, #0]
10004c94:	4ba4      	ldr	r3, [pc, #656]	; (10004f28 <Steering_Function+0x6f4>)
10004c96:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
10004c98:	4ba2      	ldr	r3, [pc, #648]	; (10004f24 <Steering_Function+0x6f0>)
10004c9a:	681a      	ldr	r2, [r3, #0]
10004c9c:	4ba3      	ldr	r3, [pc, #652]	; (10004f2c <Steering_Function+0x6f8>)
10004c9e:	601a      	str	r2, [r3, #0]
10004ca0:	e011      	b.n	10004cc6 <Steering_Function+0x492>
			}
			else{
				angle_fl = 0;
10004ca2:	4b9c      	ldr	r3, [pc, #624]	; (10004f14 <Steering_Function+0x6e0>)
10004ca4:	2200      	movs	r2, #0
10004ca6:	601a      	str	r2, [r3, #0]
				angle_fr = 0;
10004ca8:	4b9b      	ldr	r3, [pc, #620]	; (10004f18 <Steering_Function+0x6e4>)
10004caa:	2200      	movs	r2, #0
10004cac:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal;
10004cae:	4b9c      	ldr	r3, [pc, #624]	; (10004f20 <Steering_Function+0x6ec>)
10004cb0:	68ba      	ldr	r2, [r7, #8]
10004cb2:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal;
10004cb4:	4b9b      	ldr	r3, [pc, #620]	; (10004f24 <Steering_Function+0x6f0>)
10004cb6:	68ba      	ldr	r2, [r7, #8]
10004cb8:	601a      	str	r2, [r3, #0]
				speed_rl = Driving_speed_cal;
10004cba:	4b9b      	ldr	r3, [pc, #620]	; (10004f28 <Steering_Function+0x6f4>)
10004cbc:	68ba      	ldr	r2, [r7, #8]
10004cbe:	601a      	str	r2, [r3, #0]
				speed_rr = Driving_speed_cal;
10004cc0:	4b9a      	ldr	r3, [pc, #616]	; (10004f2c <Steering_Function+0x6f8>)
10004cc2:	68ba      	ldr	r2, [r7, #8]
10004cc4:	601a      	str	r2, [r3, #0]
			}

			//rear axle
			angle_rl = 0;
10004cc6:	4b9a      	ldr	r3, [pc, #616]	; (10004f30 <Steering_Function+0x6fc>)
10004cc8:	2200      	movs	r2, #0
10004cca:	601a      	str	r2, [r3, #0]
			angle_rr = 0;
10004ccc:	4b99      	ldr	r3, [pc, #612]	; (10004f34 <Steering_Function+0x700>)
10004cce:	2200      	movs	r2, #0
10004cd0:	601a      	str	r2, [r3, #0]
			break;
10004cd2:	f000 fc78 	bl	100055c6 <Steering_Function+0xd92>

		case BACK:// rear #############################################################
			// steering limits
			if(Steering_direction_cal > 50) Steering_direction_cal = 50;
10004cd6:	68f8      	ldr	r0, [r7, #12]
10004cd8:	4997      	ldr	r1, [pc, #604]	; (10004f38 <Steering_Function+0x704>)
10004cda:	f002 fee3 	bl	10007aa4 <__aeabi_fcmpgt>
10004cde:	1e03      	subs	r3, r0, #0
10004ce0:	d001      	beq.n	10004ce6 <Steering_Function+0x4b2>
10004ce2:	4b95      	ldr	r3, [pc, #596]	; (10004f38 <Steering_Function+0x704>)
10004ce4:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal < -50) Steering_direction_cal = -50;
10004ce6:	68f8      	ldr	r0, [r7, #12]
10004ce8:	4994      	ldr	r1, [pc, #592]	; (10004f3c <Steering_Function+0x708>)
10004cea:	f002 fec7 	bl	10007a7c <__aeabi_fcmplt>
10004cee:	1e03      	subs	r3, r0, #0
10004cf0:	d001      	beq.n	10004cf6 <Steering_Function+0x4c2>
10004cf2:	4b92      	ldr	r3, [pc, #584]	; (10004f3c <Steering_Function+0x708>)
10004cf4:	60fb      	str	r3, [r7, #12]

			// pre calc
			R_Turn = WHEEL_BASE / tan(Steering_direction_cal / RAD_TO_DEG); // to truni graduis converstion
10004cf6:	68f8      	ldr	r0, [r7, #12]
10004cf8:	f005 fc42 	bl	1000a580 <__aeabi_f2d>
10004cfc:	1c03      	adds	r3, r0, #0
10004cfe:	1c0c      	adds	r4, r1, #0
10004d00:	1c18      	adds	r0, r3, #0
10004d02:	1c21      	adds	r1, r4, #0
10004d04:	4a81      	ldr	r2, [pc, #516]	; (10004f0c <Steering_Function+0x6d8>)
10004d06:	4b82      	ldr	r3, [pc, #520]	; (10004f10 <Steering_Function+0x6dc>)
10004d08:	f004 f944 	bl	10008f94 <__aeabi_ddiv>
10004d0c:	1c03      	adds	r3, r0, #0
10004d0e:	1c0c      	adds	r4, r1, #0
10004d10:	1c18      	adds	r0, r3, #0
10004d12:	1c21      	adds	r1, r4, #0
10004d14:	f001 fce2 	bl	100066dc <tan>
10004d18:	1c03      	adds	r3, r0, #0
10004d1a:	1c0c      	adds	r4, r1, #0
10004d1c:	4879      	ldr	r0, [pc, #484]	; (10004f04 <Steering_Function+0x6d0>)
10004d1e:	497a      	ldr	r1, [pc, #488]	; (10004f08 <Steering_Function+0x6d4>)
10004d20:	1c1a      	adds	r2, r3, #0
10004d22:	1c23      	adds	r3, r4, #0
10004d24:	f004 f936 	bl	10008f94 <__aeabi_ddiv>
10004d28:	1c03      	adds	r3, r0, #0
10004d2a:	1c0c      	adds	r4, r1, #0
10004d2c:	1c18      	adds	r0, r3, #0
10004d2e:	1c21      	adds	r1, r4, #0
10004d30:	f005 fc7a 	bl	1000a628 <__aeabi_d2f>
10004d34:	1c02      	adds	r2, r0, #0
10004d36:	4b6d      	ldr	r3, [pc, #436]	; (10004eec <Steering_Function+0x6b8>)
10004d38:	601a      	str	r2, [r3, #0]
			Speed_ratio = (2 * (copysign(R_Turn,1) + HALF_TRACK_WIDTH) * M_PI) / (2 * copysign(R_Turn,1) * M_PI);
10004d3a:	4b6c      	ldr	r3, [pc, #432]	; (10004eec <Steering_Function+0x6b8>)
10004d3c:	681b      	ldr	r3, [r3, #0]
10004d3e:	005b      	lsls	r3, r3, #1
10004d40:	085b      	lsrs	r3, r3, #1
10004d42:	1c18      	adds	r0, r3, #0
10004d44:	f005 fc1c 	bl	1000a580 <__aeabi_f2d>
10004d48:	1c03      	adds	r3, r0, #0
10004d4a:	1c0c      	adds	r4, r1, #0
10004d4c:	1c18      	adds	r0, r3, #0
10004d4e:	1c21      	adds	r1, r4, #0
10004d50:	4a6a      	ldr	r2, [pc, #424]	; (10004efc <Steering_Function+0x6c8>)
10004d52:	4b6b      	ldr	r3, [pc, #428]	; (10004f00 <Steering_Function+0x6cc>)
10004d54:	f003 fdf6 	bl	10008944 <__aeabi_dadd>
10004d58:	1c03      	adds	r3, r0, #0
10004d5a:	1c0c      	adds	r4, r1, #0
10004d5c:	1c18      	adds	r0, r3, #0
10004d5e:	1c21      	adds	r1, r4, #0
10004d60:	1c1a      	adds	r2, r3, #0
10004d62:	1c23      	adds	r3, r4, #0
10004d64:	f003 fdee 	bl	10008944 <__aeabi_dadd>
10004d68:	1c03      	adds	r3, r0, #0
10004d6a:	1c0c      	adds	r4, r1, #0
10004d6c:	1c18      	adds	r0, r3, #0
10004d6e:	1c21      	adds	r1, r4, #0
10004d70:	4a73      	ldr	r2, [pc, #460]	; (10004f40 <Steering_Function+0x70c>)
10004d72:	4b74      	ldr	r3, [pc, #464]	; (10004f44 <Steering_Function+0x710>)
10004d74:	f004 fd4c 	bl	10009810 <__aeabi_dmul>
10004d78:	1c03      	adds	r3, r0, #0
10004d7a:	1c0c      	adds	r4, r1, #0
10004d7c:	1c1d      	adds	r5, r3, #0
10004d7e:	1c26      	adds	r6, r4, #0
10004d80:	4b5a      	ldr	r3, [pc, #360]	; (10004eec <Steering_Function+0x6b8>)
10004d82:	681b      	ldr	r3, [r3, #0]
10004d84:	005b      	lsls	r3, r3, #1
10004d86:	085b      	lsrs	r3, r3, #1
10004d88:	1c18      	adds	r0, r3, #0
10004d8a:	f005 fbf9 	bl	1000a580 <__aeabi_f2d>
10004d8e:	1c03      	adds	r3, r0, #0
10004d90:	1c0c      	adds	r4, r1, #0
10004d92:	1c18      	adds	r0, r3, #0
10004d94:	1c21      	adds	r1, r4, #0
10004d96:	1c1a      	adds	r2, r3, #0
10004d98:	1c23      	adds	r3, r4, #0
10004d9a:	f003 fdd3 	bl	10008944 <__aeabi_dadd>
10004d9e:	1c03      	adds	r3, r0, #0
10004da0:	1c0c      	adds	r4, r1, #0
10004da2:	1c18      	adds	r0, r3, #0
10004da4:	1c21      	adds	r1, r4, #0
10004da6:	4a66      	ldr	r2, [pc, #408]	; (10004f40 <Steering_Function+0x70c>)
10004da8:	4b66      	ldr	r3, [pc, #408]	; (10004f44 <Steering_Function+0x710>)
10004daa:	f004 fd31 	bl	10009810 <__aeabi_dmul>
10004dae:	1c03      	adds	r3, r0, #0
10004db0:	1c0c      	adds	r4, r1, #0
10004db2:	1c28      	adds	r0, r5, #0
10004db4:	1c31      	adds	r1, r6, #0
10004db6:	1c1a      	adds	r2, r3, #0
10004db8:	1c23      	adds	r3, r4, #0
10004dba:	f004 f8eb 	bl	10008f94 <__aeabi_ddiv>
10004dbe:	1c03      	adds	r3, r0, #0
10004dc0:	1c0c      	adds	r4, r1, #0
10004dc2:	1c18      	adds	r0, r3, #0
10004dc4:	1c21      	adds	r1, r4, #0
10004dc6:	f005 fc2f 	bl	1000a628 <__aeabi_d2f>
10004dca:	1c02      	adds	r2, r0, #0
10004dcc:	4b53      	ldr	r3, [pc, #332]	; (10004f1c <Steering_Function+0x6e8>)
10004dce:	601a      	str	r2, [r3, #0]

			if((R_TRUN_MIN < R_Turn) && (R_Turn < R_TRUN_MAX)){
10004dd0:	4b46      	ldr	r3, [pc, #280]	; (10004eec <Steering_Function+0x6b8>)
10004dd2:	681b      	ldr	r3, [r3, #0]
10004dd4:	1c18      	adds	r0, r3, #0
10004dd6:	f005 fbd3 	bl	1000a580 <__aeabi_f2d>
10004dda:	1c03      	adds	r3, r0, #0
10004ddc:	1c0c      	adds	r4, r1, #0
10004dde:	1c18      	adds	r0, r3, #0
10004de0:	1c21      	adds	r1, r4, #0
10004de2:	4a43      	ldr	r2, [pc, #268]	; (10004ef0 <Steering_Function+0x6bc>)
10004de4:	4b58      	ldr	r3, [pc, #352]	; (10004f48 <Steering_Function+0x714>)
10004de6:	f002 fe23 	bl	10007a30 <__aeabi_dcmpgt>
10004dea:	1e03      	subs	r3, r0, #0
10004dec:	d100      	bne.n	10004df0 <Steering_Function+0x5bc>
10004dee:	e0b1      	b.n	10004f54 <Steering_Function+0x720>
10004df0:	4b3e      	ldr	r3, [pc, #248]	; (10004eec <Steering_Function+0x6b8>)
10004df2:	681b      	ldr	r3, [r3, #0]
10004df4:	1c18      	adds	r0, r3, #0
10004df6:	4955      	ldr	r1, [pc, #340]	; (10004f4c <Steering_Function+0x718>)
10004df8:	f002 fe40 	bl	10007a7c <__aeabi_fcmplt>
10004dfc:	1e03      	subs	r3, r0, #0
10004dfe:	d100      	bne.n	10004e02 <Steering_Function+0x5ce>
10004e00:	e0a8      	b.n	10004f54 <Steering_Function+0x720>
				angle_rl = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // out wheel
10004e02:	4b3a      	ldr	r3, [pc, #232]	; (10004eec <Steering_Function+0x6b8>)
10004e04:	681b      	ldr	r3, [r3, #0]
10004e06:	1c18      	adds	r0, r3, #0
10004e08:	f005 fbba 	bl	1000a580 <__aeabi_f2d>
10004e0c:	1c03      	adds	r3, r0, #0
10004e0e:	1c0c      	adds	r4, r1, #0
10004e10:	1c18      	adds	r0, r3, #0
10004e12:	1c21      	adds	r1, r4, #0
10004e14:	4a39      	ldr	r2, [pc, #228]	; (10004efc <Steering_Function+0x6c8>)
10004e16:	4b3a      	ldr	r3, [pc, #232]	; (10004f00 <Steering_Function+0x6cc>)
10004e18:	f003 fd94 	bl	10008944 <__aeabi_dadd>
10004e1c:	1c03      	adds	r3, r0, #0
10004e1e:	1c0c      	adds	r4, r1, #0
10004e20:	4838      	ldr	r0, [pc, #224]	; (10004f04 <Steering_Function+0x6d0>)
10004e22:	4939      	ldr	r1, [pc, #228]	; (10004f08 <Steering_Function+0x6d4>)
10004e24:	1c1a      	adds	r2, r3, #0
10004e26:	1c23      	adds	r3, r4, #0
10004e28:	f004 f8b4 	bl	10008f94 <__aeabi_ddiv>
10004e2c:	1c03      	adds	r3, r0, #0
10004e2e:	1c0c      	adds	r4, r1, #0
10004e30:	1c18      	adds	r0, r3, #0
10004e32:	1c21      	adds	r1, r4, #0
10004e34:	f001 fab0 	bl	10006398 <atan>
10004e38:	1c03      	adds	r3, r0, #0
10004e3a:	1c0c      	adds	r4, r1, #0
10004e3c:	1c18      	adds	r0, r3, #0
10004e3e:	1c21      	adds	r1, r4, #0
10004e40:	4a32      	ldr	r2, [pc, #200]	; (10004f0c <Steering_Function+0x6d8>)
10004e42:	4b43      	ldr	r3, [pc, #268]	; (10004f50 <Steering_Function+0x71c>)
10004e44:	f004 fce4 	bl	10009810 <__aeabi_dmul>
10004e48:	1c03      	adds	r3, r0, #0
10004e4a:	1c0c      	adds	r4, r1, #0
10004e4c:	1c18      	adds	r0, r3, #0
10004e4e:	1c21      	adds	r1, r4, #0
10004e50:	f005 fbea 	bl	1000a628 <__aeabi_d2f>
10004e54:	1c02      	adds	r2, r0, #0
10004e56:	4b36      	ldr	r3, [pc, #216]	; (10004f30 <Steering_Function+0x6fc>)
10004e58:	601a      	str	r2, [r3, #0]
				angle_rr = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel
10004e5a:	4b24      	ldr	r3, [pc, #144]	; (10004eec <Steering_Function+0x6b8>)
10004e5c:	681b      	ldr	r3, [r3, #0]
10004e5e:	1c18      	adds	r0, r3, #0
10004e60:	f005 fb8e 	bl	1000a580 <__aeabi_f2d>
10004e64:	1c03      	adds	r3, r0, #0
10004e66:	1c0c      	adds	r4, r1, #0
10004e68:	1c18      	adds	r0, r3, #0
10004e6a:	1c21      	adds	r1, r4, #0
10004e6c:	4a23      	ldr	r2, [pc, #140]	; (10004efc <Steering_Function+0x6c8>)
10004e6e:	4b24      	ldr	r3, [pc, #144]	; (10004f00 <Steering_Function+0x6cc>)
10004e70:	f004 ff68 	bl	10009d44 <__aeabi_dsub>
10004e74:	1c03      	adds	r3, r0, #0
10004e76:	1c0c      	adds	r4, r1, #0
10004e78:	4822      	ldr	r0, [pc, #136]	; (10004f04 <Steering_Function+0x6d0>)
10004e7a:	4923      	ldr	r1, [pc, #140]	; (10004f08 <Steering_Function+0x6d4>)
10004e7c:	1c1a      	adds	r2, r3, #0
10004e7e:	1c23      	adds	r3, r4, #0
10004e80:	f004 f888 	bl	10008f94 <__aeabi_ddiv>
10004e84:	1c03      	adds	r3, r0, #0
10004e86:	1c0c      	adds	r4, r1, #0
10004e88:	1c18      	adds	r0, r3, #0
10004e8a:	1c21      	adds	r1, r4, #0
10004e8c:	f001 fa84 	bl	10006398 <atan>
10004e90:	1c03      	adds	r3, r0, #0
10004e92:	1c0c      	adds	r4, r1, #0
10004e94:	1c18      	adds	r0, r3, #0
10004e96:	1c21      	adds	r1, r4, #0
10004e98:	4a1c      	ldr	r2, [pc, #112]	; (10004f0c <Steering_Function+0x6d8>)
10004e9a:	4b2d      	ldr	r3, [pc, #180]	; (10004f50 <Steering_Function+0x71c>)
10004e9c:	f004 fcb8 	bl	10009810 <__aeabi_dmul>
10004ea0:	1c03      	adds	r3, r0, #0
10004ea2:	1c0c      	adds	r4, r1, #0
10004ea4:	1c18      	adds	r0, r3, #0
10004ea6:	1c21      	adds	r1, r4, #0
10004ea8:	f005 fbbe 	bl	1000a628 <__aeabi_d2f>
10004eac:	1c02      	adds	r2, r0, #0
10004eae:	4b21      	ldr	r3, [pc, #132]	; (10004f34 <Steering_Function+0x700>)
10004eb0:	601a      	str	r2, [r3, #0]


				speed_fl = Driving_speed_cal * Speed_ratio;
10004eb2:	4b1a      	ldr	r3, [pc, #104]	; (10004f1c <Steering_Function+0x6e8>)
10004eb4:	681b      	ldr	r3, [r3, #0]
10004eb6:	1c18      	adds	r0, r3, #0
10004eb8:	68b9      	ldr	r1, [r7, #8]
10004eba:	f003 fa2b 	bl	10008314 <__aeabi_fmul>
10004ebe:	1c03      	adds	r3, r0, #0
10004ec0:	1c1a      	adds	r2, r3, #0
10004ec2:	4b17      	ldr	r3, [pc, #92]	; (10004f20 <Steering_Function+0x6ec>)
10004ec4:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal / Speed_ratio;
10004ec6:	4b15      	ldr	r3, [pc, #84]	; (10004f1c <Steering_Function+0x6e8>)
10004ec8:	681b      	ldr	r3, [r3, #0]
10004eca:	68b8      	ldr	r0, [r7, #8]
10004ecc:	1c19      	adds	r1, r3, #0
10004ece:	f003 f82f 	bl	10007f30 <__aeabi_fdiv>
10004ed2:	1c03      	adds	r3, r0, #0
10004ed4:	1c1a      	adds	r2, r3, #0
10004ed6:	4b13      	ldr	r3, [pc, #76]	; (10004f24 <Steering_Function+0x6f0>)
10004ed8:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal * Speed_ratio;
				//speed_rr = Driving_speed_cal / Speed_ratio;

				speed_rl = speed_fl;
10004eda:	4b11      	ldr	r3, [pc, #68]	; (10004f20 <Steering_Function+0x6ec>)
10004edc:	681a      	ldr	r2, [r3, #0]
10004ede:	4b12      	ldr	r3, [pc, #72]	; (10004f28 <Steering_Function+0x6f4>)
10004ee0:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
10004ee2:	4b10      	ldr	r3, [pc, #64]	; (10004f24 <Steering_Function+0x6f0>)
10004ee4:	681a      	ldr	r2, [r3, #0]
10004ee6:	4b11      	ldr	r3, [pc, #68]	; (10004f2c <Steering_Function+0x6f8>)
10004ee8:	601a      	str	r2, [r3, #0]
10004eea:	e0d2      	b.n	10005092 <Steering_Function+0x85e>
10004eec:	20000a30 	.word	0x20000a30
10004ef0:	9999999a 	.word	0x9999999a
10004ef4:	bfa99999 	.word	0xbfa99999
10004ef8:	c1a00000 	.word	0xc1a00000
10004efc:	1a9fbe77 	.word	0x1a9fbe77
10004f00:	3fc4dd2f 	.word	0x3fc4dd2f
10004f04:	3126e979 	.word	0x3126e979
10004f08:	3fdcac08 	.word	0x3fdcac08
10004f0c:	53f7ced9 	.word	0x53f7ced9
10004f10:	404ca5e3 	.word	0x404ca5e3
10004f14:	20000990 	.word	0x20000990
10004f18:	20000994 	.word	0x20000994
10004f1c:	20000a34 	.word	0x20000a34
10004f20:	20000980 	.word	0x20000980
10004f24:	20000984 	.word	0x20000984
10004f28:	20000988 	.word	0x20000988
10004f2c:	2000098c 	.word	0x2000098c
10004f30:	20000998 	.word	0x20000998
10004f34:	2000099c 	.word	0x2000099c
10004f38:	42480000 	.word	0x42480000
10004f3c:	c2480000 	.word	0xc2480000
10004f40:	54442d18 	.word	0x54442d18
10004f44:	400921fb 	.word	0x400921fb
10004f48:	3fa99999 	.word	0x3fa99999
10004f4c:	41a00000 	.word	0x41a00000
10004f50:	c04ca5e3 	.word	0xc04ca5e3
			}
			else if((- R_TRUN_MIN > R_Turn) && (R_Turn > -R_TRUN_MAX)){
10004f54:	4bdf      	ldr	r3, [pc, #892]	; (100052d4 <Steering_Function+0xaa0>)
10004f56:	681b      	ldr	r3, [r3, #0]
10004f58:	1c18      	adds	r0, r3, #0
10004f5a:	f005 fb11 	bl	1000a580 <__aeabi_f2d>
10004f5e:	1c03      	adds	r3, r0, #0
10004f60:	1c0c      	adds	r4, r1, #0
10004f62:	1c18      	adds	r0, r3, #0
10004f64:	1c21      	adds	r1, r4, #0
10004f66:	4adc      	ldr	r2, [pc, #880]	; (100052d8 <Steering_Function+0xaa4>)
10004f68:	4bdc      	ldr	r3, [pc, #880]	; (100052dc <Steering_Function+0xaa8>)
10004f6a:	f002 fd4d 	bl	10007a08 <__aeabi_dcmplt>
10004f6e:	1e03      	subs	r3, r0, #0
10004f70:	d100      	bne.n	10004f74 <Steering_Function+0x740>
10004f72:	e07c      	b.n	1000506e <Steering_Function+0x83a>
10004f74:	4bd7      	ldr	r3, [pc, #860]	; (100052d4 <Steering_Function+0xaa0>)
10004f76:	681b      	ldr	r3, [r3, #0]
10004f78:	1c18      	adds	r0, r3, #0
10004f7a:	49d9      	ldr	r1, [pc, #868]	; (100052e0 <Steering_Function+0xaac>)
10004f7c:	f002 fd92 	bl	10007aa4 <__aeabi_fcmpgt>
10004f80:	1e03      	subs	r3, r0, #0
10004f82:	d074      	beq.n	1000506e <Steering_Function+0x83a>
				angle_rl = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // in wheel
10004f84:	4bd3      	ldr	r3, [pc, #844]	; (100052d4 <Steering_Function+0xaa0>)
10004f86:	681b      	ldr	r3, [r3, #0]
10004f88:	1c18      	adds	r0, r3, #0
10004f8a:	f005 faf9 	bl	1000a580 <__aeabi_f2d>
10004f8e:	1c03      	adds	r3, r0, #0
10004f90:	1c0c      	adds	r4, r1, #0
10004f92:	1c18      	adds	r0, r3, #0
10004f94:	1c21      	adds	r1, r4, #0
10004f96:	4ad3      	ldr	r2, [pc, #844]	; (100052e4 <Steering_Function+0xab0>)
10004f98:	4bd3      	ldr	r3, [pc, #844]	; (100052e8 <Steering_Function+0xab4>)
10004f9a:	f003 fcd3 	bl	10008944 <__aeabi_dadd>
10004f9e:	1c03      	adds	r3, r0, #0
10004fa0:	1c0c      	adds	r4, r1, #0
10004fa2:	48d2      	ldr	r0, [pc, #840]	; (100052ec <Steering_Function+0xab8>)
10004fa4:	49d2      	ldr	r1, [pc, #840]	; (100052f0 <Steering_Function+0xabc>)
10004fa6:	1c1a      	adds	r2, r3, #0
10004fa8:	1c23      	adds	r3, r4, #0
10004faa:	f003 fff3 	bl	10008f94 <__aeabi_ddiv>
10004fae:	1c03      	adds	r3, r0, #0
10004fb0:	1c0c      	adds	r4, r1, #0
10004fb2:	1c18      	adds	r0, r3, #0
10004fb4:	1c21      	adds	r1, r4, #0
10004fb6:	f001 f9ef 	bl	10006398 <atan>
10004fba:	1c03      	adds	r3, r0, #0
10004fbc:	1c0c      	adds	r4, r1, #0
10004fbe:	1c18      	adds	r0, r3, #0
10004fc0:	1c21      	adds	r1, r4, #0
10004fc2:	4acc      	ldr	r2, [pc, #816]	; (100052f4 <Steering_Function+0xac0>)
10004fc4:	4bcc      	ldr	r3, [pc, #816]	; (100052f8 <Steering_Function+0xac4>)
10004fc6:	f004 fc23 	bl	10009810 <__aeabi_dmul>
10004fca:	1c03      	adds	r3, r0, #0
10004fcc:	1c0c      	adds	r4, r1, #0
10004fce:	1c18      	adds	r0, r3, #0
10004fd0:	1c21      	adds	r1, r4, #0
10004fd2:	f005 fb29 	bl	1000a628 <__aeabi_d2f>
10004fd6:	1c02      	adds	r2, r0, #0
10004fd8:	4bc8      	ldr	r3, [pc, #800]	; (100052fc <Steering_Function+0xac8>)
10004fda:	601a      	str	r2, [r3, #0]
				angle_rr = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // out wheel
10004fdc:	4bbd      	ldr	r3, [pc, #756]	; (100052d4 <Steering_Function+0xaa0>)
10004fde:	681b      	ldr	r3, [r3, #0]
10004fe0:	1c18      	adds	r0, r3, #0
10004fe2:	f005 facd 	bl	1000a580 <__aeabi_f2d>
10004fe6:	1c03      	adds	r3, r0, #0
10004fe8:	1c0c      	adds	r4, r1, #0
10004fea:	1c18      	adds	r0, r3, #0
10004fec:	1c21      	adds	r1, r4, #0
10004fee:	4abd      	ldr	r2, [pc, #756]	; (100052e4 <Steering_Function+0xab0>)
10004ff0:	4bbd      	ldr	r3, [pc, #756]	; (100052e8 <Steering_Function+0xab4>)
10004ff2:	f004 fea7 	bl	10009d44 <__aeabi_dsub>
10004ff6:	1c03      	adds	r3, r0, #0
10004ff8:	1c0c      	adds	r4, r1, #0
10004ffa:	48bc      	ldr	r0, [pc, #752]	; (100052ec <Steering_Function+0xab8>)
10004ffc:	49bc      	ldr	r1, [pc, #752]	; (100052f0 <Steering_Function+0xabc>)
10004ffe:	1c1a      	adds	r2, r3, #0
10005000:	1c23      	adds	r3, r4, #0
10005002:	f003 ffc7 	bl	10008f94 <__aeabi_ddiv>
10005006:	1c03      	adds	r3, r0, #0
10005008:	1c0c      	adds	r4, r1, #0
1000500a:	1c18      	adds	r0, r3, #0
1000500c:	1c21      	adds	r1, r4, #0
1000500e:	f001 f9c3 	bl	10006398 <atan>
10005012:	1c03      	adds	r3, r0, #0
10005014:	1c0c      	adds	r4, r1, #0
10005016:	1c18      	adds	r0, r3, #0
10005018:	1c21      	adds	r1, r4, #0
1000501a:	4ab6      	ldr	r2, [pc, #728]	; (100052f4 <Steering_Function+0xac0>)
1000501c:	4bb6      	ldr	r3, [pc, #728]	; (100052f8 <Steering_Function+0xac4>)
1000501e:	f004 fbf7 	bl	10009810 <__aeabi_dmul>
10005022:	1c03      	adds	r3, r0, #0
10005024:	1c0c      	adds	r4, r1, #0
10005026:	1c18      	adds	r0, r3, #0
10005028:	1c21      	adds	r1, r4, #0
1000502a:	f005 fafd 	bl	1000a628 <__aeabi_d2f>
1000502e:	1c02      	adds	r2, r0, #0
10005030:	4bb3      	ldr	r3, [pc, #716]	; (10005300 <Steering_Function+0xacc>)
10005032:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal / Speed_ratio;
10005034:	4bb3      	ldr	r3, [pc, #716]	; (10005304 <Steering_Function+0xad0>)
10005036:	681b      	ldr	r3, [r3, #0]
10005038:	68b8      	ldr	r0, [r7, #8]
1000503a:	1c19      	adds	r1, r3, #0
1000503c:	f002 ff78 	bl	10007f30 <__aeabi_fdiv>
10005040:	1c03      	adds	r3, r0, #0
10005042:	1c1a      	adds	r2, r3, #0
10005044:	4bb0      	ldr	r3, [pc, #704]	; (10005308 <Steering_Function+0xad4>)
10005046:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal * Speed_ratio;
10005048:	4bae      	ldr	r3, [pc, #696]	; (10005304 <Steering_Function+0xad0>)
1000504a:	681b      	ldr	r3, [r3, #0]
1000504c:	1c18      	adds	r0, r3, #0
1000504e:	68b9      	ldr	r1, [r7, #8]
10005050:	f003 f960 	bl	10008314 <__aeabi_fmul>
10005054:	1c03      	adds	r3, r0, #0
10005056:	1c1a      	adds	r2, r3, #0
10005058:	4bac      	ldr	r3, [pc, #688]	; (1000530c <Steering_Function+0xad8>)
1000505a:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal / Speed_ratio;
				//speed_rr = Driving_speed_cal * Speed_ratio;

				speed_rl = speed_fl;
1000505c:	4baa      	ldr	r3, [pc, #680]	; (10005308 <Steering_Function+0xad4>)
1000505e:	681a      	ldr	r2, [r3, #0]
10005060:	4bab      	ldr	r3, [pc, #684]	; (10005310 <Steering_Function+0xadc>)
10005062:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
10005064:	4ba9      	ldr	r3, [pc, #676]	; (1000530c <Steering_Function+0xad8>)
10005066:	681a      	ldr	r2, [r3, #0]
10005068:	4baa      	ldr	r3, [pc, #680]	; (10005314 <Steering_Function+0xae0>)
1000506a:	601a      	str	r2, [r3, #0]
1000506c:	e011      	b.n	10005092 <Steering_Function+0x85e>
			}
			else{
				angle_rl = 0;
1000506e:	4ba3      	ldr	r3, [pc, #652]	; (100052fc <Steering_Function+0xac8>)
10005070:	2200      	movs	r2, #0
10005072:	601a      	str	r2, [r3, #0]
				angle_rr = 0;
10005074:	4ba2      	ldr	r3, [pc, #648]	; (10005300 <Steering_Function+0xacc>)
10005076:	2200      	movs	r2, #0
10005078:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal;
1000507a:	4ba3      	ldr	r3, [pc, #652]	; (10005308 <Steering_Function+0xad4>)
1000507c:	68ba      	ldr	r2, [r7, #8]
1000507e:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal;
10005080:	4ba2      	ldr	r3, [pc, #648]	; (1000530c <Steering_Function+0xad8>)
10005082:	68ba      	ldr	r2, [r7, #8]
10005084:	601a      	str	r2, [r3, #0]
				speed_rl = Driving_speed_cal;
10005086:	4ba2      	ldr	r3, [pc, #648]	; (10005310 <Steering_Function+0xadc>)
10005088:	68ba      	ldr	r2, [r7, #8]
1000508a:	601a      	str	r2, [r3, #0]
				speed_rr = Driving_speed_cal;
1000508c:	4ba1      	ldr	r3, [pc, #644]	; (10005314 <Steering_Function+0xae0>)
1000508e:	68ba      	ldr	r2, [r7, #8]
10005090:	601a      	str	r2, [r3, #0]
			}

			//rear axle
			angle_fl = 0;
10005092:	4ba1      	ldr	r3, [pc, #644]	; (10005318 <Steering_Function+0xae4>)
10005094:	2200      	movs	r2, #0
10005096:	601a      	str	r2, [r3, #0]
			angle_fr = 0;
10005098:	4ba0      	ldr	r3, [pc, #640]	; (1000531c <Steering_Function+0xae8>)
1000509a:	2200      	movs	r2, #0
1000509c:	601a      	str	r2, [r3, #0]
			break;
1000509e:	e292      	b.n	100055c6 <Steering_Function+0xd92>

		case ALL_WHEEL: // 4 wheel #############################################################
			// steering limits
			if(Steering_direction_cal > 30) Steering_direction_cal = 30;
100050a0:	68f8      	ldr	r0, [r7, #12]
100050a2:	499f      	ldr	r1, [pc, #636]	; (10005320 <Steering_Function+0xaec>)
100050a4:	f002 fcfe 	bl	10007aa4 <__aeabi_fcmpgt>
100050a8:	1e03      	subs	r3, r0, #0
100050aa:	d001      	beq.n	100050b0 <Steering_Function+0x87c>
100050ac:	4b9c      	ldr	r3, [pc, #624]	; (10005320 <Steering_Function+0xaec>)
100050ae:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal < -30) Steering_direction_cal = -30;
100050b0:	68f8      	ldr	r0, [r7, #12]
100050b2:	499c      	ldr	r1, [pc, #624]	; (10005324 <Steering_Function+0xaf0>)
100050b4:	f002 fce2 	bl	10007a7c <__aeabi_fcmplt>
100050b8:	1e03      	subs	r3, r0, #0
100050ba:	d001      	beq.n	100050c0 <Steering_Function+0x88c>
100050bc:	4b99      	ldr	r3, [pc, #612]	; (10005324 <Steering_Function+0xaf0>)
100050be:	60fb      	str	r3, [r7, #12]

			// pre calc
			R_Turn = HALF_WHEEL_BASE / tan(Steering_direction_cal / RAD_TO_DEG); // to truni graduis converstion
100050c0:	68f8      	ldr	r0, [r7, #12]
100050c2:	f005 fa5d 	bl	1000a580 <__aeabi_f2d>
100050c6:	1c03      	adds	r3, r0, #0
100050c8:	1c0c      	adds	r4, r1, #0
100050ca:	1c18      	adds	r0, r3, #0
100050cc:	1c21      	adds	r1, r4, #0
100050ce:	4a89      	ldr	r2, [pc, #548]	; (100052f4 <Steering_Function+0xac0>)
100050d0:	4b95      	ldr	r3, [pc, #596]	; (10005328 <Steering_Function+0xaf4>)
100050d2:	f003 ff5f 	bl	10008f94 <__aeabi_ddiv>
100050d6:	1c03      	adds	r3, r0, #0
100050d8:	1c0c      	adds	r4, r1, #0
100050da:	1c18      	adds	r0, r3, #0
100050dc:	1c21      	adds	r1, r4, #0
100050de:	f001 fafd 	bl	100066dc <tan>
100050e2:	1c03      	adds	r3, r0, #0
100050e4:	1c0c      	adds	r4, r1, #0
100050e6:	4891      	ldr	r0, [pc, #580]	; (1000532c <Steering_Function+0xaf8>)
100050e8:	4991      	ldr	r1, [pc, #580]	; (10005330 <Steering_Function+0xafc>)
100050ea:	1c1a      	adds	r2, r3, #0
100050ec:	1c23      	adds	r3, r4, #0
100050ee:	f003 ff51 	bl	10008f94 <__aeabi_ddiv>
100050f2:	1c03      	adds	r3, r0, #0
100050f4:	1c0c      	adds	r4, r1, #0
100050f6:	1c18      	adds	r0, r3, #0
100050f8:	1c21      	adds	r1, r4, #0
100050fa:	f005 fa95 	bl	1000a628 <__aeabi_d2f>
100050fe:	1c02      	adds	r2, r0, #0
10005100:	4b74      	ldr	r3, [pc, #464]	; (100052d4 <Steering_Function+0xaa0>)
10005102:	601a      	str	r2, [r3, #0]
			Speed_ratio = (2 * (copysign(R_Turn,1) + HALF_TRACK_WIDTH) * M_PI) / (2 * copysign(R_Turn,1) * M_PI);
10005104:	4b73      	ldr	r3, [pc, #460]	; (100052d4 <Steering_Function+0xaa0>)
10005106:	681b      	ldr	r3, [r3, #0]
10005108:	005b      	lsls	r3, r3, #1
1000510a:	085b      	lsrs	r3, r3, #1
1000510c:	1c18      	adds	r0, r3, #0
1000510e:	f005 fa37 	bl	1000a580 <__aeabi_f2d>
10005112:	1c03      	adds	r3, r0, #0
10005114:	1c0c      	adds	r4, r1, #0
10005116:	1c18      	adds	r0, r3, #0
10005118:	1c21      	adds	r1, r4, #0
1000511a:	4a72      	ldr	r2, [pc, #456]	; (100052e4 <Steering_Function+0xab0>)
1000511c:	4b72      	ldr	r3, [pc, #456]	; (100052e8 <Steering_Function+0xab4>)
1000511e:	f003 fc11 	bl	10008944 <__aeabi_dadd>
10005122:	1c03      	adds	r3, r0, #0
10005124:	1c0c      	adds	r4, r1, #0
10005126:	1c18      	adds	r0, r3, #0
10005128:	1c21      	adds	r1, r4, #0
1000512a:	1c1a      	adds	r2, r3, #0
1000512c:	1c23      	adds	r3, r4, #0
1000512e:	f003 fc09 	bl	10008944 <__aeabi_dadd>
10005132:	1c03      	adds	r3, r0, #0
10005134:	1c0c      	adds	r4, r1, #0
10005136:	1c18      	adds	r0, r3, #0
10005138:	1c21      	adds	r1, r4, #0
1000513a:	4a7e      	ldr	r2, [pc, #504]	; (10005334 <Steering_Function+0xb00>)
1000513c:	4b7e      	ldr	r3, [pc, #504]	; (10005338 <Steering_Function+0xb04>)
1000513e:	f004 fb67 	bl	10009810 <__aeabi_dmul>
10005142:	1c03      	adds	r3, r0, #0
10005144:	1c0c      	adds	r4, r1, #0
10005146:	1c1d      	adds	r5, r3, #0
10005148:	1c26      	adds	r6, r4, #0
1000514a:	4b62      	ldr	r3, [pc, #392]	; (100052d4 <Steering_Function+0xaa0>)
1000514c:	681b      	ldr	r3, [r3, #0]
1000514e:	005b      	lsls	r3, r3, #1
10005150:	085b      	lsrs	r3, r3, #1
10005152:	1c18      	adds	r0, r3, #0
10005154:	f005 fa14 	bl	1000a580 <__aeabi_f2d>
10005158:	1c03      	adds	r3, r0, #0
1000515a:	1c0c      	adds	r4, r1, #0
1000515c:	1c18      	adds	r0, r3, #0
1000515e:	1c21      	adds	r1, r4, #0
10005160:	1c1a      	adds	r2, r3, #0
10005162:	1c23      	adds	r3, r4, #0
10005164:	f003 fbee 	bl	10008944 <__aeabi_dadd>
10005168:	1c03      	adds	r3, r0, #0
1000516a:	1c0c      	adds	r4, r1, #0
1000516c:	1c18      	adds	r0, r3, #0
1000516e:	1c21      	adds	r1, r4, #0
10005170:	4a70      	ldr	r2, [pc, #448]	; (10005334 <Steering_Function+0xb00>)
10005172:	4b71      	ldr	r3, [pc, #452]	; (10005338 <Steering_Function+0xb04>)
10005174:	f004 fb4c 	bl	10009810 <__aeabi_dmul>
10005178:	1c03      	adds	r3, r0, #0
1000517a:	1c0c      	adds	r4, r1, #0
1000517c:	1c28      	adds	r0, r5, #0
1000517e:	1c31      	adds	r1, r6, #0
10005180:	1c1a      	adds	r2, r3, #0
10005182:	1c23      	adds	r3, r4, #0
10005184:	f003 ff06 	bl	10008f94 <__aeabi_ddiv>
10005188:	1c03      	adds	r3, r0, #0
1000518a:	1c0c      	adds	r4, r1, #0
1000518c:	1c18      	adds	r0, r3, #0
1000518e:	1c21      	adds	r1, r4, #0
10005190:	f005 fa4a 	bl	1000a628 <__aeabi_d2f>
10005194:	1c02      	adds	r2, r0, #0
10005196:	4b5b      	ldr	r3, [pc, #364]	; (10005304 <Steering_Function+0xad0>)
10005198:	601a      	str	r2, [r3, #0]

			if((R_TRUN_MIN < R_Turn) && (R_Turn < R_TRUN_MAX)){ // trun right positive R
1000519a:	4b4e      	ldr	r3, [pc, #312]	; (100052d4 <Steering_Function+0xaa0>)
1000519c:	681b      	ldr	r3, [r3, #0]
1000519e:	1c18      	adds	r0, r3, #0
100051a0:	f005 f9ee 	bl	1000a580 <__aeabi_f2d>
100051a4:	1c03      	adds	r3, r0, #0
100051a6:	1c0c      	adds	r4, r1, #0
100051a8:	1c18      	adds	r0, r3, #0
100051aa:	1c21      	adds	r1, r4, #0
100051ac:	4a4a      	ldr	r2, [pc, #296]	; (100052d8 <Steering_Function+0xaa4>)
100051ae:	4b63      	ldr	r3, [pc, #396]	; (1000533c <Steering_Function+0xb08>)
100051b0:	f002 fc3e 	bl	10007a30 <__aeabi_dcmpgt>
100051b4:	1e03      	subs	r3, r0, #0
100051b6:	d100      	bne.n	100051ba <Steering_Function+0x986>
100051b8:	e0c4      	b.n	10005344 <Steering_Function+0xb10>
100051ba:	4b46      	ldr	r3, [pc, #280]	; (100052d4 <Steering_Function+0xaa0>)
100051bc:	681b      	ldr	r3, [r3, #0]
100051be:	1c18      	adds	r0, r3, #0
100051c0:	495f      	ldr	r1, [pc, #380]	; (10005340 <Steering_Function+0xb0c>)
100051c2:	f002 fc5b 	bl	10007a7c <__aeabi_fcmplt>
100051c6:	1e03      	subs	r3, r0, #0
100051c8:	d100      	bne.n	100051cc <Steering_Function+0x998>
100051ca:	e0bb      	b.n	10005344 <Steering_Function+0xb10>
				angle_fl = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // out wheel
100051cc:	4b41      	ldr	r3, [pc, #260]	; (100052d4 <Steering_Function+0xaa0>)
100051ce:	681b      	ldr	r3, [r3, #0]
100051d0:	1c18      	adds	r0, r3, #0
100051d2:	f005 f9d5 	bl	1000a580 <__aeabi_f2d>
100051d6:	1c03      	adds	r3, r0, #0
100051d8:	1c0c      	adds	r4, r1, #0
100051da:	1c18      	adds	r0, r3, #0
100051dc:	1c21      	adds	r1, r4, #0
100051de:	4a41      	ldr	r2, [pc, #260]	; (100052e4 <Steering_Function+0xab0>)
100051e0:	4b41      	ldr	r3, [pc, #260]	; (100052e8 <Steering_Function+0xab4>)
100051e2:	f003 fbaf 	bl	10008944 <__aeabi_dadd>
100051e6:	1c03      	adds	r3, r0, #0
100051e8:	1c0c      	adds	r4, r1, #0
100051ea:	4840      	ldr	r0, [pc, #256]	; (100052ec <Steering_Function+0xab8>)
100051ec:	4940      	ldr	r1, [pc, #256]	; (100052f0 <Steering_Function+0xabc>)
100051ee:	1c1a      	adds	r2, r3, #0
100051f0:	1c23      	adds	r3, r4, #0
100051f2:	f003 fecf 	bl	10008f94 <__aeabi_ddiv>
100051f6:	1c03      	adds	r3, r0, #0
100051f8:	1c0c      	adds	r4, r1, #0
100051fa:	1c18      	adds	r0, r3, #0
100051fc:	1c21      	adds	r1, r4, #0
100051fe:	f001 f8cb 	bl	10006398 <atan>
10005202:	1c03      	adds	r3, r0, #0
10005204:	1c0c      	adds	r4, r1, #0
10005206:	1c18      	adds	r0, r3, #0
10005208:	1c21      	adds	r1, r4, #0
1000520a:	4a3a      	ldr	r2, [pc, #232]	; (100052f4 <Steering_Function+0xac0>)
1000520c:	4b46      	ldr	r3, [pc, #280]	; (10005328 <Steering_Function+0xaf4>)
1000520e:	f004 faff 	bl	10009810 <__aeabi_dmul>
10005212:	1c03      	adds	r3, r0, #0
10005214:	1c0c      	adds	r4, r1, #0
10005216:	1c18      	adds	r0, r3, #0
10005218:	1c21      	adds	r1, r4, #0
1000521a:	f005 fa05 	bl	1000a628 <__aeabi_d2f>
1000521e:	1c02      	adds	r2, r0, #0
10005220:	4b3d      	ldr	r3, [pc, #244]	; (10005318 <Steering_Function+0xae4>)
10005222:	601a      	str	r2, [r3, #0]
				angle_fr = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel
10005224:	4b2b      	ldr	r3, [pc, #172]	; (100052d4 <Steering_Function+0xaa0>)
10005226:	681b      	ldr	r3, [r3, #0]
10005228:	1c18      	adds	r0, r3, #0
1000522a:	f005 f9a9 	bl	1000a580 <__aeabi_f2d>
1000522e:	1c03      	adds	r3, r0, #0
10005230:	1c0c      	adds	r4, r1, #0
10005232:	1c18      	adds	r0, r3, #0
10005234:	1c21      	adds	r1, r4, #0
10005236:	4a2b      	ldr	r2, [pc, #172]	; (100052e4 <Steering_Function+0xab0>)
10005238:	4b2b      	ldr	r3, [pc, #172]	; (100052e8 <Steering_Function+0xab4>)
1000523a:	f004 fd83 	bl	10009d44 <__aeabi_dsub>
1000523e:	1c03      	adds	r3, r0, #0
10005240:	1c0c      	adds	r4, r1, #0
10005242:	482a      	ldr	r0, [pc, #168]	; (100052ec <Steering_Function+0xab8>)
10005244:	492a      	ldr	r1, [pc, #168]	; (100052f0 <Steering_Function+0xabc>)
10005246:	1c1a      	adds	r2, r3, #0
10005248:	1c23      	adds	r3, r4, #0
1000524a:	f003 fea3 	bl	10008f94 <__aeabi_ddiv>
1000524e:	1c03      	adds	r3, r0, #0
10005250:	1c0c      	adds	r4, r1, #0
10005252:	1c18      	adds	r0, r3, #0
10005254:	1c21      	adds	r1, r4, #0
10005256:	f001 f89f 	bl	10006398 <atan>
1000525a:	1c03      	adds	r3, r0, #0
1000525c:	1c0c      	adds	r4, r1, #0
1000525e:	1c18      	adds	r0, r3, #0
10005260:	1c21      	adds	r1, r4, #0
10005262:	4a24      	ldr	r2, [pc, #144]	; (100052f4 <Steering_Function+0xac0>)
10005264:	4b30      	ldr	r3, [pc, #192]	; (10005328 <Steering_Function+0xaf4>)
10005266:	f004 fad3 	bl	10009810 <__aeabi_dmul>
1000526a:	1c03      	adds	r3, r0, #0
1000526c:	1c0c      	adds	r4, r1, #0
1000526e:	1c18      	adds	r0, r3, #0
10005270:	1c21      	adds	r1, r4, #0
10005272:	f005 f9d9 	bl	1000a628 <__aeabi_d2f>
10005276:	1c02      	adds	r2, r0, #0
10005278:	4b28      	ldr	r3, [pc, #160]	; (1000531c <Steering_Function+0xae8>)
1000527a:	601a      	str	r2, [r3, #0]
				//angle_rl = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // out wheel
				//angle_rr = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel

				angle_rl = -angle_fl;
1000527c:	4b26      	ldr	r3, [pc, #152]	; (10005318 <Steering_Function+0xae4>)
1000527e:	681b      	ldr	r3, [r3, #0]
10005280:	2280      	movs	r2, #128	; 0x80
10005282:	0612      	lsls	r2, r2, #24
10005284:	405a      	eors	r2, r3
10005286:	4b1d      	ldr	r3, [pc, #116]	; (100052fc <Steering_Function+0xac8>)
10005288:	601a      	str	r2, [r3, #0]
				angle_rr = -angle_fr;
1000528a:	4b24      	ldr	r3, [pc, #144]	; (1000531c <Steering_Function+0xae8>)
1000528c:	681b      	ldr	r3, [r3, #0]
1000528e:	2280      	movs	r2, #128	; 0x80
10005290:	0612      	lsls	r2, r2, #24
10005292:	405a      	eors	r2, r3
10005294:	4b1a      	ldr	r3, [pc, #104]	; (10005300 <Steering_Function+0xacc>)
10005296:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal * Speed_ratio;
10005298:	4b1a      	ldr	r3, [pc, #104]	; (10005304 <Steering_Function+0xad0>)
1000529a:	681b      	ldr	r3, [r3, #0]
1000529c:	1c18      	adds	r0, r3, #0
1000529e:	68b9      	ldr	r1, [r7, #8]
100052a0:	f003 f838 	bl	10008314 <__aeabi_fmul>
100052a4:	1c03      	adds	r3, r0, #0
100052a6:	1c1a      	adds	r2, r3, #0
100052a8:	4b17      	ldr	r3, [pc, #92]	; (10005308 <Steering_Function+0xad4>)
100052aa:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal / Speed_ratio;
100052ac:	4b15      	ldr	r3, [pc, #84]	; (10005304 <Steering_Function+0xad0>)
100052ae:	681b      	ldr	r3, [r3, #0]
100052b0:	68b8      	ldr	r0, [r7, #8]
100052b2:	1c19      	adds	r1, r3, #0
100052b4:	f002 fe3c 	bl	10007f30 <__aeabi_fdiv>
100052b8:	1c03      	adds	r3, r0, #0
100052ba:	1c1a      	adds	r2, r3, #0
100052bc:	4b13      	ldr	r3, [pc, #76]	; (1000530c <Steering_Function+0xad8>)
100052be:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal * Speed_ratio;
				//speed_rr = Driving_speed_cal / Speed_ratio;

				speed_rl = speed_fl;
100052c0:	4b11      	ldr	r3, [pc, #68]	; (10005308 <Steering_Function+0xad4>)
100052c2:	681a      	ldr	r2, [r3, #0]
100052c4:	4b12      	ldr	r3, [pc, #72]	; (10005310 <Steering_Function+0xadc>)
100052c6:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
100052c8:	4b10      	ldr	r3, [pc, #64]	; (1000530c <Steering_Function+0xad8>)
100052ca:	681a      	ldr	r2, [r3, #0]
100052cc:	4b11      	ldr	r3, [pc, #68]	; (10005314 <Steering_Function+0xae0>)
100052ce:	601a      	str	r2, [r3, #0]
100052d0:	e0ed      	b.n	100054ae <Steering_Function+0xc7a>
100052d2:	46c0      	nop			; (mov r8, r8)
100052d4:	20000a30 	.word	0x20000a30
100052d8:	9999999a 	.word	0x9999999a
100052dc:	bfa99999 	.word	0xbfa99999
100052e0:	c1a00000 	.word	0xc1a00000
100052e4:	1a9fbe77 	.word	0x1a9fbe77
100052e8:	3fc4dd2f 	.word	0x3fc4dd2f
100052ec:	3126e979 	.word	0x3126e979
100052f0:	3fdcac08 	.word	0x3fdcac08
100052f4:	53f7ced9 	.word	0x53f7ced9
100052f8:	c04ca5e3 	.word	0xc04ca5e3
100052fc:	20000998 	.word	0x20000998
10005300:	2000099c 	.word	0x2000099c
10005304:	20000a34 	.word	0x20000a34
10005308:	20000980 	.word	0x20000980
1000530c:	20000984 	.word	0x20000984
10005310:	20000988 	.word	0x20000988
10005314:	2000098c 	.word	0x2000098c
10005318:	20000990 	.word	0x20000990
1000531c:	20000994 	.word	0x20000994
10005320:	41f00000 	.word	0x41f00000
10005324:	c1f00000 	.word	0xc1f00000
10005328:	404ca5e3 	.word	0x404ca5e3
1000532c:	c28f5c29 	.word	0xc28f5c29
10005330:	3fcc28f5 	.word	0x3fcc28f5
10005334:	54442d18 	.word	0x54442d18
10005338:	400921fb 	.word	0x400921fb
1000533c:	3fa99999 	.word	0x3fa99999
10005340:	41a00000 	.word	0x41a00000
			}
			else if((- R_TRUN_MIN > R_Turn) && (R_Turn > -R_TRUN_MAX)){ // trun left positive R
10005344:	4bb1      	ldr	r3, [pc, #708]	; (1000560c <Steering_Function+0xdd8>)
10005346:	681b      	ldr	r3, [r3, #0]
10005348:	1c18      	adds	r0, r3, #0
1000534a:	f005 f919 	bl	1000a580 <__aeabi_f2d>
1000534e:	1c03      	adds	r3, r0, #0
10005350:	1c0c      	adds	r4, r1, #0
10005352:	1c18      	adds	r0, r3, #0
10005354:	1c21      	adds	r1, r4, #0
10005356:	4aae      	ldr	r2, [pc, #696]	; (10005610 <Steering_Function+0xddc>)
10005358:	4bae      	ldr	r3, [pc, #696]	; (10005614 <Steering_Function+0xde0>)
1000535a:	f002 fb55 	bl	10007a08 <__aeabi_dcmplt>
1000535e:	1e03      	subs	r3, r0, #0
10005360:	d100      	bne.n	10005364 <Steering_Function+0xb30>
10005362:	e08b      	b.n	1000547c <Steering_Function+0xc48>
10005364:	4ba9      	ldr	r3, [pc, #676]	; (1000560c <Steering_Function+0xdd8>)
10005366:	681b      	ldr	r3, [r3, #0]
10005368:	1c18      	adds	r0, r3, #0
1000536a:	49ab      	ldr	r1, [pc, #684]	; (10005618 <Steering_Function+0xde4>)
1000536c:	f002 fb9a 	bl	10007aa4 <__aeabi_fcmpgt>
10005370:	1e03      	subs	r3, r0, #0
10005372:	d100      	bne.n	10005376 <Steering_Function+0xb42>
10005374:	e082      	b.n	1000547c <Steering_Function+0xc48>
				angle_fl = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // in wheel
10005376:	4ba5      	ldr	r3, [pc, #660]	; (1000560c <Steering_Function+0xdd8>)
10005378:	681b      	ldr	r3, [r3, #0]
1000537a:	1c18      	adds	r0, r3, #0
1000537c:	f005 f900 	bl	1000a580 <__aeabi_f2d>
10005380:	1c03      	adds	r3, r0, #0
10005382:	1c0c      	adds	r4, r1, #0
10005384:	1c18      	adds	r0, r3, #0
10005386:	1c21      	adds	r1, r4, #0
10005388:	4aa4      	ldr	r2, [pc, #656]	; (1000561c <Steering_Function+0xde8>)
1000538a:	4ba5      	ldr	r3, [pc, #660]	; (10005620 <Steering_Function+0xdec>)
1000538c:	f003 fada 	bl	10008944 <__aeabi_dadd>
10005390:	1c03      	adds	r3, r0, #0
10005392:	1c0c      	adds	r4, r1, #0
10005394:	48a3      	ldr	r0, [pc, #652]	; (10005624 <Steering_Function+0xdf0>)
10005396:	49a4      	ldr	r1, [pc, #656]	; (10005628 <Steering_Function+0xdf4>)
10005398:	1c1a      	adds	r2, r3, #0
1000539a:	1c23      	adds	r3, r4, #0
1000539c:	f003 fdfa 	bl	10008f94 <__aeabi_ddiv>
100053a0:	1c03      	adds	r3, r0, #0
100053a2:	1c0c      	adds	r4, r1, #0
100053a4:	1c18      	adds	r0, r3, #0
100053a6:	1c21      	adds	r1, r4, #0
100053a8:	f000 fff6 	bl	10006398 <atan>
100053ac:	1c03      	adds	r3, r0, #0
100053ae:	1c0c      	adds	r4, r1, #0
100053b0:	1c18      	adds	r0, r3, #0
100053b2:	1c21      	adds	r1, r4, #0
100053b4:	4a9d      	ldr	r2, [pc, #628]	; (1000562c <Steering_Function+0xdf8>)
100053b6:	4b9e      	ldr	r3, [pc, #632]	; (10005630 <Steering_Function+0xdfc>)
100053b8:	f004 fa2a 	bl	10009810 <__aeabi_dmul>
100053bc:	1c03      	adds	r3, r0, #0
100053be:	1c0c      	adds	r4, r1, #0
100053c0:	1c18      	adds	r0, r3, #0
100053c2:	1c21      	adds	r1, r4, #0
100053c4:	f005 f930 	bl	1000a628 <__aeabi_d2f>
100053c8:	1c02      	adds	r2, r0, #0
100053ca:	4b9a      	ldr	r3, [pc, #616]	; (10005634 <Steering_Function+0xe00>)
100053cc:	601a      	str	r2, [r3, #0]
				angle_fr = RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // out wheel
100053ce:	4b8f      	ldr	r3, [pc, #572]	; (1000560c <Steering_Function+0xdd8>)
100053d0:	681b      	ldr	r3, [r3, #0]
100053d2:	1c18      	adds	r0, r3, #0
100053d4:	f005 f8d4 	bl	1000a580 <__aeabi_f2d>
100053d8:	1c03      	adds	r3, r0, #0
100053da:	1c0c      	adds	r4, r1, #0
100053dc:	1c18      	adds	r0, r3, #0
100053de:	1c21      	adds	r1, r4, #0
100053e0:	4a8e      	ldr	r2, [pc, #568]	; (1000561c <Steering_Function+0xde8>)
100053e2:	4b8f      	ldr	r3, [pc, #572]	; (10005620 <Steering_Function+0xdec>)
100053e4:	f004 fcae 	bl	10009d44 <__aeabi_dsub>
100053e8:	1c03      	adds	r3, r0, #0
100053ea:	1c0c      	adds	r4, r1, #0
100053ec:	488d      	ldr	r0, [pc, #564]	; (10005624 <Steering_Function+0xdf0>)
100053ee:	498e      	ldr	r1, [pc, #568]	; (10005628 <Steering_Function+0xdf4>)
100053f0:	1c1a      	adds	r2, r3, #0
100053f2:	1c23      	adds	r3, r4, #0
100053f4:	f003 fdce 	bl	10008f94 <__aeabi_ddiv>
100053f8:	1c03      	adds	r3, r0, #0
100053fa:	1c0c      	adds	r4, r1, #0
100053fc:	1c18      	adds	r0, r3, #0
100053fe:	1c21      	adds	r1, r4, #0
10005400:	f000 ffca 	bl	10006398 <atan>
10005404:	1c03      	adds	r3, r0, #0
10005406:	1c0c      	adds	r4, r1, #0
10005408:	1c18      	adds	r0, r3, #0
1000540a:	1c21      	adds	r1, r4, #0
1000540c:	4a87      	ldr	r2, [pc, #540]	; (1000562c <Steering_Function+0xdf8>)
1000540e:	4b88      	ldr	r3, [pc, #544]	; (10005630 <Steering_Function+0xdfc>)
10005410:	f004 f9fe 	bl	10009810 <__aeabi_dmul>
10005414:	1c03      	adds	r3, r0, #0
10005416:	1c0c      	adds	r4, r1, #0
10005418:	1c18      	adds	r0, r3, #0
1000541a:	1c21      	adds	r1, r4, #0
1000541c:	f005 f904 	bl	1000a628 <__aeabi_d2f>
10005420:	1c02      	adds	r2, r0, #0
10005422:	4b85      	ldr	r3, [pc, #532]	; (10005638 <Steering_Function+0xe04>)
10005424:	601a      	str	r2, [r3, #0]
				//angle_rl = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn + HALF_TRACK_WIDTH)); // in wheel
				//angle_rr = - RAD_TO_DEG * atan(WHEEL_BASE /(R_Turn - HALF_TRACK_WIDTH)); // in wheel

				angle_rl = -angle_fl;
10005426:	4b83      	ldr	r3, [pc, #524]	; (10005634 <Steering_Function+0xe00>)
10005428:	681b      	ldr	r3, [r3, #0]
1000542a:	2280      	movs	r2, #128	; 0x80
1000542c:	0612      	lsls	r2, r2, #24
1000542e:	405a      	eors	r2, r3
10005430:	4b82      	ldr	r3, [pc, #520]	; (1000563c <Steering_Function+0xe08>)
10005432:	601a      	str	r2, [r3, #0]
				angle_rr = -angle_fr;
10005434:	4b80      	ldr	r3, [pc, #512]	; (10005638 <Steering_Function+0xe04>)
10005436:	681b      	ldr	r3, [r3, #0]
10005438:	2280      	movs	r2, #128	; 0x80
1000543a:	0612      	lsls	r2, r2, #24
1000543c:	405a      	eors	r2, r3
1000543e:	4b80      	ldr	r3, [pc, #512]	; (10005640 <Steering_Function+0xe0c>)
10005440:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal / Speed_ratio;
10005442:	4b80      	ldr	r3, [pc, #512]	; (10005644 <Steering_Function+0xe10>)
10005444:	681b      	ldr	r3, [r3, #0]
10005446:	68b8      	ldr	r0, [r7, #8]
10005448:	1c19      	adds	r1, r3, #0
1000544a:	f002 fd71 	bl	10007f30 <__aeabi_fdiv>
1000544e:	1c03      	adds	r3, r0, #0
10005450:	1c1a      	adds	r2, r3, #0
10005452:	4b7d      	ldr	r3, [pc, #500]	; (10005648 <Steering_Function+0xe14>)
10005454:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal * Speed_ratio;
10005456:	4b7b      	ldr	r3, [pc, #492]	; (10005644 <Steering_Function+0xe10>)
10005458:	681b      	ldr	r3, [r3, #0]
1000545a:	1c18      	adds	r0, r3, #0
1000545c:	68b9      	ldr	r1, [r7, #8]
1000545e:	f002 ff59 	bl	10008314 <__aeabi_fmul>
10005462:	1c03      	adds	r3, r0, #0
10005464:	1c1a      	adds	r2, r3, #0
10005466:	4b79      	ldr	r3, [pc, #484]	; (1000564c <Steering_Function+0xe18>)
10005468:	601a      	str	r2, [r3, #0]
				//speed_rl = Driving_speed_cal / Speed_ratio;
				//speed_rr = Driving_speed_cal * Speed_ratio;

				speed_rl = speed_fl;
1000546a:	4b77      	ldr	r3, [pc, #476]	; (10005648 <Steering_Function+0xe14>)
1000546c:	681a      	ldr	r2, [r3, #0]
1000546e:	4b78      	ldr	r3, [pc, #480]	; (10005650 <Steering_Function+0xe1c>)
10005470:	601a      	str	r2, [r3, #0]
				speed_rr = speed_fr;
10005472:	4b76      	ldr	r3, [pc, #472]	; (1000564c <Steering_Function+0xe18>)
10005474:	681a      	ldr	r2, [r3, #0]
10005476:	4b77      	ldr	r3, [pc, #476]	; (10005654 <Steering_Function+0xe20>)
10005478:	601a      	str	r2, [r3, #0]
1000547a:	e018      	b.n	100054ae <Steering_Function+0xc7a>
			}
			else{// starigt driving
				angle_fl = 0;
1000547c:	4b6d      	ldr	r3, [pc, #436]	; (10005634 <Steering_Function+0xe00>)
1000547e:	2200      	movs	r2, #0
10005480:	601a      	str	r2, [r3, #0]
				angle_fr = 0;
10005482:	4b6d      	ldr	r3, [pc, #436]	; (10005638 <Steering_Function+0xe04>)
10005484:	2200      	movs	r2, #0
10005486:	601a      	str	r2, [r3, #0]
				angle_rl = 0;
10005488:	4b6c      	ldr	r3, [pc, #432]	; (1000563c <Steering_Function+0xe08>)
1000548a:	2200      	movs	r2, #0
1000548c:	601a      	str	r2, [r3, #0]
				angle_rr = 0;
1000548e:	4b6c      	ldr	r3, [pc, #432]	; (10005640 <Steering_Function+0xe0c>)
10005490:	2200      	movs	r2, #0
10005492:	601a      	str	r2, [r3, #0]

				speed_fl = Driving_speed_cal;
10005494:	4b6c      	ldr	r3, [pc, #432]	; (10005648 <Steering_Function+0xe14>)
10005496:	68ba      	ldr	r2, [r7, #8]
10005498:	601a      	str	r2, [r3, #0]
				speed_fr = Driving_speed_cal;
1000549a:	4b6c      	ldr	r3, [pc, #432]	; (1000564c <Steering_Function+0xe18>)
1000549c:	68ba      	ldr	r2, [r7, #8]
1000549e:	601a      	str	r2, [r3, #0]
				speed_rl = Driving_speed_cal;
100054a0:	4b6b      	ldr	r3, [pc, #428]	; (10005650 <Steering_Function+0xe1c>)
100054a2:	68ba      	ldr	r2, [r7, #8]
100054a4:	601a      	str	r2, [r3, #0]
				speed_rr = Driving_speed_cal;
100054a6:	4b6b      	ldr	r3, [pc, #428]	; (10005654 <Steering_Function+0xe20>)
100054a8:	68ba      	ldr	r2, [r7, #8]
100054aa:	601a      	str	r2, [r3, #0]
			}
			break;
100054ac:	e08b      	b.n	100055c6 <Steering_Function+0xd92>
100054ae:	e08a      	b.n	100055c6 <Steering_Function+0xd92>

		case CRAB:  //carb //#############################################################
			Steering_direction_cal = Steering_direction_cal * 2.5; // mach data from remote
100054b0:	68f8      	ldr	r0, [r7, #12]
100054b2:	4969      	ldr	r1, [pc, #420]	; (10005658 <Steering_Function+0xe24>)
100054b4:	f002 ff2e 	bl	10008314 <__aeabi_fmul>
100054b8:	1c03      	adds	r3, r0, #0
100054ba:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal > 190) Steering_direction_cal = 190;
100054bc:	68f8      	ldr	r0, [r7, #12]
100054be:	4967      	ldr	r1, [pc, #412]	; (1000565c <Steering_Function+0xe28>)
100054c0:	f002 faf0 	bl	10007aa4 <__aeabi_fcmpgt>
100054c4:	1e03      	subs	r3, r0, #0
100054c6:	d001      	beq.n	100054cc <Steering_Function+0xc98>
100054c8:	4b64      	ldr	r3, [pc, #400]	; (1000565c <Steering_Function+0xe28>)
100054ca:	60fb      	str	r3, [r7, #12]
			if(Steering_direction_cal < -190) Steering_direction_cal = -190;
100054cc:	68f8      	ldr	r0, [r7, #12]
100054ce:	4964      	ldr	r1, [pc, #400]	; (10005660 <Steering_Function+0xe2c>)
100054d0:	f002 fad4 	bl	10007a7c <__aeabi_fcmplt>
100054d4:	1e03      	subs	r3, r0, #0
100054d6:	d001      	beq.n	100054dc <Steering_Function+0xca8>
100054d8:	4b61      	ldr	r3, [pc, #388]	; (10005660 <Steering_Function+0xe2c>)
100054da:	60fb      	str	r3, [r7, #12]
			// steering
			angle_fl = Steering_direction_cal;
100054dc:	4b55      	ldr	r3, [pc, #340]	; (10005634 <Steering_Function+0xe00>)
100054de:	68fa      	ldr	r2, [r7, #12]
100054e0:	601a      	str	r2, [r3, #0]
			angle_fr = Steering_direction_cal;
100054e2:	4b55      	ldr	r3, [pc, #340]	; (10005638 <Steering_Function+0xe04>)
100054e4:	68fa      	ldr	r2, [r7, #12]
100054e6:	601a      	str	r2, [r3, #0]
			angle_rl = Steering_direction_cal;
100054e8:	4b54      	ldr	r3, [pc, #336]	; (1000563c <Steering_Function+0xe08>)
100054ea:	68fa      	ldr	r2, [r7, #12]
100054ec:	601a      	str	r2, [r3, #0]
			angle_rr = Steering_direction_cal;
100054ee:	4b54      	ldr	r3, [pc, #336]	; (10005640 <Steering_Function+0xe0c>)
100054f0:	68fa      	ldr	r2, [r7, #12]
100054f2:	601a      	str	r2, [r3, #0]
			 // speed
			 speed_fl = Driving_speed_cal;
100054f4:	4b54      	ldr	r3, [pc, #336]	; (10005648 <Steering_Function+0xe14>)
100054f6:	68ba      	ldr	r2, [r7, #8]
100054f8:	601a      	str	r2, [r3, #0]
			 speed_fr = Driving_speed_cal;
100054fa:	4b54      	ldr	r3, [pc, #336]	; (1000564c <Steering_Function+0xe18>)
100054fc:	68ba      	ldr	r2, [r7, #8]
100054fe:	601a      	str	r2, [r3, #0]
			 speed_rl = Driving_speed_cal;
10005500:	4b53      	ldr	r3, [pc, #332]	; (10005650 <Steering_Function+0xe1c>)
10005502:	68ba      	ldr	r2, [r7, #8]
10005504:	601a      	str	r2, [r3, #0]
			 speed_rr = Driving_speed_cal;
10005506:	4b53      	ldr	r3, [pc, #332]	; (10005654 <Steering_Function+0xe20>)
10005508:	68ba      	ldr	r2, [r7, #8]
1000550a:	601a      	str	r2, [r3, #0]
			break;
1000550c:	e05b      	b.n	100055c6 <Steering_Function+0xd92>

		case ROTATE: // rotate #############################################################
			// steering agel for turng in place
			angle_fl = ROTATION_ANGLE + ROTATION_ANGLE_OFFSET;
1000550e:	4b49      	ldr	r3, [pc, #292]	; (10005634 <Steering_Function+0xe00>)
10005510:	4a54      	ldr	r2, [pc, #336]	; (10005664 <Steering_Function+0xe30>)
10005512:	601a      	str	r2, [r3, #0]
			angle_fr = -ROTATION_ANGLE + ROTATION_ANGLE_OFFSET;
10005514:	4b48      	ldr	r3, [pc, #288]	; (10005638 <Steering_Function+0xe04>)
10005516:	4a54      	ldr	r2, [pc, #336]	; (10005668 <Steering_Function+0xe34>)
10005518:	601a      	str	r2, [r3, #0]
			angle_rl = -ROTATION_ANGLE + ROTATION_ANGLE_OFFSET;
1000551a:	4b48      	ldr	r3, [pc, #288]	; (1000563c <Steering_Function+0xe08>)
1000551c:	4a52      	ldr	r2, [pc, #328]	; (10005668 <Steering_Function+0xe34>)
1000551e:	601a      	str	r2, [r3, #0]
			angle_rr = ROTATION_ANGLE + ROTATION_ANGLE_OFFSET;
10005520:	4b47      	ldr	r3, [pc, #284]	; (10005640 <Steering_Function+0xe0c>)
10005522:	4a50      	ldr	r2, [pc, #320]	; (10005664 <Steering_Function+0xe30>)
10005524:	601a      	str	r2, [r3, #0]

			 // speed
			if (Steering_direction_cal > 10){
10005526:	68f8      	ldr	r0, [r7, #12]
10005528:	4950      	ldr	r1, [pc, #320]	; (1000566c <Steering_Function+0xe38>)
1000552a:	f002 fabb 	bl	10007aa4 <__aeabi_fcmpgt>
1000552e:	1e03      	subs	r3, r0, #0
10005530:	d00e      	beq.n	10005550 <Steering_Function+0xd1c>
				speed_fl = ROTATION_SPEED;
10005532:	4b45      	ldr	r3, [pc, #276]	; (10005648 <Steering_Function+0xe14>)
10005534:	22fa      	movs	r2, #250	; 0xfa
10005536:	0592      	lsls	r2, r2, #22
10005538:	601a      	str	r2, [r3, #0]
				speed_fr = -ROTATION_SPEED;
1000553a:	4b44      	ldr	r3, [pc, #272]	; (1000564c <Steering_Function+0xe18>)
1000553c:	4a4c      	ldr	r2, [pc, #304]	; (10005670 <Steering_Function+0xe3c>)
1000553e:	601a      	str	r2, [r3, #0]
				speed_rl = ROTATION_SPEED;
10005540:	4b43      	ldr	r3, [pc, #268]	; (10005650 <Steering_Function+0xe1c>)
10005542:	22fa      	movs	r2, #250	; 0xfa
10005544:	0592      	lsls	r2, r2, #22
10005546:	601a      	str	r2, [r3, #0]
				speed_rr = -ROTATION_SPEED;
10005548:	4b42      	ldr	r3, [pc, #264]	; (10005654 <Steering_Function+0xe20>)
1000554a:	4a49      	ldr	r2, [pc, #292]	; (10005670 <Steering_Function+0xe3c>)
1000554c:	601a      	str	r2, [r3, #0]
1000554e:	e021      	b.n	10005594 <Steering_Function+0xd60>
			}
			else if(Steering_direction_cal < -10){
10005550:	68f8      	ldr	r0, [r7, #12]
10005552:	4948      	ldr	r1, [pc, #288]	; (10005674 <Steering_Function+0xe40>)
10005554:	f002 fa92 	bl	10007a7c <__aeabi_fcmplt>
10005558:	1e03      	subs	r3, r0, #0
1000555a:	d00e      	beq.n	1000557a <Steering_Function+0xd46>
				speed_fl = -ROTATION_SPEED;
1000555c:	4b3a      	ldr	r3, [pc, #232]	; (10005648 <Steering_Function+0xe14>)
1000555e:	4a44      	ldr	r2, [pc, #272]	; (10005670 <Steering_Function+0xe3c>)
10005560:	601a      	str	r2, [r3, #0]
				speed_fr = ROTATION_SPEED;
10005562:	4b3a      	ldr	r3, [pc, #232]	; (1000564c <Steering_Function+0xe18>)
10005564:	22fa      	movs	r2, #250	; 0xfa
10005566:	0592      	lsls	r2, r2, #22
10005568:	601a      	str	r2, [r3, #0]
				speed_rl = -ROTATION_SPEED;
1000556a:	4b39      	ldr	r3, [pc, #228]	; (10005650 <Steering_Function+0xe1c>)
1000556c:	4a40      	ldr	r2, [pc, #256]	; (10005670 <Steering_Function+0xe3c>)
1000556e:	601a      	str	r2, [r3, #0]
				speed_rr = ROTATION_SPEED;
10005570:	4b38      	ldr	r3, [pc, #224]	; (10005654 <Steering_Function+0xe20>)
10005572:	22fa      	movs	r2, #250	; 0xfa
10005574:	0592      	lsls	r2, r2, #22
10005576:	601a      	str	r2, [r3, #0]
10005578:	e00c      	b.n	10005594 <Steering_Function+0xd60>
			}
			else{
				speed_fl = 0;
1000557a:	4b33      	ldr	r3, [pc, #204]	; (10005648 <Steering_Function+0xe14>)
1000557c:	2200      	movs	r2, #0
1000557e:	601a      	str	r2, [r3, #0]
				speed_fr = 0;
10005580:	4b32      	ldr	r3, [pc, #200]	; (1000564c <Steering_Function+0xe18>)
10005582:	2200      	movs	r2, #0
10005584:	601a      	str	r2, [r3, #0]
				speed_rl = 0;
10005586:	4b32      	ldr	r3, [pc, #200]	; (10005650 <Steering_Function+0xe1c>)
10005588:	2200      	movs	r2, #0
1000558a:	601a      	str	r2, [r3, #0]
				speed_rr = 0;
1000558c:	4b31      	ldr	r3, [pc, #196]	; (10005654 <Steering_Function+0xe20>)
1000558e:	2200      	movs	r2, #0
10005590:	601a      	str	r2, [r3, #0]
			}
			break;
10005592:	e018      	b.n	100055c6 <Steering_Function+0xd92>
10005594:	e017      	b.n	100055c6 <Steering_Function+0xd92>

		default:
			angle_fl = 0;
10005596:	4b27      	ldr	r3, [pc, #156]	; (10005634 <Steering_Function+0xe00>)
10005598:	2200      	movs	r2, #0
1000559a:	601a      	str	r2, [r3, #0]
			angle_fr = 0;
1000559c:	4b26      	ldr	r3, [pc, #152]	; (10005638 <Steering_Function+0xe04>)
1000559e:	2200      	movs	r2, #0
100055a0:	601a      	str	r2, [r3, #0]
			angle_rl = 0;
100055a2:	4b26      	ldr	r3, [pc, #152]	; (1000563c <Steering_Function+0xe08>)
100055a4:	2200      	movs	r2, #0
100055a6:	601a      	str	r2, [r3, #0]
			angle_rr = 0;
100055a8:	4b25      	ldr	r3, [pc, #148]	; (10005640 <Steering_Function+0xe0c>)
100055aa:	2200      	movs	r2, #0
100055ac:	601a      	str	r2, [r3, #0]

			speed_fl = 0;
100055ae:	4b26      	ldr	r3, [pc, #152]	; (10005648 <Steering_Function+0xe14>)
100055b0:	2200      	movs	r2, #0
100055b2:	601a      	str	r2, [r3, #0]
			speed_fr = 0;
100055b4:	4b25      	ldr	r3, [pc, #148]	; (1000564c <Steering_Function+0xe18>)
100055b6:	2200      	movs	r2, #0
100055b8:	601a      	str	r2, [r3, #0]
			speed_rl = 0;
100055ba:	4b25      	ldr	r3, [pc, #148]	; (10005650 <Steering_Function+0xe1c>)
100055bc:	2200      	movs	r2, #0
100055be:	601a      	str	r2, [r3, #0]
			speed_rr = 0;
100055c0:	4b24      	ldr	r3, [pc, #144]	; (10005654 <Steering_Function+0xe20>)
100055c2:	2200      	movs	r2, #0
100055c4:	601a      	str	r2, [r3, #0]

	}
  // set gobal vars
  Steering_Angles[0] = angle_fl;
100055c6:	4b1b      	ldr	r3, [pc, #108]	; (10005634 <Steering_Function+0xe00>)
100055c8:	681a      	ldr	r2, [r3, #0]
100055ca:	4b2b      	ldr	r3, [pc, #172]	; (10005678 <Steering_Function+0xe44>)
100055cc:	601a      	str	r2, [r3, #0]
  Steering_Angles[1] = angle_fr;
100055ce:	4b1a      	ldr	r3, [pc, #104]	; (10005638 <Steering_Function+0xe04>)
100055d0:	681a      	ldr	r2, [r3, #0]
100055d2:	4b29      	ldr	r3, [pc, #164]	; (10005678 <Steering_Function+0xe44>)
100055d4:	605a      	str	r2, [r3, #4]
  Steering_Angles[2] = angle_rl;
100055d6:	4b19      	ldr	r3, [pc, #100]	; (1000563c <Steering_Function+0xe08>)
100055d8:	681a      	ldr	r2, [r3, #0]
100055da:	4b27      	ldr	r3, [pc, #156]	; (10005678 <Steering_Function+0xe44>)
100055dc:	609a      	str	r2, [r3, #8]
  Steering_Angles[3] = angle_rr;
100055de:	4b18      	ldr	r3, [pc, #96]	; (10005640 <Steering_Function+0xe0c>)
100055e0:	681a      	ldr	r2, [r3, #0]
100055e2:	4b25      	ldr	r3, [pc, #148]	; (10005678 <Steering_Function+0xe44>)
100055e4:	60da      	str	r2, [r3, #12]

  Speeds[0] = speed_fl;
100055e6:	4b18      	ldr	r3, [pc, #96]	; (10005648 <Steering_Function+0xe14>)
100055e8:	681a      	ldr	r2, [r3, #0]
100055ea:	4b24      	ldr	r3, [pc, #144]	; (1000567c <Steering_Function+0xe48>)
100055ec:	601a      	str	r2, [r3, #0]
  Speeds[1] = speed_fr;
100055ee:	4b17      	ldr	r3, [pc, #92]	; (1000564c <Steering_Function+0xe18>)
100055f0:	681a      	ldr	r2, [r3, #0]
100055f2:	4b22      	ldr	r3, [pc, #136]	; (1000567c <Steering_Function+0xe48>)
100055f4:	605a      	str	r2, [r3, #4]
  Speeds[2] = speed_rl;
100055f6:	4b16      	ldr	r3, [pc, #88]	; (10005650 <Steering_Function+0xe1c>)
100055f8:	681a      	ldr	r2, [r3, #0]
100055fa:	4b20      	ldr	r3, [pc, #128]	; (1000567c <Steering_Function+0xe48>)
100055fc:	609a      	str	r2, [r3, #8]
  Speeds[3] = speed_rr;
100055fe:	4b15      	ldr	r3, [pc, #84]	; (10005654 <Steering_Function+0xe20>)
10005600:	681a      	ldr	r2, [r3, #0]
10005602:	4b1e      	ldr	r3, [pc, #120]	; (1000567c <Steering_Function+0xe48>)
10005604:	60da      	str	r2, [r3, #12]

}
10005606:	46bd      	mov	sp, r7
10005608:	b005      	add	sp, #20
1000560a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000560c:	20000a30 	.word	0x20000a30
10005610:	9999999a 	.word	0x9999999a
10005614:	bfa99999 	.word	0xbfa99999
10005618:	c1a00000 	.word	0xc1a00000
1000561c:	1a9fbe77 	.word	0x1a9fbe77
10005620:	3fc4dd2f 	.word	0x3fc4dd2f
10005624:	3126e979 	.word	0x3126e979
10005628:	3fdcac08 	.word	0x3fdcac08
1000562c:	53f7ced9 	.word	0x53f7ced9
10005630:	404ca5e3 	.word	0x404ca5e3
10005634:	20000990 	.word	0x20000990
10005638:	20000994 	.word	0x20000994
1000563c:	20000998 	.word	0x20000998
10005640:	2000099c 	.word	0x2000099c
10005644:	20000a34 	.word	0x20000a34
10005648:	20000980 	.word	0x20000980
1000564c:	20000984 	.word	0x20000984
10005650:	20000988 	.word	0x20000988
10005654:	2000098c 	.word	0x2000098c
10005658:	40200000 	.word	0x40200000
1000565c:	433e0000 	.word	0x433e0000
10005660:	c33e0000 	.word	0xc33e0000
10005664:	426bd70a 	.word	0x426bd70a
10005668:	c243d70a 	.word	0xc243d70a
1000566c:	41200000 	.word	0x41200000
10005670:	be800000 	.word	0xbe800000
10005674:	c1200000 	.word	0xc1200000
10005678:	200009b8 	.word	0x200009b8
1000567c:	200009a8 	.word	0x200009a8

10005680 <mode_led>:



void mode_led(uint8_t var){
10005680:	b580      	push	{r7, lr}
10005682:	b082      	sub	sp, #8
10005684:	af00      	add	r7, sp, #0
10005686:	1c02      	adds	r2, r0, #0
10005688:	1dfb      	adds	r3, r7, #7
1000568a:	701a      	strb	r2, [r3, #0]
	if(CHECK_BIT(var,0)){
1000568c:	1dfb      	adds	r3, r7, #7
1000568e:	781b      	ldrb	r3, [r3, #0]
10005690:	2201      	movs	r2, #1
10005692:	4013      	ands	r3, r2
10005694:	d004      	beq.n	100056a0 <mode_led+0x20>
		DIGITAL_IO_SetOutputLow(&MODE_001);
10005696:	4b17      	ldr	r3, [pc, #92]	; (100056f4 <mode_led+0x74>)
10005698:	1c18      	adds	r0, r3, #0
1000569a:	f7ff f8bb 	bl	10004814 <DIGITAL_IO_SetOutputLow>
1000569e:	e003      	b.n	100056a8 <mode_led+0x28>
	}
	else{
		DIGITAL_IO_SetOutputHigh(&MODE_001);
100056a0:	4b14      	ldr	r3, [pc, #80]	; (100056f4 <mode_led+0x74>)
100056a2:	1c18      	adds	r0, r3, #0
100056a4:	f7ff f8a6 	bl	100047f4 <DIGITAL_IO_SetOutputHigh>
	}

	if(CHECK_BIT(var,1)){
100056a8:	1dfb      	adds	r3, r7, #7
100056aa:	781b      	ldrb	r3, [r3, #0]
100056ac:	085b      	lsrs	r3, r3, #1
100056ae:	b2db      	uxtb	r3, r3
100056b0:	1c1a      	adds	r2, r3, #0
100056b2:	2301      	movs	r3, #1
100056b4:	4013      	ands	r3, r2
100056b6:	d004      	beq.n	100056c2 <mode_led+0x42>
		DIGITAL_IO_SetOutputLow(&MODE_010);
100056b8:	4b0f      	ldr	r3, [pc, #60]	; (100056f8 <mode_led+0x78>)
100056ba:	1c18      	adds	r0, r3, #0
100056bc:	f7ff f8aa 	bl	10004814 <DIGITAL_IO_SetOutputLow>
100056c0:	e003      	b.n	100056ca <mode_led+0x4a>
	}
	else{
		DIGITAL_IO_SetOutputHigh(&MODE_010);
100056c2:	4b0d      	ldr	r3, [pc, #52]	; (100056f8 <mode_led+0x78>)
100056c4:	1c18      	adds	r0, r3, #0
100056c6:	f7ff f895 	bl	100047f4 <DIGITAL_IO_SetOutputHigh>
	}

	if(CHECK_BIT(var,2)){
100056ca:	1dfb      	adds	r3, r7, #7
100056cc:	781b      	ldrb	r3, [r3, #0]
100056ce:	089b      	lsrs	r3, r3, #2
100056d0:	b2db      	uxtb	r3, r3
100056d2:	1c1a      	adds	r2, r3, #0
100056d4:	2301      	movs	r3, #1
100056d6:	4013      	ands	r3, r2
100056d8:	d004      	beq.n	100056e4 <mode_led+0x64>
		DIGITAL_IO_SetOutputLow(&MODE_100);
100056da:	4b08      	ldr	r3, [pc, #32]	; (100056fc <mode_led+0x7c>)
100056dc:	1c18      	adds	r0, r3, #0
100056de:	f7ff f899 	bl	10004814 <DIGITAL_IO_SetOutputLow>
100056e2:	e003      	b.n	100056ec <mode_led+0x6c>
	}
	else{
		DIGITAL_IO_SetOutputHigh(&MODE_100);
100056e4:	4b05      	ldr	r3, [pc, #20]	; (100056fc <mode_led+0x7c>)
100056e6:	1c18      	adds	r0, r3, #0
100056e8:	f7ff f884 	bl	100047f4 <DIGITAL_IO_SetOutputHigh>
	}
}
100056ec:	46bd      	mov	sp, r7
100056ee:	b002      	add	sp, #8
100056f0:	bd80      	pop	{r7, pc}
100056f2:	46c0      	nop			; (mov r8, r8)
100056f4:	1000ac04 	.word	0x1000ac04
100056f8:	1000ac14 	.word	0x1000ac14
100056fc:	1000ac24 	.word	0x1000ac24

10005700 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10005700:	b580      	push	{r7, lr}
10005702:	b082      	sub	sp, #8
10005704:	af00      	add	r7, sp, #0
10005706:	6078      	str	r0, [r7, #4]
10005708:	1c0a      	adds	r2, r1, #0
1000570a:	1cfb      	adds	r3, r7, #3
1000570c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
1000570e:	1cfb      	adds	r3, r7, #3
10005710:	781b      	ldrb	r3, [r3, #0]
10005712:	2201      	movs	r2, #1
10005714:	409a      	lsls	r2, r3
10005716:	687b      	ldr	r3, [r7, #4]
10005718:	605a      	str	r2, [r3, #4]
}
1000571a:	46bd      	mov	sp, r7
1000571c:	b002      	add	sp, #8
1000571e:	bd80      	pop	{r7, pc}

10005720 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10005720:	b580      	push	{r7, lr}
10005722:	b082      	sub	sp, #8
10005724:	af00      	add	r7, sp, #0
10005726:	6078      	str	r0, [r7, #4]
10005728:	1c0a      	adds	r2, r1, #0
1000572a:	1cfb      	adds	r3, r7, #3
1000572c:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
1000572e:	1cfb      	adds	r3, r7, #3
10005730:	781b      	ldrb	r3, [r3, #0]
10005732:	2280      	movs	r2, #128	; 0x80
10005734:	0252      	lsls	r2, r2, #9
10005736:	409a      	lsls	r2, r3
10005738:	687b      	ldr	r3, [r7, #4]
1000573a:	605a      	str	r2, [r3, #4]
}
1000573c:	46bd      	mov	sp, r7
1000573e:	b002      	add	sp, #8
10005740:	bd80      	pop	{r7, pc}
10005742:	46c0      	nop			; (mov r8, r8)

10005744 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10005744:	b580      	push	{r7, lr}
10005746:	b082      	sub	sp, #8
10005748:	af00      	add	r7, sp, #0
1000574a:	6078      	str	r0, [r7, #4]
1000574c:	1c0a      	adds	r2, r1, #0
1000574e:	1cfb      	adds	r3, r7, #3
10005750:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
10005752:	687b      	ldr	r3, [r7, #4]
10005754:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10005756:	1cfb      	adds	r3, r7, #3
10005758:	781b      	ldrb	r3, [r3, #0]
1000575a:	40da      	lsrs	r2, r3
1000575c:	1c13      	adds	r3, r2, #0
1000575e:	2201      	movs	r2, #1
10005760:	4013      	ands	r3, r2
}
10005762:	1c18      	adds	r0, r3, #0
10005764:	46bd      	mov	sp, r7
10005766:	b002      	add	sp, #8
10005768:	bd80      	pop	{r7, pc}
1000576a:	46c0      	nop			; (mov r8, r8)

1000576c <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
1000576c:	b580      	push	{r7, lr}
1000576e:	b082      	sub	sp, #8
10005770:	af00      	add	r7, sp, #0
10005772:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
10005774:	687b      	ldr	r3, [r7, #4]
10005776:	681a      	ldr	r2, [r3, #0]
10005778:	687b      	ldr	r3, [r7, #4]
1000577a:	7b1b      	ldrb	r3, [r3, #12]
1000577c:	1c10      	adds	r0, r2, #0
1000577e:	1c19      	adds	r1, r3, #0
10005780:	f7ff ffbe 	bl	10005700 <XMC_GPIO_SetOutputHigh>
}
10005784:	46bd      	mov	sp, r7
10005786:	b002      	add	sp, #8
10005788:	bd80      	pop	{r7, pc}
1000578a:	46c0      	nop			; (mov r8, r8)

1000578c <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
1000578c:	b580      	push	{r7, lr}
1000578e:	b082      	sub	sp, #8
10005790:	af00      	add	r7, sp, #0
10005792:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10005794:	687b      	ldr	r3, [r7, #4]
10005796:	681a      	ldr	r2, [r3, #0]
10005798:	687b      	ldr	r3, [r7, #4]
1000579a:	7b1b      	ldrb	r3, [r3, #12]
1000579c:	1c10      	adds	r0, r2, #0
1000579e:	1c19      	adds	r1, r3, #0
100057a0:	f7ff ffbe 	bl	10005720 <XMC_GPIO_SetOutputLow>
}
100057a4:	46bd      	mov	sp, r7
100057a6:	b002      	add	sp, #8
100057a8:	bd80      	pop	{r7, pc}
100057aa:	46c0      	nop			; (mov r8, r8)

100057ac <PIN_INTERRUPT_GetPinValue>:
*   return (1);
* }
*  @endcode
*/
__STATIC_INLINE uint32_t PIN_INTERRUPT_GetPinValue(const PIN_INTERRUPT_t *const handle)
{
100057ac:	b580      	push	{r7, lr}
100057ae:	b082      	sub	sp, #8
100057b0:	af00      	add	r7, sp, #0
100057b2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PIN_INTERRUPT_GetPinValue: Handler null pointer", handle != NULL);
  return (XMC_GPIO_GetInput(handle->port, handle->pin));
100057b4:	687b      	ldr	r3, [r7, #4]
100057b6:	685a      	ldr	r2, [r3, #4]
100057b8:	687b      	ldr	r3, [r7, #4]
100057ba:	7f9b      	ldrb	r3, [r3, #30]
100057bc:	1c10      	adds	r0, r2, #0
100057be:	1c19      	adds	r1, r3, #0
100057c0:	f7ff ffc0 	bl	10005744 <XMC_GPIO_GetInput>
100057c4:	1c03      	adds	r3, r0, #0
}
100057c6:	1c18      	adds	r0, r3, #0
100057c8:	46bd      	mov	sp, r7
100057ca:	b002      	add	sp, #8
100057cc:	bd80      	pop	{r7, pc}
100057ce:	46c0      	nop			; (mov r8, r8)

100057d0 <IRQ8_Handler>:
volatile uint8_t RC_Gear_state = 2, RC_AUX1_state = 2;
volatile uint8_t RC_Gear_duty = 2, RC_Gear_duty_OLD =2, RC_AUX1_duty = 2;
uint8_t RC_Speed_Stop = 1;


void INTERRUPT_TIMER_10us_ISR(void){ // every 1ms so 10kHz
100057d0:	b580      	push	{r7, lr}
100057d2:	af00      	add	r7, sp, #0
	if(RC_Gear_state == 1)RC_gear_100us_counter ++;
100057d4:	4b0a      	ldr	r3, [pc, #40]	; (10005800 <IRQ8_Handler+0x30>)
100057d6:	781b      	ldrb	r3, [r3, #0]
100057d8:	b2db      	uxtb	r3, r3
100057da:	2b01      	cmp	r3, #1
100057dc:	d104      	bne.n	100057e8 <IRQ8_Handler+0x18>
100057de:	4b09      	ldr	r3, [pc, #36]	; (10005804 <IRQ8_Handler+0x34>)
100057e0:	681b      	ldr	r3, [r3, #0]
100057e2:	1c5a      	adds	r2, r3, #1
100057e4:	4b07      	ldr	r3, [pc, #28]	; (10005804 <IRQ8_Handler+0x34>)
100057e6:	601a      	str	r2, [r3, #0]
	if(RC_AUX1_state == 1)RC_AUX1_100us_counter ++;
100057e8:	4b07      	ldr	r3, [pc, #28]	; (10005808 <IRQ8_Handler+0x38>)
100057ea:	781b      	ldrb	r3, [r3, #0]
100057ec:	b2db      	uxtb	r3, r3
100057ee:	2b01      	cmp	r3, #1
100057f0:	d104      	bne.n	100057fc <IRQ8_Handler+0x2c>
100057f2:	4b06      	ldr	r3, [pc, #24]	; (1000580c <IRQ8_Handler+0x3c>)
100057f4:	681b      	ldr	r3, [r3, #0]
100057f6:	1c5a      	adds	r2, r3, #1
100057f8:	4b04      	ldr	r3, [pc, #16]	; (1000580c <IRQ8_Handler+0x3c>)
100057fa:	601a      	str	r2, [r3, #0]
}
100057fc:	46bd      	mov	sp, r7
100057fe:	bd80      	pop	{r7, pc}
10005800:	20000838 	.word	0x20000838
10005804:	20000a0c 	.word	0x20000a0c
10005808:	20000839 	.word	0x20000839
1000580c:	20000a10 	.word	0x20000a10

10005810 <RC_Recive>:



void RC_Recive(void){
10005810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10005812:	af00      	add	r7, sp, #0

	CAPTURE_Start(&CAPTURE_RC_Steering);
10005814:	4b78      	ldr	r3, [pc, #480]	; (100059f8 <RC_Recive+0x1e8>)
10005816:	1c18      	adds	r0, r3, #0
10005818:	f7fd fed4 	bl	100035c4 <CAPTURE_Start>
	CAPTURE_Start(&CAPTURE_RC_Speed);
1000581c:	4b77      	ldr	r3, [pc, #476]	; (100059fc <RC_Recive+0x1ec>)
1000581e:	1c18      	adds	r0, r3, #0
10005820:	f7fd fed0 	bl	100035c4 <CAPTURE_Start>

	CAPTURE_GetCapturedTimeInNanoSec(&CAPTURE_RC_Steering, &captured_time_Steering);
10005824:	4a74      	ldr	r2, [pc, #464]	; (100059f8 <RC_Recive+0x1e8>)
10005826:	4b76      	ldr	r3, [pc, #472]	; (10005a00 <RC_Recive+0x1f0>)
10005828:	1c10      	adds	r0, r2, #0
1000582a:	1c19      	adds	r1, r3, #0
1000582c:	f7fd ff00 	bl	10003630 <CAPTURE_GetCapturedTimeInNanoSec>
	CAPTURE_GetCapturedTimeInNanoSec(&CAPTURE_RC_Speed, &captured_time_Speed);
10005830:	4a72      	ldr	r2, [pc, #456]	; (100059fc <RC_Recive+0x1ec>)
10005832:	4b74      	ldr	r3, [pc, #464]	; (10005a04 <RC_Recive+0x1f4>)
10005834:	1c10      	adds	r0, r2, #0
10005836:	1c19      	adds	r1, r3, #0
10005838:	f7fd fefa 	bl	10003630 <CAPTURE_GetCapturedTimeInNanoSec>

	if(RC_Speed_Stop == 1){
1000583c:	4b72      	ldr	r3, [pc, #456]	; (10005a08 <RC_Recive+0x1f8>)
1000583e:	781b      	ldrb	r3, [r3, #0]
10005840:	2b01      	cmp	r3, #1
10005842:	d15c      	bne.n	100058fe <RC_Recive+0xee>
		if((captured_time_Speed >= 1000000) && (captured_time_Speed <= 2000000)){
10005844:	4b6f      	ldr	r3, [pc, #444]	; (10005a04 <RC_Recive+0x1f4>)
10005846:	681b      	ldr	r3, [r3, #0]
10005848:	4a70      	ldr	r2, [pc, #448]	; (10005a0c <RC_Recive+0x1fc>)
1000584a:	4293      	cmp	r3, r2
1000584c:	d950      	bls.n	100058f0 <RC_Recive+0xe0>
1000584e:	4b6d      	ldr	r3, [pc, #436]	; (10005a04 <RC_Recive+0x1f4>)
10005850:	681b      	ldr	r3, [r3, #0]
10005852:	4a6f      	ldr	r2, [pc, #444]	; (10005a10 <RC_Recive+0x200>)
10005854:	4293      	cmp	r3, r2
10005856:	d84b      	bhi.n	100058f0 <RC_Recive+0xe0>
		  RC_Speed = ((double)captured_time_Speed - RC_NP_SPEED) * RC_Speed_ns_to_mps; // form +-0.6m/s
10005858:	4b6a      	ldr	r3, [pc, #424]	; (10005a04 <RC_Recive+0x1f4>)
1000585a:	681b      	ldr	r3, [r3, #0]
1000585c:	1c18      	adds	r0, r3, #0
1000585e:	f004 fe5d 	bl	1000a51c <__aeabi_ui2d>
10005862:	1c03      	adds	r3, r0, #0
10005864:	1c0c      	adds	r4, r1, #0
10005866:	1c18      	adds	r0, r3, #0
10005868:	1c21      	adds	r1, r4, #0
1000586a:	2200      	movs	r2, #0
1000586c:	4b69      	ldr	r3, [pc, #420]	; (10005a14 <RC_Recive+0x204>)
1000586e:	f004 fa69 	bl	10009d44 <__aeabi_dsub>
10005872:	1c03      	adds	r3, r0, #0
10005874:	1c0c      	adds	r4, r1, #0
10005876:	1c1d      	adds	r5, r3, #0
10005878:	1c26      	adds	r6, r4, #0
1000587a:	4b67      	ldr	r3, [pc, #412]	; (10005a18 <RC_Recive+0x208>)
1000587c:	681b      	ldr	r3, [r3, #0]
1000587e:	1c18      	adds	r0, r3, #0
10005880:	f004 fe7e 	bl	1000a580 <__aeabi_f2d>
10005884:	1c03      	adds	r3, r0, #0
10005886:	1c0c      	adds	r4, r1, #0
10005888:	1c28      	adds	r0, r5, #0
1000588a:	1c31      	adds	r1, r6, #0
1000588c:	1c1a      	adds	r2, r3, #0
1000588e:	1c23      	adds	r3, r4, #0
10005890:	f003 ffbe 	bl	10009810 <__aeabi_dmul>
10005894:	1c03      	adds	r3, r0, #0
10005896:	1c0c      	adds	r4, r1, #0
10005898:	1c18      	adds	r0, r3, #0
1000589a:	1c21      	adds	r1, r4, #0
1000589c:	f004 fec4 	bl	1000a628 <__aeabi_d2f>
100058a0:	1c02      	adds	r2, r0, #0
100058a2:	4b5e      	ldr	r3, [pc, #376]	; (10005a1c <RC_Recive+0x20c>)
100058a4:	601a      	str	r2, [r3, #0]
		  if((RC_Speed < 0.1) && (RC_Speed > -0.1)) RC_Speed = 0; // to have accutal 0
100058a6:	4b5d      	ldr	r3, [pc, #372]	; (10005a1c <RC_Recive+0x20c>)
100058a8:	681b      	ldr	r3, [r3, #0]
100058aa:	1c18      	adds	r0, r3, #0
100058ac:	f004 fe68 	bl	1000a580 <__aeabi_f2d>
100058b0:	1c03      	adds	r3, r0, #0
100058b2:	1c0c      	adds	r4, r1, #0
100058b4:	1c18      	adds	r0, r3, #0
100058b6:	1c21      	adds	r1, r4, #0
100058b8:	4a59      	ldr	r2, [pc, #356]	; (10005a20 <RC_Recive+0x210>)
100058ba:	4b5a      	ldr	r3, [pc, #360]	; (10005a24 <RC_Recive+0x214>)
100058bc:	f002 f8a4 	bl	10007a08 <__aeabi_dcmplt>
100058c0:	1e03      	subs	r3, r0, #0
100058c2:	d011      	beq.n	100058e8 <RC_Recive+0xd8>
100058c4:	4b55      	ldr	r3, [pc, #340]	; (10005a1c <RC_Recive+0x20c>)
100058c6:	681b      	ldr	r3, [r3, #0]
100058c8:	1c18      	adds	r0, r3, #0
100058ca:	f004 fe59 	bl	1000a580 <__aeabi_f2d>
100058ce:	1c03      	adds	r3, r0, #0
100058d0:	1c0c      	adds	r4, r1, #0
100058d2:	1c18      	adds	r0, r3, #0
100058d4:	1c21      	adds	r1, r4, #0
100058d6:	4a52      	ldr	r2, [pc, #328]	; (10005a20 <RC_Recive+0x210>)
100058d8:	4b53      	ldr	r3, [pc, #332]	; (10005a28 <RC_Recive+0x218>)
100058da:	f002 f8a9 	bl	10007a30 <__aeabi_dcmpgt>
100058de:	1e03      	subs	r3, r0, #0
100058e0:	d002      	beq.n	100058e8 <RC_Recive+0xd8>
100058e2:	4b4e      	ldr	r3, [pc, #312]	; (10005a1c <RC_Recive+0x20c>)
100058e4:	2200      	movs	r2, #0
100058e6:	601a      	str	r2, [r3, #0]
		  RC_no_Speed_data_counter = 0;
100058e8:	4b50      	ldr	r3, [pc, #320]	; (10005a2c <RC_Recive+0x21c>)
100058ea:	2200      	movs	r2, #0
100058ec:	701a      	strb	r2, [r3, #0]
100058ee:	e009      	b.n	10005904 <RC_Recive+0xf4>
		}
		else{
			RC_no_Speed_data_counter ++;
100058f0:	4b4e      	ldr	r3, [pc, #312]	; (10005a2c <RC_Recive+0x21c>)
100058f2:	781b      	ldrb	r3, [r3, #0]
100058f4:	3301      	adds	r3, #1
100058f6:	b2da      	uxtb	r2, r3
100058f8:	4b4c      	ldr	r3, [pc, #304]	; (10005a2c <RC_Recive+0x21c>)
100058fa:	701a      	strb	r2, [r3, #0]
100058fc:	e002      	b.n	10005904 <RC_Recive+0xf4>
		}
	}
	else RC_Speed = 0;
100058fe:	4b47      	ldr	r3, [pc, #284]	; (10005a1c <RC_Recive+0x20c>)
10005900:	2200      	movs	r2, #0
10005902:	601a      	str	r2, [r3, #0]

	if((captured_time_Steering >= 1000000) && (captured_time_Steering <= 2000000)){
10005904:	4b3e      	ldr	r3, [pc, #248]	; (10005a00 <RC_Recive+0x1f0>)
10005906:	681b      	ldr	r3, [r3, #0]
10005908:	4a40      	ldr	r2, [pc, #256]	; (10005a0c <RC_Recive+0x1fc>)
1000590a:	4293      	cmp	r3, r2
1000590c:	d944      	bls.n	10005998 <RC_Recive+0x188>
1000590e:	4b3c      	ldr	r3, [pc, #240]	; (10005a00 <RC_Recive+0x1f0>)
10005910:	681b      	ldr	r3, [r3, #0]
10005912:	4a3f      	ldr	r2, [pc, #252]	; (10005a10 <RC_Recive+0x200>)
10005914:	4293      	cmp	r3, r2
10005916:	d83f      	bhi.n	10005998 <RC_Recive+0x188>
	  RC_Steering = (((double)captured_time_Steering - RC_NP_STEERING) * RC_Steering_ns_to_deg); // form +-90m/s
10005918:	4b39      	ldr	r3, [pc, #228]	; (10005a00 <RC_Recive+0x1f0>)
1000591a:	681b      	ldr	r3, [r3, #0]
1000591c:	1c18      	adds	r0, r3, #0
1000591e:	f004 fdfd 	bl	1000a51c <__aeabi_ui2d>
10005922:	1c03      	adds	r3, r0, #0
10005924:	1c0c      	adds	r4, r1, #0
10005926:	1c18      	adds	r0, r3, #0
10005928:	1c21      	adds	r1, r4, #0
1000592a:	2200      	movs	r2, #0
1000592c:	4b40      	ldr	r3, [pc, #256]	; (10005a30 <RC_Recive+0x220>)
1000592e:	f004 fa09 	bl	10009d44 <__aeabi_dsub>
10005932:	1c03      	adds	r3, r0, #0
10005934:	1c0c      	adds	r4, r1, #0
10005936:	1c1d      	adds	r5, r3, #0
10005938:	1c26      	adds	r6, r4, #0
1000593a:	4b3e      	ldr	r3, [pc, #248]	; (10005a34 <RC_Recive+0x224>)
1000593c:	681b      	ldr	r3, [r3, #0]
1000593e:	1c18      	adds	r0, r3, #0
10005940:	f004 fe1e 	bl	1000a580 <__aeabi_f2d>
10005944:	1c03      	adds	r3, r0, #0
10005946:	1c0c      	adds	r4, r1, #0
10005948:	1c28      	adds	r0, r5, #0
1000594a:	1c31      	adds	r1, r6, #0
1000594c:	1c1a      	adds	r2, r3, #0
1000594e:	1c23      	adds	r3, r4, #0
10005950:	f003 ff5e 	bl	10009810 <__aeabi_dmul>
10005954:	1c03      	adds	r3, r0, #0
10005956:	1c0c      	adds	r4, r1, #0
10005958:	1c18      	adds	r0, r3, #0
1000595a:	1c21      	adds	r1, r4, #0
1000595c:	f004 fe64 	bl	1000a628 <__aeabi_d2f>
10005960:	1c02      	adds	r2, r0, #0
10005962:	4b35      	ldr	r3, [pc, #212]	; (10005a38 <RC_Recive+0x228>)
10005964:	601a      	str	r2, [r3, #0]
	  if((RC_Steering < 2) && (RC_Steering > -2)) RC_Steering = 0; // to have accutal 0
10005966:	4b34      	ldr	r3, [pc, #208]	; (10005a38 <RC_Recive+0x228>)
10005968:	681b      	ldr	r3, [r3, #0]
1000596a:	1c18      	adds	r0, r3, #0
1000596c:	2180      	movs	r1, #128	; 0x80
1000596e:	05c9      	lsls	r1, r1, #23
10005970:	f002 f884 	bl	10007a7c <__aeabi_fcmplt>
10005974:	1e03      	subs	r3, r0, #0
10005976:	d00b      	beq.n	10005990 <RC_Recive+0x180>
10005978:	4b2f      	ldr	r3, [pc, #188]	; (10005a38 <RC_Recive+0x228>)
1000597a:	681b      	ldr	r3, [r3, #0]
1000597c:	1c18      	adds	r0, r3, #0
1000597e:	21c0      	movs	r1, #192	; 0xc0
10005980:	0609      	lsls	r1, r1, #24
10005982:	f002 f88f 	bl	10007aa4 <__aeabi_fcmpgt>
10005986:	1e03      	subs	r3, r0, #0
10005988:	d002      	beq.n	10005990 <RC_Recive+0x180>
1000598a:	4b2b      	ldr	r3, [pc, #172]	; (10005a38 <RC_Recive+0x228>)
1000598c:	2200      	movs	r2, #0
1000598e:	601a      	str	r2, [r3, #0]
	  RC_no_Steering_data_counter = 0;
10005990:	4b2a      	ldr	r3, [pc, #168]	; (10005a3c <RC_Recive+0x22c>)
10005992:	2200      	movs	r2, #0
10005994:	701a      	strb	r2, [r3, #0]
10005996:	e005      	b.n	100059a4 <RC_Recive+0x194>
	}
	else{
	  RC_no_Steering_data_counter ++;
10005998:	4b28      	ldr	r3, [pc, #160]	; (10005a3c <RC_Recive+0x22c>)
1000599a:	781b      	ldrb	r3, [r3, #0]
1000599c:	3301      	adds	r3, #1
1000599e:	b2da      	uxtb	r2, r3
100059a0:	4b26      	ldr	r3, [pc, #152]	; (10005a3c <RC_Recive+0x22c>)
100059a2:	701a      	strb	r2, [r3, #0]
	}

	if(RC_no_Speed_data_counter > 20 || RC_no_Steering_data_counter > 20 ){ // internall values not ok
100059a4:	4b21      	ldr	r3, [pc, #132]	; (10005a2c <RC_Recive+0x21c>)
100059a6:	781b      	ldrb	r3, [r3, #0]
100059a8:	2b14      	cmp	r3, #20
100059aa:	d803      	bhi.n	100059b4 <RC_Recive+0x1a4>
100059ac:	4b23      	ldr	r3, [pc, #140]	; (10005a3c <RC_Recive+0x22c>)
100059ae:	781b      	ldrb	r3, [r3, #0]
100059b0:	2b14      	cmp	r3, #20
100059b2:	d910      	bls.n	100059d6 <RC_Recive+0x1c6>
	  DIGITAL_IO_SetOutputLow(&RC_no_data_LED);
100059b4:	4b22      	ldr	r3, [pc, #136]	; (10005a40 <RC_Recive+0x230>)
100059b6:	1c18      	adds	r0, r3, #0
100059b8:	f7ff fee8 	bl	1000578c <DIGITAL_IO_SetOutputLow>
	  RC_no_Speed_data_counter = 20;
100059bc:	4b1b      	ldr	r3, [pc, #108]	; (10005a2c <RC_Recive+0x21c>)
100059be:	2214      	movs	r2, #20
100059c0:	701a      	strb	r2, [r3, #0]
	  RC_no_Steering_data_counter = 20;
100059c2:	4b1e      	ldr	r3, [pc, #120]	; (10005a3c <RC_Recive+0x22c>)
100059c4:	2214      	movs	r2, #20
100059c6:	701a      	strb	r2, [r3, #0]

	  //set gobal vars 0
	  Driving_speed = 0;
100059c8:	4b1e      	ldr	r3, [pc, #120]	; (10005a44 <RC_Recive+0x234>)
100059ca:	2200      	movs	r2, #0
100059cc:	601a      	str	r2, [r3, #0]
	  Steering_direction = 0;
100059ce:	4b1e      	ldr	r3, [pc, #120]	; (10005a48 <RC_Recive+0x238>)
100059d0:	2200      	movs	r2, #0
100059d2:	601a      	str	r2, [r3, #0]
100059d4:	e00b      	b.n	100059ee <RC_Recive+0x1de>
	}
	else{ // values filternig
	  DIGITAL_IO_SetOutputHigh(&RC_no_data_LED);
100059d6:	4b1a      	ldr	r3, [pc, #104]	; (10005a40 <RC_Recive+0x230>)
100059d8:	1c18      	adds	r0, r3, #0
100059da:	f7ff fec7 	bl	1000576c <DIGITAL_IO_SetOutputHigh>

	  //set gobal vars stanart
	  Driving_speed = RC_Speed;
100059de:	4b0f      	ldr	r3, [pc, #60]	; (10005a1c <RC_Recive+0x20c>)
100059e0:	681a      	ldr	r2, [r3, #0]
100059e2:	4b18      	ldr	r3, [pc, #96]	; (10005a44 <RC_Recive+0x234>)
100059e4:	601a      	str	r2, [r3, #0]
	  Steering_direction = RC_Steering;
100059e6:	4b14      	ldr	r3, [pc, #80]	; (10005a38 <RC_Recive+0x228>)
100059e8:	681a      	ldr	r2, [r3, #0]
100059ea:	4b17      	ldr	r3, [pc, #92]	; (10005a48 <RC_Recive+0x238>)
100059ec:	601a      	str	r2, [r3, #0]
	}

	New_Input = 1; //goalb var to tell it that there in new data to calculate
100059ee:	4b17      	ldr	r3, [pc, #92]	; (10005a4c <RC_Recive+0x23c>)
100059f0:	2201      	movs	r2, #1
100059f2:	701a      	strb	r2, [r3, #0]
}
100059f4:	46bd      	mov	sp, r7
100059f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100059f8:	200006e0 	.word	0x200006e0
100059fc:	20000714 	.word	0x20000714
10005a00:	200009f8 	.word	0x200009f8
10005a04:	200009fc 	.word	0x200009fc
10005a08:	2000083d 	.word	0x2000083d
10005a0c:	000f423f 	.word	0x000f423f
10005a10:	001e8480 	.word	0x001e8480
10005a14:	4136e360 	.word	0x4136e360
10005a18:	20000830 	.word	0x20000830
10005a1c:	20000a04 	.word	0x20000a04
10005a20:	9999999a 	.word	0x9999999a
10005a24:	3fb99999 	.word	0x3fb99999
10005a28:	bfb99999 	.word	0xbfb99999
10005a2c:	20000a00 	.word	0x20000a00
10005a30:	4137cdc0 	.word	0x4137cdc0
10005a34:	20000834 	.word	0x20000834
10005a38:	20000a08 	.word	0x20000a08
10005a3c:	20000a01 	.word	0x20000a01
10005a40:	1000abe4 	.word	0x1000abe4
10005a44:	200009a4 	.word	0x200009a4
10005a48:	200009a0 	.word	0x200009a0
10005a4c:	200009e9 	.word	0x200009e9

10005a50 <IRQ12_Handler>:

void RC_Connected_ISR(void){
10005a50:	b580      	push	{r7, lr}
10005a52:	b082      	sub	sp, #8
10005a54:	af00      	add	r7, sp, #0

	if(RC_controll == 1){
10005a56:	4b31      	ldr	r3, [pc, #196]	; (10005b1c <IRQ12_Handler+0xcc>)
10005a58:	781b      	ldrb	r3, [r3, #0]
10005a5a:	b2db      	uxtb	r3, r3
10005a5c:	2b01      	cmp	r3, #1
10005a5e:	d159      	bne.n	10005b14 <IRQ12_Handler+0xc4>

		RC_Gear_state =  PIN_INTERRUPT_GetPinValue(&RC_Connected); // pin haig or low
10005a60:	4b2f      	ldr	r3, [pc, #188]	; (10005b20 <IRQ12_Handler+0xd0>)
10005a62:	1c18      	adds	r0, r3, #0
10005a64:	f7ff fea2 	bl	100057ac <PIN_INTERRUPT_GetPinValue>
10005a68:	1c03      	adds	r3, r0, #0
10005a6a:	b2da      	uxtb	r2, r3
10005a6c:	4b2d      	ldr	r3, [pc, #180]	; (10005b24 <IRQ12_Handler+0xd4>)
10005a6e:	701a      	strb	r2, [r3, #0]

		if(RC_Gear_state == 0){// do nothing during high
10005a70:	4b2c      	ldr	r3, [pc, #176]	; (10005b24 <IRQ12_Handler+0xd4>)
10005a72:	781b      	ldrb	r3, [r3, #0]
10005a74:	b2db      	uxtb	r3, r3
10005a76:	2b00      	cmp	r3, #0
10005a78:	d14c      	bne.n	10005b14 <IRQ12_Handler+0xc4>

			RC_Recive(); // get speed and steering data
10005a7a:	f7ff fec9 	bl	10005810 <RC_Recive>

			uint32_t RC_Gear_on_time_100us = RC_gear_100us_counter;
10005a7e:	4b2a      	ldr	r3, [pc, #168]	; (10005b28 <IRQ12_Handler+0xd8>)
10005a80:	681b      	ldr	r3, [r3, #0]
10005a82:	607b      	str	r3, [r7, #4]
			RC_gear_100us_counter = 0;
10005a84:	4b28      	ldr	r3, [pc, #160]	; (10005b28 <IRQ12_Handler+0xd8>)
10005a86:	2200      	movs	r2, #0
10005a88:	601a      	str	r2, [r3, #0]

			if((80 < RC_Gear_on_time_100us) && (RC_Gear_on_time_100us < 150)) RC_Gear_duty= 0;
10005a8a:	687b      	ldr	r3, [r7, #4]
10005a8c:	2b50      	cmp	r3, #80	; 0x50
10005a8e:	d906      	bls.n	10005a9e <IRQ12_Handler+0x4e>
10005a90:	687b      	ldr	r3, [r7, #4]
10005a92:	2b95      	cmp	r3, #149	; 0x95
10005a94:	d803      	bhi.n	10005a9e <IRQ12_Handler+0x4e>
10005a96:	4b25      	ldr	r3, [pc, #148]	; (10005b2c <IRQ12_Handler+0xdc>)
10005a98:	2200      	movs	r2, #0
10005a9a:	701a      	strb	r2, [r3, #0]
10005a9c:	e00c      	b.n	10005ab8 <IRQ12_Handler+0x68>
			else if ((150 < RC_Gear_on_time_100us) && (RC_Gear_on_time_100us < 210)) RC_Gear_duty = 1;
10005a9e:	687b      	ldr	r3, [r7, #4]
10005aa0:	2b96      	cmp	r3, #150	; 0x96
10005aa2:	d906      	bls.n	10005ab2 <IRQ12_Handler+0x62>
10005aa4:	687b      	ldr	r3, [r7, #4]
10005aa6:	2bd1      	cmp	r3, #209	; 0xd1
10005aa8:	d803      	bhi.n	10005ab2 <IRQ12_Handler+0x62>
10005aaa:	4b20      	ldr	r3, [pc, #128]	; (10005b2c <IRQ12_Handler+0xdc>)
10005aac:	2201      	movs	r2, #1
10005aae:	701a      	strb	r2, [r3, #0]
10005ab0:	e002      	b.n	10005ab8 <IRQ12_Handler+0x68>
			else RC_Gear_duty = 2;
10005ab2:	4b1e      	ldr	r3, [pc, #120]	; (10005b2c <IRQ12_Handler+0xdc>)
10005ab4:	2202      	movs	r2, #2
10005ab6:	701a      	strb	r2, [r3, #0]


			if(modeswitch_colldown == 0){
10005ab8:	4b1d      	ldr	r3, [pc, #116]	; (10005b30 <IRQ12_Handler+0xe0>)
10005aba:	781b      	ldrb	r3, [r3, #0]
10005abc:	b2db      	uxtb	r3, r3
10005abe:	2b00      	cmp	r3, #0
10005ac0:	d11c      	bne.n	10005afc <IRQ12_Handler+0xac>
				if(RC_Gear_duty == 0 && RC_Gear_duty_OLD == 1){
10005ac2:	4b1a      	ldr	r3, [pc, #104]	; (10005b2c <IRQ12_Handler+0xdc>)
10005ac4:	781b      	ldrb	r3, [r3, #0]
10005ac6:	b2db      	uxtb	r3, r3
10005ac8:	2b00      	cmp	r3, #0
10005aca:	d11e      	bne.n	10005b0a <IRQ12_Handler+0xba>
10005acc:	4b19      	ldr	r3, [pc, #100]	; (10005b34 <IRQ12_Handler+0xe4>)
10005ace:	781b      	ldrb	r3, [r3, #0]
10005ad0:	b2db      	uxtb	r3, r3
10005ad2:	2b01      	cmp	r3, #1
10005ad4:	d119      	bne.n	10005b0a <IRQ12_Handler+0xba>
					Steering_mode ++;
10005ad6:	4b18      	ldr	r3, [pc, #96]	; (10005b38 <IRQ12_Handler+0xe8>)
10005ad8:	781b      	ldrb	r3, [r3, #0]
10005ada:	b2db      	uxtb	r3, r3
10005adc:	3301      	adds	r3, #1
10005ade:	b2da      	uxtb	r2, r3
10005ae0:	4b15      	ldr	r3, [pc, #84]	; (10005b38 <IRQ12_Handler+0xe8>)
10005ae2:	701a      	strb	r2, [r3, #0]
					if(Steering_mode > 5)Steering_mode = 0;
10005ae4:	4b14      	ldr	r3, [pc, #80]	; (10005b38 <IRQ12_Handler+0xe8>)
10005ae6:	781b      	ldrb	r3, [r3, #0]
10005ae8:	b2db      	uxtb	r3, r3
10005aea:	2b05      	cmp	r3, #5
10005aec:	d902      	bls.n	10005af4 <IRQ12_Handler+0xa4>
10005aee:	4b12      	ldr	r3, [pc, #72]	; (10005b38 <IRQ12_Handler+0xe8>)
10005af0:	2200      	movs	r2, #0
10005af2:	701a      	strb	r2, [r3, #0]
					modeswitch_colldown = 10;
10005af4:	4b0e      	ldr	r3, [pc, #56]	; (10005b30 <IRQ12_Handler+0xe0>)
10005af6:	220a      	movs	r2, #10
10005af8:	701a      	strb	r2, [r3, #0]
10005afa:	e006      	b.n	10005b0a <IRQ12_Handler+0xba>
				}
			}
			else modeswitch_colldown--;
10005afc:	4b0c      	ldr	r3, [pc, #48]	; (10005b30 <IRQ12_Handler+0xe0>)
10005afe:	781b      	ldrb	r3, [r3, #0]
10005b00:	b2db      	uxtb	r3, r3
10005b02:	3b01      	subs	r3, #1
10005b04:	b2da      	uxtb	r2, r3
10005b06:	4b0a      	ldr	r3, [pc, #40]	; (10005b30 <IRQ12_Handler+0xe0>)
10005b08:	701a      	strb	r2, [r3, #0]
			RC_Gear_duty_OLD = RC_Gear_duty;
10005b0a:	4b08      	ldr	r3, [pc, #32]	; (10005b2c <IRQ12_Handler+0xdc>)
10005b0c:	781b      	ldrb	r3, [r3, #0]
10005b0e:	b2da      	uxtb	r2, r3
10005b10:	4b08      	ldr	r3, [pc, #32]	; (10005b34 <IRQ12_Handler+0xe4>)
10005b12:	701a      	strb	r2, [r3, #0]
		}
	}
}
10005b14:	46bd      	mov	sp, r7
10005b16:	b002      	add	sp, #8
10005b18:	bd80      	pop	{r7, pc}
10005b1a:	46c0      	nop			; (mov r8, r8)
10005b1c:	20000828 	.word	0x20000828
10005b20:	1000ab7c 	.word	0x1000ab7c
10005b24:	20000838 	.word	0x20000838
10005b28:	20000a0c 	.word	0x20000a0c
10005b2c:	2000083a 	.word	0x2000083a
10005b30:	20000829 	.word	0x20000829
10005b34:	2000083b 	.word	0x2000083b
10005b38:	200009e8 	.word	0x200009e8

10005b3c <IRQ6_Handler>:

void RC_AUX1_ISR(void){
10005b3c:	b580      	push	{r7, lr}
10005b3e:	b082      	sub	sp, #8
10005b40:	af00      	add	r7, sp, #0
	if(RC_controll == 1){
10005b42:	4b1f      	ldr	r3, [pc, #124]	; (10005bc0 <IRQ6_Handler+0x84>)
10005b44:	781b      	ldrb	r3, [r3, #0]
10005b46:	b2db      	uxtb	r3, r3
10005b48:	2b01      	cmp	r3, #1
10005b4a:	d135      	bne.n	10005bb8 <IRQ6_Handler+0x7c>
		RC_AUX1_state =  PIN_INTERRUPT_GetPinValue(&RC_AUX1); // pin haig or low
10005b4c:	4b1d      	ldr	r3, [pc, #116]	; (10005bc4 <IRQ6_Handler+0x88>)
10005b4e:	1c18      	adds	r0, r3, #0
10005b50:	f7ff fe2c 	bl	100057ac <PIN_INTERRUPT_GetPinValue>
10005b54:	1c03      	adds	r3, r0, #0
10005b56:	b2da      	uxtb	r2, r3
10005b58:	4b1b      	ldr	r3, [pc, #108]	; (10005bc8 <IRQ6_Handler+0x8c>)
10005b5a:	701a      	strb	r2, [r3, #0]

		if(RC_AUX1_state == 0){// do nothing during high
10005b5c:	4b1a      	ldr	r3, [pc, #104]	; (10005bc8 <IRQ6_Handler+0x8c>)
10005b5e:	781b      	ldrb	r3, [r3, #0]
10005b60:	b2db      	uxtb	r3, r3
10005b62:	2b00      	cmp	r3, #0
10005b64:	d128      	bne.n	10005bb8 <IRQ6_Handler+0x7c>
			uint32_t RC_AUX1_on_time_100us = RC_AUX1_100us_counter;
10005b66:	4b19      	ldr	r3, [pc, #100]	; (10005bcc <IRQ6_Handler+0x90>)
10005b68:	681b      	ldr	r3, [r3, #0]
10005b6a:	607b      	str	r3, [r7, #4]
			RC_AUX1_100us_counter = 0;
10005b6c:	4b17      	ldr	r3, [pc, #92]	; (10005bcc <IRQ6_Handler+0x90>)
10005b6e:	2200      	movs	r2, #0
10005b70:	601a      	str	r2, [r3, #0]

			if((80 < RC_AUX1_on_time_100us) && (RC_AUX1_on_time_100us < 150)) RC_AUX1_duty= 0;
10005b72:	687b      	ldr	r3, [r7, #4]
10005b74:	2b50      	cmp	r3, #80	; 0x50
10005b76:	d906      	bls.n	10005b86 <IRQ6_Handler+0x4a>
10005b78:	687b      	ldr	r3, [r7, #4]
10005b7a:	2b95      	cmp	r3, #149	; 0x95
10005b7c:	d803      	bhi.n	10005b86 <IRQ6_Handler+0x4a>
10005b7e:	4b14      	ldr	r3, [pc, #80]	; (10005bd0 <IRQ6_Handler+0x94>)
10005b80:	2200      	movs	r2, #0
10005b82:	701a      	strb	r2, [r3, #0]
10005b84:	e00c      	b.n	10005ba0 <IRQ6_Handler+0x64>
			else if ((150 < RC_AUX1_on_time_100us) && (RC_AUX1_on_time_100us < 210)) RC_AUX1_duty = 1;
10005b86:	687b      	ldr	r3, [r7, #4]
10005b88:	2b96      	cmp	r3, #150	; 0x96
10005b8a:	d906      	bls.n	10005b9a <IRQ6_Handler+0x5e>
10005b8c:	687b      	ldr	r3, [r7, #4]
10005b8e:	2bd1      	cmp	r3, #209	; 0xd1
10005b90:	d803      	bhi.n	10005b9a <IRQ6_Handler+0x5e>
10005b92:	4b0f      	ldr	r3, [pc, #60]	; (10005bd0 <IRQ6_Handler+0x94>)
10005b94:	2201      	movs	r2, #1
10005b96:	701a      	strb	r2, [r3, #0]
10005b98:	e002      	b.n	10005ba0 <IRQ6_Handler+0x64>
			else RC_AUX1_duty = 2;
10005b9a:	4b0d      	ldr	r3, [pc, #52]	; (10005bd0 <IRQ6_Handler+0x94>)
10005b9c:	2202      	movs	r2, #2
10005b9e:	701a      	strb	r2, [r3, #0]


			if(RC_AUX1_duty == 1)RC_Speed_Stop = 1;
10005ba0:	4b0b      	ldr	r3, [pc, #44]	; (10005bd0 <IRQ6_Handler+0x94>)
10005ba2:	781b      	ldrb	r3, [r3, #0]
10005ba4:	b2db      	uxtb	r3, r3
10005ba6:	2b01      	cmp	r3, #1
10005ba8:	d103      	bne.n	10005bb2 <IRQ6_Handler+0x76>
10005baa:	4b0a      	ldr	r3, [pc, #40]	; (10005bd4 <IRQ6_Handler+0x98>)
10005bac:	2201      	movs	r2, #1
10005bae:	701a      	strb	r2, [r3, #0]
10005bb0:	e002      	b.n	10005bb8 <IRQ6_Handler+0x7c>
			else RC_Speed_Stop = 0;
10005bb2:	4b08      	ldr	r3, [pc, #32]	; (10005bd4 <IRQ6_Handler+0x98>)
10005bb4:	2200      	movs	r2, #0
10005bb6:	701a      	strb	r2, [r3, #0]
		}
	}
}
10005bb8:	46bd      	mov	sp, r7
10005bba:	b002      	add	sp, #8
10005bbc:	bd80      	pop	{r7, pc}
10005bbe:	46c0      	nop			; (mov r8, r8)
10005bc0:	20000828 	.word	0x20000828
10005bc4:	1000ab9c 	.word	0x1000ab9c
10005bc8:	20000839 	.word	0x20000839
10005bcc:	20000a10 	.word	0x20000a10
10005bd0:	2000083c 	.word	0x2000083c
10005bd4:	2000083d 	.word	0x2000083d

10005bd8 <Steering_set_Angles>:
uint16_t NP[4] = {805, 733, 708, 700}; //servo nutral points PWM duty values
uint16_t NPfl = 805; int NPfr = 750; int NPrl = 750; int NPrr = 750; // serov defalut 750

float Servo_PWMs[4] = {0, 0, 0, 0};

void Steering_set_Angles(float Angles_data[4]){
10005bd8:	b590      	push	{r4, r7, lr}
10005bda:	b085      	sub	sp, #20
10005bdc:	af00      	add	r7, sp, #0
10005bde:	6078      	str	r0, [r7, #4]
	float deg_PWM = 0.645; // deg to PWM singlan converstion factor
10005be0:	4b3e      	ldr	r3, [pc, #248]	; (10005cdc <Steering_set_Angles+0x104>)
10005be2:	60bb      	str	r3, [r7, #8]

	// calcuation of PWM for Angle on each wheel
	int i;
	for(i = 0 ; i < 4 ; i ++){
10005be4:	2300      	movs	r3, #0
10005be6:	60fb      	str	r3, [r7, #12]
10005be8:	e01f      	b.n	10005c2a <Steering_set_Angles+0x52>
		Servo_PWMs[i] = Angles_data[i]*deg_PWM + NP[i];
10005bea:	68fb      	ldr	r3, [r7, #12]
10005bec:	009b      	lsls	r3, r3, #2
10005bee:	687a      	ldr	r2, [r7, #4]
10005bf0:	18d3      	adds	r3, r2, r3
10005bf2:	681b      	ldr	r3, [r3, #0]
10005bf4:	1c18      	adds	r0, r3, #0
10005bf6:	68b9      	ldr	r1, [r7, #8]
10005bf8:	f002 fb8c 	bl	10008314 <__aeabi_fmul>
10005bfc:	1c03      	adds	r3, r0, #0
10005bfe:	1c1c      	adds	r4, r3, #0
10005c00:	4b37      	ldr	r3, [pc, #220]	; (10005ce0 <Steering_set_Angles+0x108>)
10005c02:	68fa      	ldr	r2, [r7, #12]
10005c04:	0052      	lsls	r2, r2, #1
10005c06:	5ad3      	ldrh	r3, [r2, r3]
10005c08:	1c18      	adds	r0, r3, #0
10005c0a:	f002 fe53 	bl	100088b4 <__aeabi_i2f>
10005c0e:	1c03      	adds	r3, r0, #0
10005c10:	1c20      	adds	r0, r4, #0
10005c12:	1c19      	adds	r1, r3, #0
10005c14:	f002 f810 	bl	10007c38 <__aeabi_fadd>
10005c18:	1c03      	adds	r3, r0, #0
10005c1a:	1c19      	adds	r1, r3, #0
10005c1c:	4b31      	ldr	r3, [pc, #196]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005c1e:	68fa      	ldr	r2, [r7, #12]
10005c20:	0092      	lsls	r2, r2, #2
10005c22:	50d1      	str	r1, [r2, r3]
void Steering_set_Angles(float Angles_data[4]){
	float deg_PWM = 0.645; // deg to PWM singlan converstion factor

	// calcuation of PWM for Angle on each wheel
	int i;
	for(i = 0 ; i < 4 ; i ++){
10005c24:	68fb      	ldr	r3, [r7, #12]
10005c26:	3301      	adds	r3, #1
10005c28:	60fb      	str	r3, [r7, #12]
10005c2a:	68fb      	ldr	r3, [r7, #12]
10005c2c:	2b03      	cmp	r3, #3
10005c2e:	dddc      	ble.n	10005bea <Steering_set_Angles+0x12>
		Servo_PWMs[i] = Angles_data[i]*deg_PWM + NP[i];
		}

	//limitinbg max servor Angle to 1.75 rot in each dirction
	for(i = 0 ; i < 4 ; i ++){
10005c30:	2300      	movs	r3, #0
10005c32:	60fb      	str	r3, [r7, #12]
10005c34:	e020      	b.n	10005c78 <Steering_set_Angles+0xa0>
		if(Servo_PWMs[i] > 950) { Servo_PWMs[i] = 950;}
10005c36:	4b2b      	ldr	r3, [pc, #172]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005c38:	68fa      	ldr	r2, [r7, #12]
10005c3a:	0092      	lsls	r2, r2, #2
10005c3c:	58d3      	ldr	r3, [r2, r3]
10005c3e:	1c18      	adds	r0, r3, #0
10005c40:	4929      	ldr	r1, [pc, #164]	; (10005ce8 <Steering_set_Angles+0x110>)
10005c42:	f001 ff2f 	bl	10007aa4 <__aeabi_fcmpgt>
10005c46:	1e03      	subs	r3, r0, #0
10005c48:	d004      	beq.n	10005c54 <Steering_set_Angles+0x7c>
10005c4a:	4b26      	ldr	r3, [pc, #152]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005c4c:	68fa      	ldr	r2, [r7, #12]
10005c4e:	0092      	lsls	r2, r2, #2
10005c50:	4925      	ldr	r1, [pc, #148]	; (10005ce8 <Steering_set_Angles+0x110>)
10005c52:	50d1      	str	r1, [r2, r3]
		if(Servo_PWMs[i] < 550) { Servo_PWMs[i] = 550;}
10005c54:	4b23      	ldr	r3, [pc, #140]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005c56:	68fa      	ldr	r2, [r7, #12]
10005c58:	0092      	lsls	r2, r2, #2
10005c5a:	58d3      	ldr	r3, [r2, r3]
10005c5c:	1c18      	adds	r0, r3, #0
10005c5e:	4923      	ldr	r1, [pc, #140]	; (10005cec <Steering_set_Angles+0x114>)
10005c60:	f001 ff0c 	bl	10007a7c <__aeabi_fcmplt>
10005c64:	1e03      	subs	r3, r0, #0
10005c66:	d004      	beq.n	10005c72 <Steering_set_Angles+0x9a>
10005c68:	4b1e      	ldr	r3, [pc, #120]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005c6a:	68fa      	ldr	r2, [r7, #12]
10005c6c:	0092      	lsls	r2, r2, #2
10005c6e:	491f      	ldr	r1, [pc, #124]	; (10005cec <Steering_set_Angles+0x114>)
10005c70:	50d1      	str	r1, [r2, r3]
	for(i = 0 ; i < 4 ; i ++){
		Servo_PWMs[i] = Angles_data[i]*deg_PWM + NP[i];
		}

	//limitinbg max servor Angle to 1.75 rot in each dirction
	for(i = 0 ; i < 4 ; i ++){
10005c72:	68fb      	ldr	r3, [r7, #12]
10005c74:	3301      	adds	r3, #1
10005c76:	60fb      	str	r3, [r7, #12]
10005c78:	68fb      	ldr	r3, [r7, #12]
10005c7a:	2b03      	cmp	r3, #3
10005c7c:	dddb      	ble.n	10005c36 <Steering_set_Angles+0x5e>
		if(Servo_PWMs[i] > 950) { Servo_PWMs[i] = 950;}
		if(Servo_PWMs[i] < 550) { Servo_PWMs[i] = 550;}
	}

	//seting PWM values
	PWM_SetDutyCycle(&PWM_servo_fl,Servo_PWMs[0]);
10005c7e:	4b19      	ldr	r3, [pc, #100]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005c80:	681b      	ldr	r3, [r3, #0]
10005c82:	1c18      	adds	r0, r3, #0
10005c84:	f001 ff8a 	bl	10007b9c <__aeabi_f2uiz>
10005c88:	1c02      	adds	r2, r0, #0
10005c8a:	4b19      	ldr	r3, [pc, #100]	; (10005cf0 <Steering_set_Angles+0x118>)
10005c8c:	1c18      	adds	r0, r3, #0
10005c8e:	1c11      	adds	r1, r2, #0
10005c90:	f7fd f852 	bl	10002d38 <PWM_SetDutyCycle>
	PWM_SetDutyCycle(&PWM_servo_fr,Servo_PWMs[1]);
10005c94:	4b13      	ldr	r3, [pc, #76]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005c96:	685b      	ldr	r3, [r3, #4]
10005c98:	1c18      	adds	r0, r3, #0
10005c9a:	f001 ff7f 	bl	10007b9c <__aeabi_f2uiz>
10005c9e:	1c02      	adds	r2, r0, #0
10005ca0:	4b14      	ldr	r3, [pc, #80]	; (10005cf4 <Steering_set_Angles+0x11c>)
10005ca2:	1c18      	adds	r0, r3, #0
10005ca4:	1c11      	adds	r1, r2, #0
10005ca6:	f7fd f847 	bl	10002d38 <PWM_SetDutyCycle>
	PWM_SetDutyCycle(&PWM_servo_rl,Servo_PWMs[2]);
10005caa:	4b0e      	ldr	r3, [pc, #56]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005cac:	689b      	ldr	r3, [r3, #8]
10005cae:	1c18      	adds	r0, r3, #0
10005cb0:	f001 ff74 	bl	10007b9c <__aeabi_f2uiz>
10005cb4:	1c02      	adds	r2, r0, #0
10005cb6:	4b10      	ldr	r3, [pc, #64]	; (10005cf8 <Steering_set_Angles+0x120>)
10005cb8:	1c18      	adds	r0, r3, #0
10005cba:	1c11      	adds	r1, r2, #0
10005cbc:	f7fd f83c 	bl	10002d38 <PWM_SetDutyCycle>
	PWM_SetDutyCycle(&PWM_servo_rr,Servo_PWMs[3]);
10005cc0:	4b08      	ldr	r3, [pc, #32]	; (10005ce4 <Steering_set_Angles+0x10c>)
10005cc2:	68db      	ldr	r3, [r3, #12]
10005cc4:	1c18      	adds	r0, r3, #0
10005cc6:	f001 ff69 	bl	10007b9c <__aeabi_f2uiz>
10005cca:	1c02      	adds	r2, r0, #0
10005ccc:	4b0b      	ldr	r3, [pc, #44]	; (10005cfc <Steering_set_Angles+0x124>)
10005cce:	1c18      	adds	r0, r3, #0
10005cd0:	1c11      	adds	r1, r2, #0
10005cd2:	f7fd f831 	bl	10002d38 <PWM_SetDutyCycle>

}
10005cd6:	46bd      	mov	sp, r7
10005cd8:	b005      	add	sp, #20
10005cda:	bd90      	pop	{r4, r7, pc}
10005cdc:	3f251eb8 	.word	0x3f251eb8
10005ce0:	20000840 	.word	0x20000840
10005ce4:	20000a14 	.word	0x20000a14
10005ce8:	446d8000 	.word	0x446d8000
10005cec:	44098000 	.word	0x44098000
10005cf0:	200005dc 	.word	0x200005dc
10005cf4:	20000610 	.word	0x20000610
10005cf8:	20000644 	.word	0x20000644
10005cfc:	20000678 	.word	0x20000678

10005d00 <Ultra_sonic_filter>:
// obstacels
float Obstacel_F = 4, Obstacel_L = 4, Obstacel_R = 4; // y vaule alwasy stays 4



void Ultra_sonic_filter(int16_t Ultrasonic_cm_C_clc, int16_t Ultrasonic_cm_L_clc, int16_t Ultrasonic_cm_R_clc, float Steering_Angles_clc[4], float ALPHA_ULTARSONIC){
10005d00:	b5f0      	push	{r4, r5, r6, r7, lr}
10005d02:	b08b      	sub	sp, #44	; 0x2c
10005d04:	af02      	add	r7, sp, #8
10005d06:	1c04      	adds	r4, r0, #0
10005d08:	1c08      	adds	r0, r1, #0
10005d0a:	1c11      	adds	r1, r2, #0
10005d0c:	60fb      	str	r3, [r7, #12]
10005d0e:	230e      	movs	r3, #14
10005d10:	2208      	movs	r2, #8
10005d12:	4694      	mov	ip, r2
10005d14:	44bc      	add	ip, r7
10005d16:	4463      	add	r3, ip
10005d18:	1c22      	adds	r2, r4, #0
10005d1a:	801a      	strh	r2, [r3, #0]
10005d1c:	230c      	movs	r3, #12
10005d1e:	2208      	movs	r2, #8
10005d20:	4694      	mov	ip, r2
10005d22:	44bc      	add	ip, r7
10005d24:	4463      	add	r3, ip
10005d26:	1c02      	adds	r2, r0, #0
10005d28:	801a      	strh	r2, [r3, #0]
10005d2a:	230a      	movs	r3, #10
10005d2c:	2208      	movs	r2, #8
10005d2e:	4694      	mov	ip, r2
10005d30:	44bc      	add	ip, r7
10005d32:	4463      	add	r3, ip
10005d34:	1c0a      	adds	r2, r1, #0
10005d36:	801a      	strh	r2, [r3, #0]

	if(Ultrasonic_cm_C_clc != 0){
10005d38:	230e      	movs	r3, #14
10005d3a:	2208      	movs	r2, #8
10005d3c:	4694      	mov	ip, r2
10005d3e:	44bc      	add	ip, r7
10005d40:	4463      	add	r3, ip
10005d42:	2200      	movs	r2, #0
10005d44:	5e9b      	ldrsh	r3, [r3, r2]
10005d46:	2b00      	cmp	r3, #0
10005d48:	d033      	beq.n	10005db2 <Ultra_sonic_filter+0xb2>
		Ultrsonic_data_invaildcounter[0] = 0;
10005d4a:	4ba3      	ldr	r3, [pc, #652]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005d4c:	2200      	movs	r2, #0
10005d4e:	701a      	strb	r2, [r3, #0]
		Ultra_m_C = Exp_moving_average((float)Ultrasonic_cm_C_clc / 100 , Ultra_m_C, ALPHA_ULTARSONIC);
10005d50:	230e      	movs	r3, #14
10005d52:	2208      	movs	r2, #8
10005d54:	4694      	mov	ip, r2
10005d56:	44bc      	add	ip, r7
10005d58:	4463      	add	r3, ip
10005d5a:	2200      	movs	r2, #0
10005d5c:	5e9b      	ldrsh	r3, [r3, r2]
10005d5e:	1c18      	adds	r0, r3, #0
10005d60:	f002 fda8 	bl	100088b4 <__aeabi_i2f>
10005d64:	1c03      	adds	r3, r0, #0
10005d66:	1c18      	adds	r0, r3, #0
10005d68:	499c      	ldr	r1, [pc, #624]	; (10005fdc <Ultra_sonic_filter+0x2dc>)
10005d6a:	f002 f8e1 	bl	10007f30 <__aeabi_fdiv>
10005d6e:	1c03      	adds	r3, r0, #0
10005d70:	1c18      	adds	r0, r3, #0
10005d72:	f004 fc05 	bl	1000a580 <__aeabi_f2d>
10005d76:	6038      	str	r0, [r7, #0]
10005d78:	6079      	str	r1, [r7, #4]
10005d7a:	4b99      	ldr	r3, [pc, #612]	; (10005fe0 <Ultra_sonic_filter+0x2e0>)
10005d7c:	681b      	ldr	r3, [r3, #0]
10005d7e:	1c18      	adds	r0, r3, #0
10005d80:	f004 fbfe 	bl	1000a580 <__aeabi_f2d>
10005d84:	1c05      	adds	r5, r0, #0
10005d86:	1c0e      	adds	r6, r1, #0
10005d88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
10005d8a:	f004 fbf9 	bl	1000a580 <__aeabi_f2d>
10005d8e:	1c03      	adds	r3, r0, #0
10005d90:	1c0c      	adds	r4, r1, #0
10005d92:	9300      	str	r3, [sp, #0]
10005d94:	9401      	str	r4, [sp, #4]
10005d96:	6838      	ldr	r0, [r7, #0]
10005d98:	6879      	ldr	r1, [r7, #4]
10005d9a:	1c2a      	adds	r2, r5, #0
10005d9c:	1c33      	adds	r3, r6, #0
10005d9e:	f000 fadb 	bl	10006358 <Exp_moving_average>
10005da2:	1c03      	adds	r3, r0, #0
10005da4:	1c18      	adds	r0, r3, #0
10005da6:	f002 fd85 	bl	100088b4 <__aeabi_i2f>
10005daa:	1c02      	adds	r2, r0, #0
10005dac:	4b8c      	ldr	r3, [pc, #560]	; (10005fe0 <Ultra_sonic_filter+0x2e0>)
10005dae:	601a      	str	r2, [r3, #0]
10005db0:	e005      	b.n	10005dbe <Ultra_sonic_filter+0xbe>
	}
	else Ultrsonic_data_invaildcounter[0]++;
10005db2:	4b89      	ldr	r3, [pc, #548]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005db4:	781b      	ldrb	r3, [r3, #0]
10005db6:	3301      	adds	r3, #1
10005db8:	b2da      	uxtb	r2, r3
10005dba:	4b87      	ldr	r3, [pc, #540]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005dbc:	701a      	strb	r2, [r3, #0]

	if(Ultrasonic_cm_L_clc != 0){
10005dbe:	230c      	movs	r3, #12
10005dc0:	2208      	movs	r2, #8
10005dc2:	4694      	mov	ip, r2
10005dc4:	44bc      	add	ip, r7
10005dc6:	4463      	add	r3, ip
10005dc8:	2200      	movs	r2, #0
10005dca:	5e9b      	ldrsh	r3, [r3, r2]
10005dcc:	2b00      	cmp	r3, #0
10005dce:	d040      	beq.n	10005e52 <Ultra_sonic_filter+0x152>
		obstructed_L = Ultrasoinc_Obstructet_Test(Steering_Angles_clc[0]);
10005dd0:	68fb      	ldr	r3, [r7, #12]
10005dd2:	681b      	ldr	r3, [r3, #0]
10005dd4:	1c18      	adds	r0, r3, #0
10005dd6:	f000 f915 	bl	10006004 <Ultrasoinc_Obstructet_Test>
10005dda:	1c03      	adds	r3, r0, #0
10005ddc:	1c1a      	adds	r2, r3, #0
10005dde:	4b81      	ldr	r3, [pc, #516]	; (10005fe4 <Ultra_sonic_filter+0x2e4>)
10005de0:	701a      	strb	r2, [r3, #0]
		if(obstructed_L == 0) {
10005de2:	4b80      	ldr	r3, [pc, #512]	; (10005fe4 <Ultra_sonic_filter+0x2e4>)
10005de4:	781b      	ldrb	r3, [r3, #0]
10005de6:	2b00      	cmp	r3, #0
10005de8:	d139      	bne.n	10005e5e <Ultra_sonic_filter+0x15e>
			Ultrsonic_data_invaildcounter[1] = 0;
10005dea:	4b7b      	ldr	r3, [pc, #492]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005dec:	2200      	movs	r2, #0
10005dee:	705a      	strb	r2, [r3, #1]
			Ultra_m_L = Exp_moving_average((float)Ultrasonic_cm_L_clc / 100 , Ultra_m_L, ALPHA_ULTARSONIC);
10005df0:	230c      	movs	r3, #12
10005df2:	2208      	movs	r2, #8
10005df4:	4694      	mov	ip, r2
10005df6:	44bc      	add	ip, r7
10005df8:	4463      	add	r3, ip
10005dfa:	2200      	movs	r2, #0
10005dfc:	5e9b      	ldrsh	r3, [r3, r2]
10005dfe:	1c18      	adds	r0, r3, #0
10005e00:	f002 fd58 	bl	100088b4 <__aeabi_i2f>
10005e04:	1c03      	adds	r3, r0, #0
10005e06:	1c18      	adds	r0, r3, #0
10005e08:	4974      	ldr	r1, [pc, #464]	; (10005fdc <Ultra_sonic_filter+0x2dc>)
10005e0a:	f002 f891 	bl	10007f30 <__aeabi_fdiv>
10005e0e:	1c03      	adds	r3, r0, #0
10005e10:	1c18      	adds	r0, r3, #0
10005e12:	f004 fbb5 	bl	1000a580 <__aeabi_f2d>
10005e16:	6038      	str	r0, [r7, #0]
10005e18:	6079      	str	r1, [r7, #4]
10005e1a:	4b73      	ldr	r3, [pc, #460]	; (10005fe8 <Ultra_sonic_filter+0x2e8>)
10005e1c:	681b      	ldr	r3, [r3, #0]
10005e1e:	1c18      	adds	r0, r3, #0
10005e20:	f004 fbae 	bl	1000a580 <__aeabi_f2d>
10005e24:	1c05      	adds	r5, r0, #0
10005e26:	1c0e      	adds	r6, r1, #0
10005e28:	6bb8      	ldr	r0, [r7, #56]	; 0x38
10005e2a:	f004 fba9 	bl	1000a580 <__aeabi_f2d>
10005e2e:	1c03      	adds	r3, r0, #0
10005e30:	1c0c      	adds	r4, r1, #0
10005e32:	9300      	str	r3, [sp, #0]
10005e34:	9401      	str	r4, [sp, #4]
10005e36:	6838      	ldr	r0, [r7, #0]
10005e38:	6879      	ldr	r1, [r7, #4]
10005e3a:	1c2a      	adds	r2, r5, #0
10005e3c:	1c33      	adds	r3, r6, #0
10005e3e:	f000 fa8b 	bl	10006358 <Exp_moving_average>
10005e42:	1c03      	adds	r3, r0, #0
10005e44:	1c18      	adds	r0, r3, #0
10005e46:	f002 fd35 	bl	100088b4 <__aeabi_i2f>
10005e4a:	1c02      	adds	r2, r0, #0
10005e4c:	4b66      	ldr	r3, [pc, #408]	; (10005fe8 <Ultra_sonic_filter+0x2e8>)
10005e4e:	601a      	str	r2, [r3, #0]
10005e50:	e005      	b.n	10005e5e <Ultra_sonic_filter+0x15e>
		}
	}
	else Ultrsonic_data_invaildcounter[1]++;
10005e52:	4b61      	ldr	r3, [pc, #388]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005e54:	785b      	ldrb	r3, [r3, #1]
10005e56:	3301      	adds	r3, #1
10005e58:	b2da      	uxtb	r2, r3
10005e5a:	4b5f      	ldr	r3, [pc, #380]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005e5c:	705a      	strb	r2, [r3, #1]

	if(Ultrasonic_cm_R_clc != 0){
10005e5e:	230a      	movs	r3, #10
10005e60:	2208      	movs	r2, #8
10005e62:	4694      	mov	ip, r2
10005e64:	44bc      	add	ip, r7
10005e66:	4463      	add	r3, ip
10005e68:	2200      	movs	r2, #0
10005e6a:	5e9b      	ldrsh	r3, [r3, r2]
10005e6c:	2b00      	cmp	r3, #0
10005e6e:	d044      	beq.n	10005efa <Ultra_sonic_filter+0x1fa>
		obstructed_R = Ultrasoinc_Obstructet_Test( - Steering_Angles_clc[1]); // neagtiv becasue right wheel
10005e70:	68fb      	ldr	r3, [r7, #12]
10005e72:	3304      	adds	r3, #4
10005e74:	681b      	ldr	r3, [r3, #0]
10005e76:	2280      	movs	r2, #128	; 0x80
10005e78:	0612      	lsls	r2, r2, #24
10005e7a:	4053      	eors	r3, r2
10005e7c:	1c18      	adds	r0, r3, #0
10005e7e:	f000 f8c1 	bl	10006004 <Ultrasoinc_Obstructet_Test>
10005e82:	1c03      	adds	r3, r0, #0
10005e84:	1c1a      	adds	r2, r3, #0
10005e86:	4b59      	ldr	r3, [pc, #356]	; (10005fec <Ultra_sonic_filter+0x2ec>)
10005e88:	701a      	strb	r2, [r3, #0]
		if(obstructed_R == 0){
10005e8a:	4b58      	ldr	r3, [pc, #352]	; (10005fec <Ultra_sonic_filter+0x2ec>)
10005e8c:	781b      	ldrb	r3, [r3, #0]
10005e8e:	2b00      	cmp	r3, #0
10005e90:	d139      	bne.n	10005f06 <Ultra_sonic_filter+0x206>
			Ultrsonic_data_invaildcounter[2] = 0;
10005e92:	4b51      	ldr	r3, [pc, #324]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005e94:	2200      	movs	r2, #0
10005e96:	709a      	strb	r2, [r3, #2]
			Ultra_m_R = Exp_moving_average((float)Ultrasonic_cm_R_clc / 100 , Ultra_m_R, ALPHA_ULTARSONIC);
10005e98:	230a      	movs	r3, #10
10005e9a:	2208      	movs	r2, #8
10005e9c:	4694      	mov	ip, r2
10005e9e:	44bc      	add	ip, r7
10005ea0:	4463      	add	r3, ip
10005ea2:	2200      	movs	r2, #0
10005ea4:	5e9b      	ldrsh	r3, [r3, r2]
10005ea6:	1c18      	adds	r0, r3, #0
10005ea8:	f002 fd04 	bl	100088b4 <__aeabi_i2f>
10005eac:	1c03      	adds	r3, r0, #0
10005eae:	1c18      	adds	r0, r3, #0
10005eb0:	494a      	ldr	r1, [pc, #296]	; (10005fdc <Ultra_sonic_filter+0x2dc>)
10005eb2:	f002 f83d 	bl	10007f30 <__aeabi_fdiv>
10005eb6:	1c03      	adds	r3, r0, #0
10005eb8:	1c18      	adds	r0, r3, #0
10005eba:	f004 fb61 	bl	1000a580 <__aeabi_f2d>
10005ebe:	6038      	str	r0, [r7, #0]
10005ec0:	6079      	str	r1, [r7, #4]
10005ec2:	4b4b      	ldr	r3, [pc, #300]	; (10005ff0 <Ultra_sonic_filter+0x2f0>)
10005ec4:	681b      	ldr	r3, [r3, #0]
10005ec6:	1c18      	adds	r0, r3, #0
10005ec8:	f004 fb5a 	bl	1000a580 <__aeabi_f2d>
10005ecc:	1c05      	adds	r5, r0, #0
10005ece:	1c0e      	adds	r6, r1, #0
10005ed0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
10005ed2:	f004 fb55 	bl	1000a580 <__aeabi_f2d>
10005ed6:	1c03      	adds	r3, r0, #0
10005ed8:	1c0c      	adds	r4, r1, #0
10005eda:	9300      	str	r3, [sp, #0]
10005edc:	9401      	str	r4, [sp, #4]
10005ede:	6838      	ldr	r0, [r7, #0]
10005ee0:	6879      	ldr	r1, [r7, #4]
10005ee2:	1c2a      	adds	r2, r5, #0
10005ee4:	1c33      	adds	r3, r6, #0
10005ee6:	f000 fa37 	bl	10006358 <Exp_moving_average>
10005eea:	1c03      	adds	r3, r0, #0
10005eec:	1c18      	adds	r0, r3, #0
10005eee:	f002 fce1 	bl	100088b4 <__aeabi_i2f>
10005ef2:	1c02      	adds	r2, r0, #0
10005ef4:	4b3e      	ldr	r3, [pc, #248]	; (10005ff0 <Ultra_sonic_filter+0x2f0>)
10005ef6:	601a      	str	r2, [r3, #0]
10005ef8:	e005      	b.n	10005f06 <Ultra_sonic_filter+0x206>
		}
	}
	else Ultrsonic_data_invaildcounter[2]++;
10005efa:	4b37      	ldr	r3, [pc, #220]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005efc:	789b      	ldrb	r3, [r3, #2]
10005efe:	3301      	adds	r3, #1
10005f00:	b2da      	uxtb	r2, r3
10005f02:	4b35      	ldr	r3, [pc, #212]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005f04:	709a      	strb	r2, [r3, #2]

	uint8_t i;
	for(i = 0; i < 3; i++){
10005f06:	2317      	movs	r3, #23
10005f08:	2208      	movs	r2, #8
10005f0a:	4694      	mov	ip, r2
10005f0c:	44bc      	add	ip, r7
10005f0e:	4463      	add	r3, ip
10005f10:	2200      	movs	r2, #0
10005f12:	701a      	strb	r2, [r3, #0]
10005f14:	e01f      	b.n	10005f56 <Ultra_sonic_filter+0x256>
		if( Ultrsonic_data_invaildcounter[i] > ULRTA_NUM_NO_DATA_INVALID) Ultrsonic_data_invaildcounter[i] = ULRTA_NUM_NO_DATA_INVALID;
10005f16:	2317      	movs	r3, #23
10005f18:	2208      	movs	r2, #8
10005f1a:	4694      	mov	ip, r2
10005f1c:	44bc      	add	ip, r7
10005f1e:	4463      	add	r3, ip
10005f20:	781b      	ldrb	r3, [r3, #0]
10005f22:	4a2d      	ldr	r2, [pc, #180]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005f24:	5cd3      	ldrb	r3, [r2, r3]
10005f26:	2b28      	cmp	r3, #40	; 0x28
10005f28:	d908      	bls.n	10005f3c <Ultra_sonic_filter+0x23c>
10005f2a:	2317      	movs	r3, #23
10005f2c:	2208      	movs	r2, #8
10005f2e:	4694      	mov	ip, r2
10005f30:	44bc      	add	ip, r7
10005f32:	4463      	add	r3, ip
10005f34:	781b      	ldrb	r3, [r3, #0]
10005f36:	4a28      	ldr	r2, [pc, #160]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005f38:	2128      	movs	r1, #40	; 0x28
10005f3a:	54d1      	strb	r1, [r2, r3]
		}
	}
	else Ultrsonic_data_invaildcounter[2]++;

	uint8_t i;
	for(i = 0; i < 3; i++){
10005f3c:	2317      	movs	r3, #23
10005f3e:	2208      	movs	r2, #8
10005f40:	4694      	mov	ip, r2
10005f42:	44bc      	add	ip, r7
10005f44:	4463      	add	r3, ip
10005f46:	781a      	ldrb	r2, [r3, #0]
10005f48:	2317      	movs	r3, #23
10005f4a:	2108      	movs	r1, #8
10005f4c:	468c      	mov	ip, r1
10005f4e:	44bc      	add	ip, r7
10005f50:	4463      	add	r3, ip
10005f52:	3201      	adds	r2, #1
10005f54:	701a      	strb	r2, [r3, #0]
10005f56:	2317      	movs	r3, #23
10005f58:	2208      	movs	r2, #8
10005f5a:	4694      	mov	ip, r2
10005f5c:	44bc      	add	ip, r7
10005f5e:	4463      	add	r3, ip
10005f60:	781b      	ldrb	r3, [r3, #0]
10005f62:	2b02      	cmp	r3, #2
10005f64:	d9d7      	bls.n	10005f16 <Ultra_sonic_filter+0x216>
		if( Ultrsonic_data_invaildcounter[i] > ULRTA_NUM_NO_DATA_INVALID) Ultrsonic_data_invaildcounter[i] = ULRTA_NUM_NO_DATA_INVALID;
	}

	// front obstacel
	if(Ultrsonic_data_invaildcounter[0] < ULRTA_NUM_NO_DATA_INVALID ){
10005f66:	4b1c      	ldr	r3, [pc, #112]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005f68:	781b      	ldrb	r3, [r3, #0]
10005f6a:	2b27      	cmp	r3, #39	; 0x27
10005f6c:	d807      	bhi.n	10005f7e <Ultra_sonic_filter+0x27e>
	//	Obstacel_F[0] = Ultra_m_C;
		Obstacel_F = Ultra_m_C;
10005f6e:	4b1c      	ldr	r3, [pc, #112]	; (10005fe0 <Ultra_sonic_filter+0x2e0>)
10005f70:	681a      	ldr	r2, [r3, #0]
10005f72:	4b20      	ldr	r3, [pc, #128]	; (10005ff4 <Ultra_sonic_filter+0x2f4>)
10005f74:	601a      	str	r2, [r3, #0]
		Obstacel_valid[0] = 1;
10005f76:	4b20      	ldr	r3, [pc, #128]	; (10005ff8 <Ultra_sonic_filter+0x2f8>)
10005f78:	2201      	movs	r2, #1
10005f7a:	701a      	strb	r2, [r3, #0]
10005f7c:	e002      	b.n	10005f84 <Ultra_sonic_filter+0x284>
	}
	else {
		Obstacel_valid[0] = 0;
10005f7e:	4b1e      	ldr	r3, [pc, #120]	; (10005ff8 <Ultra_sonic_filter+0x2f8>)
10005f80:	2200      	movs	r2, #0
10005f82:	701a      	strb	r2, [r3, #0]
		//Obstacel_F[0]  = 4;
	}

	if(Ultrsonic_data_invaildcounter[1] < ULRTA_NUM_NO_DATA_INVALID && obstructed_L == 0 ){
10005f84:	4b14      	ldr	r3, [pc, #80]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005f86:	785b      	ldrb	r3, [r3, #1]
10005f88:	2b27      	cmp	r3, #39	; 0x27
10005f8a:	d80b      	bhi.n	10005fa4 <Ultra_sonic_filter+0x2a4>
10005f8c:	4b15      	ldr	r3, [pc, #84]	; (10005fe4 <Ultra_sonic_filter+0x2e4>)
10005f8e:	781b      	ldrb	r3, [r3, #0]
10005f90:	2b00      	cmp	r3, #0
10005f92:	d107      	bne.n	10005fa4 <Ultra_sonic_filter+0x2a4>
		//Obstacel_L[0] = Ultra_m_L * cos(Steering_Angles[0] / RAD_TO_DEG);
		//Obstacel_L[1] = Ultra_m_L * sin(Steering_Angles[0] / RAD_TO_DEG);
		Obstacel_L = Ultra_m_L;
10005f94:	4b14      	ldr	r3, [pc, #80]	; (10005fe8 <Ultra_sonic_filter+0x2e8>)
10005f96:	681a      	ldr	r2, [r3, #0]
10005f98:	4b18      	ldr	r3, [pc, #96]	; (10005ffc <Ultra_sonic_filter+0x2fc>)
10005f9a:	601a      	str	r2, [r3, #0]
		Obstacel_valid[1] = 1;
10005f9c:	4b16      	ldr	r3, [pc, #88]	; (10005ff8 <Ultra_sonic_filter+0x2f8>)
10005f9e:	2201      	movs	r2, #1
10005fa0:	705a      	strb	r2, [r3, #1]
10005fa2:	e002      	b.n	10005faa <Ultra_sonic_filter+0x2aa>
	}
	else {
		Obstacel_valid[1] = 0;
10005fa4:	4b14      	ldr	r3, [pc, #80]	; (10005ff8 <Ultra_sonic_filter+0x2f8>)
10005fa6:	2200      	movs	r2, #0
10005fa8:	705a      	strb	r2, [r3, #1]
		//Obstacel_L[0]  = 4;
		//Obstacel_L[1]  = 4;
	}

	if(Ultrsonic_data_invaildcounter[2]  < ULRTA_NUM_NO_DATA_INVALID && obstructed_R == 0 ){
10005faa:	4b0b      	ldr	r3, [pc, #44]	; (10005fd8 <Ultra_sonic_filter+0x2d8>)
10005fac:	789b      	ldrb	r3, [r3, #2]
10005fae:	2b27      	cmp	r3, #39	; 0x27
10005fb0:	d80b      	bhi.n	10005fca <Ultra_sonic_filter+0x2ca>
10005fb2:	4b0e      	ldr	r3, [pc, #56]	; (10005fec <Ultra_sonic_filter+0x2ec>)
10005fb4:	781b      	ldrb	r3, [r3, #0]
10005fb6:	2b00      	cmp	r3, #0
10005fb8:	d107      	bne.n	10005fca <Ultra_sonic_filter+0x2ca>
		//Obstacel_R[0] = Ultra_m_R * cos(Steering_Angles[1] / RAD_TO_DEG);
		//Obstacel_R[1] = Ultra_m_R * sin(Steering_Angles[1] / RAD_TO_DEG);
		Obstacel_valid[2] = 1;
10005fba:	4b0f      	ldr	r3, [pc, #60]	; (10005ff8 <Ultra_sonic_filter+0x2f8>)
10005fbc:	2201      	movs	r2, #1
10005fbe:	709a      	strb	r2, [r3, #2]
		Obstacel_R = Ultra_m_R;
10005fc0:	4b0b      	ldr	r3, [pc, #44]	; (10005ff0 <Ultra_sonic_filter+0x2f0>)
10005fc2:	681a      	ldr	r2, [r3, #0]
10005fc4:	4b0e      	ldr	r3, [pc, #56]	; (10006000 <Ultra_sonic_filter+0x300>)
10005fc6:	601a      	str	r2, [r3, #0]
10005fc8:	e002      	b.n	10005fd0 <Ultra_sonic_filter+0x2d0>
	}
	else {
		Obstacel_valid[2] = 0;
10005fca:	4b0b      	ldr	r3, [pc, #44]	; (10005ff8 <Ultra_sonic_filter+0x2f8>)
10005fcc:	2200      	movs	r2, #0
10005fce:	709a      	strb	r2, [r3, #2]
	obstacel_L_x = Obstacel_L[0];
	obstacel_L_y = Obstacel_L[1];
	obstacel_R_x = Obstacel_R[0];
	obstacel_R_y = Obstacel_R[1];
	*/
}
10005fd0:	46bd      	mov	sp, r7
10005fd2:	b009      	add	sp, #36	; 0x24
10005fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
10005fd6:	46c0      	nop			; (mov r8, r8)
10005fd8:	20000854 	.word	0x20000854
10005fdc:	42c80000 	.word	0x42c80000
10005fe0:	20000848 	.word	0x20000848
10005fe4:	20000a24 	.word	0x20000a24
10005fe8:	2000084c 	.word	0x2000084c
10005fec:	20000a25 	.word	0x20000a25
10005ff0:	20000850 	.word	0x20000850
10005ff4:	20000858 	.word	0x20000858
10005ff8:	20000a28 	.word	0x20000a28
10005ffc:	2000085c 	.word	0x2000085c
10006000:	20000860 	.word	0x20000860

10006004 <Ultrasoinc_Obstructet_Test>:

uint8_t Ultrasoinc_Obstructet_Test(float Angle){
10006004:	b590      	push	{r4, r7, lr}
10006006:	b085      	sub	sp, #20
10006008:	af00      	add	r7, sp, #0
1000600a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for(i = 0; i < 3; i++){ // if rotate around multipel times
1000600c:	230f      	movs	r3, #15
1000600e:	18fb      	adds	r3, r7, r3
10006010:	2200      	movs	r2, #0
10006012:	701a      	strb	r2, [r3, #0]
10006014:	e06d      	b.n	100060f2 <Ultrasoinc_Obstructet_Test+0xee>
		if(Angle > 0){
10006016:	6878      	ldr	r0, [r7, #4]
10006018:	2100      	movs	r1, #0
1000601a:	f001 fd43 	bl	10007aa4 <__aeabi_fcmpgt>
1000601e:	1e03      	subs	r3, r0, #0
10006020:	d02d      	beq.n	1000607e <Ultrasoinc_Obstructet_Test+0x7a>
			if((Angle - (POS_OBSTRUCTED_ANGLE_MIN + (i * 360))) * (Angle - (POS_OBSTRUCTED_ANGLE_MAX + (i * 360))) <= 0){
10006022:	230f      	movs	r3, #15
10006024:	18fb      	adds	r3, r7, r3
10006026:	781b      	ldrb	r3, [r3, #0]
10006028:	22b4      	movs	r2, #180	; 0xb4
1000602a:	0052      	lsls	r2, r2, #1
1000602c:	4353      	muls	r3, r2
1000602e:	3332      	adds	r3, #50	; 0x32
10006030:	1c18      	adds	r0, r3, #0
10006032:	f002 fc3f 	bl	100088b4 <__aeabi_i2f>
10006036:	1c03      	adds	r3, r0, #0
10006038:	6878      	ldr	r0, [r7, #4]
1000603a:	1c19      	adds	r1, r3, #0
1000603c:	f002 fa9c 	bl	10008578 <__aeabi_fsub>
10006040:	1c03      	adds	r3, r0, #0
10006042:	1c1c      	adds	r4, r3, #0
10006044:	230f      	movs	r3, #15
10006046:	18fb      	adds	r3, r7, r3
10006048:	781b      	ldrb	r3, [r3, #0]
1000604a:	22b4      	movs	r2, #180	; 0xb4
1000604c:	0052      	lsls	r2, r2, #1
1000604e:	4353      	muls	r3, r2
10006050:	33d2      	adds	r3, #210	; 0xd2
10006052:	1c18      	adds	r0, r3, #0
10006054:	f002 fc2e 	bl	100088b4 <__aeabi_i2f>
10006058:	1c03      	adds	r3, r0, #0
1000605a:	6878      	ldr	r0, [r7, #4]
1000605c:	1c19      	adds	r1, r3, #0
1000605e:	f002 fa8b 	bl	10008578 <__aeabi_fsub>
10006062:	1c03      	adds	r3, r0, #0
10006064:	1c20      	adds	r0, r4, #0
10006066:	1c19      	adds	r1, r3, #0
10006068:	f002 f954 	bl	10008314 <__aeabi_fmul>
1000606c:	1c03      	adds	r3, r0, #0
1000606e:	1c18      	adds	r0, r3, #0
10006070:	2100      	movs	r1, #0
10006072:	f001 fd0d 	bl	10007a90 <__aeabi_fcmple>
10006076:	1e03      	subs	r3, r0, #0
10006078:	d001      	beq.n	1000607e <Ultrasoinc_Obstructet_Test+0x7a>
				return 1;
1000607a:	2301      	movs	r3, #1
1000607c:	e03f      	b.n	100060fe <Ultrasoinc_Obstructet_Test+0xfa>
			}
		}

		if(Angle < 0){
1000607e:	6878      	ldr	r0, [r7, #4]
10006080:	2100      	movs	r1, #0
10006082:	f001 fcfb 	bl	10007a7c <__aeabi_fcmplt>
10006086:	1e03      	subs	r3, r0, #0
10006088:	d02c      	beq.n	100060e4 <Ultrasoinc_Obstructet_Test+0xe0>
			if((Angle - (NEG_OBSTRUCTED_ANGLE_MIN - (i * 360))) * (Angle - (NEG_OBSTRUCTED_ANGLE_MAX - (i * 360))) <= 0){
1000608a:	230f      	movs	r3, #15
1000608c:	18fb      	adds	r3, r7, r3
1000608e:	781b      	ldrb	r3, [r3, #0]
10006090:	4a1d      	ldr	r2, [pc, #116]	; (10006108 <Ultrasoinc_Obstructet_Test+0x104>)
10006092:	4353      	muls	r3, r2
10006094:	3b96      	subs	r3, #150	; 0x96
10006096:	1c18      	adds	r0, r3, #0
10006098:	f002 fc0c 	bl	100088b4 <__aeabi_i2f>
1000609c:	1c03      	adds	r3, r0, #0
1000609e:	6878      	ldr	r0, [r7, #4]
100060a0:	1c19      	adds	r1, r3, #0
100060a2:	f002 fa69 	bl	10008578 <__aeabi_fsub>
100060a6:	1c03      	adds	r3, r0, #0
100060a8:	1c1c      	adds	r4, r3, #0
100060aa:	230f      	movs	r3, #15
100060ac:	18fb      	adds	r3, r7, r3
100060ae:	781b      	ldrb	r3, [r3, #0]
100060b0:	4a15      	ldr	r2, [pc, #84]	; (10006108 <Ultrasoinc_Obstructet_Test+0x104>)
100060b2:	4353      	muls	r3, r2
100060b4:	3b37      	subs	r3, #55	; 0x37
100060b6:	3bff      	subs	r3, #255	; 0xff
100060b8:	1c18      	adds	r0, r3, #0
100060ba:	f002 fbfb 	bl	100088b4 <__aeabi_i2f>
100060be:	1c03      	adds	r3, r0, #0
100060c0:	6878      	ldr	r0, [r7, #4]
100060c2:	1c19      	adds	r1, r3, #0
100060c4:	f002 fa58 	bl	10008578 <__aeabi_fsub>
100060c8:	1c03      	adds	r3, r0, #0
100060ca:	1c20      	adds	r0, r4, #0
100060cc:	1c19      	adds	r1, r3, #0
100060ce:	f002 f921 	bl	10008314 <__aeabi_fmul>
100060d2:	1c03      	adds	r3, r0, #0
100060d4:	1c18      	adds	r0, r3, #0
100060d6:	2100      	movs	r1, #0
100060d8:	f001 fcda 	bl	10007a90 <__aeabi_fcmple>
100060dc:	1e03      	subs	r3, r0, #0
100060de:	d001      	beq.n	100060e4 <Ultrasoinc_Obstructet_Test+0xe0>
						return 1;
100060e0:	2301      	movs	r3, #1
100060e2:	e00c      	b.n	100060fe <Ultrasoinc_Obstructet_Test+0xfa>
	*/
}

uint8_t Ultrasoinc_Obstructet_Test(float Angle){
	uint8_t i;
	for(i = 0; i < 3; i++){ // if rotate around multipel times
100060e4:	230f      	movs	r3, #15
100060e6:	18fb      	adds	r3, r7, r3
100060e8:	781a      	ldrb	r2, [r3, #0]
100060ea:	230f      	movs	r3, #15
100060ec:	18fb      	adds	r3, r7, r3
100060ee:	3201      	adds	r2, #1
100060f0:	701a      	strb	r2, [r3, #0]
100060f2:	230f      	movs	r3, #15
100060f4:	18fb      	adds	r3, r7, r3
100060f6:	781b      	ldrb	r3, [r3, #0]
100060f8:	2b02      	cmp	r3, #2
100060fa:	d98c      	bls.n	10006016 <Ultrasoinc_Obstructet_Test+0x12>
						return 1;
			}
		}
	}

	return 0;
100060fc:	2300      	movs	r3, #0
}
100060fe:	1c18      	adds	r0, r3, #0
10006100:	46bd      	mov	sp, r7
10006102:	b005      	add	sp, #20
10006104:	bd90      	pop	{r4, r7, pc}
10006106:	46c0      	nop			; (mov r8, r8)
10006108:	fffffe98 	.word	0xfffffe98

1000610c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000610c:	b580      	push	{r7, lr}
1000610e:	b082      	sub	sp, #8
10006110:	af00      	add	r7, sp, #0
10006112:	6078      	str	r0, [r7, #4]
10006114:	1c0a      	adds	r2, r1, #0
10006116:	1cfb      	adds	r3, r7, #3
10006118:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
1000611a:	1cfb      	adds	r3, r7, #3
1000611c:	781b      	ldrb	r3, [r3, #0]
1000611e:	2201      	movs	r2, #1
10006120:	409a      	lsls	r2, r3
10006122:	687b      	ldr	r3, [r7, #4]
10006124:	605a      	str	r2, [r3, #4]
}
10006126:	46bd      	mov	sp, r7
10006128:	b002      	add	sp, #8
1000612a:	bd80      	pop	{r7, pc}

1000612c <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000612c:	b580      	push	{r7, lr}
1000612e:	b082      	sub	sp, #8
10006130:	af00      	add	r7, sp, #0
10006132:	6078      	str	r0, [r7, #4]
10006134:	1c0a      	adds	r2, r1, #0
10006136:	1cfb      	adds	r3, r7, #3
10006138:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
1000613a:	1cfb      	adds	r3, r7, #3
1000613c:	781b      	ldrb	r3, [r3, #0]
1000613e:	2280      	movs	r2, #128	; 0x80
10006140:	0252      	lsls	r2, r2, #9
10006142:	409a      	lsls	r2, r3
10006144:	687b      	ldr	r3, [r7, #4]
10006146:	605a      	str	r2, [r3, #4]
}
10006148:	46bd      	mov	sp, r7
1000614a:	b002      	add	sp, #8
1000614c:	bd80      	pop	{r7, pc}
1000614e:	46c0      	nop			; (mov r8, r8)

10006150 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
10006150:	b580      	push	{r7, lr}
10006152:	b082      	sub	sp, #8
10006154:	af00      	add	r7, sp, #0
10006156:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
10006158:	687b      	ldr	r3, [r7, #4]
1000615a:	681a      	ldr	r2, [r3, #0]
1000615c:	687b      	ldr	r3, [r7, #4]
1000615e:	7b1b      	ldrb	r3, [r3, #12]
10006160:	1c10      	adds	r0, r2, #0
10006162:	1c19      	adds	r1, r3, #0
10006164:	f7ff ffd2 	bl	1000610c <XMC_GPIO_SetOutputHigh>
}
10006168:	46bd      	mov	sp, r7
1000616a:	b002      	add	sp, #8
1000616c:	bd80      	pop	{r7, pc}
1000616e:	46c0      	nop			; (mov r8, r8)

10006170 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10006170:	b580      	push	{r7, lr}
10006172:	b082      	sub	sp, #8
10006174:	af00      	add	r7, sp, #0
10006176:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10006178:	687b      	ldr	r3, [r7, #4]
1000617a:	681a      	ldr	r2, [r3, #0]
1000617c:	687b      	ldr	r3, [r7, #4]
1000617e:	7b1b      	ldrb	r3, [r3, #12]
10006180:	1c10      	adds	r0, r2, #0
10006182:	1c19      	adds	r1, r3, #0
10006184:	f7ff ffd2 	bl	1000612c <XMC_GPIO_SetOutputLow>
}
10006188:	46bd      	mov	sp, r7
1000618a:	b002      	add	sp, #8
1000618c:	bd80      	pop	{r7, pc}
1000618e:	46c0      	nop			; (mov r8, r8)

10006190 <XMC_WDT_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_Init(), XMC_WDT_Stop()
 */
__STATIC_INLINE void XMC_WDT_Start(void)
{
10006190:	b580      	push	{r7, lr}
10006192:	af00      	add	r7, sp, #0
  WDT->CTR |= (uint32_t)WDT_CTR_ENB_Msk;
10006194:	4b03      	ldr	r3, [pc, #12]	; (100061a4 <XMC_WDT_Start+0x14>)
10006196:	4a03      	ldr	r2, [pc, #12]	; (100061a4 <XMC_WDT_Start+0x14>)
10006198:	6852      	ldr	r2, [r2, #4]
1000619a:	2101      	movs	r1, #1
1000619c:	430a      	orrs	r2, r1
1000619e:	605a      	str	r2, [r3, #4]
}
100061a0:	46bd      	mov	sp, r7
100061a2:	bd80      	pop	{r7, pc}
100061a4:	40020000 	.word	0x40020000

100061a8 <XMC_WDT_ClearAlarm>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_WDT_Service(), XMC_WDT_SetMode()
 */
__STATIC_INLINE void XMC_WDT_ClearAlarm(void)
{
100061a8:	b580      	push	{r7, lr}
100061aa:	af00      	add	r7, sp, #0
  WDT->WDTCLR = WDT_WDTCLR_ALMC_Msk;
100061ac:	4b02      	ldr	r3, [pc, #8]	; (100061b8 <XMC_WDT_ClearAlarm+0x10>)
100061ae:	2201      	movs	r2, #1
100061b0:	61da      	str	r2, [r3, #28]
}
100061b2:	46bd      	mov	sp, r7
100061b4:	bd80      	pop	{r7, pc}
100061b6:	46c0      	nop			; (mov r8, r8)
100061b8:	40020000 	.word	0x40020000

100061bc <WATCHDOG_Start>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_Start(void)
{
100061bc:	b580      	push	{r7, lr}
100061be:	af00      	add	r7, sp, #0
  XMC_WDT_Start();
100061c0:	f7ff ffe6 	bl	10006190 <XMC_WDT_Start>
}
100061c4:	46bd      	mov	sp, r7
100061c6:	bd80      	pop	{r7, pc}

100061c8 <WATCHDOG_ClearAlarm>:
 * }
 *
 * @endcode<BR> </p>
 */
__STATIC_INLINE void WATCHDOG_ClearAlarm(void)
{
100061c8:	b580      	push	{r7, lr}
100061ca:	af00      	add	r7, sp, #0
  XMC_WDT_ClearAlarm();
100061cc:	f7ff ffec 	bl	100061a8 <XMC_WDT_ClearAlarm>
}
100061d0:	46bd      	mov	sp, r7
100061d2:	bd80      	pop	{r7, pc}

100061d4 <main>:
//void Collision_voidance();
//void Trajcetory_calc();


int main(void)
{
100061d4:	b590      	push	{r4, r7, lr}
100061d6:	b083      	sub	sp, #12
100061d8:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
100061da:	1dfc      	adds	r4, r7, #7
100061dc:	f7fd fec8 	bl	10003f70 <DAVE_Init>
100061e0:	1c03      	adds	r3, r0, #0
100061e2:	7023      	strb	r3, [r4, #0]

  if (status != DAVE_STATUS_SUCCESS)
100061e4:	1dfb      	adds	r3, r7, #7
100061e6:	781b      	ldrb	r3, [r3, #0]
100061e8:	2b00      	cmp	r3, #0
100061ea:	d000      	beq.n	100061ee <main+0x1a>
    XMC_DEBUG("DAVE APPs initialization failed\n");

    while(1U)
    {

    }
100061ec:	e7fe      	b.n	100061ec <main+0x18>
  }

  //Initialization of CAN
  	//CAN_NODE_STATUS_t init_status;
  	init_status = CAN_NODE_Init(&CAN_NODE_0);
100061ee:	4b09      	ldr	r3, [pc, #36]	; (10006214 <main+0x40>)
100061f0:	1c18      	adds	r0, r3, #0
100061f2:	f7fd fe11 	bl	10003e18 <CAN_NODE_Init>
100061f6:	1c03      	adds	r3, r0, #0
100061f8:	1c1a      	adds	r2, r3, #0
100061fa:	4b07      	ldr	r3, [pc, #28]	; (10006218 <main+0x44>)
100061fc:	701a      	strb	r2, [r3, #0]

  	if (init_status != CAN_NODE_STATUS_SUCCESS) {
100061fe:	4b06      	ldr	r3, [pc, #24]	; (10006218 <main+0x44>)
10006200:	781b      	ldrb	r3, [r3, #0]
10006202:	2b00      	cmp	r3, #0
10006204:	d102      	bne.n	1000620c <main+0x38>
  		XMC_DEBUG("CAN initialization failed\n");
  	}
  	else{
  		CAN_OK = 1;
10006206:	4b05      	ldr	r3, [pc, #20]	; (1000621c <main+0x48>)
10006208:	2201      	movs	r2, #1
1000620a:	601a      	str	r2, [r3, #0]
  	}

  	WATCHDOG_Start(); // watchdog restart if CAN not working
1000620c:	f7ff ffd6 	bl	100061bc <WATCHDOG_Start>

  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {
	 // Servo_NP_setting();	  // nutral point servo setting
  }
10006210:	e7fe      	b.n	10006210 <main+0x3c>
10006212:	46c0      	nop			; (mov r8, r8)
10006214:	1000ad38 	.word	0x1000ad38
10006218:	20000a38 	.word	0x20000a38
1000621c:	20000a2c 	.word	0x20000a2c

10006220 <Watchdog_Handler>:
}

void Watchdog_Handler(void) // to do restates if can is not working a problem wenn power from the buck or plab supplie but ok like this
{
10006220:	b580      	push	{r7, lr}
10006222:	af00      	add	r7, sp, #0
  WATCHDOG_ClearAlarm(); /* Clear the alarm event */
10006224:	f7ff ffd0 	bl	100061c8 <WATCHDOG_ClearAlarm>
  DIGITAL_IO_SetOutputHigh(&WATCHDOG_LED_BLUE);
10006228:	4b02      	ldr	r3, [pc, #8]	; (10006234 <Watchdog_Handler+0x14>)
1000622a:	1c18      	adds	r0, r3, #0
1000622c:	f7ff ff90 	bl	10006150 <DIGITAL_IO_SetOutputHigh>
}
10006230:	46bd      	mov	sp, r7
10006232:	bd80      	pop	{r7, pc}
10006234:	1000ac34 	.word	0x1000ac34

10006238 <IRQ7_Handler>:


void TIMER_CONTROL_ISR(void){
10006238:	b580      	push	{r7, lr}
1000623a:	b082      	sub	sp, #8
1000623c:	af00      	add	r7, sp, #0
	DIGITAL_IO_SetOutputHigh(&CALC_TIME_INDICATOR);
1000623e:	4b3a      	ldr	r3, [pc, #232]	; (10006328 <IRQ7_Handler+0xf0>)
10006240:	1c18      	adds	r0, r3, #0
10006242:	f7ff ff85 	bl	10006150 <DIGITAL_IO_SetOutputHigh>
	mode_led(Steering_mode);
10006246:	4b39      	ldr	r3, [pc, #228]	; (1000632c <IRQ7_Handler+0xf4>)
10006248:	781b      	ldrb	r3, [r3, #0]
1000624a:	b2db      	uxtb	r3, r3
1000624c:	1c18      	adds	r0, r3, #0
1000624e:	f7ff fa17 	bl	10005680 <mode_led>

	if(RC_controll == 1){
10006252:	4b37      	ldr	r3, [pc, #220]	; (10006330 <IRQ7_Handler+0xf8>)
10006254:	781b      	ldrb	r3, [r3, #0]
10006256:	b2db      	uxtb	r3, r3
10006258:	2b01      	cmp	r3, #1
1000625a:	d107      	bne.n	1000626c <IRQ7_Handler+0x34>
		if( NO_New_Input_counter > 9){
1000625c:	4b35      	ldr	r3, [pc, #212]	; (10006334 <IRQ7_Handler+0xfc>)
1000625e:	681b      	ldr	r3, [r3, #0]
10006260:	2b09      	cmp	r3, #9
10006262:	d903      	bls.n	1000626c <IRQ7_Handler+0x34>
			DIGITAL_IO_SetOutputLow(&RC_no_data_LED);
10006264:	4b34      	ldr	r3, [pc, #208]	; (10006338 <IRQ7_Handler+0x100>)
10006266:	1c18      	adds	r0, r3, #0
10006268:	f7ff ff82 	bl	10006170 <DIGITAL_IO_SetOutputLow>
		}
	}


	if(New_Input == 1){
1000626c:	4b33      	ldr	r3, [pc, #204]	; (1000633c <IRQ7_Handler+0x104>)
1000626e:	781b      	ldrb	r3, [r3, #0]
10006270:	b2db      	uxtb	r3, r3
10006272:	2b01      	cmp	r3, #1
10006274:	d10f      	bne.n	10006296 <IRQ7_Handler+0x5e>
	Steering_Function(Steering_direction, Driving_speed, Steering_mode);
10006276:	4b32      	ldr	r3, [pc, #200]	; (10006340 <IRQ7_Handler+0x108>)
10006278:	6819      	ldr	r1, [r3, #0]
1000627a:	4b32      	ldr	r3, [pc, #200]	; (10006344 <IRQ7_Handler+0x10c>)
1000627c:	681a      	ldr	r2, [r3, #0]
1000627e:	4b2b      	ldr	r3, [pc, #172]	; (1000632c <IRQ7_Handler+0xf4>)
10006280:	781b      	ldrb	r3, [r3, #0]
10006282:	b2db      	uxtb	r3, r3
10006284:	1c08      	adds	r0, r1, #0
10006286:	1c11      	adds	r1, r2, #0
10006288:	1c1a      	adds	r2, r3, #0
1000628a:	f7fe fad3 	bl	10004834 <Steering_Function>
	NO_New_Input_counter = 0;
1000628e:	4b29      	ldr	r3, [pc, #164]	; (10006334 <IRQ7_Handler+0xfc>)
10006290:	2200      	movs	r2, #0
10006292:	601a      	str	r2, [r3, #0]
10006294:	e023      	b.n	100062de <IRQ7_Handler+0xa6>

	}
	else{
		NO_New_Input_counter ++;
10006296:	4b27      	ldr	r3, [pc, #156]	; (10006334 <IRQ7_Handler+0xfc>)
10006298:	681b      	ldr	r3, [r3, #0]
1000629a:	1c5a      	adds	r2, r3, #1
1000629c:	4b25      	ldr	r3, [pc, #148]	; (10006334 <IRQ7_Handler+0xfc>)
1000629e:	601a      	str	r2, [r3, #0]
		if( NO_New_Input_counter > 10){
100062a0:	4b24      	ldr	r3, [pc, #144]	; (10006334 <IRQ7_Handler+0xfc>)
100062a2:	681b      	ldr	r3, [r3, #0]
100062a4:	2b0a      	cmp	r3, #10
100062a6:	d91a      	bls.n	100062de <IRQ7_Handler+0xa6>
			NO_New_Input_counter = 10;
100062a8:	4b22      	ldr	r3, [pc, #136]	; (10006334 <IRQ7_Handler+0xfc>)
100062aa:	220a      	movs	r2, #10
100062ac:	601a      	str	r2, [r3, #0]

			  Steering_Angles[0] = 0;
100062ae:	4b26      	ldr	r3, [pc, #152]	; (10006348 <IRQ7_Handler+0x110>)
100062b0:	2200      	movs	r2, #0
100062b2:	601a      	str	r2, [r3, #0]
			  Steering_Angles[1] = 0;
100062b4:	4b24      	ldr	r3, [pc, #144]	; (10006348 <IRQ7_Handler+0x110>)
100062b6:	2200      	movs	r2, #0
100062b8:	605a      	str	r2, [r3, #4]
			  Steering_Angles[2] = 0;
100062ba:	4b23      	ldr	r3, [pc, #140]	; (10006348 <IRQ7_Handler+0x110>)
100062bc:	2200      	movs	r2, #0
100062be:	609a      	str	r2, [r3, #8]
			  Steering_Angles[3] = 0;
100062c0:	4b21      	ldr	r3, [pc, #132]	; (10006348 <IRQ7_Handler+0x110>)
100062c2:	2200      	movs	r2, #0
100062c4:	60da      	str	r2, [r3, #12]

			  Speeds[0] = 0;
100062c6:	4b21      	ldr	r3, [pc, #132]	; (1000634c <IRQ7_Handler+0x114>)
100062c8:	2200      	movs	r2, #0
100062ca:	601a      	str	r2, [r3, #0]
			  Speeds[1] = 0;
100062cc:	4b1f      	ldr	r3, [pc, #124]	; (1000634c <IRQ7_Handler+0x114>)
100062ce:	2200      	movs	r2, #0
100062d0:	605a      	str	r2, [r3, #4]
			  Speeds[2] = 0;
100062d2:	4b1e      	ldr	r3, [pc, #120]	; (1000634c <IRQ7_Handler+0x114>)
100062d4:	2200      	movs	r2, #0
100062d6:	609a      	str	r2, [r3, #8]
			  Speeds[3] = 0;
100062d8:	4b1c      	ldr	r3, [pc, #112]	; (1000634c <IRQ7_Handler+0x114>)
100062da:	2200      	movs	r2, #0
100062dc:	60da      	str	r2, [r3, #12]
		}
	}

	//set Angles PWM
	Steering_set_Angles(Steering_Angles);
100062de:	4b1a      	ldr	r3, [pc, #104]	; (10006348 <IRQ7_Handler+0x110>)
100062e0:	1c18      	adds	r0, r3, #0
100062e2:	f7ff fc79 	bl	10005bd8 <Steering_set_Angles>


	//Collision_voidance();

	//send traget speeds to inverter
	CAN_send_Speeds(Speeds);
100062e6:	4b19      	ldr	r3, [pc, #100]	; (1000634c <IRQ7_Handler+0x114>)
100062e8:	1c18      	adds	r0, r3, #0
100062ea:	f7fe f81d 	bl	10004328 <CAN_send_Speeds>

	//
	if(reset_distance == 1){
100062ee:	4b18      	ldr	r3, [pc, #96]	; (10006350 <IRQ7_Handler+0x118>)
100062f0:	781b      	ldrb	r3, [r3, #0]
100062f2:	b2db      	uxtb	r3, r3
100062f4:	2b01      	cmp	r3, #1
100062f6:	d110      	bne.n	1000631a <IRQ7_Handler+0xe2>
		reset_distance = 0;
100062f8:	4b15      	ldr	r3, [pc, #84]	; (10006350 <IRQ7_Handler+0x118>)
100062fa:	2200      	movs	r2, #0
100062fc:	701a      	strb	r2, [r3, #0]
		uint8_t all[4] = {1,1,1,1};
100062fe:	1d3a      	adds	r2, r7, #4
10006300:	4b14      	ldr	r3, [pc, #80]	; (10006354 <IRQ7_Handler+0x11c>)
10006302:	1c11      	adds	r1, r2, #0
10006304:	1c1a      	adds	r2, r3, #0
10006306:	2304      	movs	r3, #4
10006308:	1c08      	adds	r0, r1, #0
1000630a:	1c11      	adds	r1, r2, #0
1000630c:	1c1a      	adds	r2, r3, #0
1000630e:	f004 fbf3 	bl	1000aaf8 <memcpy>
		CAN_reset_distance(all);
10006312:	1d3b      	adds	r3, r7, #4
10006314:	1c18      	adds	r0, r3, #0
10006316:	f7fd ffcd 	bl	100042b4 <CAN_reset_distance>
	}


	DIGITAL_IO_SetOutputLow(&CALC_TIME_INDICATOR);
1000631a:	4b03      	ldr	r3, [pc, #12]	; (10006328 <IRQ7_Handler+0xf0>)
1000631c:	1c18      	adds	r0, r3, #0
1000631e:	f7ff ff27 	bl	10006170 <DIGITAL_IO_SetOutputLow>
}
10006322:	46bd      	mov	sp, r7
10006324:	b002      	add	sp, #8
10006326:	bd80      	pop	{r7, pc}
10006328:	1000abf4 	.word	0x1000abf4
1000632c:	200009e8 	.word	0x200009e8
10006330:	20000828 	.word	0x20000828
10006334:	200009ec 	.word	0x200009ec
10006338:	1000abe4 	.word	0x1000abe4
1000633c:	200009e9 	.word	0x200009e9
10006340:	200009a0 	.word	0x200009a0
10006344:	200009a4 	.word	0x200009a4
10006348:	200009b8 	.word	0x200009b8
1000634c:	200009a8 	.word	0x200009a8
10006350:	200009f0 	.word	0x200009f0
10006354:	1000adf8 	.word	0x1000adf8

10006358 <Exp_moving_average>:

float vector_abs_value(float a[2]){
	return sqrt(pow(a[0],2) + pow(a[1],2));
}

float Exp_moving_average(float new_value, float value, float ALPHA){
10006358:	b590      	push	{r4, r7, lr}
1000635a:	b085      	sub	sp, #20
1000635c:	af00      	add	r7, sp, #0
1000635e:	60f8      	str	r0, [r7, #12]
10006360:	60b9      	str	r1, [r7, #8]
10006362:	607a      	str	r2, [r7, #4]
	return ((new_value * ALPHA) + ((1 - ALPHA) * value));
10006364:	68f8      	ldr	r0, [r7, #12]
10006366:	6879      	ldr	r1, [r7, #4]
10006368:	f001 ffd4 	bl	10008314 <__aeabi_fmul>
1000636c:	1c03      	adds	r3, r0, #0
1000636e:	1c1c      	adds	r4, r3, #0
10006370:	20fe      	movs	r0, #254	; 0xfe
10006372:	0580      	lsls	r0, r0, #22
10006374:	6879      	ldr	r1, [r7, #4]
10006376:	f002 f8ff 	bl	10008578 <__aeabi_fsub>
1000637a:	1c03      	adds	r3, r0, #0
1000637c:	1c18      	adds	r0, r3, #0
1000637e:	68b9      	ldr	r1, [r7, #8]
10006380:	f001 ffc8 	bl	10008314 <__aeabi_fmul>
10006384:	1c03      	adds	r3, r0, #0
10006386:	1c20      	adds	r0, r4, #0
10006388:	1c19      	adds	r1, r3, #0
1000638a:	f001 fc55 	bl	10007c38 <__aeabi_fadd>
1000638e:	1c03      	adds	r3, r0, #0
}
10006390:	1c18      	adds	r0, r3, #0
10006392:	46bd      	mov	sp, r7
10006394:	b005      	add	sp, #20
10006396:	bd90      	pop	{r4, r7, pc}

10006398 <atan>:
10006398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000639a:	4656      	mov	r6, sl
1000639c:	464d      	mov	r5, r9
1000639e:	4644      	mov	r4, r8
100063a0:	465f      	mov	r7, fp
100063a2:	4ba5      	ldr	r3, [pc, #660]	; (10006638 <atan+0x2a0>)
100063a4:	b4f0      	push	{r4, r5, r6, r7}
100063a6:	004e      	lsls	r6, r1, #1
100063a8:	4680      	mov	r8, r0
100063aa:	4689      	mov	r9, r1
100063ac:	468a      	mov	sl, r1
100063ae:	0876      	lsrs	r6, r6, #1
100063b0:	429e      	cmp	r6, r3
100063b2:	dd0c      	ble.n	100063ce <atan+0x36>
100063b4:	4ba1      	ldr	r3, [pc, #644]	; (1000663c <atan+0x2a4>)
100063b6:	429e      	cmp	r6, r3
100063b8:	dd00      	ble.n	100063bc <atan+0x24>
100063ba:	e0a0      	b.n	100064fe <atan+0x166>
100063bc:	d100      	bne.n	100063c0 <atan+0x28>
100063be:	e09b      	b.n	100064f8 <atan+0x160>
100063c0:	4653      	mov	r3, sl
100063c2:	2b00      	cmp	r3, #0
100063c4:	dc00      	bgt.n	100063c8 <atan+0x30>
100063c6:	e0de      	b.n	10006586 <atan+0x1ee>
100063c8:	4b9d      	ldr	r3, [pc, #628]	; (10006640 <atan+0x2a8>)
100063ca:	4a9e      	ldr	r2, [pc, #632]	; (10006644 <atan+0x2ac>)
100063cc:	e09f      	b.n	1000650e <atan+0x176>
100063ce:	4b9e      	ldr	r3, [pc, #632]	; (10006648 <atan+0x2b0>)
100063d0:	429e      	cmp	r6, r3
100063d2:	dd00      	ble.n	100063d6 <atan+0x3e>
100063d4:	e0b1      	b.n	1000653a <atan+0x1a2>
100063d6:	4b9d      	ldr	r3, [pc, #628]	; (1000664c <atan+0x2b4>)
100063d8:	429e      	cmp	r6, r3
100063da:	dc00      	bgt.n	100063de <atan+0x46>
100063dc:	e09f      	b.n	1000651e <atan+0x186>
100063de:	2301      	movs	r3, #1
100063e0:	425b      	negs	r3, r3
100063e2:	469b      	mov	fp, r3
100063e4:	4642      	mov	r2, r8
100063e6:	464b      	mov	r3, r9
100063e8:	4640      	mov	r0, r8
100063ea:	4649      	mov	r1, r9
100063ec:	f003 fa10 	bl	10009810 <__aeabi_dmul>
100063f0:	1c06      	adds	r6, r0, #0
100063f2:	1c0f      	adds	r7, r1, #0
100063f4:	1c32      	adds	r2, r6, #0
100063f6:	1c3b      	adds	r3, r7, #0
100063f8:	f003 fa0a 	bl	10009810 <__aeabi_dmul>
100063fc:	1c04      	adds	r4, r0, #0
100063fe:	1c0d      	adds	r5, r1, #0
10006400:	4a93      	ldr	r2, [pc, #588]	; (10006650 <atan+0x2b8>)
10006402:	4b94      	ldr	r3, [pc, #592]	; (10006654 <atan+0x2bc>)
10006404:	f003 fa04 	bl	10009810 <__aeabi_dmul>
10006408:	4a93      	ldr	r2, [pc, #588]	; (10006658 <atan+0x2c0>)
1000640a:	4b94      	ldr	r3, [pc, #592]	; (1000665c <atan+0x2c4>)
1000640c:	f002 fa9a 	bl	10008944 <__aeabi_dadd>
10006410:	1c22      	adds	r2, r4, #0
10006412:	1c2b      	adds	r3, r5, #0
10006414:	f003 f9fc 	bl	10009810 <__aeabi_dmul>
10006418:	4a91      	ldr	r2, [pc, #580]	; (10006660 <atan+0x2c8>)
1000641a:	4b92      	ldr	r3, [pc, #584]	; (10006664 <atan+0x2cc>)
1000641c:	f002 fa92 	bl	10008944 <__aeabi_dadd>
10006420:	1c22      	adds	r2, r4, #0
10006422:	1c2b      	adds	r3, r5, #0
10006424:	f003 f9f4 	bl	10009810 <__aeabi_dmul>
10006428:	4a8f      	ldr	r2, [pc, #572]	; (10006668 <atan+0x2d0>)
1000642a:	4b90      	ldr	r3, [pc, #576]	; (1000666c <atan+0x2d4>)
1000642c:	f002 fa8a 	bl	10008944 <__aeabi_dadd>
10006430:	1c22      	adds	r2, r4, #0
10006432:	1c2b      	adds	r3, r5, #0
10006434:	f003 f9ec 	bl	10009810 <__aeabi_dmul>
10006438:	4a8d      	ldr	r2, [pc, #564]	; (10006670 <atan+0x2d8>)
1000643a:	4b8e      	ldr	r3, [pc, #568]	; (10006674 <atan+0x2dc>)
1000643c:	f002 fa82 	bl	10008944 <__aeabi_dadd>
10006440:	1c22      	adds	r2, r4, #0
10006442:	1c2b      	adds	r3, r5, #0
10006444:	f003 f9e4 	bl	10009810 <__aeabi_dmul>
10006448:	4a8b      	ldr	r2, [pc, #556]	; (10006678 <atan+0x2e0>)
1000644a:	4b8c      	ldr	r3, [pc, #560]	; (1000667c <atan+0x2e4>)
1000644c:	f002 fa7a 	bl	10008944 <__aeabi_dadd>
10006450:	1c32      	adds	r2, r6, #0
10006452:	1c3b      	adds	r3, r7, #0
10006454:	f003 f9dc 	bl	10009810 <__aeabi_dmul>
10006458:	4a89      	ldr	r2, [pc, #548]	; (10006680 <atan+0x2e8>)
1000645a:	4b8a      	ldr	r3, [pc, #552]	; (10006684 <atan+0x2ec>)
1000645c:	1c06      	adds	r6, r0, #0
1000645e:	1c0f      	adds	r7, r1, #0
10006460:	1c20      	adds	r0, r4, #0
10006462:	1c29      	adds	r1, r5, #0
10006464:	f003 f9d4 	bl	10009810 <__aeabi_dmul>
10006468:	4a87      	ldr	r2, [pc, #540]	; (10006688 <atan+0x2f0>)
1000646a:	4b88      	ldr	r3, [pc, #544]	; (1000668c <atan+0x2f4>)
1000646c:	f003 fc6a 	bl	10009d44 <__aeabi_dsub>
10006470:	1c22      	adds	r2, r4, #0
10006472:	1c2b      	adds	r3, r5, #0
10006474:	f003 f9cc 	bl	10009810 <__aeabi_dmul>
10006478:	4a85      	ldr	r2, [pc, #532]	; (10006690 <atan+0x2f8>)
1000647a:	4b86      	ldr	r3, [pc, #536]	; (10006694 <atan+0x2fc>)
1000647c:	f003 fc62 	bl	10009d44 <__aeabi_dsub>
10006480:	1c22      	adds	r2, r4, #0
10006482:	1c2b      	adds	r3, r5, #0
10006484:	f003 f9c4 	bl	10009810 <__aeabi_dmul>
10006488:	4a83      	ldr	r2, [pc, #524]	; (10006698 <atan+0x300>)
1000648a:	4b84      	ldr	r3, [pc, #528]	; (1000669c <atan+0x304>)
1000648c:	f003 fc5a 	bl	10009d44 <__aeabi_dsub>
10006490:	1c22      	adds	r2, r4, #0
10006492:	1c2b      	adds	r3, r5, #0
10006494:	f003 f9bc 	bl	10009810 <__aeabi_dmul>
10006498:	4a81      	ldr	r2, [pc, #516]	; (100066a0 <atan+0x308>)
1000649a:	4b82      	ldr	r3, [pc, #520]	; (100066a4 <atan+0x30c>)
1000649c:	f003 fc52 	bl	10009d44 <__aeabi_dsub>
100064a0:	1c22      	adds	r2, r4, #0
100064a2:	1c2b      	adds	r3, r5, #0
100064a4:	f003 f9b4 	bl	10009810 <__aeabi_dmul>
100064a8:	1c0b      	adds	r3, r1, #0
100064aa:	4659      	mov	r1, fp
100064ac:	1c02      	adds	r2, r0, #0
100064ae:	3101      	adds	r1, #1
100064b0:	d100      	bne.n	100064b4 <atan+0x11c>
100064b2:	e070      	b.n	10006596 <atan+0x1fe>
100064b4:	4659      	mov	r1, fp
100064b6:	1c30      	adds	r0, r6, #0
100064b8:	00cc      	lsls	r4, r1, #3
100064ba:	1c39      	adds	r1, r7, #0
100064bc:	f002 fa42 	bl	10008944 <__aeabi_dadd>
100064c0:	4642      	mov	r2, r8
100064c2:	464b      	mov	r3, r9
100064c4:	f003 f9a4 	bl	10009810 <__aeabi_dmul>
100064c8:	4d77      	ldr	r5, [pc, #476]	; (100066a8 <atan+0x310>)
100064ca:	4b78      	ldr	r3, [pc, #480]	; (100066ac <atan+0x314>)
100064cc:	192d      	adds	r5, r5, r4
100064ce:	191c      	adds	r4, r3, r4
100064d0:	6822      	ldr	r2, [r4, #0]
100064d2:	6863      	ldr	r3, [r4, #4]
100064d4:	f003 fc36 	bl	10009d44 <__aeabi_dsub>
100064d8:	4642      	mov	r2, r8
100064da:	464b      	mov	r3, r9
100064dc:	f003 fc32 	bl	10009d44 <__aeabi_dsub>
100064e0:	1c02      	adds	r2, r0, #0
100064e2:	1c0b      	adds	r3, r1, #0
100064e4:	6828      	ldr	r0, [r5, #0]
100064e6:	6869      	ldr	r1, [r5, #4]
100064e8:	f003 fc2c 	bl	10009d44 <__aeabi_dsub>
100064ec:	4653      	mov	r3, sl
100064ee:	1c0a      	adds	r2, r1, #0
100064f0:	2b00      	cmp	r3, #0
100064f2:	db4b      	blt.n	1000658c <atan+0x1f4>
100064f4:	1c03      	adds	r3, r0, #0
100064f6:	e00a      	b.n	1000650e <atan+0x176>
100064f8:	2800      	cmp	r0, #0
100064fa:	d100      	bne.n	100064fe <atan+0x166>
100064fc:	e760      	b.n	100063c0 <atan+0x28>
100064fe:	4642      	mov	r2, r8
10006500:	464b      	mov	r3, r9
10006502:	4640      	mov	r0, r8
10006504:	4649      	mov	r1, r9
10006506:	f002 fa1d 	bl	10008944 <__aeabi_dadd>
1000650a:	1c03      	adds	r3, r0, #0
1000650c:	1c0a      	adds	r2, r1, #0
1000650e:	1c18      	adds	r0, r3, #0
10006510:	1c11      	adds	r1, r2, #0
10006512:	bc3c      	pop	{r2, r3, r4, r5}
10006514:	4690      	mov	r8, r2
10006516:	4699      	mov	r9, r3
10006518:	46a2      	mov	sl, r4
1000651a:	46ab      	mov	fp, r5
1000651c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000651e:	4a64      	ldr	r2, [pc, #400]	; (100066b0 <atan+0x318>)
10006520:	4b64      	ldr	r3, [pc, #400]	; (100066b4 <atan+0x31c>)
10006522:	f002 fa0f 	bl	10008944 <__aeabi_dadd>
10006526:	2200      	movs	r2, #0
10006528:	4b63      	ldr	r3, [pc, #396]	; (100066b8 <atan+0x320>)
1000652a:	f001 fa81 	bl	10007a30 <__aeabi_dcmpgt>
1000652e:	2800      	cmp	r0, #0
10006530:	d100      	bne.n	10006534 <atan+0x19c>
10006532:	e754      	b.n	100063de <atan+0x46>
10006534:	4643      	mov	r3, r8
10006536:	464a      	mov	r2, r9
10006538:	e7e9      	b.n	1000650e <atan+0x176>
1000653a:	f000 f8cb 	bl	100066d4 <fabs>
1000653e:	4b5f      	ldr	r3, [pc, #380]	; (100066bc <atan+0x324>)
10006540:	1c04      	adds	r4, r0, #0
10006542:	1c0d      	adds	r5, r1, #0
10006544:	429e      	cmp	r6, r3
10006546:	dc37      	bgt.n	100065b8 <atan+0x220>
10006548:	4b5d      	ldr	r3, [pc, #372]	; (100066c0 <atan+0x328>)
1000654a:	429e      	cmp	r6, r3
1000654c:	dc5d      	bgt.n	1000660a <atan+0x272>
1000654e:	1c22      	adds	r2, r4, #0
10006550:	1c2b      	adds	r3, r5, #0
10006552:	f002 f9f7 	bl	10008944 <__aeabi_dadd>
10006556:	2200      	movs	r2, #0
10006558:	4b57      	ldr	r3, [pc, #348]	; (100066b8 <atan+0x320>)
1000655a:	f003 fbf3 	bl	10009d44 <__aeabi_dsub>
1000655e:	2380      	movs	r3, #128	; 0x80
10006560:	1c06      	adds	r6, r0, #0
10006562:	1c0f      	adds	r7, r1, #0
10006564:	2200      	movs	r2, #0
10006566:	05db      	lsls	r3, r3, #23
10006568:	1c20      	adds	r0, r4, #0
1000656a:	1c29      	adds	r1, r5, #0
1000656c:	f002 f9ea 	bl	10008944 <__aeabi_dadd>
10006570:	1c0b      	adds	r3, r1, #0
10006572:	1c02      	adds	r2, r0, #0
10006574:	1c39      	adds	r1, r7, #0
10006576:	1c30      	adds	r0, r6, #0
10006578:	f002 fd0c 	bl	10008f94 <__aeabi_ddiv>
1000657c:	2300      	movs	r3, #0
1000657e:	4680      	mov	r8, r0
10006580:	4689      	mov	r9, r1
10006582:	469b      	mov	fp, r3
10006584:	e72e      	b.n	100063e4 <atan+0x4c>
10006586:	4b2e      	ldr	r3, [pc, #184]	; (10006640 <atan+0x2a8>)
10006588:	4a4e      	ldr	r2, [pc, #312]	; (100066c4 <atan+0x32c>)
1000658a:	e7c0      	b.n	1000650e <atan+0x176>
1000658c:	2280      	movs	r2, #128	; 0x80
1000658e:	0612      	lsls	r2, r2, #24
10006590:	1c03      	adds	r3, r0, #0
10006592:	188a      	adds	r2, r1, r2
10006594:	e7bb      	b.n	1000650e <atan+0x176>
10006596:	1c30      	adds	r0, r6, #0
10006598:	1c39      	adds	r1, r7, #0
1000659a:	f002 f9d3 	bl	10008944 <__aeabi_dadd>
1000659e:	4642      	mov	r2, r8
100065a0:	464b      	mov	r3, r9
100065a2:	f003 f935 	bl	10009810 <__aeabi_dmul>
100065a6:	1c02      	adds	r2, r0, #0
100065a8:	1c0b      	adds	r3, r1, #0
100065aa:	4640      	mov	r0, r8
100065ac:	4649      	mov	r1, r9
100065ae:	f003 fbc9 	bl	10009d44 <__aeabi_dsub>
100065b2:	1c03      	adds	r3, r0, #0
100065b4:	1c0a      	adds	r2, r1, #0
100065b6:	e7aa      	b.n	1000650e <atan+0x176>
100065b8:	4b43      	ldr	r3, [pc, #268]	; (100066c8 <atan+0x330>)
100065ba:	429e      	cmp	r6, r3
100065bc:	dc1a      	bgt.n	100065f4 <atan+0x25c>
100065be:	2200      	movs	r2, #0
100065c0:	4b42      	ldr	r3, [pc, #264]	; (100066cc <atan+0x334>)
100065c2:	f003 fbbf 	bl	10009d44 <__aeabi_dsub>
100065c6:	2200      	movs	r2, #0
100065c8:	1c06      	adds	r6, r0, #0
100065ca:	1c0f      	adds	r7, r1, #0
100065cc:	4b3f      	ldr	r3, [pc, #252]	; (100066cc <atan+0x334>)
100065ce:	1c20      	adds	r0, r4, #0
100065d0:	1c29      	adds	r1, r5, #0
100065d2:	f003 f91d 	bl	10009810 <__aeabi_dmul>
100065d6:	2200      	movs	r2, #0
100065d8:	4b37      	ldr	r3, [pc, #220]	; (100066b8 <atan+0x320>)
100065da:	f002 f9b3 	bl	10008944 <__aeabi_dadd>
100065de:	1c0b      	adds	r3, r1, #0
100065e0:	1c02      	adds	r2, r0, #0
100065e2:	1c39      	adds	r1, r7, #0
100065e4:	1c30      	adds	r0, r6, #0
100065e6:	f002 fcd5 	bl	10008f94 <__aeabi_ddiv>
100065ea:	2302      	movs	r3, #2
100065ec:	4680      	mov	r8, r0
100065ee:	4689      	mov	r9, r1
100065f0:	469b      	mov	fp, r3
100065f2:	e6f7      	b.n	100063e4 <atan+0x4c>
100065f4:	1c2b      	adds	r3, r5, #0
100065f6:	2000      	movs	r0, #0
100065f8:	4935      	ldr	r1, [pc, #212]	; (100066d0 <atan+0x338>)
100065fa:	1c22      	adds	r2, r4, #0
100065fc:	f002 fcca 	bl	10008f94 <__aeabi_ddiv>
10006600:	2303      	movs	r3, #3
10006602:	4680      	mov	r8, r0
10006604:	4689      	mov	r9, r1
10006606:	469b      	mov	fp, r3
10006608:	e6ec      	b.n	100063e4 <atan+0x4c>
1000660a:	2200      	movs	r2, #0
1000660c:	4b2a      	ldr	r3, [pc, #168]	; (100066b8 <atan+0x320>)
1000660e:	f003 fb99 	bl	10009d44 <__aeabi_dsub>
10006612:	2200      	movs	r2, #0
10006614:	1c06      	adds	r6, r0, #0
10006616:	1c0f      	adds	r7, r1, #0
10006618:	4b27      	ldr	r3, [pc, #156]	; (100066b8 <atan+0x320>)
1000661a:	1c20      	adds	r0, r4, #0
1000661c:	1c29      	adds	r1, r5, #0
1000661e:	f002 f991 	bl	10008944 <__aeabi_dadd>
10006622:	1c0b      	adds	r3, r1, #0
10006624:	1c02      	adds	r2, r0, #0
10006626:	1c39      	adds	r1, r7, #0
10006628:	1c30      	adds	r0, r6, #0
1000662a:	f002 fcb3 	bl	10008f94 <__aeabi_ddiv>
1000662e:	2301      	movs	r3, #1
10006630:	4680      	mov	r8, r0
10006632:	4689      	mov	r9, r1
10006634:	469b      	mov	fp, r3
10006636:	e6d5      	b.n	100063e4 <atan+0x4c>
10006638:	440fffff 	.word	0x440fffff
1000663c:	7ff00000 	.word	0x7ff00000
10006640:	54442d18 	.word	0x54442d18
10006644:	3ff921fb 	.word	0x3ff921fb
10006648:	3fdbffff 	.word	0x3fdbffff
1000664c:	3e1fffff 	.word	0x3e1fffff
10006650:	e322da11 	.word	0xe322da11
10006654:	3f90ad3a 	.word	0x3f90ad3a
10006658:	24760deb 	.word	0x24760deb
1000665c:	3fa97b4b 	.word	0x3fa97b4b
10006660:	a0d03d51 	.word	0xa0d03d51
10006664:	3fb10d66 	.word	0x3fb10d66
10006668:	c54c206e 	.word	0xc54c206e
1000666c:	3fb745cd 	.word	0x3fb745cd
10006670:	920083ff 	.word	0x920083ff
10006674:	3fc24924 	.word	0x3fc24924
10006678:	5555550d 	.word	0x5555550d
1000667c:	3fd55555 	.word	0x3fd55555
10006680:	2c6a6c2f 	.word	0x2c6a6c2f
10006684:	bfa2b444 	.word	0xbfa2b444
10006688:	52defd9a 	.word	0x52defd9a
1000668c:	3fadde2d 	.word	0x3fadde2d
10006690:	af749a6d 	.word	0xaf749a6d
10006694:	3fb3b0f2 	.word	0x3fb3b0f2
10006698:	fe231671 	.word	0xfe231671
1000669c:	3fbc71c6 	.word	0x3fbc71c6
100066a0:	9998ebc4 	.word	0x9998ebc4
100066a4:	3fc99999 	.word	0x3fc99999
100066a8:	1000ae20 	.word	0x1000ae20
100066ac:	1000ae00 	.word	0x1000ae00
100066b0:	8800759c 	.word	0x8800759c
100066b4:	7e37e43c 	.word	0x7e37e43c
100066b8:	3ff00000 	.word	0x3ff00000
100066bc:	3ff2ffff 	.word	0x3ff2ffff
100066c0:	3fe5ffff 	.word	0x3fe5ffff
100066c4:	bff921fb 	.word	0xbff921fb
100066c8:	40037fff 	.word	0x40037fff
100066cc:	3ff80000 	.word	0x3ff80000
100066d0:	bff00000 	.word	0xbff00000

100066d4 <fabs>:
100066d4:	0049      	lsls	r1, r1, #1
100066d6:	084b      	lsrs	r3, r1, #1
100066d8:	1c19      	adds	r1, r3, #0
100066da:	4770      	bx	lr

100066dc <tan>:
100066dc:	b530      	push	{r4, r5, lr}
100066de:	4a13      	ldr	r2, [pc, #76]	; (1000672c <tan+0x50>)
100066e0:	004b      	lsls	r3, r1, #1
100066e2:	b087      	sub	sp, #28
100066e4:	1c05      	adds	r5, r0, #0
100066e6:	1c0c      	adds	r4, r1, #0
100066e8:	085b      	lsrs	r3, r3, #1
100066ea:	4293      	cmp	r3, r2
100066ec:	dd17      	ble.n	1000671e <tan+0x42>
100066ee:	4a10      	ldr	r2, [pc, #64]	; (10006730 <tan+0x54>)
100066f0:	4293      	cmp	r3, r2
100066f2:	dd05      	ble.n	10006700 <tan+0x24>
100066f4:	1c2a      	adds	r2, r5, #0
100066f6:	1c23      	adds	r3, r4, #0
100066f8:	f003 fb24 	bl	10009d44 <__aeabi_dsub>
100066fc:	b007      	add	sp, #28
100066fe:	bd30      	pop	{r4, r5, pc}
10006700:	aa02      	add	r2, sp, #8
10006702:	f000 f817 	bl	10006734 <__ieee754_rem_pio2>
10006706:	9a04      	ldr	r2, [sp, #16]
10006708:	9b05      	ldr	r3, [sp, #20]
1000670a:	2101      	movs	r1, #1
1000670c:	4008      	ands	r0, r1
1000670e:	0040      	lsls	r0, r0, #1
10006710:	1a08      	subs	r0, r1, r0
10006712:	9000      	str	r0, [sp, #0]
10006714:	9802      	ldr	r0, [sp, #8]
10006716:	9903      	ldr	r1, [sp, #12]
10006718:	f000 fe6c 	bl	100073f4 <__kernel_tan>
1000671c:	e7ee      	b.n	100066fc <tan+0x20>
1000671e:	2301      	movs	r3, #1
10006720:	2200      	movs	r2, #0
10006722:	9300      	str	r3, [sp, #0]
10006724:	2300      	movs	r3, #0
10006726:	f000 fe65 	bl	100073f4 <__kernel_tan>
1000672a:	e7e7      	b.n	100066fc <tan+0x20>
1000672c:	3fe921fb 	.word	0x3fe921fb
10006730:	7fefffff 	.word	0x7fefffff

10006734 <__ieee754_rem_pio2>:
10006734:	b5f0      	push	{r4, r5, r6, r7, lr}
10006736:	4656      	mov	r6, sl
10006738:	465f      	mov	r7, fp
1000673a:	464d      	mov	r5, r9
1000673c:	b4e0      	push	{r5, r6, r7}
1000673e:	004b      	lsls	r3, r1, #1
10006740:	085e      	lsrs	r6, r3, #1
10006742:	4bd4      	ldr	r3, [pc, #848]	; (10006a94 <__ieee754_rem_pio2+0x360>)
10006744:	b090      	sub	sp, #64	; 0x40
10006746:	468a      	mov	sl, r1
10006748:	429e      	cmp	r6, r3
1000674a:	dc00      	bgt.n	1000674e <__ieee754_rem_pio2+0x1a>
1000674c:	e089      	b.n	10006862 <__ieee754_rem_pio2+0x12e>
1000674e:	4bd2      	ldr	r3, [pc, #840]	; (10006a98 <__ieee754_rem_pio2+0x364>)
10006750:	4691      	mov	r9, r2
10006752:	1c0c      	adds	r4, r1, #0
10006754:	1c05      	adds	r5, r0, #0
10006756:	429e      	cmp	r6, r3
10006758:	dc22      	bgt.n	100067a0 <__ieee754_rem_pio2+0x6c>
1000675a:	4ad0      	ldr	r2, [pc, #832]	; (10006a9c <__ieee754_rem_pio2+0x368>)
1000675c:	2c00      	cmp	r4, #0
1000675e:	dc00      	bgt.n	10006762 <__ieee754_rem_pio2+0x2e>
10006760:	e1be      	b.n	10006ae0 <__ieee754_rem_pio2+0x3ac>
10006762:	4bcf      	ldr	r3, [pc, #828]	; (10006aa0 <__ieee754_rem_pio2+0x36c>)
10006764:	f003 faee 	bl	10009d44 <__aeabi_dsub>
10006768:	4bcd      	ldr	r3, [pc, #820]	; (10006aa0 <__ieee754_rem_pio2+0x36c>)
1000676a:	1c04      	adds	r4, r0, #0
1000676c:	1c0d      	adds	r5, r1, #0
1000676e:	429e      	cmp	r6, r3
10006770:	d100      	bne.n	10006774 <__ieee754_rem_pio2+0x40>
10006772:	e090      	b.n	10006896 <__ieee754_rem_pio2+0x162>
10006774:	4acb      	ldr	r2, [pc, #812]	; (10006aa4 <__ieee754_rem_pio2+0x370>)
10006776:	4bcc      	ldr	r3, [pc, #816]	; (10006aa8 <__ieee754_rem_pio2+0x374>)
10006778:	f003 fae4 	bl	10009d44 <__aeabi_dsub>
1000677c:	1c02      	adds	r2, r0, #0
1000677e:	1c0b      	adds	r3, r1, #0
10006780:	4649      	mov	r1, r9
10006782:	1c20      	adds	r0, r4, #0
10006784:	600a      	str	r2, [r1, #0]
10006786:	604b      	str	r3, [r1, #4]
10006788:	1c29      	adds	r1, r5, #0
1000678a:	f003 fadb 	bl	10009d44 <__aeabi_dsub>
1000678e:	4bc6      	ldr	r3, [pc, #792]	; (10006aa8 <__ieee754_rem_pio2+0x374>)
10006790:	4ac4      	ldr	r2, [pc, #784]	; (10006aa4 <__ieee754_rem_pio2+0x370>)
10006792:	f003 fad7 	bl	10009d44 <__aeabi_dsub>
10006796:	464b      	mov	r3, r9
10006798:	6098      	str	r0, [r3, #8]
1000679a:	60d9      	str	r1, [r3, #12]
1000679c:	2001      	movs	r0, #1
1000679e:	e069      	b.n	10006874 <__ieee754_rem_pio2+0x140>
100067a0:	4bc2      	ldr	r3, [pc, #776]	; (10006aac <__ieee754_rem_pio2+0x378>)
100067a2:	429e      	cmp	r6, r3
100067a4:	dc00      	bgt.n	100067a8 <__ieee754_rem_pio2+0x74>
100067a6:	e093      	b.n	100068d0 <__ieee754_rem_pio2+0x19c>
100067a8:	4bc1      	ldr	r3, [pc, #772]	; (10006ab0 <__ieee754_rem_pio2+0x37c>)
100067aa:	429e      	cmp	r6, r3
100067ac:	dc68      	bgt.n	10006880 <__ieee754_rem_pio2+0x14c>
100067ae:	49c1      	ldr	r1, [pc, #772]	; (10006ab4 <__ieee754_rem_pio2+0x380>)
100067b0:	1532      	asrs	r2, r6, #20
100067b2:	468b      	mov	fp, r1
100067b4:	4493      	add	fp, r2
100067b6:	465b      	mov	r3, fp
100067b8:	051b      	lsls	r3, r3, #20
100067ba:	1af5      	subs	r5, r6, r3
100067bc:	1c29      	adds	r1, r5, #0
100067be:	1c04      	adds	r4, r0, #0
100067c0:	f003 fe3a 	bl	1000a438 <__aeabi_d2iz>
100067c4:	f003 fe6e 	bl	1000a4a4 <__aeabi_i2d>
100067c8:	1c02      	adds	r2, r0, #0
100067ca:	1c0b      	adds	r3, r1, #0
100067cc:	1c20      	adds	r0, r4, #0
100067ce:	1c29      	adds	r1, r5, #0
100067d0:	920a      	str	r2, [sp, #40]	; 0x28
100067d2:	930b      	str	r3, [sp, #44]	; 0x2c
100067d4:	f003 fab6 	bl	10009d44 <__aeabi_dsub>
100067d8:	2200      	movs	r2, #0
100067da:	4bb7      	ldr	r3, [pc, #732]	; (10006ab8 <__ieee754_rem_pio2+0x384>)
100067dc:	f003 f818 	bl	10009810 <__aeabi_dmul>
100067e0:	1c0f      	adds	r7, r1, #0
100067e2:	1c06      	adds	r6, r0, #0
100067e4:	f003 fe28 	bl	1000a438 <__aeabi_d2iz>
100067e8:	f003 fe5c 	bl	1000a4a4 <__aeabi_i2d>
100067ec:	1c04      	adds	r4, r0, #0
100067ee:	1c0d      	adds	r5, r1, #0
100067f0:	1c22      	adds	r2, r4, #0
100067f2:	1c2b      	adds	r3, r5, #0
100067f4:	1c30      	adds	r0, r6, #0
100067f6:	1c39      	adds	r1, r7, #0
100067f8:	940c      	str	r4, [sp, #48]	; 0x30
100067fa:	950d      	str	r5, [sp, #52]	; 0x34
100067fc:	f003 faa2 	bl	10009d44 <__aeabi_dsub>
10006800:	2200      	movs	r2, #0
10006802:	4bad      	ldr	r3, [pc, #692]	; (10006ab8 <__ieee754_rem_pio2+0x384>)
10006804:	f003 f804 	bl	10009810 <__aeabi_dmul>
10006808:	2200      	movs	r2, #0
1000680a:	2300      	movs	r3, #0
1000680c:	900e      	str	r0, [sp, #56]	; 0x38
1000680e:	910f      	str	r1, [sp, #60]	; 0x3c
10006810:	f001 f8f4 	bl	100079fc <__aeabi_dcmpeq>
10006814:	2800      	cmp	r0, #0
10006816:	d100      	bne.n	1000681a <__ieee754_rem_pio2+0xe6>
10006818:	e181      	b.n	10006b1e <__ieee754_rem_pio2+0x3ea>
1000681a:	2300      	movs	r3, #0
1000681c:	2200      	movs	r2, #0
1000681e:	1c20      	adds	r0, r4, #0
10006820:	1c29      	adds	r1, r5, #0
10006822:	f001 f8eb 	bl	100079fc <__aeabi_dcmpeq>
10006826:	2202      	movs	r2, #2
10006828:	1e43      	subs	r3, r0, #1
1000682a:	4198      	sbcs	r0, r3
1000682c:	1a13      	subs	r3, r2, r0
1000682e:	2202      	movs	r2, #2
10006830:	9200      	str	r2, [sp, #0]
10006832:	4aa2      	ldr	r2, [pc, #648]	; (10006abc <__ieee754_rem_pio2+0x388>)
10006834:	a80a      	add	r0, sp, #40	; 0x28
10006836:	9201      	str	r2, [sp, #4]
10006838:	4649      	mov	r1, r9
1000683a:	465a      	mov	r2, fp
1000683c:	f000 f992 	bl	10006b64 <__kernel_rem_pio2>
10006840:	4653      	mov	r3, sl
10006842:	2b00      	cmp	r3, #0
10006844:	da16      	bge.n	10006874 <__ieee754_rem_pio2+0x140>
10006846:	2280      	movs	r2, #128	; 0x80
10006848:	464b      	mov	r3, r9
1000684a:	0612      	lsls	r2, r2, #24
1000684c:	4694      	mov	ip, r2
1000684e:	464a      	mov	r2, r9
10006850:	685b      	ldr	r3, [r3, #4]
10006852:	4240      	negs	r0, r0
10006854:	4463      	add	r3, ip
10006856:	6053      	str	r3, [r2, #4]
10006858:	68d3      	ldr	r3, [r2, #12]
1000685a:	464a      	mov	r2, r9
1000685c:	4463      	add	r3, ip
1000685e:	60d3      	str	r3, [r2, #12]
10006860:	e008      	b.n	10006874 <__ieee754_rem_pio2+0x140>
10006862:	1c04      	adds	r4, r0, #0
10006864:	1c0d      	adds	r5, r1, #0
10006866:	2000      	movs	r0, #0
10006868:	2100      	movs	r1, #0
1000686a:	6090      	str	r0, [r2, #8]
1000686c:	60d1      	str	r1, [r2, #12]
1000686e:	2000      	movs	r0, #0
10006870:	6014      	str	r4, [r2, #0]
10006872:	6055      	str	r5, [r2, #4]
10006874:	b010      	add	sp, #64	; 0x40
10006876:	bc1c      	pop	{r2, r3, r4}
10006878:	4691      	mov	r9, r2
1000687a:	469a      	mov	sl, r3
1000687c:	46a3      	mov	fp, r4
1000687e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006880:	4653      	mov	r3, sl
10006882:	1c2a      	adds	r2, r5, #0
10006884:	f003 fa5e 	bl	10009d44 <__aeabi_dsub>
10006888:	464b      	mov	r3, r9
1000688a:	6098      	str	r0, [r3, #8]
1000688c:	60d9      	str	r1, [r3, #12]
1000688e:	6018      	str	r0, [r3, #0]
10006890:	6059      	str	r1, [r3, #4]
10006892:	2000      	movs	r0, #0
10006894:	e7ee      	b.n	10006874 <__ieee754_rem_pio2+0x140>
10006896:	22d3      	movs	r2, #211	; 0xd3
10006898:	4b83      	ldr	r3, [pc, #524]	; (10006aa8 <__ieee754_rem_pio2+0x374>)
1000689a:	0552      	lsls	r2, r2, #21
1000689c:	f003 fa52 	bl	10009d44 <__aeabi_dsub>
100068a0:	4a87      	ldr	r2, [pc, #540]	; (10006ac0 <__ieee754_rem_pio2+0x38c>)
100068a2:	4b88      	ldr	r3, [pc, #544]	; (10006ac4 <__ieee754_rem_pio2+0x390>)
100068a4:	1c04      	adds	r4, r0, #0
100068a6:	1c0d      	adds	r5, r1, #0
100068a8:	f003 fa4c 	bl	10009d44 <__aeabi_dsub>
100068ac:	1c02      	adds	r2, r0, #0
100068ae:	1c0b      	adds	r3, r1, #0
100068b0:	4649      	mov	r1, r9
100068b2:	1c20      	adds	r0, r4, #0
100068b4:	600a      	str	r2, [r1, #0]
100068b6:	604b      	str	r3, [r1, #4]
100068b8:	1c29      	adds	r1, r5, #0
100068ba:	f003 fa43 	bl	10009d44 <__aeabi_dsub>
100068be:	4b81      	ldr	r3, [pc, #516]	; (10006ac4 <__ieee754_rem_pio2+0x390>)
100068c0:	4a7f      	ldr	r2, [pc, #508]	; (10006ac0 <__ieee754_rem_pio2+0x38c>)
100068c2:	f003 fa3f 	bl	10009d44 <__aeabi_dsub>
100068c6:	464b      	mov	r3, r9
100068c8:	6098      	str	r0, [r3, #8]
100068ca:	60d9      	str	r1, [r3, #12]
100068cc:	2001      	movs	r0, #1
100068ce:	e7d1      	b.n	10006874 <__ieee754_rem_pio2+0x140>
100068d0:	f7ff ff00 	bl	100066d4 <fabs>
100068d4:	4a7c      	ldr	r2, [pc, #496]	; (10006ac8 <__ieee754_rem_pio2+0x394>)
100068d6:	4b7d      	ldr	r3, [pc, #500]	; (10006acc <__ieee754_rem_pio2+0x398>)
100068d8:	1c04      	adds	r4, r0, #0
100068da:	1c0d      	adds	r5, r1, #0
100068dc:	f002 ff98 	bl	10009810 <__aeabi_dmul>
100068e0:	2200      	movs	r2, #0
100068e2:	4b7b      	ldr	r3, [pc, #492]	; (10006ad0 <__ieee754_rem_pio2+0x39c>)
100068e4:	f002 f82e 	bl	10008944 <__aeabi_dadd>
100068e8:	f003 fda6 	bl	1000a438 <__aeabi_d2iz>
100068ec:	1c07      	adds	r7, r0, #0
100068ee:	f003 fdd9 	bl	1000a4a4 <__aeabi_i2d>
100068f2:	4a6a      	ldr	r2, [pc, #424]	; (10006a9c <__ieee754_rem_pio2+0x368>)
100068f4:	4b6a      	ldr	r3, [pc, #424]	; (10006aa0 <__ieee754_rem_pio2+0x36c>)
100068f6:	9004      	str	r0, [sp, #16]
100068f8:	9105      	str	r1, [sp, #20]
100068fa:	f002 ff89 	bl	10009810 <__aeabi_dmul>
100068fe:	1c02      	adds	r2, r0, #0
10006900:	1c0b      	adds	r3, r1, #0
10006902:	1c20      	adds	r0, r4, #0
10006904:	1c29      	adds	r1, r5, #0
10006906:	f003 fa1d 	bl	10009d44 <__aeabi_dsub>
1000690a:	4a66      	ldr	r2, [pc, #408]	; (10006aa4 <__ieee754_rem_pio2+0x370>)
1000690c:	9002      	str	r0, [sp, #8]
1000690e:	9103      	str	r1, [sp, #12]
10006910:	9804      	ldr	r0, [sp, #16]
10006912:	9905      	ldr	r1, [sp, #20]
10006914:	4b64      	ldr	r3, [pc, #400]	; (10006aa8 <__ieee754_rem_pio2+0x374>)
10006916:	f002 ff7b 	bl	10009810 <__aeabi_dmul>
1000691a:	9006      	str	r0, [sp, #24]
1000691c:	9107      	str	r1, [sp, #28]
1000691e:	9802      	ldr	r0, [sp, #8]
10006920:	9903      	ldr	r1, [sp, #12]
10006922:	2f1f      	cmp	r7, #31
10006924:	dc33      	bgt.n	1000698e <__ieee754_rem_pio2+0x25a>
10006926:	1e7b      	subs	r3, r7, #1
10006928:	4a6a      	ldr	r2, [pc, #424]	; (10006ad4 <__ieee754_rem_pio2+0x3a0>)
1000692a:	009b      	lsls	r3, r3, #2
1000692c:	589b      	ldr	r3, [r3, r2]
1000692e:	42b3      	cmp	r3, r6
10006930:	d02d      	beq.n	1000698e <__ieee754_rem_pio2+0x25a>
10006932:	9a06      	ldr	r2, [sp, #24]
10006934:	9b07      	ldr	r3, [sp, #28]
10006936:	f003 fa05 	bl	10009d44 <__aeabi_dsub>
1000693a:	1c0b      	adds	r3, r1, #0
1000693c:	1c0c      	adds	r4, r1, #0
1000693e:	1c02      	adds	r2, r0, #0
10006940:	4649      	mov	r1, r9
10006942:	1c05      	adds	r5, r0, #0
10006944:	600a      	str	r2, [r1, #0]
10006946:	604b      	str	r3, [r1, #4]
10006948:	9802      	ldr	r0, [sp, #8]
1000694a:	9903      	ldr	r1, [sp, #12]
1000694c:	1c2a      	adds	r2, r5, #0
1000694e:	1c23      	adds	r3, r4, #0
10006950:	f003 f9f8 	bl	10009d44 <__aeabi_dsub>
10006954:	9a06      	ldr	r2, [sp, #24]
10006956:	9b07      	ldr	r3, [sp, #28]
10006958:	f003 f9f4 	bl	10009d44 <__aeabi_dsub>
1000695c:	1c06      	adds	r6, r0, #0
1000695e:	1c0b      	adds	r3, r1, #0
10006960:	4648      	mov	r0, r9
10006962:	1c32      	adds	r2, r6, #0
10006964:	6082      	str	r2, [r0, #8]
10006966:	60c3      	str	r3, [r0, #12]
10006968:	4653      	mov	r3, sl
1000696a:	1c38      	adds	r0, r7, #0
1000696c:	2b00      	cmp	r3, #0
1000696e:	db00      	blt.n	10006972 <__ieee754_rem_pio2+0x23e>
10006970:	e780      	b.n	10006874 <__ieee754_rem_pio2+0x140>
10006972:	464b      	mov	r3, r9
10006974:	601d      	str	r5, [r3, #0]
10006976:	2380      	movs	r3, #128	; 0x80
10006978:	061b      	lsls	r3, r3, #24
1000697a:	469c      	mov	ip, r3
1000697c:	464b      	mov	r3, r9
1000697e:	4464      	add	r4, ip
10006980:	605c      	str	r4, [r3, #4]
10006982:	609e      	str	r6, [r3, #8]
10006984:	464b      	mov	r3, r9
10006986:	4461      	add	r1, ip
10006988:	60d9      	str	r1, [r3, #12]
1000698a:	4278      	negs	r0, r7
1000698c:	e772      	b.n	10006874 <__ieee754_rem_pio2+0x140>
1000698e:	9a06      	ldr	r2, [sp, #24]
10006990:	9b07      	ldr	r3, [sp, #28]
10006992:	f003 f9d7 	bl	10009d44 <__aeabi_dsub>
10006996:	1c0b      	adds	r3, r1, #0
10006998:	1c0c      	adds	r4, r1, #0
1000699a:	1c02      	adds	r2, r0, #0
1000699c:	4649      	mov	r1, r9
1000699e:	600a      	str	r2, [r1, #0]
100069a0:	604b      	str	r3, [r1, #4]
100069a2:	0063      	lsls	r3, r4, #1
100069a4:	1536      	asrs	r6, r6, #20
100069a6:	0d5b      	lsrs	r3, r3, #21
100069a8:	1c05      	adds	r5, r0, #0
100069aa:	1af3      	subs	r3, r6, r3
100069ac:	2b10      	cmp	r3, #16
100069ae:	ddcb      	ble.n	10006948 <__ieee754_rem_pio2+0x214>
100069b0:	9804      	ldr	r0, [sp, #16]
100069b2:	9905      	ldr	r1, [sp, #20]
100069b4:	22d3      	movs	r2, #211	; 0xd3
100069b6:	4b3c      	ldr	r3, [pc, #240]	; (10006aa8 <__ieee754_rem_pio2+0x374>)
100069b8:	0552      	lsls	r2, r2, #21
100069ba:	f002 ff29 	bl	10009810 <__aeabi_dmul>
100069be:	1c04      	adds	r4, r0, #0
100069c0:	1c0d      	adds	r5, r1, #0
100069c2:	9802      	ldr	r0, [sp, #8]
100069c4:	9903      	ldr	r1, [sp, #12]
100069c6:	1c22      	adds	r2, r4, #0
100069c8:	1c2b      	adds	r3, r5, #0
100069ca:	f003 f9bb 	bl	10009d44 <__aeabi_dsub>
100069ce:	1c02      	adds	r2, r0, #0
100069d0:	1c0b      	adds	r3, r1, #0
100069d2:	9802      	ldr	r0, [sp, #8]
100069d4:	9903      	ldr	r1, [sp, #12]
100069d6:	9208      	str	r2, [sp, #32]
100069d8:	9309      	str	r3, [sp, #36]	; 0x24
100069da:	f003 f9b3 	bl	10009d44 <__aeabi_dsub>
100069de:	1c22      	adds	r2, r4, #0
100069e0:	1c2b      	adds	r3, r5, #0
100069e2:	f003 f9af 	bl	10009d44 <__aeabi_dsub>
100069e6:	1c04      	adds	r4, r0, #0
100069e8:	1c0d      	adds	r5, r1, #0
100069ea:	9804      	ldr	r0, [sp, #16]
100069ec:	9905      	ldr	r1, [sp, #20]
100069ee:	4a34      	ldr	r2, [pc, #208]	; (10006ac0 <__ieee754_rem_pio2+0x38c>)
100069f0:	4b34      	ldr	r3, [pc, #208]	; (10006ac4 <__ieee754_rem_pio2+0x390>)
100069f2:	f002 ff0d 	bl	10009810 <__aeabi_dmul>
100069f6:	1c22      	adds	r2, r4, #0
100069f8:	1c2b      	adds	r3, r5, #0
100069fa:	f003 f9a3 	bl	10009d44 <__aeabi_dsub>
100069fe:	1c03      	adds	r3, r0, #0
10006a00:	1c0c      	adds	r4, r1, #0
10006a02:	9808      	ldr	r0, [sp, #32]
10006a04:	9909      	ldr	r1, [sp, #36]	; 0x24
10006a06:	9306      	str	r3, [sp, #24]
10006a08:	9407      	str	r4, [sp, #28]
10006a0a:	1c1a      	adds	r2, r3, #0
10006a0c:	1c23      	adds	r3, r4, #0
10006a0e:	f003 f999 	bl	10009d44 <__aeabi_dsub>
10006a12:	1c02      	adds	r2, r0, #0
10006a14:	1c0b      	adds	r3, r1, #0
10006a16:	1c05      	adds	r5, r0, #0
10006a18:	4648      	mov	r0, r9
10006a1a:	6002      	str	r2, [r0, #0]
10006a1c:	6043      	str	r3, [r0, #4]
10006a1e:	004b      	lsls	r3, r1, #1
10006a20:	0d5b      	lsrs	r3, r3, #21
10006a22:	1c0c      	adds	r4, r1, #0
10006a24:	9908      	ldr	r1, [sp, #32]
10006a26:	9a09      	ldr	r2, [sp, #36]	; 0x24
10006a28:	1af3      	subs	r3, r6, r3
10006a2a:	9102      	str	r1, [sp, #8]
10006a2c:	9203      	str	r2, [sp, #12]
10006a2e:	2b31      	cmp	r3, #49	; 0x31
10006a30:	dd8a      	ble.n	10006948 <__ieee754_rem_pio2+0x214>
10006a32:	9804      	ldr	r0, [sp, #16]
10006a34:	9905      	ldr	r1, [sp, #20]
10006a36:	22b8      	movs	r2, #184	; 0xb8
10006a38:	4b22      	ldr	r3, [pc, #136]	; (10006ac4 <__ieee754_rem_pio2+0x390>)
10006a3a:	0592      	lsls	r2, r2, #22
10006a3c:	f002 fee8 	bl	10009810 <__aeabi_dmul>
10006a40:	1c04      	adds	r4, r0, #0
10006a42:	1c0d      	adds	r5, r1, #0
10006a44:	9802      	ldr	r0, [sp, #8]
10006a46:	9903      	ldr	r1, [sp, #12]
10006a48:	1c22      	adds	r2, r4, #0
10006a4a:	1c2b      	adds	r3, r5, #0
10006a4c:	f003 f97a 	bl	10009d44 <__aeabi_dsub>
10006a50:	1c02      	adds	r2, r0, #0
10006a52:	1c0b      	adds	r3, r1, #0
10006a54:	9808      	ldr	r0, [sp, #32]
10006a56:	9909      	ldr	r1, [sp, #36]	; 0x24
10006a58:	9202      	str	r2, [sp, #8]
10006a5a:	9303      	str	r3, [sp, #12]
10006a5c:	f003 f972 	bl	10009d44 <__aeabi_dsub>
10006a60:	1c22      	adds	r2, r4, #0
10006a62:	1c2b      	adds	r3, r5, #0
10006a64:	f003 f96e 	bl	10009d44 <__aeabi_dsub>
10006a68:	1c04      	adds	r4, r0, #0
10006a6a:	1c0d      	adds	r5, r1, #0
10006a6c:	9804      	ldr	r0, [sp, #16]
10006a6e:	9905      	ldr	r1, [sp, #20]
10006a70:	4a19      	ldr	r2, [pc, #100]	; (10006ad8 <__ieee754_rem_pio2+0x3a4>)
10006a72:	4b1a      	ldr	r3, [pc, #104]	; (10006adc <__ieee754_rem_pio2+0x3a8>)
10006a74:	f002 fecc 	bl	10009810 <__aeabi_dmul>
10006a78:	1c22      	adds	r2, r4, #0
10006a7a:	1c2b      	adds	r3, r5, #0
10006a7c:	f003 f962 	bl	10009d44 <__aeabi_dsub>
10006a80:	1c03      	adds	r3, r0, #0
10006a82:	1c0c      	adds	r4, r1, #0
10006a84:	9802      	ldr	r0, [sp, #8]
10006a86:	9903      	ldr	r1, [sp, #12]
10006a88:	9306      	str	r3, [sp, #24]
10006a8a:	9407      	str	r4, [sp, #28]
10006a8c:	1c1a      	adds	r2, r3, #0
10006a8e:	1c23      	adds	r3, r4, #0
10006a90:	e751      	b.n	10006936 <__ieee754_rem_pio2+0x202>
10006a92:	46c0      	nop			; (mov r8, r8)
10006a94:	3fe921fb 	.word	0x3fe921fb
10006a98:	4002d97b 	.word	0x4002d97b
10006a9c:	54400000 	.word	0x54400000
10006aa0:	3ff921fb 	.word	0x3ff921fb
10006aa4:	1a626331 	.word	0x1a626331
10006aa8:	3dd0b461 	.word	0x3dd0b461
10006aac:	413921fb 	.word	0x413921fb
10006ab0:	7fefffff 	.word	0x7fefffff
10006ab4:	fffffbea 	.word	0xfffffbea
10006ab8:	41700000 	.word	0x41700000
10006abc:	1000aec0 	.word	0x1000aec0
10006ac0:	2e037073 	.word	0x2e037073
10006ac4:	3ba3198a 	.word	0x3ba3198a
10006ac8:	6dc9c883 	.word	0x6dc9c883
10006acc:	3fe45f30 	.word	0x3fe45f30
10006ad0:	3fe00000 	.word	0x3fe00000
10006ad4:	1000ae40 	.word	0x1000ae40
10006ad8:	252049c1 	.word	0x252049c1
10006adc:	397b839a 	.word	0x397b839a
10006ae0:	4b1b      	ldr	r3, [pc, #108]	; (10006b50 <__ieee754_rem_pio2+0x41c>)
10006ae2:	f001 ff2f 	bl	10008944 <__aeabi_dadd>
10006ae6:	4b1a      	ldr	r3, [pc, #104]	; (10006b50 <__ieee754_rem_pio2+0x41c>)
10006ae8:	1c04      	adds	r4, r0, #0
10006aea:	1c0d      	adds	r5, r1, #0
10006aec:	429e      	cmp	r6, r3
10006aee:	d018      	beq.n	10006b22 <__ieee754_rem_pio2+0x3ee>
10006af0:	4a18      	ldr	r2, [pc, #96]	; (10006b54 <__ieee754_rem_pio2+0x420>)
10006af2:	4b19      	ldr	r3, [pc, #100]	; (10006b58 <__ieee754_rem_pio2+0x424>)
10006af4:	f001 ff26 	bl	10008944 <__aeabi_dadd>
10006af8:	1c02      	adds	r2, r0, #0
10006afa:	1c0b      	adds	r3, r1, #0
10006afc:	4649      	mov	r1, r9
10006afe:	1c20      	adds	r0, r4, #0
10006b00:	600a      	str	r2, [r1, #0]
10006b02:	604b      	str	r3, [r1, #4]
10006b04:	1c29      	adds	r1, r5, #0
10006b06:	f003 f91d 	bl	10009d44 <__aeabi_dsub>
10006b0a:	4a12      	ldr	r2, [pc, #72]	; (10006b54 <__ieee754_rem_pio2+0x420>)
10006b0c:	4b12      	ldr	r3, [pc, #72]	; (10006b58 <__ieee754_rem_pio2+0x424>)
10006b0e:	f001 ff19 	bl	10008944 <__aeabi_dadd>
10006b12:	464b      	mov	r3, r9
10006b14:	6098      	str	r0, [r3, #8]
10006b16:	60d9      	str	r1, [r3, #12]
10006b18:	2001      	movs	r0, #1
10006b1a:	4240      	negs	r0, r0
10006b1c:	e6aa      	b.n	10006874 <__ieee754_rem_pio2+0x140>
10006b1e:	2303      	movs	r3, #3
10006b20:	e685      	b.n	1000682e <__ieee754_rem_pio2+0xfa>
10006b22:	22d3      	movs	r2, #211	; 0xd3
10006b24:	4b0c      	ldr	r3, [pc, #48]	; (10006b58 <__ieee754_rem_pio2+0x424>)
10006b26:	0552      	lsls	r2, r2, #21
10006b28:	f001 ff0c 	bl	10008944 <__aeabi_dadd>
10006b2c:	4a0b      	ldr	r2, [pc, #44]	; (10006b5c <__ieee754_rem_pio2+0x428>)
10006b2e:	4b0c      	ldr	r3, [pc, #48]	; (10006b60 <__ieee754_rem_pio2+0x42c>)
10006b30:	1c04      	adds	r4, r0, #0
10006b32:	1c0d      	adds	r5, r1, #0
10006b34:	f001 ff06 	bl	10008944 <__aeabi_dadd>
10006b38:	1c02      	adds	r2, r0, #0
10006b3a:	1c0b      	adds	r3, r1, #0
10006b3c:	4649      	mov	r1, r9
10006b3e:	1c20      	adds	r0, r4, #0
10006b40:	600a      	str	r2, [r1, #0]
10006b42:	604b      	str	r3, [r1, #4]
10006b44:	1c29      	adds	r1, r5, #0
10006b46:	f003 f8fd 	bl	10009d44 <__aeabi_dsub>
10006b4a:	4a04      	ldr	r2, [pc, #16]	; (10006b5c <__ieee754_rem_pio2+0x428>)
10006b4c:	4b04      	ldr	r3, [pc, #16]	; (10006b60 <__ieee754_rem_pio2+0x42c>)
10006b4e:	e7de      	b.n	10006b0e <__ieee754_rem_pio2+0x3da>
10006b50:	3ff921fb 	.word	0x3ff921fb
10006b54:	1a626331 	.word	0x1a626331
10006b58:	3dd0b461 	.word	0x3dd0b461
10006b5c:	2e037073 	.word	0x2e037073
10006b60:	3ba3198a 	.word	0x3ba3198a

10006b64 <__kernel_rem_pio2>:
10006b64:	b5f0      	push	{r4, r5, r6, r7, lr}
10006b66:	4656      	mov	r6, sl
10006b68:	464d      	mov	r5, r9
10006b6a:	4644      	mov	r4, r8
10006b6c:	465f      	mov	r7, fp
10006b6e:	b4f0      	push	{r4, r5, r6, r7}
10006b70:	4c8e      	ldr	r4, [pc, #568]	; (10006dac <__kernel_rem_pio2+0x248>)
10006b72:	44a5      	add	sp, r4
10006b74:	9108      	str	r1, [sp, #32]
10006b76:	1c19      	adds	r1, r3, #0
10006b78:	1c14      	adds	r4, r2, #0
10006b7a:	9aa6      	ldr	r2, [sp, #664]	; 0x298
10006b7c:	9309      	str	r3, [sp, #36]	; 0x24
10006b7e:	4b8c      	ldr	r3, [pc, #560]	; (10006db0 <__kernel_rem_pio2+0x24c>)
10006b80:	0092      	lsls	r2, r2, #2
10006b82:	58d2      	ldr	r2, [r2, r3]
10006b84:	1c0b      	adds	r3, r1, #0
10006b86:	9002      	str	r0, [sp, #8]
10006b88:	3b01      	subs	r3, #1
10006b8a:	1ee0      	subs	r0, r4, #3
10006b8c:	2118      	movs	r1, #24
10006b8e:	1c1d      	adds	r5, r3, #0
10006b90:	1c16      	adds	r6, r2, #0
10006b92:	9207      	str	r2, [sp, #28]
10006b94:	9300      	str	r3, [sp, #0]
10006b96:	f7fb fd67 	bl	10002668 <__aeabi_idiv>
10006b9a:	43c3      	mvns	r3, r0
10006b9c:	1c02      	adds	r2, r0, #0
10006b9e:	17db      	asrs	r3, r3, #31
10006ba0:	401a      	ands	r2, r3
10006ba2:	43d3      	mvns	r3, r2
10006ba4:	1c11      	adds	r1, r2, #0
10006ba6:	920c      	str	r2, [sp, #48]	; 0x30
10006ba8:	005a      	lsls	r2, r3, #1
10006baa:	18d3      	adds	r3, r2, r3
10006bac:	00db      	lsls	r3, r3, #3
10006bae:	191b      	adds	r3, r3, r4
10006bb0:	9304      	str	r3, [sp, #16]
10006bb2:	1b4c      	subs	r4, r1, r5
10006bb4:	19ae      	adds	r6, r5, r6
10006bb6:	d418      	bmi.n	10006bea <__kernel_rem_pio2+0x86>
10006bb8:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
10006bba:	00a5      	lsls	r5, r4, #2
10006bbc:	469c      	mov	ip, r3
10006bbe:	19a6      	adds	r6, r4, r6
10006bc0:	af24      	add	r7, sp, #144	; 0x90
10006bc2:	4465      	add	r5, ip
10006bc4:	3601      	adds	r6, #1
10006bc6:	e007      	b.n	10006bd8 <__kernel_rem_pio2+0x74>
10006bc8:	6828      	ldr	r0, [r5, #0]
10006bca:	f003 fc6b 	bl	1000a4a4 <__aeabi_i2d>
10006bce:	3401      	adds	r4, #1
10006bd0:	c703      	stmia	r7!, {r0, r1}
10006bd2:	3504      	adds	r5, #4
10006bd4:	42b4      	cmp	r4, r6
10006bd6:	d008      	beq.n	10006bea <__kernel_rem_pio2+0x86>
10006bd8:	2c00      	cmp	r4, #0
10006bda:	daf5      	bge.n	10006bc8 <__kernel_rem_pio2+0x64>
10006bdc:	2000      	movs	r0, #0
10006bde:	2100      	movs	r1, #0
10006be0:	3401      	adds	r4, #1
10006be2:	c703      	stmia	r7!, {r0, r1}
10006be4:	3504      	adds	r5, #4
10006be6:	42b4      	cmp	r4, r6
10006be8:	d1f6      	bne.n	10006bd8 <__kernel_rem_pio2+0x74>
10006bea:	9b07      	ldr	r3, [sp, #28]
10006bec:	2b00      	cmp	r3, #0
10006bee:	da01      	bge.n	10006bf4 <__kernel_rem_pio2+0x90>
10006bf0:	f000 fbec 	bl	100073cc <__kernel_rem_pio2+0x868>
10006bf4:	2200      	movs	r2, #0
10006bf6:	9b07      	ldr	r3, [sp, #28]
10006bf8:	4691      	mov	r9, r2
10006bfa:	3301      	adds	r3, #1
10006bfc:	00db      	lsls	r3, r3, #3
10006bfe:	469a      	mov	sl, r3
10006c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
10006c02:	aa74      	add	r2, sp, #464	; 0x1d0
10006c04:	00db      	lsls	r3, r3, #3
10006c06:	9206      	str	r2, [sp, #24]
10006c08:	2208      	movs	r2, #8
10006c0a:	469c      	mov	ip, r3
10006c0c:	4252      	negs	r2, r2
10006c0e:	4462      	add	r2, ip
10006c10:	4693      	mov	fp, r2
10006c12:	9303      	str	r3, [sp, #12]
10006c14:	9b00      	ldr	r3, [sp, #0]
10006c16:	2b00      	cmp	r3, #0
10006c18:	da00      	bge.n	10006c1c <__kernel_rem_pio2+0xb8>
10006c1a:	e290      	b.n	1000713e <__kernel_rem_pio2+0x5da>
10006c1c:	ab24      	add	r3, sp, #144	; 0x90
10006c1e:	469c      	mov	ip, r3
10006c20:	465c      	mov	r4, fp
10006c22:	464b      	mov	r3, r9
10006c24:	46e0      	mov	r8, ip
10006c26:	2600      	movs	r6, #0
10006c28:	2700      	movs	r7, #0
10006c2a:	444c      	add	r4, r9
10006c2c:	3b08      	subs	r3, #8
10006c2e:	9d02      	ldr	r5, [sp, #8]
10006c30:	4464      	add	r4, ip
10006c32:	4498      	add	r8, r3
10006c34:	6822      	ldr	r2, [r4, #0]
10006c36:	6863      	ldr	r3, [r4, #4]
10006c38:	cd03      	ldmia	r5!, {r0, r1}
10006c3a:	f002 fde9 	bl	10009810 <__aeabi_dmul>
10006c3e:	1c02      	adds	r2, r0, #0
10006c40:	1c0b      	adds	r3, r1, #0
10006c42:	1c30      	adds	r0, r6, #0
10006c44:	1c39      	adds	r1, r7, #0
10006c46:	f001 fe7d 	bl	10008944 <__aeabi_dadd>
10006c4a:	3c08      	subs	r4, #8
10006c4c:	1c06      	adds	r6, r0, #0
10006c4e:	1c0f      	adds	r7, r1, #0
10006c50:	4544      	cmp	r4, r8
10006c52:	d1ef      	bne.n	10006c34 <__kernel_rem_pio2+0xd0>
10006c54:	9b06      	ldr	r3, [sp, #24]
10006c56:	444b      	add	r3, r9
10006c58:	601e      	str	r6, [r3, #0]
10006c5a:	605f      	str	r7, [r3, #4]
10006c5c:	2308      	movs	r3, #8
10006c5e:	469c      	mov	ip, r3
10006c60:	44e1      	add	r9, ip
10006c62:	45d1      	cmp	r9, sl
10006c64:	d1d6      	bne.n	10006c14 <__kernel_rem_pio2+0xb0>
10006c66:	9a07      	ldr	r2, [sp, #28]
10006c68:	4952      	ldr	r1, [pc, #328]	; (10006db4 <__kernel_rem_pio2+0x250>)
10006c6a:	1c13      	adds	r3, r2, #0
10006c6c:	468c      	mov	ip, r1
10006c6e:	4463      	add	r3, ip
10006c70:	009b      	lsls	r3, r3, #2
10006c72:	a810      	add	r0, sp, #64	; 0x40
10006c74:	1c19      	adds	r1, r3, #0
10006c76:	4684      	mov	ip, r0
10006c78:	4691      	mov	r9, r2
10006c7a:	3304      	adds	r3, #4
10006c7c:	4461      	add	r1, ip
10006c7e:	4463      	add	r3, ip
10006c80:	910b      	str	r1, [sp, #44]	; 0x2c
10006c82:	930d      	str	r3, [sp, #52]	; 0x34
10006c84:	464b      	mov	r3, r9
10006c86:	00db      	lsls	r3, r3, #3
10006c88:	1c1a      	adds	r2, r3, #0
10006c8a:	9906      	ldr	r1, [sp, #24]
10006c8c:	930a      	str	r3, [sp, #40]	; 0x28
10006c8e:	4694      	mov	ip, r2
10006c90:	1c0b      	adds	r3, r1, #0
10006c92:	4463      	add	r3, ip
10006c94:	681e      	ldr	r6, [r3, #0]
10006c96:	685f      	ldr	r7, [r3, #4]
10006c98:	464b      	mov	r3, r9
10006c9a:	2b00      	cmp	r3, #0
10006c9c:	dd32      	ble.n	10006d04 <__kernel_rem_pio2+0x1a0>
10006c9e:	4688      	mov	r8, r1
10006ca0:	ab10      	add	r3, sp, #64	; 0x40
10006ca2:	469a      	mov	sl, r3
10006ca4:	4b44      	ldr	r3, [pc, #272]	; (10006db8 <__kernel_rem_pio2+0x254>)
10006ca6:	444b      	add	r3, r9
10006ca8:	00db      	lsls	r3, r3, #3
10006caa:	4498      	add	r8, r3
10006cac:	ab72      	add	r3, sp, #456	; 0x1c8
10006cae:	469b      	mov	fp, r3
10006cb0:	2200      	movs	r2, #0
10006cb2:	4b42      	ldr	r3, [pc, #264]	; (10006dbc <__kernel_rem_pio2+0x258>)
10006cb4:	1c30      	adds	r0, r6, #0
10006cb6:	1c39      	adds	r1, r7, #0
10006cb8:	f002 fdaa 	bl	10009810 <__aeabi_dmul>
10006cbc:	f003 fbbc 	bl	1000a438 <__aeabi_d2iz>
10006cc0:	f003 fbf0 	bl	1000a4a4 <__aeabi_i2d>
10006cc4:	2200      	movs	r2, #0
10006cc6:	4b3e      	ldr	r3, [pc, #248]	; (10006dc0 <__kernel_rem_pio2+0x25c>)
10006cc8:	1c04      	adds	r4, r0, #0
10006cca:	1c0d      	adds	r5, r1, #0
10006ccc:	f002 fda0 	bl	10009810 <__aeabi_dmul>
10006cd0:	1c02      	adds	r2, r0, #0
10006cd2:	1c0b      	adds	r3, r1, #0
10006cd4:	1c30      	adds	r0, r6, #0
10006cd6:	1c39      	adds	r1, r7, #0
10006cd8:	f003 f834 	bl	10009d44 <__aeabi_dsub>
10006cdc:	f003 fbac 	bl	1000a438 <__aeabi_d2iz>
10006ce0:	4653      	mov	r3, sl
10006ce2:	c301      	stmia	r3!, {r0}
10006ce4:	469a      	mov	sl, r3
10006ce6:	4643      	mov	r3, r8
10006ce8:	1c20      	adds	r0, r4, #0
10006cea:	681a      	ldr	r2, [r3, #0]
10006cec:	685b      	ldr	r3, [r3, #4]
10006cee:	1c29      	adds	r1, r5, #0
10006cf0:	f001 fe28 	bl	10008944 <__aeabi_dadd>
10006cf4:	2308      	movs	r3, #8
10006cf6:	425b      	negs	r3, r3
10006cf8:	469c      	mov	ip, r3
10006cfa:	44e0      	add	r8, ip
10006cfc:	1c06      	adds	r6, r0, #0
10006cfe:	1c0f      	adds	r7, r1, #0
10006d00:	45d8      	cmp	r8, fp
10006d02:	d1d5      	bne.n	10006cb0 <__kernel_rem_pio2+0x14c>
10006d04:	9b04      	ldr	r3, [sp, #16]
10006d06:	1c30      	adds	r0, r6, #0
10006d08:	1c1a      	adds	r2, r3, #0
10006d0a:	1c39      	adds	r1, r7, #0
10006d0c:	4698      	mov	r8, r3
10006d0e:	f000 fde1 	bl	100078d4 <scalbn>
10006d12:	23ff      	movs	r3, #255	; 0xff
10006d14:	2200      	movs	r2, #0
10006d16:	059b      	lsls	r3, r3, #22
10006d18:	1c04      	adds	r4, r0, #0
10006d1a:	1c0d      	adds	r5, r1, #0
10006d1c:	f002 fd78 	bl	10009810 <__aeabi_dmul>
10006d20:	f000 fd32 	bl	10007788 <floor>
10006d24:	2200      	movs	r2, #0
10006d26:	4b27      	ldr	r3, [pc, #156]	; (10006dc4 <__kernel_rem_pio2+0x260>)
10006d28:	f002 fd72 	bl	10009810 <__aeabi_dmul>
10006d2c:	1c02      	adds	r2, r0, #0
10006d2e:	1c0b      	adds	r3, r1, #0
10006d30:	1c20      	adds	r0, r4, #0
10006d32:	1c29      	adds	r1, r5, #0
10006d34:	f003 f806 	bl	10009d44 <__aeabi_dsub>
10006d38:	1c0d      	adds	r5, r1, #0
10006d3a:	1c04      	adds	r4, r0, #0
10006d3c:	f003 fb7c 	bl	1000a438 <__aeabi_d2iz>
10006d40:	4682      	mov	sl, r0
10006d42:	f003 fbaf 	bl	1000a4a4 <__aeabi_i2d>
10006d46:	1c02      	adds	r2, r0, #0
10006d48:	1c0b      	adds	r3, r1, #0
10006d4a:	1c20      	adds	r0, r4, #0
10006d4c:	1c29      	adds	r1, r5, #0
10006d4e:	f002 fff9 	bl	10009d44 <__aeabi_dsub>
10006d52:	1c06      	adds	r6, r0, #0
10006d54:	4640      	mov	r0, r8
10006d56:	1c0f      	adds	r7, r1, #0
10006d58:	2800      	cmp	r0, #0
10006d5a:	dc00      	bgt.n	10006d5e <__kernel_rem_pio2+0x1fa>
10006d5c:	e1cf      	b.n	100070fe <__kernel_rem_pio2+0x59a>
10006d5e:	464b      	mov	r3, r9
10006d60:	1e5a      	subs	r2, r3, #1
10006d62:	0092      	lsls	r2, r2, #2
10006d64:	ab10      	add	r3, sp, #64	; 0x40
10006d66:	589b      	ldr	r3, [r3, r2]
10006d68:	2518      	movs	r5, #24
10006d6a:	1c19      	adds	r1, r3, #0
10006d6c:	1a2d      	subs	r5, r5, r0
10006d6e:	4129      	asrs	r1, r5
10006d70:	448a      	add	sl, r1
10006d72:	40a9      	lsls	r1, r5
10006d74:	2517      	movs	r5, #23
10006d76:	1a5b      	subs	r3, r3, r1
10006d78:	1a2d      	subs	r5, r5, r0
10006d7a:	a910      	add	r1, sp, #64	; 0x40
10006d7c:	508b      	str	r3, [r1, r2]
10006d7e:	412b      	asrs	r3, r5
10006d80:	9305      	str	r3, [sp, #20]
10006d82:	9b05      	ldr	r3, [sp, #20]
10006d84:	2b00      	cmp	r3, #0
10006d86:	dd4c      	ble.n	10006e22 <__kernel_rem_pio2+0x2be>
10006d88:	2301      	movs	r3, #1
10006d8a:	469c      	mov	ip, r3
10006d8c:	464b      	mov	r3, r9
10006d8e:	44e2      	add	sl, ip
10006d90:	2b00      	cmp	r3, #0
10006d92:	dc00      	bgt.n	10006d96 <__kernel_rem_pio2+0x232>
10006d94:	e318      	b.n	100073c8 <__kernel_rem_pio2+0x864>
10006d96:	2580      	movs	r5, #128	; 0x80
10006d98:	960e      	str	r6, [sp, #56]	; 0x38
10006d9a:	970f      	str	r7, [sp, #60]	; 0x3c
10006d9c:	ab10      	add	r3, sp, #64	; 0x40
10006d9e:	2100      	movs	r1, #0
10006da0:	2400      	movs	r4, #0
10006da2:	4809      	ldr	r0, [pc, #36]	; (10006dc8 <__kernel_rem_pio2+0x264>)
10006da4:	046d      	lsls	r5, r5, #17
10006da6:	464e      	mov	r6, r9
10006da8:	e019      	b.n	10006dde <__kernel_rem_pio2+0x27a>
10006daa:	46c0      	nop			; (mov r8, r8)
10006dac:	fffffd8c 	.word	0xfffffd8c
10006db0:	1000afc8 	.word	0x1000afc8
10006db4:	3ffffffe 	.word	0x3ffffffe
10006db8:	1fffffff 	.word	0x1fffffff
10006dbc:	3e700000 	.word	0x3e700000
10006dc0:	41700000 	.word	0x41700000
10006dc4:	40200000 	.word	0x40200000
10006dc8:	00ffffff 	.word	0x00ffffff
10006dcc:	2a00      	cmp	r2, #0
10006dce:	d002      	beq.n	10006dd6 <__kernel_rem_pio2+0x272>
10006dd0:	1aaa      	subs	r2, r5, r2
10006dd2:	601a      	str	r2, [r3, #0]
10006dd4:	3401      	adds	r4, #1
10006dd6:	3101      	adds	r1, #1
10006dd8:	3304      	adds	r3, #4
10006dda:	428e      	cmp	r6, r1
10006ddc:	dd09      	ble.n	10006df2 <__kernel_rem_pio2+0x28e>
10006dde:	681a      	ldr	r2, [r3, #0]
10006de0:	2c00      	cmp	r4, #0
10006de2:	d0f3      	beq.n	10006dcc <__kernel_rem_pio2+0x268>
10006de4:	1a82      	subs	r2, r0, r2
10006de6:	3101      	adds	r1, #1
10006de8:	601a      	str	r2, [r3, #0]
10006dea:	2401      	movs	r4, #1
10006dec:	3304      	adds	r3, #4
10006dee:	428e      	cmp	r6, r1
10006df0:	dcf5      	bgt.n	10006dde <__kernel_rem_pio2+0x27a>
10006df2:	46b1      	mov	r9, r6
10006df4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
10006df6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
10006df8:	9b04      	ldr	r3, [sp, #16]
10006dfa:	2b00      	cmp	r3, #0
10006dfc:	dd0e      	ble.n	10006e1c <__kernel_rem_pio2+0x2b8>
10006dfe:	2b01      	cmp	r3, #1
10006e00:	d100      	bne.n	10006e04 <__kernel_rem_pio2+0x2a0>
10006e02:	e187      	b.n	10007114 <__kernel_rem_pio2+0x5b0>
10006e04:	2b02      	cmp	r3, #2
10006e06:	d109      	bne.n	10006e1c <__kernel_rem_pio2+0x2b8>
10006e08:	464b      	mov	r3, r9
10006e0a:	1e5a      	subs	r2, r3, #1
10006e0c:	0092      	lsls	r2, r2, #2
10006e0e:	ab10      	add	r3, sp, #64	; 0x40
10006e10:	589b      	ldr	r3, [r3, r2]
10006e12:	a910      	add	r1, sp, #64	; 0x40
10006e14:	930e      	str	r3, [sp, #56]	; 0x38
10006e16:	029b      	lsls	r3, r3, #10
10006e18:	0a9b      	lsrs	r3, r3, #10
10006e1a:	508b      	str	r3, [r1, r2]
10006e1c:	9b05      	ldr	r3, [sp, #20]
10006e1e:	2b02      	cmp	r3, #2
10006e20:	d07a      	beq.n	10006f18 <__kernel_rem_pio2+0x3b4>
10006e22:	1c30      	adds	r0, r6, #0
10006e24:	1c39      	adds	r1, r7, #0
10006e26:	2200      	movs	r2, #0
10006e28:	2300      	movs	r3, #0
10006e2a:	f000 fde7 	bl	100079fc <__aeabi_dcmpeq>
10006e2e:	2800      	cmp	r0, #0
10006e30:	d100      	bne.n	10006e34 <__kernel_rem_pio2+0x2d0>
10006e32:	e092      	b.n	10006f5a <__kernel_rem_pio2+0x3f6>
10006e34:	464b      	mov	r3, r9
10006e36:	1e59      	subs	r1, r3, #1
10006e38:	9b07      	ldr	r3, [sp, #28]
10006e3a:	428b      	cmp	r3, r1
10006e3c:	dc0f      	bgt.n	10006e5e <__kernel_rem_pio2+0x2fa>
10006e3e:	aa10      	add	r2, sp, #64	; 0x40
10006e40:	4694      	mov	ip, r2
10006e42:	2200      	movs	r2, #0
10006e44:	4bce      	ldr	r3, [pc, #824]	; (10007180 <__kernel_rem_pio2+0x61c>)
10006e46:	980d      	ldr	r0, [sp, #52]	; 0x34
10006e48:	444b      	add	r3, r9
10006e4a:	009b      	lsls	r3, r3, #2
10006e4c:	4463      	add	r3, ip
10006e4e:	681c      	ldr	r4, [r3, #0]
10006e50:	3b04      	subs	r3, #4
10006e52:	4322      	orrs	r2, r4
10006e54:	4283      	cmp	r3, r0
10006e56:	d1fa      	bne.n	10006e4e <__kernel_rem_pio2+0x2ea>
10006e58:	2a00      	cmp	r2, #0
10006e5a:	d000      	beq.n	10006e5e <__kernel_rem_pio2+0x2fa>
10006e5c:	e1e5      	b.n	1000722a <__kernel_rem_pio2+0x6c6>
10006e5e:	9b07      	ldr	r3, [sp, #28]
10006e60:	aa10      	add	r2, sp, #64	; 0x40
10006e62:	3b01      	subs	r3, #1
10006e64:	009b      	lsls	r3, r3, #2
10006e66:	58d3      	ldr	r3, [r2, r3]
10006e68:	2b00      	cmp	r3, #0
10006e6a:	d000      	beq.n	10006e6e <__kernel_rem_pio2+0x30a>
10006e6c:	e2aa      	b.n	100073c4 <__kernel_rem_pio2+0x860>
10006e6e:	2201      	movs	r2, #1
10006e70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
10006e72:	3b04      	subs	r3, #4
10006e74:	6859      	ldr	r1, [r3, #4]
10006e76:	3201      	adds	r2, #1
10006e78:	2900      	cmp	r1, #0
10006e7a:	d0fa      	beq.n	10006e72 <__kernel_rem_pio2+0x30e>
10006e7c:	464b      	mov	r3, r9
10006e7e:	444a      	add	r2, r9
10006e80:	3301      	adds	r3, #1
10006e82:	9205      	str	r2, [sp, #20]
10006e84:	4293      	cmp	r3, r2
10006e86:	dc41      	bgt.n	10006f0c <__kernel_rem_pio2+0x3a8>
10006e88:	99a7      	ldr	r1, [sp, #668]	; 0x29c
10006e8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
10006e8c:	468a      	mov	sl, r1
10006e8e:	189a      	adds	r2, r3, r2
10006e90:	0092      	lsls	r2, r2, #2
10006e92:	4492      	add	sl, r2
10006e94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10006e96:	9906      	ldr	r1, [sp, #24]
10006e98:	4691      	mov	r9, r2
10006e9a:	9a00      	ldr	r2, [sp, #0]
10006e9c:	468b      	mov	fp, r1
10006e9e:	4694      	mov	ip, r2
10006ea0:	9a09      	ldr	r2, [sp, #36]	; 0x24
10006ea2:	4463      	add	r3, ip
10006ea4:	1a9b      	subs	r3, r3, r2
10006ea6:	aa24      	add	r2, sp, #144	; 0x90
10006ea8:	4690      	mov	r8, r2
10006eaa:	00db      	lsls	r3, r3, #3
10006eac:	4498      	add	r8, r3
10006eae:	9b05      	ldr	r3, [sp, #20]
10006eb0:	44d9      	add	r9, fp
10006eb2:	00db      	lsls	r3, r3, #3
10006eb4:	449b      	add	fp, r3
10006eb6:	9b03      	ldr	r3, [sp, #12]
10006eb8:	4443      	add	r3, r8
10006eba:	1c1c      	adds	r4, r3, #0
10006ebc:	4653      	mov	r3, sl
10006ebe:	6818      	ldr	r0, [r3, #0]
10006ec0:	f003 faf0 	bl	1000a4a4 <__aeabi_i2d>
10006ec4:	9b00      	ldr	r3, [sp, #0]
10006ec6:	6020      	str	r0, [r4, #0]
10006ec8:	6061      	str	r1, [r4, #4]
10006eca:	2b00      	cmp	r3, #0
10006ecc:	db21      	blt.n	10006f12 <__kernel_rem_pio2+0x3ae>
10006ece:	2600      	movs	r6, #0
10006ed0:	2700      	movs	r7, #0
10006ed2:	9d02      	ldr	r5, [sp, #8]
10006ed4:	6822      	ldr	r2, [r4, #0]
10006ed6:	6863      	ldr	r3, [r4, #4]
10006ed8:	cd03      	ldmia	r5!, {r0, r1}
10006eda:	f002 fc99 	bl	10009810 <__aeabi_dmul>
10006ede:	1c02      	adds	r2, r0, #0
10006ee0:	1c0b      	adds	r3, r1, #0
10006ee2:	1c30      	adds	r0, r6, #0
10006ee4:	1c39      	adds	r1, r7, #0
10006ee6:	f001 fd2d 	bl	10008944 <__aeabi_dadd>
10006eea:	3c08      	subs	r4, #8
10006eec:	1c06      	adds	r6, r0, #0
10006eee:	1c0f      	adds	r7, r1, #0
10006ef0:	4544      	cmp	r4, r8
10006ef2:	d1ef      	bne.n	10006ed4 <__kernel_rem_pio2+0x370>
10006ef4:	464b      	mov	r3, r9
10006ef6:	609e      	str	r6, [r3, #8]
10006ef8:	60df      	str	r7, [r3, #12]
10006efa:	2304      	movs	r3, #4
10006efc:	469c      	mov	ip, r3
10006efe:	3304      	adds	r3, #4
10006f00:	44e2      	add	sl, ip
10006f02:	469c      	mov	ip, r3
10006f04:	44e1      	add	r9, ip
10006f06:	44e0      	add	r8, ip
10006f08:	45d9      	cmp	r9, fp
10006f0a:	d1d4      	bne.n	10006eb6 <__kernel_rem_pio2+0x352>
10006f0c:	9b05      	ldr	r3, [sp, #20]
10006f0e:	4699      	mov	r9, r3
10006f10:	e6b8      	b.n	10006c84 <__kernel_rem_pio2+0x120>
10006f12:	2600      	movs	r6, #0
10006f14:	2700      	movs	r7, #0
10006f16:	e7ed      	b.n	10006ef4 <__kernel_rem_pio2+0x390>
10006f18:	1c32      	adds	r2, r6, #0
10006f1a:	1c3b      	adds	r3, r7, #0
10006f1c:	2000      	movs	r0, #0
10006f1e:	4999      	ldr	r1, [pc, #612]	; (10007184 <__kernel_rem_pio2+0x620>)
10006f20:	f002 ff10 	bl	10009d44 <__aeabi_dsub>
10006f24:	1c06      	adds	r6, r0, #0
10006f26:	1c0f      	adds	r7, r1, #0
10006f28:	2c00      	cmp	r4, #0
10006f2a:	d100      	bne.n	10006f2e <__kernel_rem_pio2+0x3ca>
10006f2c:	e779      	b.n	10006e22 <__kernel_rem_pio2+0x2be>
10006f2e:	9a04      	ldr	r2, [sp, #16]
10006f30:	2000      	movs	r0, #0
10006f32:	4994      	ldr	r1, [pc, #592]	; (10007184 <__kernel_rem_pio2+0x620>)
10006f34:	f000 fcce 	bl	100078d4 <scalbn>
10006f38:	1c02      	adds	r2, r0, #0
10006f3a:	1c0b      	adds	r3, r1, #0
10006f3c:	1c30      	adds	r0, r6, #0
10006f3e:	1c39      	adds	r1, r7, #0
10006f40:	f002 ff00 	bl	10009d44 <__aeabi_dsub>
10006f44:	1c06      	adds	r6, r0, #0
10006f46:	1c0f      	adds	r7, r1, #0
10006f48:	1c30      	adds	r0, r6, #0
10006f4a:	1c39      	adds	r1, r7, #0
10006f4c:	2200      	movs	r2, #0
10006f4e:	2300      	movs	r3, #0
10006f50:	f000 fd54 	bl	100079fc <__aeabi_dcmpeq>
10006f54:	2800      	cmp	r0, #0
10006f56:	d000      	beq.n	10006f5a <__kernel_rem_pio2+0x3f6>
10006f58:	e76c      	b.n	10006e34 <__kernel_rem_pio2+0x2d0>
10006f5a:	4653      	mov	r3, sl
10006f5c:	9309      	str	r3, [sp, #36]	; 0x24
10006f5e:	9b04      	ldr	r3, [sp, #16]
10006f60:	1c30      	adds	r0, r6, #0
10006f62:	425a      	negs	r2, r3
10006f64:	1c39      	adds	r1, r7, #0
10006f66:	f000 fcb5 	bl	100078d4 <scalbn>
10006f6a:	2200      	movs	r2, #0
10006f6c:	4b86      	ldr	r3, [pc, #536]	; (10007188 <__kernel_rem_pio2+0x624>)
10006f6e:	1c04      	adds	r4, r0, #0
10006f70:	1c0d      	adds	r5, r1, #0
10006f72:	f000 fd67 	bl	10007a44 <__aeabi_dcmpge>
10006f76:	2800      	cmp	r0, #0
10006f78:	d100      	bne.n	10006f7c <__kernel_rem_pio2+0x418>
10006f7a:	e22d      	b.n	100073d8 <__kernel_rem_pio2+0x874>
10006f7c:	2200      	movs	r2, #0
10006f7e:	4b83      	ldr	r3, [pc, #524]	; (1000718c <__kernel_rem_pio2+0x628>)
10006f80:	1c20      	adds	r0, r4, #0
10006f82:	1c29      	adds	r1, r5, #0
10006f84:	f002 fc44 	bl	10009810 <__aeabi_dmul>
10006f88:	f003 fa56 	bl	1000a438 <__aeabi_d2iz>
10006f8c:	464b      	mov	r3, r9
10006f8e:	1c06      	adds	r6, r0, #0
10006f90:	009f      	lsls	r7, r3, #2
10006f92:	f003 fa87 	bl	1000a4a4 <__aeabi_i2d>
10006f96:	2200      	movs	r2, #0
10006f98:	4b7b      	ldr	r3, [pc, #492]	; (10007188 <__kernel_rem_pio2+0x624>)
10006f9a:	f002 fc39 	bl	10009810 <__aeabi_dmul>
10006f9e:	1c02      	adds	r2, r0, #0
10006fa0:	1c0b      	adds	r3, r1, #0
10006fa2:	1c20      	adds	r0, r4, #0
10006fa4:	1c29      	adds	r1, r5, #0
10006fa6:	f002 fecd 	bl	10009d44 <__aeabi_dsub>
10006faa:	f003 fa45 	bl	1000a438 <__aeabi_d2iz>
10006fae:	ab10      	add	r3, sp, #64	; 0x40
10006fb0:	51d8      	str	r0, [r3, r7]
10006fb2:	2301      	movs	r3, #1
10006fb4:	444b      	add	r3, r9
10006fb6:	4698      	mov	r8, r3
10006fb8:	9b04      	ldr	r3, [sp, #16]
10006fba:	aa10      	add	r2, sp, #64	; 0x40
10006fbc:	3318      	adds	r3, #24
10006fbe:	9304      	str	r3, [sp, #16]
10006fc0:	4643      	mov	r3, r8
10006fc2:	009b      	lsls	r3, r3, #2
10006fc4:	50d6      	str	r6, [r2, r3]
10006fc6:	2000      	movs	r0, #0
10006fc8:	496e      	ldr	r1, [pc, #440]	; (10007184 <__kernel_rem_pio2+0x620>)
10006fca:	9a04      	ldr	r2, [sp, #16]
10006fcc:	f000 fc82 	bl	100078d4 <scalbn>
10006fd0:	4643      	mov	r3, r8
10006fd2:	1c04      	adds	r4, r0, #0
10006fd4:	1c0d      	adds	r5, r1, #0
10006fd6:	2b00      	cmp	r3, #0
10006fd8:	da00      	bge.n	10006fdc <__kernel_rem_pio2+0x478>
10006fda:	e0c8      	b.n	1000716e <__kernel_rem_pio2+0x60a>
10006fdc:	009f      	lsls	r7, r3, #2
10006fde:	ab10      	add	r3, sp, #64	; 0x40
10006fe0:	469c      	mov	ip, r3
10006fe2:	4643      	mov	r3, r8
10006fe4:	00db      	lsls	r3, r3, #3
10006fe6:	4467      	add	r7, ip
10006fe8:	469c      	mov	ip, r3
10006fea:	9303      	str	r3, [sp, #12]
10006fec:	ab72      	add	r3, sp, #456	; 0x1c8
10006fee:	4699      	mov	r9, r3
10006ff0:	9e06      	ldr	r6, [sp, #24]
10006ff2:	4466      	add	r6, ip
10006ff4:	9600      	str	r6, [sp, #0]
10006ff6:	6838      	ldr	r0, [r7, #0]
10006ff8:	f003 fa54 	bl	1000a4a4 <__aeabi_i2d>
10006ffc:	1c22      	adds	r2, r4, #0
10006ffe:	1c2b      	adds	r3, r5, #0
10007000:	f002 fc06 	bl	10009810 <__aeabi_dmul>
10007004:	2200      	movs	r2, #0
10007006:	6030      	str	r0, [r6, #0]
10007008:	6071      	str	r1, [r6, #4]
1000700a:	4b60      	ldr	r3, [pc, #384]	; (1000718c <__kernel_rem_pio2+0x628>)
1000700c:	1c20      	adds	r0, r4, #0
1000700e:	1c29      	adds	r1, r5, #0
10007010:	f002 fbfe 	bl	10009810 <__aeabi_dmul>
10007014:	3e08      	subs	r6, #8
10007016:	1c04      	adds	r4, r0, #0
10007018:	1c0d      	adds	r5, r1, #0
1000701a:	3f04      	subs	r7, #4
1000701c:	454e      	cmp	r6, r9
1000701e:	d1ea      	bne.n	10006ff6 <__kernel_rem_pio2+0x492>
10007020:	4643      	mov	r3, r8
10007022:	3301      	adds	r3, #1
10007024:	9302      	str	r3, [sp, #8]
10007026:	2300      	movs	r3, #0
10007028:	469b      	mov	fp, r3
1000702a:	ab4c      	add	r3, sp, #304	; 0x130
1000702c:	4699      	mov	r9, r3
1000702e:	9b07      	ldr	r3, [sp, #28]
10007030:	469a      	mov	sl, r3
10007032:	4643      	mov	r3, r8
10007034:	9304      	str	r3, [sp, #16]
10007036:	4653      	mov	r3, sl
10007038:	2b00      	cmp	r3, #0
1000703a:	da00      	bge.n	1000703e <__kernel_rem_pio2+0x4da>
1000703c:	e094      	b.n	10007168 <__kernel_rem_pio2+0x604>
1000703e:	465b      	mov	r3, fp
10007040:	2b00      	cmp	r3, #0
10007042:	da00      	bge.n	10007046 <__kernel_rem_pio2+0x4e2>
10007044:	e090      	b.n	10007168 <__kernel_rem_pio2+0x604>
10007046:	4b52      	ldr	r3, [pc, #328]	; (10007190 <__kernel_rem_pio2+0x62c>)
10007048:	9d00      	ldr	r5, [sp, #0]
1000704a:	4698      	mov	r8, r3
1000704c:	2600      	movs	r6, #0
1000704e:	2700      	movs	r7, #0
10007050:	2400      	movs	r4, #0
10007052:	e005      	b.n	10007060 <__kernel_rem_pio2+0x4fc>
10007054:	2308      	movs	r3, #8
10007056:	469c      	mov	ip, r3
10007058:	3508      	adds	r5, #8
1000705a:	44e0      	add	r8, ip
1000705c:	455c      	cmp	r4, fp
1000705e:	dc11      	bgt.n	10007084 <__kernel_rem_pio2+0x520>
10007060:	4643      	mov	r3, r8
10007062:	6818      	ldr	r0, [r3, #0]
10007064:	6859      	ldr	r1, [r3, #4]
10007066:	682a      	ldr	r2, [r5, #0]
10007068:	686b      	ldr	r3, [r5, #4]
1000706a:	f002 fbd1 	bl	10009810 <__aeabi_dmul>
1000706e:	1c02      	adds	r2, r0, #0
10007070:	1c0b      	adds	r3, r1, #0
10007072:	1c30      	adds	r0, r6, #0
10007074:	1c39      	adds	r1, r7, #0
10007076:	f001 fc65 	bl	10008944 <__aeabi_dadd>
1000707a:	3401      	adds	r4, #1
1000707c:	1c06      	adds	r6, r0, #0
1000707e:	1c0f      	adds	r7, r1, #0
10007080:	45a2      	cmp	sl, r4
10007082:	dae7      	bge.n	10007054 <__kernel_rem_pio2+0x4f0>
10007084:	465b      	mov	r3, fp
10007086:	00db      	lsls	r3, r3, #3
10007088:	444b      	add	r3, r9
1000708a:	601e      	str	r6, [r3, #0]
1000708c:	605f      	str	r7, [r3, #4]
1000708e:	2301      	movs	r3, #1
10007090:	469c      	mov	ip, r3
10007092:	9b00      	ldr	r3, [sp, #0]
10007094:	44e3      	add	fp, ip
10007096:	3b08      	subs	r3, #8
10007098:	9300      	str	r3, [sp, #0]
1000709a:	9b02      	ldr	r3, [sp, #8]
1000709c:	459b      	cmp	fp, r3
1000709e:	d1ca      	bne.n	10007036 <__kernel_rem_pio2+0x4d2>
100070a0:	9b04      	ldr	r3, [sp, #16]
100070a2:	4698      	mov	r8, r3
100070a4:	9ba6      	ldr	r3, [sp, #664]	; 0x298
100070a6:	2b02      	cmp	r3, #2
100070a8:	dd00      	ble.n	100070ac <__kernel_rem_pio2+0x548>
100070aa:	e100      	b.n	100072ae <__kernel_rem_pio2+0x74a>
100070ac:	2b00      	cmp	r3, #0
100070ae:	dd00      	ble.n	100070b2 <__kernel_rem_pio2+0x54e>
100070b0:	e0d7      	b.n	10007262 <__kernel_rem_pio2+0x6fe>
100070b2:	d118      	bne.n	100070e6 <__kernel_rem_pio2+0x582>
100070b4:	9b03      	ldr	r3, [sp, #12]
100070b6:	2000      	movs	r0, #0
100070b8:	444b      	add	r3, r9
100070ba:	1c1c      	adds	r4, r3, #0
100070bc:	2100      	movs	r1, #0
100070be:	4645      	mov	r5, r8
100070c0:	6822      	ldr	r2, [r4, #0]
100070c2:	6863      	ldr	r3, [r4, #4]
100070c4:	f001 fc3e 	bl	10008944 <__aeabi_dadd>
100070c8:	3c08      	subs	r4, #8
100070ca:	3d01      	subs	r5, #1
100070cc:	d2f8      	bcs.n	100070c0 <__kernel_rem_pio2+0x55c>
100070ce:	9b05      	ldr	r3, [sp, #20]
100070d0:	2b00      	cmp	r3, #0
100070d2:	d003      	beq.n	100070dc <__kernel_rem_pio2+0x578>
100070d4:	2380      	movs	r3, #128	; 0x80
100070d6:	061b      	lsls	r3, r3, #24
100070d8:	469c      	mov	ip, r3
100070da:	4461      	add	r1, ip
100070dc:	1c0b      	adds	r3, r1, #0
100070de:	1c02      	adds	r2, r0, #0
100070e0:	9908      	ldr	r1, [sp, #32]
100070e2:	600a      	str	r2, [r1, #0]
100070e4:	604b      	str	r3, [r1, #4]
100070e6:	2007      	movs	r0, #7
100070e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
100070ea:	4018      	ands	r0, r3
100070ec:	239d      	movs	r3, #157	; 0x9d
100070ee:	009b      	lsls	r3, r3, #2
100070f0:	449d      	add	sp, r3
100070f2:	bc3c      	pop	{r2, r3, r4, r5}
100070f4:	4690      	mov	r8, r2
100070f6:	4699      	mov	r9, r3
100070f8:	46a2      	mov	sl, r4
100070fa:	46ab      	mov	fp, r5
100070fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
100070fe:	9b04      	ldr	r3, [sp, #16]
10007100:	2b00      	cmp	r3, #0
10007102:	d112      	bne.n	1000712a <__kernel_rem_pio2+0x5c6>
10007104:	464b      	mov	r3, r9
10007106:	3b01      	subs	r3, #1
10007108:	009b      	lsls	r3, r3, #2
1000710a:	aa10      	add	r2, sp, #64	; 0x40
1000710c:	58d5      	ldr	r5, [r2, r3]
1000710e:	15eb      	asrs	r3, r5, #23
10007110:	9305      	str	r3, [sp, #20]
10007112:	e636      	b.n	10006d82 <__kernel_rem_pio2+0x21e>
10007114:	464b      	mov	r3, r9
10007116:	1e5a      	subs	r2, r3, #1
10007118:	0092      	lsls	r2, r2, #2
1000711a:	ab10      	add	r3, sp, #64	; 0x40
1000711c:	589b      	ldr	r3, [r3, r2]
1000711e:	a910      	add	r1, sp, #64	; 0x40
10007120:	930e      	str	r3, [sp, #56]	; 0x38
10007122:	025b      	lsls	r3, r3, #9
10007124:	0a5b      	lsrs	r3, r3, #9
10007126:	508b      	str	r3, [r1, r2]
10007128:	e678      	b.n	10006e1c <__kernel_rem_pio2+0x2b8>
1000712a:	1c30      	adds	r0, r6, #0
1000712c:	2200      	movs	r2, #0
1000712e:	4b19      	ldr	r3, [pc, #100]	; (10007194 <__kernel_rem_pio2+0x630>)
10007130:	f000 fc88 	bl	10007a44 <__aeabi_dcmpge>
10007134:	2800      	cmp	r0, #0
10007136:	d105      	bne.n	10007144 <__kernel_rem_pio2+0x5e0>
10007138:	2300      	movs	r3, #0
1000713a:	9305      	str	r3, [sp, #20]
1000713c:	e671      	b.n	10006e22 <__kernel_rem_pio2+0x2be>
1000713e:	2600      	movs	r6, #0
10007140:	2700      	movs	r7, #0
10007142:	e587      	b.n	10006c54 <__kernel_rem_pio2+0xf0>
10007144:	2301      	movs	r3, #1
10007146:	469c      	mov	ip, r3
10007148:	3301      	adds	r3, #1
1000714a:	9305      	str	r3, [sp, #20]
1000714c:	464b      	mov	r3, r9
1000714e:	44e2      	add	sl, ip
10007150:	2b00      	cmp	r3, #0
10007152:	dd00      	ble.n	10007156 <__kernel_rem_pio2+0x5f2>
10007154:	e61f      	b.n	10006d96 <__kernel_rem_pio2+0x232>
10007156:	1c32      	adds	r2, r6, #0
10007158:	1c3b      	adds	r3, r7, #0
1000715a:	2000      	movs	r0, #0
1000715c:	4909      	ldr	r1, [pc, #36]	; (10007184 <__kernel_rem_pio2+0x620>)
1000715e:	f002 fdf1 	bl	10009d44 <__aeabi_dsub>
10007162:	1c06      	adds	r6, r0, #0
10007164:	1c0f      	adds	r7, r1, #0
10007166:	e65c      	b.n	10006e22 <__kernel_rem_pio2+0x2be>
10007168:	2600      	movs	r6, #0
1000716a:	2700      	movs	r7, #0
1000716c:	e78a      	b.n	10007084 <__kernel_rem_pio2+0x520>
1000716e:	9ba6      	ldr	r3, [sp, #664]	; 0x298
10007170:	2b02      	cmp	r3, #2
10007172:	dc39      	bgt.n	100071e8 <__kernel_rem_pio2+0x684>
10007174:	2b00      	cmp	r3, #0
10007176:	dc0f      	bgt.n	10007198 <__kernel_rem_pio2+0x634>
10007178:	d1b5      	bne.n	100070e6 <__kernel_rem_pio2+0x582>
1000717a:	2000      	movs	r0, #0
1000717c:	2100      	movs	r1, #0
1000717e:	e7a6      	b.n	100070ce <__kernel_rem_pio2+0x56a>
10007180:	3fffffff 	.word	0x3fffffff
10007184:	3ff00000 	.word	0x3ff00000
10007188:	41700000 	.word	0x41700000
1000718c:	3e700000 	.word	0x3e700000
10007190:	1000afd8 	.word	0x1000afd8
10007194:	3fe00000 	.word	0x3fe00000
10007198:	9905      	ldr	r1, [sp, #20]
1000719a:	2200      	movs	r2, #0
1000719c:	2300      	movs	r3, #0
1000719e:	2900      	cmp	r1, #0
100071a0:	d073      	beq.n	1000728a <__kernel_rem_pio2+0x726>
100071a2:	2180      	movs	r1, #128	; 0x80
100071a4:	9808      	ldr	r0, [sp, #32]
100071a6:	0609      	lsls	r1, r1, #24
100071a8:	1859      	adds	r1, r3, r1
100071aa:	6002      	str	r2, [r0, #0]
100071ac:	6041      	str	r1, [r0, #4]
100071ae:	984c      	ldr	r0, [sp, #304]	; 0x130
100071b0:	994d      	ldr	r1, [sp, #308]	; 0x134
100071b2:	f002 fdc7 	bl	10009d44 <__aeabi_dsub>
100071b6:	4643      	mov	r3, r8
100071b8:	2b00      	cmp	r3, #0
100071ba:	dd0b      	ble.n	100071d4 <__kernel_rem_pio2+0x670>
100071bc:	2401      	movs	r4, #1
100071be:	4646      	mov	r6, r8
100071c0:	ad4e      	add	r5, sp, #312	; 0x138
100071c2:	cd0c      	ldmia	r5!, {r2, r3}
100071c4:	3401      	adds	r4, #1
100071c6:	f001 fbbd 	bl	10008944 <__aeabi_dadd>
100071ca:	42a6      	cmp	r6, r4
100071cc:	daf9      	bge.n	100071c2 <__kernel_rem_pio2+0x65e>
100071ce:	9b05      	ldr	r3, [sp, #20]
100071d0:	2b00      	cmp	r3, #0
100071d2:	d003      	beq.n	100071dc <__kernel_rem_pio2+0x678>
100071d4:	2380      	movs	r3, #128	; 0x80
100071d6:	061b      	lsls	r3, r3, #24
100071d8:	469c      	mov	ip, r3
100071da:	4461      	add	r1, ip
100071dc:	1c0b      	adds	r3, r1, #0
100071de:	1c02      	adds	r2, r0, #0
100071e0:	9908      	ldr	r1, [sp, #32]
100071e2:	608a      	str	r2, [r1, #8]
100071e4:	60cb      	str	r3, [r1, #12]
100071e6:	e77e      	b.n	100070e6 <__kernel_rem_pio2+0x582>
100071e8:	ab4c      	add	r3, sp, #304	; 0x130
100071ea:	4699      	mov	r9, r3
100071ec:	9ba6      	ldr	r3, [sp, #664]	; 0x298
100071ee:	2b03      	cmp	r3, #3
100071f0:	d000      	beq.n	100071f4 <__kernel_rem_pio2+0x690>
100071f2:	e778      	b.n	100070e6 <__kernel_rem_pio2+0x582>
100071f4:	9b05      	ldr	r3, [sp, #20]
100071f6:	2000      	movs	r0, #0
100071f8:	2100      	movs	r1, #0
100071fa:	2b00      	cmp	r3, #0
100071fc:	d100      	bne.n	10007200 <__kernel_rem_pio2+0x69c>
100071fe:	e0d0      	b.n	100073a2 <__kernel_rem_pio2+0x83e>
10007200:	2480      	movs	r4, #128	; 0x80
10007202:	9a08      	ldr	r2, [sp, #32]
10007204:	9b4c      	ldr	r3, [sp, #304]	; 0x130
10007206:	0624      	lsls	r4, r4, #24
10007208:	6013      	str	r3, [r2, #0]
1000720a:	464b      	mov	r3, r9
1000720c:	46a4      	mov	ip, r4
1000720e:	685b      	ldr	r3, [r3, #4]
10007210:	4461      	add	r1, ip
10007212:	4463      	add	r3, ip
10007214:	6053      	str	r3, [r2, #4]
10007216:	464b      	mov	r3, r9
10007218:	689b      	ldr	r3, [r3, #8]
1000721a:	6110      	str	r0, [r2, #16]
1000721c:	6093      	str	r3, [r2, #8]
1000721e:	464b      	mov	r3, r9
10007220:	68db      	ldr	r3, [r3, #12]
10007222:	6151      	str	r1, [r2, #20]
10007224:	4463      	add	r3, ip
10007226:	60d3      	str	r3, [r2, #12]
10007228:	e75d      	b.n	100070e6 <__kernel_rem_pio2+0x582>
1000722a:	4653      	mov	r3, sl
1000722c:	4688      	mov	r8, r1
1000722e:	9309      	str	r3, [sp, #36]	; 0x24
10007230:	4643      	mov	r3, r8
10007232:	9904      	ldr	r1, [sp, #16]
10007234:	009b      	lsls	r3, r3, #2
10007236:	aa10      	add	r2, sp, #64	; 0x40
10007238:	58d3      	ldr	r3, [r2, r3]
1000723a:	3918      	subs	r1, #24
1000723c:	9104      	str	r1, [sp, #16]
1000723e:	2b00      	cmp	r3, #0
10007240:	d000      	beq.n	10007244 <__kernel_rem_pio2+0x6e0>
10007242:	e6c0      	b.n	10006fc6 <__kernel_rem_pio2+0x462>
10007244:	4694      	mov	ip, r2
10007246:	4642      	mov	r2, r8
10007248:	4b68      	ldr	r3, [pc, #416]	; (100073ec <__kernel_rem_pio2+0x888>)
1000724a:	4443      	add	r3, r8
1000724c:	009b      	lsls	r3, r3, #2
1000724e:	4463      	add	r3, ip
10007250:	3b04      	subs	r3, #4
10007252:	6858      	ldr	r0, [r3, #4]
10007254:	3a01      	subs	r2, #1
10007256:	3918      	subs	r1, #24
10007258:	2800      	cmp	r0, #0
1000725a:	d0f9      	beq.n	10007250 <__kernel_rem_pio2+0x6ec>
1000725c:	4690      	mov	r8, r2
1000725e:	9104      	str	r1, [sp, #16]
10007260:	e6b1      	b.n	10006fc6 <__kernel_rem_pio2+0x462>
10007262:	9b03      	ldr	r3, [sp, #12]
10007264:	2200      	movs	r2, #0
10007266:	444b      	add	r3, r9
10007268:	1c1c      	adds	r4, r3, #0
1000726a:	2300      	movs	r3, #0
1000726c:	ad4a      	add	r5, sp, #296	; 0x128
1000726e:	1c10      	adds	r0, r2, #0
10007270:	1c19      	adds	r1, r3, #0
10007272:	6822      	ldr	r2, [r4, #0]
10007274:	6863      	ldr	r3, [r4, #4]
10007276:	f001 fb65 	bl	10008944 <__aeabi_dadd>
1000727a:	3c08      	subs	r4, #8
1000727c:	1c02      	adds	r2, r0, #0
1000727e:	1c0b      	adds	r3, r1, #0
10007280:	42ac      	cmp	r4, r5
10007282:	d1f4      	bne.n	1000726e <__kernel_rem_pio2+0x70a>
10007284:	9905      	ldr	r1, [sp, #20]
10007286:	2900      	cmp	r1, #0
10007288:	d18b      	bne.n	100071a2 <__kernel_rem_pio2+0x63e>
1000728a:	1c19      	adds	r1, r3, #0
1000728c:	1c10      	adds	r0, r2, #0
1000728e:	9c08      	ldr	r4, [sp, #32]
10007290:	6020      	str	r0, [r4, #0]
10007292:	6061      	str	r1, [r4, #4]
10007294:	984c      	ldr	r0, [sp, #304]	; 0x130
10007296:	994d      	ldr	r1, [sp, #308]	; 0x134
10007298:	f002 fd54 	bl	10009d44 <__aeabi_dsub>
1000729c:	4643      	mov	r3, r8
1000729e:	2b00      	cmp	r3, #0
100072a0:	dc8c      	bgt.n	100071bc <__kernel_rem_pio2+0x658>
100072a2:	1c0b      	adds	r3, r1, #0
100072a4:	1c02      	adds	r2, r0, #0
100072a6:	9908      	ldr	r1, [sp, #32]
100072a8:	608a      	str	r2, [r1, #8]
100072aa:	60cb      	str	r3, [r1, #12]
100072ac:	e71b      	b.n	100070e6 <__kernel_rem_pio2+0x582>
100072ae:	9ba6      	ldr	r3, [sp, #664]	; 0x298
100072b0:	2b03      	cmp	r3, #3
100072b2:	d000      	beq.n	100072b6 <__kernel_rem_pio2+0x752>
100072b4:	e717      	b.n	100070e6 <__kernel_rem_pio2+0x582>
100072b6:	4643      	mov	r3, r8
100072b8:	2b00      	cmp	r3, #0
100072ba:	dd9b      	ble.n	100071f4 <__kernel_rem_pio2+0x690>
100072bc:	9b03      	ldr	r3, [sp, #12]
100072be:	444b      	add	r3, r9
100072c0:	681e      	ldr	r6, [r3, #0]
100072c2:	685f      	ldr	r7, [r3, #4]
100072c4:	4b4a      	ldr	r3, [pc, #296]	; (100073f0 <__kernel_rem_pio2+0x88c>)
100072c6:	4443      	add	r3, r8
100072c8:	469b      	mov	fp, r3
100072ca:	00db      	lsls	r3, r3, #3
100072cc:	444b      	add	r3, r9
100072ce:	469a      	mov	sl, r3
100072d0:	4653      	mov	r3, sl
100072d2:	1c30      	adds	r0, r6, #0
100072d4:	685c      	ldr	r4, [r3, #4]
100072d6:	681b      	ldr	r3, [r3, #0]
100072d8:	1c39      	adds	r1, r7, #0
100072da:	9300      	str	r3, [sp, #0]
100072dc:	9401      	str	r4, [sp, #4]
100072de:	1c1a      	adds	r2, r3, #0
100072e0:	1c23      	adds	r3, r4, #0
100072e2:	f001 fb2f 	bl	10008944 <__aeabi_dadd>
100072e6:	1c04      	adds	r4, r0, #0
100072e8:	1c0d      	adds	r5, r1, #0
100072ea:	9800      	ldr	r0, [sp, #0]
100072ec:	9901      	ldr	r1, [sp, #4]
100072ee:	1c22      	adds	r2, r4, #0
100072f0:	1c2b      	adds	r3, r5, #0
100072f2:	f002 fd27 	bl	10009d44 <__aeabi_dsub>
100072f6:	1c0b      	adds	r3, r1, #0
100072f8:	1c02      	adds	r2, r0, #0
100072fa:	1c39      	adds	r1, r7, #0
100072fc:	1c30      	adds	r0, r6, #0
100072fe:	f001 fb21 	bl	10008944 <__aeabi_dadd>
10007302:	4653      	mov	r3, sl
10007304:	6098      	str	r0, [r3, #8]
10007306:	60d9      	str	r1, [r3, #12]
10007308:	601c      	str	r4, [r3, #0]
1000730a:	605d      	str	r5, [r3, #4]
1000730c:	2308      	movs	r3, #8
1000730e:	425b      	negs	r3, r3
10007310:	469c      	mov	ip, r3
10007312:	ab4a      	add	r3, sp, #296	; 0x128
10007314:	44e2      	add	sl, ip
10007316:	1c26      	adds	r6, r4, #0
10007318:	1c2f      	adds	r7, r5, #0
1000731a:	459a      	cmp	sl, r3
1000731c:	d1d8      	bne.n	100072d0 <__kernel_rem_pio2+0x76c>
1000731e:	4643      	mov	r3, r8
10007320:	2b01      	cmp	r3, #1
10007322:	dc00      	bgt.n	10007326 <__kernel_rem_pio2+0x7c2>
10007324:	e766      	b.n	100071f4 <__kernel_rem_pio2+0x690>
10007326:	9b03      	ldr	r3, [sp, #12]
10007328:	46ca      	mov	sl, r9
1000732a:	444b      	add	r3, r9
1000732c:	681e      	ldr	r6, [r3, #0]
1000732e:	685f      	ldr	r7, [r3, #4]
10007330:	465b      	mov	r3, fp
10007332:	00db      	lsls	r3, r3, #3
10007334:	4698      	mov	r8, r3
10007336:	44c2      	add	sl, r8
10007338:	4653      	mov	r3, sl
1000733a:	1c32      	adds	r2, r6, #0
1000733c:	685c      	ldr	r4, [r3, #4]
1000733e:	681b      	ldr	r3, [r3, #0]
10007340:	9300      	str	r3, [sp, #0]
10007342:	9401      	str	r4, [sp, #4]
10007344:	1c18      	adds	r0, r3, #0
10007346:	1c21      	adds	r1, r4, #0
10007348:	1c3b      	adds	r3, r7, #0
1000734a:	f001 fafb 	bl	10008944 <__aeabi_dadd>
1000734e:	1c04      	adds	r4, r0, #0
10007350:	1c0d      	adds	r5, r1, #0
10007352:	9800      	ldr	r0, [sp, #0]
10007354:	9901      	ldr	r1, [sp, #4]
10007356:	1c22      	adds	r2, r4, #0
10007358:	1c2b      	adds	r3, r5, #0
1000735a:	f002 fcf3 	bl	10009d44 <__aeabi_dsub>
1000735e:	1c3b      	adds	r3, r7, #0
10007360:	1c32      	adds	r2, r6, #0
10007362:	f001 faef 	bl	10008944 <__aeabi_dadd>
10007366:	4653      	mov	r3, sl
10007368:	6098      	str	r0, [r3, #8]
1000736a:	60d9      	str	r1, [r3, #12]
1000736c:	601c      	str	r4, [r3, #0]
1000736e:	605d      	str	r5, [r3, #4]
10007370:	2308      	movs	r3, #8
10007372:	425b      	negs	r3, r3
10007374:	469c      	mov	ip, r3
10007376:	44e2      	add	sl, ip
10007378:	1c26      	adds	r6, r4, #0
1000737a:	1c2f      	adds	r7, r5, #0
1000737c:	45d1      	cmp	r9, sl
1000737e:	d1db      	bne.n	10007338 <__kernel_rem_pio2+0x7d4>
10007380:	4644      	mov	r4, r8
10007382:	2000      	movs	r0, #0
10007384:	2100      	movs	r1, #0
10007386:	3408      	adds	r4, #8
10007388:	444c      	add	r4, r9
1000738a:	ad4e      	add	r5, sp, #312	; 0x138
1000738c:	6822      	ldr	r2, [r4, #0]
1000738e:	6863      	ldr	r3, [r4, #4]
10007390:	3c08      	subs	r4, #8
10007392:	f001 fad7 	bl	10008944 <__aeabi_dadd>
10007396:	42ac      	cmp	r4, r5
10007398:	d1f8      	bne.n	1000738c <__kernel_rem_pio2+0x828>
1000739a:	9b05      	ldr	r3, [sp, #20]
1000739c:	2b00      	cmp	r3, #0
1000739e:	d000      	beq.n	100073a2 <__kernel_rem_pio2+0x83e>
100073a0:	e72e      	b.n	10007200 <__kernel_rem_pio2+0x69c>
100073a2:	9a4c      	ldr	r2, [sp, #304]	; 0x130
100073a4:	9b4d      	ldr	r3, [sp, #308]	; 0x134
100073a6:	9c08      	ldr	r4, [sp, #32]
100073a8:	6022      	str	r2, [r4, #0]
100073aa:	6063      	str	r3, [r4, #4]
100073ac:	464b      	mov	r3, r9
100073ae:	689a      	ldr	r2, [r3, #8]
100073b0:	68db      	ldr	r3, [r3, #12]
100073b2:	9200      	str	r2, [sp, #0]
100073b4:	9301      	str	r3, [sp, #4]
100073b6:	60a2      	str	r2, [r4, #8]
100073b8:	60e3      	str	r3, [r4, #12]
100073ba:	1c02      	adds	r2, r0, #0
100073bc:	1c0b      	adds	r3, r1, #0
100073be:	6122      	str	r2, [r4, #16]
100073c0:	6163      	str	r3, [r4, #20]
100073c2:	e690      	b.n	100070e6 <__kernel_rem_pio2+0x582>
100073c4:	2201      	movs	r2, #1
100073c6:	e559      	b.n	10006e7c <__kernel_rem_pio2+0x318>
100073c8:	2400      	movs	r4, #0
100073ca:	e515      	b.n	10006df8 <__kernel_rem_pio2+0x294>
100073cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
100073ce:	00db      	lsls	r3, r3, #3
100073d0:	9303      	str	r3, [sp, #12]
100073d2:	ab74      	add	r3, sp, #464	; 0x1d0
100073d4:	9306      	str	r3, [sp, #24]
100073d6:	e446      	b.n	10006c66 <__kernel_rem_pio2+0x102>
100073d8:	464b      	mov	r3, r9
100073da:	1c20      	adds	r0, r4, #0
100073dc:	1c29      	adds	r1, r5, #0
100073de:	009e      	lsls	r6, r3, #2
100073e0:	f003 f82a 	bl	1000a438 <__aeabi_d2iz>
100073e4:	ab10      	add	r3, sp, #64	; 0x40
100073e6:	5198      	str	r0, [r3, r6]
100073e8:	46c8      	mov	r8, r9
100073ea:	e5ec      	b.n	10006fc6 <__kernel_rem_pio2+0x462>
100073ec:	3fffffff 	.word	0x3fffffff
100073f0:	1fffffff 	.word	0x1fffffff

100073f4 <__kernel_tan>:
100073f4:	b5f0      	push	{r4, r5, r6, r7, lr}
100073f6:	465f      	mov	r7, fp
100073f8:	4656      	mov	r6, sl
100073fa:	464d      	mov	r5, r9
100073fc:	4644      	mov	r4, r8
100073fe:	b4f0      	push	{r4, r5, r6, r7}
10007400:	b089      	sub	sp, #36	; 0x24
10007402:	9300      	str	r3, [sp, #0]
10007404:	004b      	lsls	r3, r1, #1
10007406:	085b      	lsrs	r3, r3, #1
10007408:	469a      	mov	sl, r3
1000740a:	4bbd      	ldr	r3, [pc, #756]	; (10007700 <__kernel_tan+0x30c>)
1000740c:	4681      	mov	r9, r0
1000740e:	4688      	mov	r8, r1
10007410:	9202      	str	r2, [sp, #8]
10007412:	468b      	mov	fp, r1
10007414:	459a      	cmp	sl, r3
10007416:	dc18      	bgt.n	1000744a <__kernel_tan+0x56>
10007418:	4648      	mov	r0, r9
1000741a:	4641      	mov	r1, r8
1000741c:	f003 f80c 	bl	1000a438 <__aeabi_d2iz>
10007420:	2800      	cmp	r0, #0
10007422:	d131      	bne.n	10007488 <__kernel_tan+0x94>
10007424:	464b      	mov	r3, r9
10007426:	4652      	mov	r2, sl
10007428:	431a      	orrs	r2, r3
1000742a:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000742c:	3301      	adds	r3, #1
1000742e:	4313      	orrs	r3, r2
10007430:	d100      	bne.n	10007434 <__kernel_tan+0x40>
10007432:	e14b      	b.n	100076cc <__kernel_tan+0x2d8>
10007434:	9b12      	ldr	r3, [sp, #72]	; 0x48
10007436:	2b01      	cmp	r3, #1
10007438:	d100      	bne.n	1000743c <__kernel_tan+0x48>
1000743a:	e15e      	b.n	100076fa <__kernel_tan+0x306>
1000743c:	464a      	mov	r2, r9
1000743e:	4643      	mov	r3, r8
10007440:	2000      	movs	r0, #0
10007442:	49b0      	ldr	r1, [pc, #704]	; (10007704 <__kernel_tan+0x310>)
10007444:	f001 fda6 	bl	10008f94 <__aeabi_ddiv>
10007448:	e0fb      	b.n	10007642 <__kernel_tan+0x24e>
1000744a:	4baf      	ldr	r3, [pc, #700]	; (10007708 <__kernel_tan+0x314>)
1000744c:	459a      	cmp	sl, r3
1000744e:	dd1b      	ble.n	10007488 <__kernel_tan+0x94>
10007450:	2900      	cmp	r1, #0
10007452:	da00      	bge.n	10007456 <__kernel_tan+0x62>
10007454:	e145      	b.n	100076e2 <__kernel_tan+0x2ee>
10007456:	464a      	mov	r2, r9
10007458:	4643      	mov	r3, r8
1000745a:	48ac      	ldr	r0, [pc, #688]	; (1000770c <__kernel_tan+0x318>)
1000745c:	49ac      	ldr	r1, [pc, #688]	; (10007710 <__kernel_tan+0x31c>)
1000745e:	f002 fc71 	bl	10009d44 <__aeabi_dsub>
10007462:	9a02      	ldr	r2, [sp, #8]
10007464:	9b00      	ldr	r3, [sp, #0]
10007466:	1c04      	adds	r4, r0, #0
10007468:	1c0d      	adds	r5, r1, #0
1000746a:	48aa      	ldr	r0, [pc, #680]	; (10007714 <__kernel_tan+0x320>)
1000746c:	49aa      	ldr	r1, [pc, #680]	; (10007718 <__kernel_tan+0x324>)
1000746e:	f002 fc69 	bl	10009d44 <__aeabi_dsub>
10007472:	1c0b      	adds	r3, r1, #0
10007474:	1c02      	adds	r2, r0, #0
10007476:	1c29      	adds	r1, r5, #0
10007478:	1c20      	adds	r0, r4, #0
1000747a:	f001 fa63 	bl	10008944 <__aeabi_dadd>
1000747e:	2300      	movs	r3, #0
10007480:	4681      	mov	r9, r0
10007482:	4688      	mov	r8, r1
10007484:	9302      	str	r3, [sp, #8]
10007486:	9300      	str	r3, [sp, #0]
10007488:	464a      	mov	r2, r9
1000748a:	4643      	mov	r3, r8
1000748c:	4648      	mov	r0, r9
1000748e:	4641      	mov	r1, r8
10007490:	f002 f9be 	bl	10009810 <__aeabi_dmul>
10007494:	1c06      	adds	r6, r0, #0
10007496:	1c0f      	adds	r7, r1, #0
10007498:	1c32      	adds	r2, r6, #0
1000749a:	1c3b      	adds	r3, r7, #0
1000749c:	f002 f9b8 	bl	10009810 <__aeabi_dmul>
100074a0:	464a      	mov	r2, r9
100074a2:	1c04      	adds	r4, r0, #0
100074a4:	1c0d      	adds	r5, r1, #0
100074a6:	4643      	mov	r3, r8
100074a8:	1c30      	adds	r0, r6, #0
100074aa:	1c39      	adds	r1, r7, #0
100074ac:	f002 f9b0 	bl	10009810 <__aeabi_dmul>
100074b0:	4a9a      	ldr	r2, [pc, #616]	; (1000771c <__kernel_tan+0x328>)
100074b2:	9004      	str	r0, [sp, #16]
100074b4:	9105      	str	r1, [sp, #20]
100074b6:	4b9a      	ldr	r3, [pc, #616]	; (10007720 <__kernel_tan+0x32c>)
100074b8:	1c20      	adds	r0, r4, #0
100074ba:	1c29      	adds	r1, r5, #0
100074bc:	f002 f9a8 	bl	10009810 <__aeabi_dmul>
100074c0:	4a98      	ldr	r2, [pc, #608]	; (10007724 <__kernel_tan+0x330>)
100074c2:	4b99      	ldr	r3, [pc, #612]	; (10007728 <__kernel_tan+0x334>)
100074c4:	f001 fa3e 	bl	10008944 <__aeabi_dadd>
100074c8:	1c22      	adds	r2, r4, #0
100074ca:	1c2b      	adds	r3, r5, #0
100074cc:	f002 f9a0 	bl	10009810 <__aeabi_dmul>
100074d0:	4a96      	ldr	r2, [pc, #600]	; (1000772c <__kernel_tan+0x338>)
100074d2:	4b97      	ldr	r3, [pc, #604]	; (10007730 <__kernel_tan+0x33c>)
100074d4:	f001 fa36 	bl	10008944 <__aeabi_dadd>
100074d8:	1c22      	adds	r2, r4, #0
100074da:	1c2b      	adds	r3, r5, #0
100074dc:	f002 f998 	bl	10009810 <__aeabi_dmul>
100074e0:	4a94      	ldr	r2, [pc, #592]	; (10007734 <__kernel_tan+0x340>)
100074e2:	4b95      	ldr	r3, [pc, #596]	; (10007738 <__kernel_tan+0x344>)
100074e4:	f001 fa2e 	bl	10008944 <__aeabi_dadd>
100074e8:	1c22      	adds	r2, r4, #0
100074ea:	1c2b      	adds	r3, r5, #0
100074ec:	f002 f990 	bl	10009810 <__aeabi_dmul>
100074f0:	4a92      	ldr	r2, [pc, #584]	; (1000773c <__kernel_tan+0x348>)
100074f2:	4b93      	ldr	r3, [pc, #588]	; (10007740 <__kernel_tan+0x34c>)
100074f4:	f001 fa26 	bl	10008944 <__aeabi_dadd>
100074f8:	1c22      	adds	r2, r4, #0
100074fa:	1c2b      	adds	r3, r5, #0
100074fc:	f002 f988 	bl	10009810 <__aeabi_dmul>
10007500:	4a90      	ldr	r2, [pc, #576]	; (10007744 <__kernel_tan+0x350>)
10007502:	4b91      	ldr	r3, [pc, #580]	; (10007748 <__kernel_tan+0x354>)
10007504:	f001 fa1e 	bl	10008944 <__aeabi_dadd>
10007508:	4a90      	ldr	r2, [pc, #576]	; (1000774c <__kernel_tan+0x358>)
1000750a:	9006      	str	r0, [sp, #24]
1000750c:	9107      	str	r1, [sp, #28]
1000750e:	4b90      	ldr	r3, [pc, #576]	; (10007750 <__kernel_tan+0x35c>)
10007510:	1c20      	adds	r0, r4, #0
10007512:	1c29      	adds	r1, r5, #0
10007514:	f002 f97c 	bl	10009810 <__aeabi_dmul>
10007518:	4a8e      	ldr	r2, [pc, #568]	; (10007754 <__kernel_tan+0x360>)
1000751a:	4b8f      	ldr	r3, [pc, #572]	; (10007758 <__kernel_tan+0x364>)
1000751c:	f001 fa12 	bl	10008944 <__aeabi_dadd>
10007520:	1c22      	adds	r2, r4, #0
10007522:	1c2b      	adds	r3, r5, #0
10007524:	f002 f974 	bl	10009810 <__aeabi_dmul>
10007528:	4a8c      	ldr	r2, [pc, #560]	; (1000775c <__kernel_tan+0x368>)
1000752a:	4b8d      	ldr	r3, [pc, #564]	; (10007760 <__kernel_tan+0x36c>)
1000752c:	f001 fa0a 	bl	10008944 <__aeabi_dadd>
10007530:	1c22      	adds	r2, r4, #0
10007532:	1c2b      	adds	r3, r5, #0
10007534:	f002 f96c 	bl	10009810 <__aeabi_dmul>
10007538:	4a8a      	ldr	r2, [pc, #552]	; (10007764 <__kernel_tan+0x370>)
1000753a:	4b8b      	ldr	r3, [pc, #556]	; (10007768 <__kernel_tan+0x374>)
1000753c:	f001 fa02 	bl	10008944 <__aeabi_dadd>
10007540:	1c22      	adds	r2, r4, #0
10007542:	1c2b      	adds	r3, r5, #0
10007544:	f002 f964 	bl	10009810 <__aeabi_dmul>
10007548:	4a88      	ldr	r2, [pc, #544]	; (1000776c <__kernel_tan+0x378>)
1000754a:	4b89      	ldr	r3, [pc, #548]	; (10007770 <__kernel_tan+0x37c>)
1000754c:	f001 f9fa 	bl	10008944 <__aeabi_dadd>
10007550:	1c22      	adds	r2, r4, #0
10007552:	1c2b      	adds	r3, r5, #0
10007554:	f002 f95c 	bl	10009810 <__aeabi_dmul>
10007558:	4a86      	ldr	r2, [pc, #536]	; (10007774 <__kernel_tan+0x380>)
1000755a:	4b87      	ldr	r3, [pc, #540]	; (10007778 <__kernel_tan+0x384>)
1000755c:	f001 f9f2 	bl	10008944 <__aeabi_dadd>
10007560:	1c32      	adds	r2, r6, #0
10007562:	1c3b      	adds	r3, r7, #0
10007564:	f002 f954 	bl	10009810 <__aeabi_dmul>
10007568:	1c02      	adds	r2, r0, #0
1000756a:	1c0b      	adds	r3, r1, #0
1000756c:	9806      	ldr	r0, [sp, #24]
1000756e:	9907      	ldr	r1, [sp, #28]
10007570:	f001 f9e8 	bl	10008944 <__aeabi_dadd>
10007574:	9a04      	ldr	r2, [sp, #16]
10007576:	9b05      	ldr	r3, [sp, #20]
10007578:	f002 f94a 	bl	10009810 <__aeabi_dmul>
1000757c:	9d02      	ldr	r5, [sp, #8]
1000757e:	9c00      	ldr	r4, [sp, #0]
10007580:	1c2a      	adds	r2, r5, #0
10007582:	1c23      	adds	r3, r4, #0
10007584:	f001 f9de 	bl	10008944 <__aeabi_dadd>
10007588:	1c32      	adds	r2, r6, #0
1000758a:	1c3b      	adds	r3, r7, #0
1000758c:	f002 f940 	bl	10009810 <__aeabi_dmul>
10007590:	1c2a      	adds	r2, r5, #0
10007592:	1c23      	adds	r3, r4, #0
10007594:	f001 f9d6 	bl	10008944 <__aeabi_dadd>
10007598:	1c04      	adds	r4, r0, #0
1000759a:	1c0d      	adds	r5, r1, #0
1000759c:	9804      	ldr	r0, [sp, #16]
1000759e:	9905      	ldr	r1, [sp, #20]
100075a0:	4a76      	ldr	r2, [pc, #472]	; (1000777c <__kernel_tan+0x388>)
100075a2:	4b77      	ldr	r3, [pc, #476]	; (10007780 <__kernel_tan+0x38c>)
100075a4:	f002 f934 	bl	10009810 <__aeabi_dmul>
100075a8:	1c22      	adds	r2, r4, #0
100075aa:	1c2b      	adds	r3, r5, #0
100075ac:	f001 f9ca 	bl	10008944 <__aeabi_dadd>
100075b0:	1c0b      	adds	r3, r1, #0
100075b2:	1c02      	adds	r2, r0, #0
100075b4:	4641      	mov	r1, r8
100075b6:	4648      	mov	r0, r9
100075b8:	9200      	str	r2, [sp, #0]
100075ba:	9301      	str	r3, [sp, #4]
100075bc:	f001 f9c2 	bl	10008944 <__aeabi_dadd>
100075c0:	4b51      	ldr	r3, [pc, #324]	; (10007708 <__kernel_tan+0x314>)
100075c2:	1c04      	adds	r4, r0, #0
100075c4:	1c0d      	adds	r5, r1, #0
100075c6:	459a      	cmp	sl, r3
100075c8:	dc42      	bgt.n	10007650 <__kernel_tan+0x25c>
100075ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
100075cc:	2b01      	cmp	r3, #1
100075ce:	d038      	beq.n	10007642 <__kernel_tan+0x24e>
100075d0:	1c0b      	adds	r3, r1, #0
100075d2:	2200      	movs	r2, #0
100075d4:	2000      	movs	r0, #0
100075d6:	9202      	str	r2, [sp, #8]
100075d8:	9303      	str	r3, [sp, #12]
100075da:	494a      	ldr	r1, [pc, #296]	; (10007704 <__kernel_tan+0x310>)
100075dc:	1c22      	adds	r2, r4, #0
100075de:	1c2b      	adds	r3, r5, #0
100075e0:	f001 fcd8 	bl	10008f94 <__aeabi_ddiv>
100075e4:	464a      	mov	r2, r9
100075e6:	1c0d      	adds	r5, r1, #0
100075e8:	1c04      	adds	r4, r0, #0
100075ea:	9802      	ldr	r0, [sp, #8]
100075ec:	9903      	ldr	r1, [sp, #12]
100075ee:	4643      	mov	r3, r8
100075f0:	f002 fba8 	bl	10009d44 <__aeabi_dsub>
100075f4:	1c02      	adds	r2, r0, #0
100075f6:	1c0b      	adds	r3, r1, #0
100075f8:	9800      	ldr	r0, [sp, #0]
100075fa:	9901      	ldr	r1, [sp, #4]
100075fc:	f002 fba2 	bl	10009d44 <__aeabi_dsub>
10007600:	2600      	movs	r6, #0
10007602:	1c02      	adds	r2, r0, #0
10007604:	1c0b      	adds	r3, r1, #0
10007606:	1c30      	adds	r0, r6, #0
10007608:	1c29      	adds	r1, r5, #0
1000760a:	f002 f901 	bl	10009810 <__aeabi_dmul>
1000760e:	9a02      	ldr	r2, [sp, #8]
10007610:	9b03      	ldr	r3, [sp, #12]
10007612:	9000      	str	r0, [sp, #0]
10007614:	9101      	str	r1, [sp, #4]
10007616:	1c30      	adds	r0, r6, #0
10007618:	1c29      	adds	r1, r5, #0
1000761a:	f002 f8f9 	bl	10009810 <__aeabi_dmul>
1000761e:	2200      	movs	r2, #0
10007620:	4b58      	ldr	r3, [pc, #352]	; (10007784 <__kernel_tan+0x390>)
10007622:	f001 f98f 	bl	10008944 <__aeabi_dadd>
10007626:	1c02      	adds	r2, r0, #0
10007628:	1c0b      	adds	r3, r1, #0
1000762a:	9800      	ldr	r0, [sp, #0]
1000762c:	9901      	ldr	r1, [sp, #4]
1000762e:	f001 f989 	bl	10008944 <__aeabi_dadd>
10007632:	1c22      	adds	r2, r4, #0
10007634:	1c2b      	adds	r3, r5, #0
10007636:	f002 f8eb 	bl	10009810 <__aeabi_dmul>
1000763a:	1c32      	adds	r2, r6, #0
1000763c:	1c2b      	adds	r3, r5, #0
1000763e:	f001 f981 	bl	10008944 <__aeabi_dadd>
10007642:	b009      	add	sp, #36	; 0x24
10007644:	bc3c      	pop	{r2, r3, r4, r5}
10007646:	4690      	mov	r8, r2
10007648:	4699      	mov	r9, r3
1000764a:	46a2      	mov	sl, r4
1000764c:	46ab      	mov	fp, r5
1000764e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10007650:	9812      	ldr	r0, [sp, #72]	; 0x48
10007652:	f002 ff27 	bl	1000a4a4 <__aeabi_i2d>
10007656:	465b      	mov	r3, fp
10007658:	1c06      	adds	r6, r0, #0
1000765a:	1798      	asrs	r0, r3, #30
1000765c:	2302      	movs	r3, #2
1000765e:	4018      	ands	r0, r3
10007660:	3b01      	subs	r3, #1
10007662:	1a18      	subs	r0, r3, r0
10007664:	1c0f      	adds	r7, r1, #0
10007666:	f002 ff1d 	bl	1000a4a4 <__aeabi_i2d>
1000766a:	1c22      	adds	r2, r4, #0
1000766c:	9002      	str	r0, [sp, #8]
1000766e:	9103      	str	r1, [sp, #12]
10007670:	1c2b      	adds	r3, r5, #0
10007672:	1c20      	adds	r0, r4, #0
10007674:	1c29      	adds	r1, r5, #0
10007676:	f002 f8cb 	bl	10009810 <__aeabi_dmul>
1000767a:	1c32      	adds	r2, r6, #0
1000767c:	9004      	str	r0, [sp, #16]
1000767e:	9105      	str	r1, [sp, #20]
10007680:	1c3b      	adds	r3, r7, #0
10007682:	1c20      	adds	r0, r4, #0
10007684:	1c29      	adds	r1, r5, #0
10007686:	f001 f95d 	bl	10008944 <__aeabi_dadd>
1000768a:	1c02      	adds	r2, r0, #0
1000768c:	1c0b      	adds	r3, r1, #0
1000768e:	9804      	ldr	r0, [sp, #16]
10007690:	9905      	ldr	r1, [sp, #20]
10007692:	f001 fc7f 	bl	10008f94 <__aeabi_ddiv>
10007696:	9a00      	ldr	r2, [sp, #0]
10007698:	9b01      	ldr	r3, [sp, #4]
1000769a:	f002 fb53 	bl	10009d44 <__aeabi_dsub>
1000769e:	1c02      	adds	r2, r0, #0
100076a0:	1c0b      	adds	r3, r1, #0
100076a2:	4648      	mov	r0, r9
100076a4:	4641      	mov	r1, r8
100076a6:	f002 fb4d 	bl	10009d44 <__aeabi_dsub>
100076aa:	1c02      	adds	r2, r0, #0
100076ac:	1c0b      	adds	r3, r1, #0
100076ae:	f001 f949 	bl	10008944 <__aeabi_dadd>
100076b2:	1c02      	adds	r2, r0, #0
100076b4:	1c0b      	adds	r3, r1, #0
100076b6:	1c30      	adds	r0, r6, #0
100076b8:	1c39      	adds	r1, r7, #0
100076ba:	f002 fb43 	bl	10009d44 <__aeabi_dsub>
100076be:	1c02      	adds	r2, r0, #0
100076c0:	1c0b      	adds	r3, r1, #0
100076c2:	9802      	ldr	r0, [sp, #8]
100076c4:	9903      	ldr	r1, [sp, #12]
100076c6:	f002 f8a3 	bl	10009810 <__aeabi_dmul>
100076ca:	e7ba      	b.n	10007642 <__kernel_tan+0x24e>
100076cc:	4648      	mov	r0, r9
100076ce:	4641      	mov	r1, r8
100076d0:	f7ff f800 	bl	100066d4 <fabs>
100076d4:	1c02      	adds	r2, r0, #0
100076d6:	1c0b      	adds	r3, r1, #0
100076d8:	2000      	movs	r0, #0
100076da:	492a      	ldr	r1, [pc, #168]	; (10007784 <__kernel_tan+0x390>)
100076dc:	f001 fc5a 	bl	10008f94 <__aeabi_ddiv>
100076e0:	e7af      	b.n	10007642 <__kernel_tan+0x24e>
100076e2:	2280      	movs	r2, #128	; 0x80
100076e4:	2180      	movs	r1, #128	; 0x80
100076e6:	0612      	lsls	r2, r2, #24
100076e8:	4694      	mov	ip, r2
100076ea:	9b00      	ldr	r3, [sp, #0]
100076ec:	0609      	lsls	r1, r1, #24
100076ee:	4441      	add	r1, r8
100076f0:	4463      	add	r3, ip
100076f2:	4681      	mov	r9, r0
100076f4:	4688      	mov	r8, r1
100076f6:	9300      	str	r3, [sp, #0]
100076f8:	e6ad      	b.n	10007456 <__kernel_tan+0x62>
100076fa:	4648      	mov	r0, r9
100076fc:	4641      	mov	r1, r8
100076fe:	e7a0      	b.n	10007642 <__kernel_tan+0x24e>
10007700:	3e2fffff 	.word	0x3e2fffff
10007704:	bff00000 	.word	0xbff00000
10007708:	3fe59427 	.word	0x3fe59427
1000770c:	54442d18 	.word	0x54442d18
10007710:	3fe921fb 	.word	0x3fe921fb
10007714:	33145c07 	.word	0x33145c07
10007718:	3c81a626 	.word	0x3c81a626
1000771c:	db605373 	.word	0xdb605373
10007720:	bef375cb 	.word	0xbef375cb
10007724:	a03792a6 	.word	0xa03792a6
10007728:	3f147e88 	.word	0x3f147e88
1000772c:	f2f26501 	.word	0xf2f26501
10007730:	3f4344d8 	.word	0x3f4344d8
10007734:	c9560328 	.word	0xc9560328
10007738:	3f6d6d22 	.word	0x3f6d6d22
1000773c:	8406d637 	.word	0x8406d637
10007740:	3f9664f4 	.word	0x3f9664f4
10007744:	1110fe7a 	.word	0x1110fe7a
10007748:	3fc11111 	.word	0x3fc11111
1000774c:	74bf7ad4 	.word	0x74bf7ad4
10007750:	3efb2a70 	.word	0x3efb2a70
10007754:	32f0a7e9 	.word	0x32f0a7e9
10007758:	3f12b80f 	.word	0x3f12b80f
1000775c:	1a8d1068 	.word	0x1a8d1068
10007760:	3f3026f7 	.word	0x3f3026f7
10007764:	fee08315 	.word	0xfee08315
10007768:	3f57dbc8 	.word	0x3f57dbc8
1000776c:	e96e8493 	.word	0xe96e8493
10007770:	3f8226e3 	.word	0x3f8226e3
10007774:	1bb341fe 	.word	0x1bb341fe
10007778:	3faba1ba 	.word	0x3faba1ba
1000777c:	55555563 	.word	0x55555563
10007780:	3fd55555 	.word	0x3fd55555
10007784:	3ff00000 	.word	0x3ff00000

10007788 <floor>:
10007788:	b5f0      	push	{r4, r5, r6, r7, lr}
1000778a:	465f      	mov	r7, fp
1000778c:	464d      	mov	r5, r9
1000778e:	4644      	mov	r4, r8
10007790:	4656      	mov	r6, sl
10007792:	b4f0      	push	{r4, r5, r6, r7}
10007794:	4b48      	ldr	r3, [pc, #288]	; (100078b8 <floor+0x130>)
10007796:	004d      	lsls	r5, r1, #1
10007798:	0d6d      	lsrs	r5, r5, #21
1000779a:	18ef      	adds	r7, r5, r3
1000779c:	b083      	sub	sp, #12
1000779e:	1c06      	adds	r6, r0, #0
100077a0:	1c0c      	adds	r4, r1, #0
100077a2:	4688      	mov	r8, r1
100077a4:	468b      	mov	fp, r1
100077a6:	4681      	mov	r9, r0
100077a8:	2f13      	cmp	r7, #19
100077aa:	dc27      	bgt.n	100077fc <floor+0x74>
100077ac:	2f00      	cmp	r7, #0
100077ae:	db54      	blt.n	1000785a <floor+0xd2>
100077b0:	4d42      	ldr	r5, [pc, #264]	; (100078bc <floor+0x134>)
100077b2:	4641      	mov	r1, r8
100077b4:	413d      	asrs	r5, r7
100077b6:	4029      	ands	r1, r5
100077b8:	4301      	orrs	r1, r0
100077ba:	1c02      	adds	r2, r0, #0
100077bc:	1c23      	adds	r3, r4, #0
100077be:	2900      	cmp	r1, #0
100077c0:	d013      	beq.n	100077ea <floor+0x62>
100077c2:	4a3f      	ldr	r2, [pc, #252]	; (100078c0 <floor+0x138>)
100077c4:	4b3f      	ldr	r3, [pc, #252]	; (100078c4 <floor+0x13c>)
100077c6:	1c21      	adds	r1, r4, #0
100077c8:	f001 f8bc 	bl	10008944 <__aeabi_dadd>
100077cc:	2200      	movs	r2, #0
100077ce:	2300      	movs	r3, #0
100077d0:	f000 f92e 	bl	10007a30 <__aeabi_dcmpgt>
100077d4:	2800      	cmp	r0, #0
100077d6:	d006      	beq.n	100077e6 <floor+0x5e>
100077d8:	2c00      	cmp	r4, #0
100077da:	db4e      	blt.n	1000787a <floor+0xf2>
100077dc:	465b      	mov	r3, fp
100077de:	43ab      	bics	r3, r5
100077e0:	4698      	mov	r8, r3
100077e2:	2300      	movs	r3, #0
100077e4:	4699      	mov	r9, r3
100077e6:	4643      	mov	r3, r8
100077e8:	464a      	mov	r2, r9
100077ea:	1c10      	adds	r0, r2, #0
100077ec:	1c19      	adds	r1, r3, #0
100077ee:	b003      	add	sp, #12
100077f0:	bc3c      	pop	{r2, r3, r4, r5}
100077f2:	4690      	mov	r8, r2
100077f4:	4699      	mov	r9, r3
100077f6:	46a2      	mov	sl, r4
100077f8:	46ab      	mov	fp, r5
100077fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
100077fc:	2f33      	cmp	r7, #51	; 0x33
100077fe:	dd0c      	ble.n	1000781a <floor+0x92>
10007800:	1c0b      	adds	r3, r1, #0
10007802:	2180      	movs	r1, #128	; 0x80
10007804:	1c02      	adds	r2, r0, #0
10007806:	00c9      	lsls	r1, r1, #3
10007808:	428f      	cmp	r7, r1
1000780a:	d1ee      	bne.n	100077ea <floor+0x62>
1000780c:	1c32      	adds	r2, r6, #0
1000780e:	1c21      	adds	r1, r4, #0
10007810:	f001 f898 	bl	10008944 <__aeabi_dadd>
10007814:	1c02      	adds	r2, r0, #0
10007816:	1c0b      	adds	r3, r1, #0
10007818:	e7e7      	b.n	100077ea <floor+0x62>
1000781a:	2201      	movs	r2, #1
1000781c:	4b2a      	ldr	r3, [pc, #168]	; (100078c8 <floor+0x140>)
1000781e:	4252      	negs	r2, r2
10007820:	18eb      	adds	r3, r5, r3
10007822:	40da      	lsrs	r2, r3
10007824:	1c11      	adds	r1, r2, #0
10007826:	9201      	str	r2, [sp, #4]
10007828:	1c23      	adds	r3, r4, #0
1000782a:	1c02      	adds	r2, r0, #0
1000782c:	4201      	tst	r1, r0
1000782e:	d0dc      	beq.n	100077ea <floor+0x62>
10007830:	4a23      	ldr	r2, [pc, #140]	; (100078c0 <floor+0x138>)
10007832:	4b24      	ldr	r3, [pc, #144]	; (100078c4 <floor+0x13c>)
10007834:	1c21      	adds	r1, r4, #0
10007836:	f001 f885 	bl	10008944 <__aeabi_dadd>
1000783a:	2200      	movs	r2, #0
1000783c:	2300      	movs	r3, #0
1000783e:	f000 f8f7 	bl	10007a30 <__aeabi_dcmpgt>
10007842:	2800      	cmp	r0, #0
10007844:	d0cf      	beq.n	100077e6 <floor+0x5e>
10007846:	2c00      	cmp	r4, #0
10007848:	db1c      	blt.n	10007884 <floor+0xfc>
1000784a:	464b      	mov	r3, r9
1000784c:	9a01      	ldr	r2, [sp, #4]
1000784e:	46d8      	mov	r8, fp
10007850:	4393      	bics	r3, r2
10007852:	4699      	mov	r9, r3
10007854:	4643      	mov	r3, r8
10007856:	464a      	mov	r2, r9
10007858:	e7c7      	b.n	100077ea <floor+0x62>
1000785a:	4a19      	ldr	r2, [pc, #100]	; (100078c0 <floor+0x138>)
1000785c:	4b19      	ldr	r3, [pc, #100]	; (100078c4 <floor+0x13c>)
1000785e:	f001 f871 	bl	10008944 <__aeabi_dadd>
10007862:	2200      	movs	r2, #0
10007864:	2300      	movs	r3, #0
10007866:	f000 f8e3 	bl	10007a30 <__aeabi_dcmpgt>
1000786a:	2800      	cmp	r0, #0
1000786c:	d0bb      	beq.n	100077e6 <floor+0x5e>
1000786e:	2c00      	cmp	r4, #0
10007870:	db15      	blt.n	1000789e <floor+0x116>
10007872:	2300      	movs	r3, #0
10007874:	4699      	mov	r9, r3
10007876:	4698      	mov	r8, r3
10007878:	e7b5      	b.n	100077e6 <floor+0x5e>
1000787a:	2380      	movs	r3, #128	; 0x80
1000787c:	035b      	lsls	r3, r3, #13
1000787e:	413b      	asrs	r3, r7
10007880:	449b      	add	fp, r3
10007882:	e7ab      	b.n	100077dc <floor+0x54>
10007884:	2f14      	cmp	r7, #20
10007886:	d013      	beq.n	100078b0 <floor+0x128>
10007888:	4b10      	ldr	r3, [pc, #64]	; (100078cc <floor+0x144>)
1000788a:	1b5d      	subs	r5, r3, r5
1000788c:	2301      	movs	r3, #1
1000788e:	40ab      	lsls	r3, r5
10007890:	4699      	mov	r9, r3
10007892:	44b1      	add	r9, r6
10007894:	45b1      	cmp	r9, r6
10007896:	419b      	sbcs	r3, r3
10007898:	425b      	negs	r3, r3
1000789a:	449b      	add	fp, r3
1000789c:	e7d5      	b.n	1000784a <floor+0xc2>
1000789e:	2300      	movs	r3, #0
100078a0:	0064      	lsls	r4, r4, #1
100078a2:	0864      	lsrs	r4, r4, #1
100078a4:	4326      	orrs	r6, r4
100078a6:	4699      	mov	r9, r3
100078a8:	d09d      	beq.n	100077e6 <floor+0x5e>
100078aa:	4b09      	ldr	r3, [pc, #36]	; (100078d0 <floor+0x148>)
100078ac:	4698      	mov	r8, r3
100078ae:	e79a      	b.n	100077e6 <floor+0x5e>
100078b0:	2301      	movs	r3, #1
100078b2:	469c      	mov	ip, r3
100078b4:	44e3      	add	fp, ip
100078b6:	e7c8      	b.n	1000784a <floor+0xc2>
100078b8:	fffffc01 	.word	0xfffffc01
100078bc:	000fffff 	.word	0x000fffff
100078c0:	8800759c 	.word	0x8800759c
100078c4:	7e37e43c 	.word	0x7e37e43c
100078c8:	fffffbed 	.word	0xfffffbed
100078cc:	00000433 	.word	0x00000433
100078d0:	bff00000 	.word	0xbff00000

100078d4 <scalbn>:
100078d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100078d6:	4f31      	ldr	r7, [pc, #196]	; (1000799c <scalbn+0xc8>)
100078d8:	1c16      	adds	r6, r2, #0
100078da:	1c3b      	adds	r3, r7, #0
100078dc:	400b      	ands	r3, r1
100078de:	1c04      	adds	r4, r0, #0
100078e0:	1c0d      	adds	r5, r1, #0
100078e2:	1c0a      	adds	r2, r1, #0
100078e4:	151b      	asrs	r3, r3, #20
100078e6:	d120      	bne.n	1000792a <scalbn+0x56>
100078e8:	004b      	lsls	r3, r1, #1
100078ea:	085b      	lsrs	r3, r3, #1
100078ec:	4303      	orrs	r3, r0
100078ee:	d01b      	beq.n	10007928 <scalbn+0x54>
100078f0:	2200      	movs	r2, #0
100078f2:	4b2b      	ldr	r3, [pc, #172]	; (100079a0 <scalbn+0xcc>)
100078f4:	f001 ff8c 	bl	10009810 <__aeabi_dmul>
100078f8:	4b2a      	ldr	r3, [pc, #168]	; (100079a4 <scalbn+0xd0>)
100078fa:	1c04      	adds	r4, r0, #0
100078fc:	1c0d      	adds	r5, r1, #0
100078fe:	1c0a      	adds	r2, r1, #0
10007900:	429e      	cmp	r6, r3
10007902:	db22      	blt.n	1000794a <scalbn+0x76>
10007904:	400f      	ands	r7, r1
10007906:	153f      	asrs	r7, r7, #20
10007908:	1c3b      	adds	r3, r7, #0
1000790a:	4927      	ldr	r1, [pc, #156]	; (100079a8 <scalbn+0xd4>)
1000790c:	3b36      	subs	r3, #54	; 0x36
1000790e:	199b      	adds	r3, r3, r6
10007910:	428b      	cmp	r3, r1
10007912:	dd11      	ble.n	10007938 <scalbn+0x64>
10007914:	1c22      	adds	r2, r4, #0
10007916:	1c2b      	adds	r3, r5, #0
10007918:	4824      	ldr	r0, [pc, #144]	; (100079ac <scalbn+0xd8>)
1000791a:	4925      	ldr	r1, [pc, #148]	; (100079b0 <scalbn+0xdc>)
1000791c:	f000 f856 	bl	100079cc <copysign>
10007920:	4a22      	ldr	r2, [pc, #136]	; (100079ac <scalbn+0xd8>)
10007922:	4b23      	ldr	r3, [pc, #140]	; (100079b0 <scalbn+0xdc>)
10007924:	f001 ff74 	bl	10009810 <__aeabi_dmul>
10007928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000792a:	4922      	ldr	r1, [pc, #136]	; (100079b4 <scalbn+0xe0>)
1000792c:	428b      	cmp	r3, r1
1000792e:	d022      	beq.n	10007976 <scalbn+0xa2>
10007930:	491d      	ldr	r1, [pc, #116]	; (100079a8 <scalbn+0xd4>)
10007932:	199b      	adds	r3, r3, r6
10007934:	428b      	cmp	r3, r1
10007936:	dced      	bgt.n	10007914 <scalbn+0x40>
10007938:	2b00      	cmp	r3, #0
1000793a:	dd0b      	ble.n	10007954 <scalbn+0x80>
1000793c:	491e      	ldr	r1, [pc, #120]	; (100079b8 <scalbn+0xe4>)
1000793e:	051b      	lsls	r3, r3, #20
10007940:	400a      	ands	r2, r1
10007942:	4313      	orrs	r3, r2
10007944:	1c20      	adds	r0, r4, #0
10007946:	1c19      	adds	r1, r3, #0
10007948:	e7ee      	b.n	10007928 <scalbn+0x54>
1000794a:	4a1c      	ldr	r2, [pc, #112]	; (100079bc <scalbn+0xe8>)
1000794c:	4b1c      	ldr	r3, [pc, #112]	; (100079c0 <scalbn+0xec>)
1000794e:	f001 ff5f 	bl	10009810 <__aeabi_dmul>
10007952:	e7e9      	b.n	10007928 <scalbn+0x54>
10007954:	1c19      	adds	r1, r3, #0
10007956:	3135      	adds	r1, #53	; 0x35
10007958:	da13      	bge.n	10007982 <scalbn+0xae>
1000795a:	4b1a      	ldr	r3, [pc, #104]	; (100079c4 <scalbn+0xf0>)
1000795c:	429e      	cmp	r6, r3
1000795e:	dcd9      	bgt.n	10007914 <scalbn+0x40>
10007960:	1c22      	adds	r2, r4, #0
10007962:	1c2b      	adds	r3, r5, #0
10007964:	4815      	ldr	r0, [pc, #84]	; (100079bc <scalbn+0xe8>)
10007966:	4916      	ldr	r1, [pc, #88]	; (100079c0 <scalbn+0xec>)
10007968:	f000 f830 	bl	100079cc <copysign>
1000796c:	4a13      	ldr	r2, [pc, #76]	; (100079bc <scalbn+0xe8>)
1000796e:	4b14      	ldr	r3, [pc, #80]	; (100079c0 <scalbn+0xec>)
10007970:	f001 ff4e 	bl	10009810 <__aeabi_dmul>
10007974:	e7d8      	b.n	10007928 <scalbn+0x54>
10007976:	1c29      	adds	r1, r5, #0
10007978:	1c22      	adds	r2, r4, #0
1000797a:	1c2b      	adds	r3, r5, #0
1000797c:	f000 ffe2 	bl	10008944 <__aeabi_dadd>
10007980:	e7d2      	b.n	10007928 <scalbn+0x54>
10007982:	490d      	ldr	r1, [pc, #52]	; (100079b8 <scalbn+0xe4>)
10007984:	3336      	adds	r3, #54	; 0x36
10007986:	400a      	ands	r2, r1
10007988:	051b      	lsls	r3, r3, #20
1000798a:	4313      	orrs	r3, r2
1000798c:	1c20      	adds	r0, r4, #0
1000798e:	1c19      	adds	r1, r3, #0
10007990:	2200      	movs	r2, #0
10007992:	4b0d      	ldr	r3, [pc, #52]	; (100079c8 <scalbn+0xf4>)
10007994:	f001 ff3c 	bl	10009810 <__aeabi_dmul>
10007998:	e7c6      	b.n	10007928 <scalbn+0x54>
1000799a:	46c0      	nop			; (mov r8, r8)
1000799c:	7ff00000 	.word	0x7ff00000
100079a0:	43500000 	.word	0x43500000
100079a4:	ffff3cb0 	.word	0xffff3cb0
100079a8:	000007fe 	.word	0x000007fe
100079ac:	8800759c 	.word	0x8800759c
100079b0:	7e37e43c 	.word	0x7e37e43c
100079b4:	000007ff 	.word	0x000007ff
100079b8:	800fffff 	.word	0x800fffff
100079bc:	c2f8f359 	.word	0xc2f8f359
100079c0:	01a56e1f 	.word	0x01a56e1f
100079c4:	0000c350 	.word	0x0000c350
100079c8:	3c900000 	.word	0x3c900000

100079cc <copysign>:
100079cc:	b530      	push	{r4, r5, lr}
100079ce:	004a      	lsls	r2, r1, #1
100079d0:	0fdb      	lsrs	r3, r3, #31
100079d2:	0852      	lsrs	r2, r2, #1
100079d4:	07db      	lsls	r3, r3, #31
100079d6:	4313      	orrs	r3, r2
100079d8:	1c19      	adds	r1, r3, #0
100079da:	bd30      	pop	{r4, r5, pc}

100079dc <__aeabi_cdrcmple>:
100079dc:	4684      	mov	ip, r0
100079de:	1c10      	adds	r0, r2, #0
100079e0:	4662      	mov	r2, ip
100079e2:	468c      	mov	ip, r1
100079e4:	1c19      	adds	r1, r3, #0
100079e6:	4663      	mov	r3, ip
100079e8:	e000      	b.n	100079ec <__aeabi_cdcmpeq>
100079ea:	46c0      	nop			; (mov r8, r8)

100079ec <__aeabi_cdcmpeq>:
100079ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100079ee:	f001 fea9 	bl	10009744 <__ledf2>
100079f2:	2800      	cmp	r0, #0
100079f4:	d401      	bmi.n	100079fa <__aeabi_cdcmpeq+0xe>
100079f6:	2100      	movs	r1, #0
100079f8:	42c8      	cmn	r0, r1
100079fa:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

100079fc <__aeabi_dcmpeq>:
100079fc:	b510      	push	{r4, lr}
100079fe:	f001 fded 	bl	100095dc <__eqdf2>
10007a02:	4240      	negs	r0, r0
10007a04:	3001      	adds	r0, #1
10007a06:	bd10      	pop	{r4, pc}

10007a08 <__aeabi_dcmplt>:
10007a08:	b510      	push	{r4, lr}
10007a0a:	f001 fe9b 	bl	10009744 <__ledf2>
10007a0e:	2800      	cmp	r0, #0
10007a10:	db01      	blt.n	10007a16 <__aeabi_dcmplt+0xe>
10007a12:	2000      	movs	r0, #0
10007a14:	bd10      	pop	{r4, pc}
10007a16:	2001      	movs	r0, #1
10007a18:	bd10      	pop	{r4, pc}
10007a1a:	46c0      	nop			; (mov r8, r8)

10007a1c <__aeabi_dcmple>:
10007a1c:	b510      	push	{r4, lr}
10007a1e:	f001 fe91 	bl	10009744 <__ledf2>
10007a22:	2800      	cmp	r0, #0
10007a24:	dd01      	ble.n	10007a2a <__aeabi_dcmple+0xe>
10007a26:	2000      	movs	r0, #0
10007a28:	bd10      	pop	{r4, pc}
10007a2a:	2001      	movs	r0, #1
10007a2c:	bd10      	pop	{r4, pc}
10007a2e:	46c0      	nop			; (mov r8, r8)

10007a30 <__aeabi_dcmpgt>:
10007a30:	b510      	push	{r4, lr}
10007a32:	f001 fe17 	bl	10009664 <__gedf2>
10007a36:	2800      	cmp	r0, #0
10007a38:	dc01      	bgt.n	10007a3e <__aeabi_dcmpgt+0xe>
10007a3a:	2000      	movs	r0, #0
10007a3c:	bd10      	pop	{r4, pc}
10007a3e:	2001      	movs	r0, #1
10007a40:	bd10      	pop	{r4, pc}
10007a42:	46c0      	nop			; (mov r8, r8)

10007a44 <__aeabi_dcmpge>:
10007a44:	b510      	push	{r4, lr}
10007a46:	f001 fe0d 	bl	10009664 <__gedf2>
10007a4a:	2800      	cmp	r0, #0
10007a4c:	da01      	bge.n	10007a52 <__aeabi_dcmpge+0xe>
10007a4e:	2000      	movs	r0, #0
10007a50:	bd10      	pop	{r4, pc}
10007a52:	2001      	movs	r0, #1
10007a54:	bd10      	pop	{r4, pc}
10007a56:	46c0      	nop			; (mov r8, r8)

10007a58 <__aeabi_cfrcmple>:
10007a58:	4684      	mov	ip, r0
10007a5a:	1c08      	adds	r0, r1, #0
10007a5c:	4661      	mov	r1, ip
10007a5e:	e7ff      	b.n	10007a60 <__aeabi_cfcmpeq>

10007a60 <__aeabi_cfcmpeq>:
10007a60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10007a62:	f000 fc11 	bl	10008288 <__lesf2>
10007a66:	2800      	cmp	r0, #0
10007a68:	d401      	bmi.n	10007a6e <__aeabi_cfcmpeq+0xe>
10007a6a:	2100      	movs	r1, #0
10007a6c:	42c8      	cmn	r0, r1
10007a6e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10007a70 <__aeabi_fcmpeq>:
10007a70:	b510      	push	{r4, lr}
10007a72:	f000 fb95 	bl	100081a0 <__eqsf2>
10007a76:	4240      	negs	r0, r0
10007a78:	3001      	adds	r0, #1
10007a7a:	bd10      	pop	{r4, pc}

10007a7c <__aeabi_fcmplt>:
10007a7c:	b510      	push	{r4, lr}
10007a7e:	f000 fc03 	bl	10008288 <__lesf2>
10007a82:	2800      	cmp	r0, #0
10007a84:	db01      	blt.n	10007a8a <__aeabi_fcmplt+0xe>
10007a86:	2000      	movs	r0, #0
10007a88:	bd10      	pop	{r4, pc}
10007a8a:	2001      	movs	r0, #1
10007a8c:	bd10      	pop	{r4, pc}
10007a8e:	46c0      	nop			; (mov r8, r8)

10007a90 <__aeabi_fcmple>:
10007a90:	b510      	push	{r4, lr}
10007a92:	f000 fbf9 	bl	10008288 <__lesf2>
10007a96:	2800      	cmp	r0, #0
10007a98:	dd01      	ble.n	10007a9e <__aeabi_fcmple+0xe>
10007a9a:	2000      	movs	r0, #0
10007a9c:	bd10      	pop	{r4, pc}
10007a9e:	2001      	movs	r0, #1
10007aa0:	bd10      	pop	{r4, pc}
10007aa2:	46c0      	nop			; (mov r8, r8)

10007aa4 <__aeabi_fcmpgt>:
10007aa4:	b510      	push	{r4, lr}
10007aa6:	f000 fba5 	bl	100081f4 <__gesf2>
10007aaa:	2800      	cmp	r0, #0
10007aac:	dc01      	bgt.n	10007ab2 <__aeabi_fcmpgt+0xe>
10007aae:	2000      	movs	r0, #0
10007ab0:	bd10      	pop	{r4, pc}
10007ab2:	2001      	movs	r0, #1
10007ab4:	bd10      	pop	{r4, pc}
10007ab6:	46c0      	nop			; (mov r8, r8)

10007ab8 <__aeabi_fcmpge>:
10007ab8:	b510      	push	{r4, lr}
10007aba:	f000 fb9b 	bl	100081f4 <__gesf2>
10007abe:	2800      	cmp	r0, #0
10007ac0:	da01      	bge.n	10007ac6 <__aeabi_fcmpge+0xe>
10007ac2:	2000      	movs	r0, #0
10007ac4:	bd10      	pop	{r4, pc}
10007ac6:	2001      	movs	r0, #1
10007ac8:	bd10      	pop	{r4, pc}
10007aca:	46c0      	nop			; (mov r8, r8)

10007acc <__clzsi2>:
10007acc:	211c      	movs	r1, #28
10007ace:	2301      	movs	r3, #1
10007ad0:	041b      	lsls	r3, r3, #16
10007ad2:	4298      	cmp	r0, r3
10007ad4:	d301      	bcc.n	10007ada <__clzsi2+0xe>
10007ad6:	0c00      	lsrs	r0, r0, #16
10007ad8:	3910      	subs	r1, #16
10007ada:	0a1b      	lsrs	r3, r3, #8
10007adc:	4298      	cmp	r0, r3
10007ade:	d301      	bcc.n	10007ae4 <__clzsi2+0x18>
10007ae0:	0a00      	lsrs	r0, r0, #8
10007ae2:	3908      	subs	r1, #8
10007ae4:	091b      	lsrs	r3, r3, #4
10007ae6:	4298      	cmp	r0, r3
10007ae8:	d301      	bcc.n	10007aee <__clzsi2+0x22>
10007aea:	0900      	lsrs	r0, r0, #4
10007aec:	3904      	subs	r1, #4
10007aee:	a202      	add	r2, pc, #8	; (adr r2, 10007af8 <__clzsi2+0x2c>)
10007af0:	5c10      	ldrb	r0, [r2, r0]
10007af2:	1840      	adds	r0, r0, r1
10007af4:	4770      	bx	lr
10007af6:	46c0      	nop			; (mov r8, r8)
10007af8:	02020304 	.word	0x02020304
10007afc:	01010101 	.word	0x01010101
	...

10007b08 <__aeabi_uldivmod>:
10007b08:	2b00      	cmp	r3, #0
10007b0a:	d111      	bne.n	10007b30 <__aeabi_uldivmod+0x28>
10007b0c:	2a00      	cmp	r2, #0
10007b0e:	d10f      	bne.n	10007b30 <__aeabi_uldivmod+0x28>
10007b10:	2900      	cmp	r1, #0
10007b12:	d100      	bne.n	10007b16 <__aeabi_uldivmod+0xe>
10007b14:	2800      	cmp	r0, #0
10007b16:	d002      	beq.n	10007b1e <__aeabi_uldivmod+0x16>
10007b18:	2100      	movs	r1, #0
10007b1a:	43c9      	mvns	r1, r1
10007b1c:	1c08      	adds	r0, r1, #0
10007b1e:	b407      	push	{r0, r1, r2}
10007b20:	4802      	ldr	r0, [pc, #8]	; (10007b2c <__aeabi_uldivmod+0x24>)
10007b22:	a102      	add	r1, pc, #8	; (adr r1, 10007b2c <__aeabi_uldivmod+0x24>)
10007b24:	1840      	adds	r0, r0, r1
10007b26:	9002      	str	r0, [sp, #8]
10007b28:	bd03      	pop	{r0, r1, pc}
10007b2a:	46c0      	nop			; (mov r8, r8)
10007b2c:	00002c1d 	.word	0x00002c1d
10007b30:	b403      	push	{r0, r1}
10007b32:	4668      	mov	r0, sp
10007b34:	b501      	push	{r0, lr}
10007b36:	9802      	ldr	r0, [sp, #8]
10007b38:	f000 f864 	bl	10007c04 <__gnu_uldivmod_helper>
10007b3c:	9b01      	ldr	r3, [sp, #4]
10007b3e:	469e      	mov	lr, r3
10007b40:	b002      	add	sp, #8
10007b42:	bc0c      	pop	{r2, r3}
10007b44:	4770      	bx	lr
10007b46:	46c0      	nop			; (mov r8, r8)

10007b48 <__aeabi_lmul>:
10007b48:	b5f0      	push	{r4, r5, r6, r7, lr}
10007b4a:	464f      	mov	r7, r9
10007b4c:	4646      	mov	r6, r8
10007b4e:	0405      	lsls	r5, r0, #16
10007b50:	0c2d      	lsrs	r5, r5, #16
10007b52:	1c2c      	adds	r4, r5, #0
10007b54:	b4c0      	push	{r6, r7}
10007b56:	0417      	lsls	r7, r2, #16
10007b58:	0c16      	lsrs	r6, r2, #16
10007b5a:	0c3f      	lsrs	r7, r7, #16
10007b5c:	4699      	mov	r9, r3
10007b5e:	0c03      	lsrs	r3, r0, #16
10007b60:	437c      	muls	r4, r7
10007b62:	4375      	muls	r5, r6
10007b64:	435f      	muls	r7, r3
10007b66:	4373      	muls	r3, r6
10007b68:	197d      	adds	r5, r7, r5
10007b6a:	0c26      	lsrs	r6, r4, #16
10007b6c:	19ad      	adds	r5, r5, r6
10007b6e:	469c      	mov	ip, r3
10007b70:	42af      	cmp	r7, r5
10007b72:	d903      	bls.n	10007b7c <__aeabi_lmul+0x34>
10007b74:	2380      	movs	r3, #128	; 0x80
10007b76:	025b      	lsls	r3, r3, #9
10007b78:	4698      	mov	r8, r3
10007b7a:	44c4      	add	ip, r8
10007b7c:	464b      	mov	r3, r9
10007b7e:	4351      	muls	r1, r2
10007b80:	4343      	muls	r3, r0
10007b82:	0424      	lsls	r4, r4, #16
10007b84:	0c2e      	lsrs	r6, r5, #16
10007b86:	0c24      	lsrs	r4, r4, #16
10007b88:	042d      	lsls	r5, r5, #16
10007b8a:	4466      	add	r6, ip
10007b8c:	192c      	adds	r4, r5, r4
10007b8e:	1859      	adds	r1, r3, r1
10007b90:	1989      	adds	r1, r1, r6
10007b92:	1c20      	adds	r0, r4, #0
10007b94:	bc0c      	pop	{r2, r3}
10007b96:	4690      	mov	r8, r2
10007b98:	4699      	mov	r9, r3
10007b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

10007b9c <__aeabi_f2uiz>:
10007b9c:	219e      	movs	r1, #158	; 0x9e
10007b9e:	b510      	push	{r4, lr}
10007ba0:	05c9      	lsls	r1, r1, #23
10007ba2:	1c04      	adds	r4, r0, #0
10007ba4:	f7ff ff88 	bl	10007ab8 <__aeabi_fcmpge>
10007ba8:	2800      	cmp	r0, #0
10007baa:	d103      	bne.n	10007bb4 <__aeabi_f2uiz+0x18>
10007bac:	1c20      	adds	r0, r4, #0
10007bae:	f000 fe61 	bl	10008874 <__aeabi_f2iz>
10007bb2:	bd10      	pop	{r4, pc}
10007bb4:	219e      	movs	r1, #158	; 0x9e
10007bb6:	1c20      	adds	r0, r4, #0
10007bb8:	05c9      	lsls	r1, r1, #23
10007bba:	f000 fcdd 	bl	10008578 <__aeabi_fsub>
10007bbe:	f000 fe59 	bl	10008874 <__aeabi_f2iz>
10007bc2:	2380      	movs	r3, #128	; 0x80
10007bc4:	061b      	lsls	r3, r3, #24
10007bc6:	469c      	mov	ip, r3
10007bc8:	4460      	add	r0, ip
10007bca:	e7f2      	b.n	10007bb2 <__aeabi_f2uiz+0x16>

10007bcc <__gnu_ldivmod_helper>:
10007bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
10007bce:	b083      	sub	sp, #12
10007bd0:	1c16      	adds	r6, r2, #0
10007bd2:	1c1f      	adds	r7, r3, #0
10007bd4:	9000      	str	r0, [sp, #0]
10007bd6:	9101      	str	r1, [sp, #4]
10007bd8:	f002 fdb8 	bl	1000a74c <__divdi3>
10007bdc:	1c04      	adds	r4, r0, #0
10007bde:	1c0d      	adds	r5, r1, #0
10007be0:	1c22      	adds	r2, r4, #0
10007be2:	1c2b      	adds	r3, r5, #0
10007be4:	1c30      	adds	r0, r6, #0
10007be6:	1c39      	adds	r1, r7, #0
10007be8:	f7ff ffae 	bl	10007b48 <__aeabi_lmul>
10007bec:	9a00      	ldr	r2, [sp, #0]
10007bee:	9b01      	ldr	r3, [sp, #4]
10007bf0:	1a12      	subs	r2, r2, r0
10007bf2:	418b      	sbcs	r3, r1
10007bf4:	9908      	ldr	r1, [sp, #32]
10007bf6:	1c20      	adds	r0, r4, #0
10007bf8:	600a      	str	r2, [r1, #0]
10007bfa:	604b      	str	r3, [r1, #4]
10007bfc:	1c29      	adds	r1, r5, #0
10007bfe:	b003      	add	sp, #12
10007c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
10007c02:	46c0      	nop			; (mov r8, r8)

10007c04 <__gnu_uldivmod_helper>:
10007c04:	b5f0      	push	{r4, r5, r6, r7, lr}
10007c06:	1c14      	adds	r4, r2, #0
10007c08:	b083      	sub	sp, #12
10007c0a:	1c1d      	adds	r5, r3, #0
10007c0c:	9000      	str	r0, [sp, #0]
10007c0e:	9101      	str	r1, [sp, #4]
10007c10:	f002 fe94 	bl	1000a93c <__udivdi3>
10007c14:	1c22      	adds	r2, r4, #0
10007c16:	1c2b      	adds	r3, r5, #0
10007c18:	1c06      	adds	r6, r0, #0
10007c1a:	1c0f      	adds	r7, r1, #0
10007c1c:	f7ff ff94 	bl	10007b48 <__aeabi_lmul>
10007c20:	9a00      	ldr	r2, [sp, #0]
10007c22:	9b01      	ldr	r3, [sp, #4]
10007c24:	1a12      	subs	r2, r2, r0
10007c26:	418b      	sbcs	r3, r1
10007c28:	9908      	ldr	r1, [sp, #32]
10007c2a:	1c30      	adds	r0, r6, #0
10007c2c:	600a      	str	r2, [r1, #0]
10007c2e:	604b      	str	r3, [r1, #4]
10007c30:	1c39      	adds	r1, r7, #0
10007c32:	b003      	add	sp, #12
10007c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
10007c36:	46c0      	nop			; (mov r8, r8)

10007c38 <__aeabi_fadd>:
10007c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10007c3a:	004a      	lsls	r2, r1, #1
10007c3c:	0243      	lsls	r3, r0, #9
10007c3e:	0044      	lsls	r4, r0, #1
10007c40:	024e      	lsls	r6, r1, #9
10007c42:	0fc5      	lsrs	r5, r0, #31
10007c44:	0e24      	lsrs	r4, r4, #24
10007c46:	1c28      	adds	r0, r5, #0
10007c48:	099b      	lsrs	r3, r3, #6
10007c4a:	0e12      	lsrs	r2, r2, #24
10007c4c:	0fc9      	lsrs	r1, r1, #31
10007c4e:	09b7      	lsrs	r7, r6, #6
10007c50:	428d      	cmp	r5, r1
10007c52:	d040      	beq.n	10007cd6 <__aeabi_fadd+0x9e>
10007c54:	1aa0      	subs	r0, r4, r2
10007c56:	2800      	cmp	r0, #0
10007c58:	dc00      	bgt.n	10007c5c <__aeabi_fadd+0x24>
10007c5a:	e084      	b.n	10007d66 <__aeabi_fadd+0x12e>
10007c5c:	2a00      	cmp	r2, #0
10007c5e:	d11c      	bne.n	10007c9a <__aeabi_fadd+0x62>
10007c60:	2f00      	cmp	r7, #0
10007c62:	d15c      	bne.n	10007d1e <__aeabi_fadd+0xe6>
10007c64:	075a      	lsls	r2, r3, #29
10007c66:	d004      	beq.n	10007c72 <__aeabi_fadd+0x3a>
10007c68:	220f      	movs	r2, #15
10007c6a:	401a      	ands	r2, r3
10007c6c:	2a04      	cmp	r2, #4
10007c6e:	d000      	beq.n	10007c72 <__aeabi_fadd+0x3a>
10007c70:	3304      	adds	r3, #4
10007c72:	2280      	movs	r2, #128	; 0x80
10007c74:	04d2      	lsls	r2, r2, #19
10007c76:	401a      	ands	r2, r3
10007c78:	1c28      	adds	r0, r5, #0
10007c7a:	2a00      	cmp	r2, #0
10007c7c:	d024      	beq.n	10007cc8 <__aeabi_fadd+0x90>
10007c7e:	3401      	adds	r4, #1
10007c80:	2cff      	cmp	r4, #255	; 0xff
10007c82:	d100      	bne.n	10007c86 <__aeabi_fadd+0x4e>
10007c84:	e07b      	b.n	10007d7e <__aeabi_fadd+0x146>
10007c86:	019b      	lsls	r3, r3, #6
10007c88:	0a5b      	lsrs	r3, r3, #9
10007c8a:	b2e4      	uxtb	r4, r4
10007c8c:	025b      	lsls	r3, r3, #9
10007c8e:	05e4      	lsls	r4, r4, #23
10007c90:	0a5b      	lsrs	r3, r3, #9
10007c92:	4323      	orrs	r3, r4
10007c94:	07c0      	lsls	r0, r0, #31
10007c96:	4318      	orrs	r0, r3
10007c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10007c9a:	2cff      	cmp	r4, #255	; 0xff
10007c9c:	d0e2      	beq.n	10007c64 <__aeabi_fadd+0x2c>
10007c9e:	2280      	movs	r2, #128	; 0x80
10007ca0:	04d2      	lsls	r2, r2, #19
10007ca2:	4317      	orrs	r7, r2
10007ca4:	2601      	movs	r6, #1
10007ca6:	281b      	cmp	r0, #27
10007ca8:	dc08      	bgt.n	10007cbc <__aeabi_fadd+0x84>
10007caa:	1c39      	adds	r1, r7, #0
10007cac:	2220      	movs	r2, #32
10007cae:	1c3e      	adds	r6, r7, #0
10007cb0:	40c1      	lsrs	r1, r0
10007cb2:	1a10      	subs	r0, r2, r0
10007cb4:	4086      	lsls	r6, r0
10007cb6:	1e77      	subs	r7, r6, #1
10007cb8:	41be      	sbcs	r6, r7
10007cba:	430e      	orrs	r6, r1
10007cbc:	1b9b      	subs	r3, r3, r6
10007cbe:	015a      	lsls	r2, r3, #5
10007cc0:	d433      	bmi.n	10007d2a <__aeabi_fadd+0xf2>
10007cc2:	1c28      	adds	r0, r5, #0
10007cc4:	075a      	lsls	r2, r3, #29
10007cc6:	d1cf      	bne.n	10007c68 <__aeabi_fadd+0x30>
10007cc8:	08db      	lsrs	r3, r3, #3
10007cca:	2cff      	cmp	r4, #255	; 0xff
10007ccc:	d01e      	beq.n	10007d0c <__aeabi_fadd+0xd4>
10007cce:	025b      	lsls	r3, r3, #9
10007cd0:	0a5b      	lsrs	r3, r3, #9
10007cd2:	b2e4      	uxtb	r4, r4
10007cd4:	e7da      	b.n	10007c8c <__aeabi_fadd+0x54>
10007cd6:	1aa1      	subs	r1, r4, r2
10007cd8:	2900      	cmp	r1, #0
10007cda:	dd57      	ble.n	10007d8c <__aeabi_fadd+0x154>
10007cdc:	2a00      	cmp	r2, #0
10007cde:	d03a      	beq.n	10007d56 <__aeabi_fadd+0x11e>
10007ce0:	2cff      	cmp	r4, #255	; 0xff
10007ce2:	d0bf      	beq.n	10007c64 <__aeabi_fadd+0x2c>
10007ce4:	2280      	movs	r2, #128	; 0x80
10007ce6:	04d2      	lsls	r2, r2, #19
10007ce8:	4317      	orrs	r7, r2
10007cea:	2601      	movs	r6, #1
10007cec:	291b      	cmp	r1, #27
10007cee:	dd72      	ble.n	10007dd6 <__aeabi_fadd+0x19e>
10007cf0:	199b      	adds	r3, r3, r6
10007cf2:	015a      	lsls	r2, r3, #5
10007cf4:	d5e5      	bpl.n	10007cc2 <__aeabi_fadd+0x8a>
10007cf6:	3401      	adds	r4, #1
10007cf8:	2cff      	cmp	r4, #255	; 0xff
10007cfa:	d100      	bne.n	10007cfe <__aeabi_fadd+0xc6>
10007cfc:	e087      	b.n	10007e0e <__aeabi_fadd+0x1d6>
10007cfe:	2101      	movs	r1, #1
10007d00:	4a8a      	ldr	r2, [pc, #552]	; (10007f2c <__aeabi_fadd+0x2f4>)
10007d02:	4019      	ands	r1, r3
10007d04:	4013      	ands	r3, r2
10007d06:	085b      	lsrs	r3, r3, #1
10007d08:	430b      	orrs	r3, r1
10007d0a:	e7ab      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007d0c:	2b00      	cmp	r3, #0
10007d0e:	d036      	beq.n	10007d7e <__aeabi_fadd+0x146>
10007d10:	2280      	movs	r2, #128	; 0x80
10007d12:	03d2      	lsls	r2, r2, #15
10007d14:	4313      	orrs	r3, r2
10007d16:	025b      	lsls	r3, r3, #9
10007d18:	0a5b      	lsrs	r3, r3, #9
10007d1a:	24ff      	movs	r4, #255	; 0xff
10007d1c:	e7b6      	b.n	10007c8c <__aeabi_fadd+0x54>
10007d1e:	3801      	subs	r0, #1
10007d20:	2800      	cmp	r0, #0
10007d22:	d13f      	bne.n	10007da4 <__aeabi_fadd+0x16c>
10007d24:	1bdb      	subs	r3, r3, r7
10007d26:	015a      	lsls	r2, r3, #5
10007d28:	d5cb      	bpl.n	10007cc2 <__aeabi_fadd+0x8a>
10007d2a:	019b      	lsls	r3, r3, #6
10007d2c:	099e      	lsrs	r6, r3, #6
10007d2e:	1c30      	adds	r0, r6, #0
10007d30:	f7ff fecc 	bl	10007acc <__clzsi2>
10007d34:	3805      	subs	r0, #5
10007d36:	4086      	lsls	r6, r0
10007d38:	4284      	cmp	r4, r0
10007d3a:	dc23      	bgt.n	10007d84 <__aeabi_fadd+0x14c>
10007d3c:	1b00      	subs	r0, r0, r4
10007d3e:	241f      	movs	r4, #31
10007d40:	1c32      	adds	r2, r6, #0
10007d42:	1c43      	adds	r3, r0, #1
10007d44:	1a20      	subs	r0, r4, r0
10007d46:	40da      	lsrs	r2, r3
10007d48:	4086      	lsls	r6, r0
10007d4a:	1c13      	adds	r3, r2, #0
10007d4c:	1e74      	subs	r4, r6, #1
10007d4e:	41a6      	sbcs	r6, r4
10007d50:	2400      	movs	r4, #0
10007d52:	4333      	orrs	r3, r6
10007d54:	e786      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007d56:	2f00      	cmp	r7, #0
10007d58:	d100      	bne.n	10007d5c <__aeabi_fadd+0x124>
10007d5a:	e783      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007d5c:	3901      	subs	r1, #1
10007d5e:	2900      	cmp	r1, #0
10007d60:	d150      	bne.n	10007e04 <__aeabi_fadd+0x1cc>
10007d62:	19db      	adds	r3, r3, r7
10007d64:	e7c5      	b.n	10007cf2 <__aeabi_fadd+0xba>
10007d66:	2800      	cmp	r0, #0
10007d68:	d120      	bne.n	10007dac <__aeabi_fadd+0x174>
10007d6a:	1c62      	adds	r2, r4, #1
10007d6c:	b2d2      	uxtb	r2, r2
10007d6e:	2a01      	cmp	r2, #1
10007d70:	dd5e      	ble.n	10007e30 <__aeabi_fadd+0x1f8>
10007d72:	1bde      	subs	r6, r3, r7
10007d74:	0172      	lsls	r2, r6, #5
10007d76:	d528      	bpl.n	10007dca <__aeabi_fadd+0x192>
10007d78:	1afe      	subs	r6, r7, r3
10007d7a:	1c0d      	adds	r5, r1, #0
10007d7c:	e7d7      	b.n	10007d2e <__aeabi_fadd+0xf6>
10007d7e:	24ff      	movs	r4, #255	; 0xff
10007d80:	2300      	movs	r3, #0
10007d82:	e783      	b.n	10007c8c <__aeabi_fadd+0x54>
10007d84:	4b69      	ldr	r3, [pc, #420]	; (10007f2c <__aeabi_fadd+0x2f4>)
10007d86:	1a24      	subs	r4, r4, r0
10007d88:	4033      	ands	r3, r6
10007d8a:	e76b      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007d8c:	2900      	cmp	r1, #0
10007d8e:	d158      	bne.n	10007e42 <__aeabi_fadd+0x20a>
10007d90:	1c62      	adds	r2, r4, #1
10007d92:	b2d1      	uxtb	r1, r2
10007d94:	2901      	cmp	r1, #1
10007d96:	dd3c      	ble.n	10007e12 <__aeabi_fadd+0x1da>
10007d98:	2aff      	cmp	r2, #255	; 0xff
10007d9a:	d037      	beq.n	10007e0c <__aeabi_fadd+0x1d4>
10007d9c:	18fb      	adds	r3, r7, r3
10007d9e:	085b      	lsrs	r3, r3, #1
10007da0:	1c14      	adds	r4, r2, #0
10007da2:	e75f      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007da4:	2cff      	cmp	r4, #255	; 0xff
10007da6:	d000      	beq.n	10007daa <__aeabi_fadd+0x172>
10007da8:	e77c      	b.n	10007ca4 <__aeabi_fadd+0x6c>
10007daa:	e75b      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007dac:	2c00      	cmp	r4, #0
10007dae:	d01e      	beq.n	10007dee <__aeabi_fadd+0x1b6>
10007db0:	2aff      	cmp	r2, #255	; 0xff
10007db2:	d023      	beq.n	10007dfc <__aeabi_fadd+0x1c4>
10007db4:	2480      	movs	r4, #128	; 0x80
10007db6:	04e4      	lsls	r4, r4, #19
10007db8:	4240      	negs	r0, r0
10007dba:	4323      	orrs	r3, r4
10007dbc:	281b      	cmp	r0, #27
10007dbe:	dd5b      	ble.n	10007e78 <__aeabi_fadd+0x240>
10007dc0:	2301      	movs	r3, #1
10007dc2:	1afb      	subs	r3, r7, r3
10007dc4:	1c14      	adds	r4, r2, #0
10007dc6:	1c0d      	adds	r5, r1, #0
10007dc8:	e7ad      	b.n	10007d26 <__aeabi_fadd+0xee>
10007dca:	2e00      	cmp	r6, #0
10007dcc:	d1af      	bne.n	10007d2e <__aeabi_fadd+0xf6>
10007dce:	2300      	movs	r3, #0
10007dd0:	2000      	movs	r0, #0
10007dd2:	2400      	movs	r4, #0
10007dd4:	e778      	b.n	10007cc8 <__aeabi_fadd+0x90>
10007dd6:	1c3a      	adds	r2, r7, #0
10007dd8:	40ca      	lsrs	r2, r1
10007dda:	4694      	mov	ip, r2
10007ddc:	2220      	movs	r2, #32
10007dde:	1c3e      	adds	r6, r7, #0
10007de0:	1a51      	subs	r1, r2, r1
10007de2:	408e      	lsls	r6, r1
10007de4:	4662      	mov	r2, ip
10007de6:	1e77      	subs	r7, r6, #1
10007de8:	41be      	sbcs	r6, r7
10007dea:	4316      	orrs	r6, r2
10007dec:	e780      	b.n	10007cf0 <__aeabi_fadd+0xb8>
10007dee:	2b00      	cmp	r3, #0
10007df0:	d03e      	beq.n	10007e70 <__aeabi_fadd+0x238>
10007df2:	43c0      	mvns	r0, r0
10007df4:	2800      	cmp	r0, #0
10007df6:	d0e4      	beq.n	10007dc2 <__aeabi_fadd+0x18a>
10007df8:	2aff      	cmp	r2, #255	; 0xff
10007dfa:	d1df      	bne.n	10007dbc <__aeabi_fadd+0x184>
10007dfc:	1c3b      	adds	r3, r7, #0
10007dfe:	24ff      	movs	r4, #255	; 0xff
10007e00:	1c0d      	adds	r5, r1, #0
10007e02:	e72f      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007e04:	2cff      	cmp	r4, #255	; 0xff
10007e06:	d000      	beq.n	10007e0a <__aeabi_fadd+0x1d2>
10007e08:	e76f      	b.n	10007cea <__aeabi_fadd+0xb2>
10007e0a:	e72b      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007e0c:	24ff      	movs	r4, #255	; 0xff
10007e0e:	2300      	movs	r3, #0
10007e10:	e75a      	b.n	10007cc8 <__aeabi_fadd+0x90>
10007e12:	2c00      	cmp	r4, #0
10007e14:	d15a      	bne.n	10007ecc <__aeabi_fadd+0x294>
10007e16:	2b00      	cmp	r3, #0
10007e18:	d07f      	beq.n	10007f1a <__aeabi_fadd+0x2e2>
10007e1a:	2f00      	cmp	r7, #0
10007e1c:	d100      	bne.n	10007e20 <__aeabi_fadd+0x1e8>
10007e1e:	e721      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007e20:	19db      	adds	r3, r3, r7
10007e22:	015a      	lsls	r2, r3, #5
10007e24:	d400      	bmi.n	10007e28 <__aeabi_fadd+0x1f0>
10007e26:	e74c      	b.n	10007cc2 <__aeabi_fadd+0x8a>
10007e28:	4a40      	ldr	r2, [pc, #256]	; (10007f2c <__aeabi_fadd+0x2f4>)
10007e2a:	3401      	adds	r4, #1
10007e2c:	4013      	ands	r3, r2
10007e2e:	e719      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007e30:	2c00      	cmp	r4, #0
10007e32:	d115      	bne.n	10007e60 <__aeabi_fadd+0x228>
10007e34:	2b00      	cmp	r3, #0
10007e36:	d12f      	bne.n	10007e98 <__aeabi_fadd+0x260>
10007e38:	2f00      	cmp	r7, #0
10007e3a:	d05d      	beq.n	10007ef8 <__aeabi_fadd+0x2c0>
10007e3c:	1c3b      	adds	r3, r7, #0
10007e3e:	1c0d      	adds	r5, r1, #0
10007e40:	e710      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007e42:	2c00      	cmp	r4, #0
10007e44:	d121      	bne.n	10007e8a <__aeabi_fadd+0x252>
10007e46:	2b00      	cmp	r3, #0
10007e48:	d053      	beq.n	10007ef2 <__aeabi_fadd+0x2ba>
10007e4a:	43c9      	mvns	r1, r1
10007e4c:	2900      	cmp	r1, #0
10007e4e:	d004      	beq.n	10007e5a <__aeabi_fadd+0x222>
10007e50:	2aff      	cmp	r2, #255	; 0xff
10007e52:	d04b      	beq.n	10007eec <__aeabi_fadd+0x2b4>
10007e54:	291b      	cmp	r1, #27
10007e56:	dd57      	ble.n	10007f08 <__aeabi_fadd+0x2d0>
10007e58:	2301      	movs	r3, #1
10007e5a:	19db      	adds	r3, r3, r7
10007e5c:	1c14      	adds	r4, r2, #0
10007e5e:	e748      	b.n	10007cf2 <__aeabi_fadd+0xba>
10007e60:	2b00      	cmp	r3, #0
10007e62:	d122      	bne.n	10007eaa <__aeabi_fadd+0x272>
10007e64:	2f00      	cmp	r7, #0
10007e66:	d04a      	beq.n	10007efe <__aeabi_fadd+0x2c6>
10007e68:	1c3b      	adds	r3, r7, #0
10007e6a:	1c0d      	adds	r5, r1, #0
10007e6c:	24ff      	movs	r4, #255	; 0xff
10007e6e:	e6f9      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007e70:	1c3b      	adds	r3, r7, #0
10007e72:	1c14      	adds	r4, r2, #0
10007e74:	1c0d      	adds	r5, r1, #0
10007e76:	e6f5      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007e78:	1c1d      	adds	r5, r3, #0
10007e7a:	2420      	movs	r4, #32
10007e7c:	40c5      	lsrs	r5, r0
10007e7e:	1a20      	subs	r0, r4, r0
10007e80:	4083      	lsls	r3, r0
10007e82:	1e58      	subs	r0, r3, #1
10007e84:	4183      	sbcs	r3, r0
10007e86:	432b      	orrs	r3, r5
10007e88:	e79b      	b.n	10007dc2 <__aeabi_fadd+0x18a>
10007e8a:	2aff      	cmp	r2, #255	; 0xff
10007e8c:	d02e      	beq.n	10007eec <__aeabi_fadd+0x2b4>
10007e8e:	2480      	movs	r4, #128	; 0x80
10007e90:	04e4      	lsls	r4, r4, #19
10007e92:	4249      	negs	r1, r1
10007e94:	4323      	orrs	r3, r4
10007e96:	e7dd      	b.n	10007e54 <__aeabi_fadd+0x21c>
10007e98:	2f00      	cmp	r7, #0
10007e9a:	d100      	bne.n	10007e9e <__aeabi_fadd+0x266>
10007e9c:	e6e2      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007e9e:	1bda      	subs	r2, r3, r7
10007ea0:	0150      	lsls	r0, r2, #5
10007ea2:	d53c      	bpl.n	10007f1e <__aeabi_fadd+0x2e6>
10007ea4:	1afb      	subs	r3, r7, r3
10007ea6:	1c0d      	adds	r5, r1, #0
10007ea8:	e6dc      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007eaa:	24ff      	movs	r4, #255	; 0xff
10007eac:	2f00      	cmp	r7, #0
10007eae:	d100      	bne.n	10007eb2 <__aeabi_fadd+0x27a>
10007eb0:	e6d8      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007eb2:	2280      	movs	r2, #128	; 0x80
10007eb4:	08db      	lsrs	r3, r3, #3
10007eb6:	03d2      	lsls	r2, r2, #15
10007eb8:	4213      	tst	r3, r2
10007eba:	d004      	beq.n	10007ec6 <__aeabi_fadd+0x28e>
10007ebc:	08fe      	lsrs	r6, r7, #3
10007ebe:	4216      	tst	r6, r2
10007ec0:	d101      	bne.n	10007ec6 <__aeabi_fadd+0x28e>
10007ec2:	1c33      	adds	r3, r6, #0
10007ec4:	1c0d      	adds	r5, r1, #0
10007ec6:	00db      	lsls	r3, r3, #3
10007ec8:	24ff      	movs	r4, #255	; 0xff
10007eca:	e6cb      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007ecc:	2b00      	cmp	r3, #0
10007ece:	d00d      	beq.n	10007eec <__aeabi_fadd+0x2b4>
10007ed0:	24ff      	movs	r4, #255	; 0xff
10007ed2:	2f00      	cmp	r7, #0
10007ed4:	d100      	bne.n	10007ed8 <__aeabi_fadd+0x2a0>
10007ed6:	e6c5      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007ed8:	2280      	movs	r2, #128	; 0x80
10007eda:	08db      	lsrs	r3, r3, #3
10007edc:	03d2      	lsls	r2, r2, #15
10007ede:	4213      	tst	r3, r2
10007ee0:	d0f1      	beq.n	10007ec6 <__aeabi_fadd+0x28e>
10007ee2:	08fe      	lsrs	r6, r7, #3
10007ee4:	4216      	tst	r6, r2
10007ee6:	d1ee      	bne.n	10007ec6 <__aeabi_fadd+0x28e>
10007ee8:	1c33      	adds	r3, r6, #0
10007eea:	e7ec      	b.n	10007ec6 <__aeabi_fadd+0x28e>
10007eec:	1c3b      	adds	r3, r7, #0
10007eee:	24ff      	movs	r4, #255	; 0xff
10007ef0:	e6b8      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007ef2:	1c3b      	adds	r3, r7, #0
10007ef4:	1c14      	adds	r4, r2, #0
10007ef6:	e6b5      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007ef8:	1c23      	adds	r3, r4, #0
10007efa:	2000      	movs	r0, #0
10007efc:	e6e4      	b.n	10007cc8 <__aeabi_fadd+0x90>
10007efe:	2380      	movs	r3, #128	; 0x80
10007f00:	2000      	movs	r0, #0
10007f02:	049b      	lsls	r3, r3, #18
10007f04:	24ff      	movs	r4, #255	; 0xff
10007f06:	e6df      	b.n	10007cc8 <__aeabi_fadd+0x90>
10007f08:	1c1e      	adds	r6, r3, #0
10007f0a:	2420      	movs	r4, #32
10007f0c:	40ce      	lsrs	r6, r1
10007f0e:	1a61      	subs	r1, r4, r1
10007f10:	408b      	lsls	r3, r1
10007f12:	1e59      	subs	r1, r3, #1
10007f14:	418b      	sbcs	r3, r1
10007f16:	4333      	orrs	r3, r6
10007f18:	e79f      	b.n	10007e5a <__aeabi_fadd+0x222>
10007f1a:	1c3b      	adds	r3, r7, #0
10007f1c:	e6a2      	b.n	10007c64 <__aeabi_fadd+0x2c>
10007f1e:	1e13      	subs	r3, r2, #0
10007f20:	d000      	beq.n	10007f24 <__aeabi_fadd+0x2ec>
10007f22:	e6ce      	b.n	10007cc2 <__aeabi_fadd+0x8a>
10007f24:	2300      	movs	r3, #0
10007f26:	2000      	movs	r0, #0
10007f28:	e6ce      	b.n	10007cc8 <__aeabi_fadd+0x90>
10007f2a:	46c0      	nop			; (mov r8, r8)
10007f2c:	fbffffff 	.word	0xfbffffff

10007f30 <__aeabi_fdiv>:
10007f30:	b5f0      	push	{r4, r5, r6, r7, lr}
10007f32:	4656      	mov	r6, sl
10007f34:	464d      	mov	r5, r9
10007f36:	465f      	mov	r7, fp
10007f38:	4644      	mov	r4, r8
10007f3a:	b4f0      	push	{r4, r5, r6, r7}
10007f3c:	0243      	lsls	r3, r0, #9
10007f3e:	0045      	lsls	r5, r0, #1
10007f40:	0fc7      	lsrs	r7, r0, #31
10007f42:	b083      	sub	sp, #12
10007f44:	468a      	mov	sl, r1
10007f46:	0a5c      	lsrs	r4, r3, #9
10007f48:	0e2e      	lsrs	r6, r5, #24
10007f4a:	46b9      	mov	r9, r7
10007f4c:	d041      	beq.n	10007fd2 <__aeabi_fdiv+0xa2>
10007f4e:	2eff      	cmp	r6, #255	; 0xff
10007f50:	d026      	beq.n	10007fa0 <__aeabi_fdiv+0x70>
10007f52:	2380      	movs	r3, #128	; 0x80
10007f54:	041b      	lsls	r3, r3, #16
10007f56:	4323      	orrs	r3, r4
10007f58:	00dc      	lsls	r4, r3, #3
10007f5a:	2300      	movs	r3, #0
10007f5c:	4698      	mov	r8, r3
10007f5e:	469b      	mov	fp, r3
10007f60:	3e7f      	subs	r6, #127	; 0x7f
10007f62:	4653      	mov	r3, sl
10007f64:	025b      	lsls	r3, r3, #9
10007f66:	0a5d      	lsrs	r5, r3, #9
10007f68:	4653      	mov	r3, sl
10007f6a:	005a      	lsls	r2, r3, #1
10007f6c:	0fdb      	lsrs	r3, r3, #31
10007f6e:	0e12      	lsrs	r2, r2, #24
10007f70:	469a      	mov	sl, r3
10007f72:	d039      	beq.n	10007fe8 <__aeabi_fdiv+0xb8>
10007f74:	2aff      	cmp	r2, #255	; 0xff
10007f76:	d033      	beq.n	10007fe0 <__aeabi_fdiv+0xb0>
10007f78:	2380      	movs	r3, #128	; 0x80
10007f7a:	041b      	lsls	r3, r3, #16
10007f7c:	432b      	orrs	r3, r5
10007f7e:	00dd      	lsls	r5, r3, #3
10007f80:	2300      	movs	r3, #0
10007f82:	3a7f      	subs	r2, #127	; 0x7f
10007f84:	4651      	mov	r1, sl
10007f86:	1ab2      	subs	r2, r6, r2
10007f88:	4646      	mov	r6, r8
10007f8a:	4079      	eors	r1, r7
10007f8c:	1c08      	adds	r0, r1, #0
10007f8e:	9201      	str	r2, [sp, #4]
10007f90:	431e      	orrs	r6, r3
10007f92:	2e0f      	cmp	r6, #15
10007f94:	d900      	bls.n	10007f98 <__aeabi_fdiv+0x68>
10007f96:	e076      	b.n	10008086 <__aeabi_fdiv+0x156>
10007f98:	4a7e      	ldr	r2, [pc, #504]	; (10008194 <__aeabi_fdiv+0x264>)
10007f9a:	00b6      	lsls	r6, r6, #2
10007f9c:	5996      	ldr	r6, [r2, r6]
10007f9e:	46b7      	mov	pc, r6
10007fa0:	2c00      	cmp	r4, #0
10007fa2:	d130      	bne.n	10008006 <__aeabi_fdiv+0xd6>
10007fa4:	2308      	movs	r3, #8
10007fa6:	4698      	mov	r8, r3
10007fa8:	3b06      	subs	r3, #6
10007faa:	469b      	mov	fp, r3
10007fac:	e7d9      	b.n	10007f62 <__aeabi_fdiv+0x32>
10007fae:	2380      	movs	r3, #128	; 0x80
10007fb0:	2100      	movs	r1, #0
10007fb2:	03db      	lsls	r3, r3, #15
10007fb4:	24ff      	movs	r4, #255	; 0xff
10007fb6:	025b      	lsls	r3, r3, #9
10007fb8:	05e4      	lsls	r4, r4, #23
10007fba:	0a5b      	lsrs	r3, r3, #9
10007fbc:	07c9      	lsls	r1, r1, #31
10007fbe:	4323      	orrs	r3, r4
10007fc0:	430b      	orrs	r3, r1
10007fc2:	1c18      	adds	r0, r3, #0
10007fc4:	b003      	add	sp, #12
10007fc6:	bc3c      	pop	{r2, r3, r4, r5}
10007fc8:	4690      	mov	r8, r2
10007fca:	4699      	mov	r9, r3
10007fcc:	46a2      	mov	sl, r4
10007fce:	46ab      	mov	fp, r5
10007fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
10007fd2:	2c00      	cmp	r4, #0
10007fd4:	d128      	bne.n	10008028 <__aeabi_fdiv+0xf8>
10007fd6:	2304      	movs	r3, #4
10007fd8:	4698      	mov	r8, r3
10007fda:	3b03      	subs	r3, #3
10007fdc:	469b      	mov	fp, r3
10007fde:	e7c0      	b.n	10007f62 <__aeabi_fdiv+0x32>
10007fe0:	2d00      	cmp	r5, #0
10007fe2:	d11f      	bne.n	10008024 <__aeabi_fdiv+0xf4>
10007fe4:	2302      	movs	r3, #2
10007fe6:	e002      	b.n	10007fee <__aeabi_fdiv+0xbe>
10007fe8:	2d00      	cmp	r5, #0
10007fea:	d111      	bne.n	10008010 <__aeabi_fdiv+0xe0>
10007fec:	2301      	movs	r3, #1
10007fee:	1ab2      	subs	r2, r6, r2
10007ff0:	4650      	mov	r0, sl
10007ff2:	4646      	mov	r6, r8
10007ff4:	4078      	eors	r0, r7
10007ff6:	9201      	str	r2, [sp, #4]
10007ff8:	431e      	orrs	r6, r3
10007ffa:	2e0f      	cmp	r6, #15
10007ffc:	d827      	bhi.n	1000804e <__aeabi_fdiv+0x11e>
10007ffe:	4966      	ldr	r1, [pc, #408]	; (10008198 <__aeabi_fdiv+0x268>)
10008000:	00b6      	lsls	r6, r6, #2
10008002:	5989      	ldr	r1, [r1, r6]
10008004:	468f      	mov	pc, r1
10008006:	230c      	movs	r3, #12
10008008:	4698      	mov	r8, r3
1000800a:	3b09      	subs	r3, #9
1000800c:	469b      	mov	fp, r3
1000800e:	e7a8      	b.n	10007f62 <__aeabi_fdiv+0x32>
10008010:	1c28      	adds	r0, r5, #0
10008012:	f7ff fd5b 	bl	10007acc <__clzsi2>
10008016:	2276      	movs	r2, #118	; 0x76
10008018:	1f43      	subs	r3, r0, #5
1000801a:	4252      	negs	r2, r2
1000801c:	409d      	lsls	r5, r3
1000801e:	1a12      	subs	r2, r2, r0
10008020:	2300      	movs	r3, #0
10008022:	e7af      	b.n	10007f84 <__aeabi_fdiv+0x54>
10008024:	2303      	movs	r3, #3
10008026:	e7ad      	b.n	10007f84 <__aeabi_fdiv+0x54>
10008028:	1c20      	adds	r0, r4, #0
1000802a:	f7ff fd4f 	bl	10007acc <__clzsi2>
1000802e:	1f43      	subs	r3, r0, #5
10008030:	409c      	lsls	r4, r3
10008032:	2376      	movs	r3, #118	; 0x76
10008034:	425b      	negs	r3, r3
10008036:	1a1e      	subs	r6, r3, r0
10008038:	2300      	movs	r3, #0
1000803a:	4698      	mov	r8, r3
1000803c:	469b      	mov	fp, r3
1000803e:	e790      	b.n	10007f62 <__aeabi_fdiv+0x32>
10008040:	2500      	movs	r5, #0
10008042:	46d1      	mov	r9, sl
10008044:	469b      	mov	fp, r3
10008046:	465b      	mov	r3, fp
10008048:	4648      	mov	r0, r9
1000804a:	2b02      	cmp	r3, #2
1000804c:	d16f      	bne.n	1000812e <__aeabi_fdiv+0x1fe>
1000804e:	2101      	movs	r1, #1
10008050:	24ff      	movs	r4, #255	; 0xff
10008052:	4001      	ands	r1, r0
10008054:	2300      	movs	r3, #0
10008056:	e7ae      	b.n	10007fb6 <__aeabi_fdiv+0x86>
10008058:	237e      	movs	r3, #126	; 0x7e
1000805a:	9a01      	ldr	r2, [sp, #4]
1000805c:	425b      	negs	r3, r3
1000805e:	1a9b      	subs	r3, r3, r2
10008060:	2b1b      	cmp	r3, #27
10008062:	dd6d      	ble.n	10008140 <__aeabi_fdiv+0x210>
10008064:	2101      	movs	r1, #1
10008066:	464b      	mov	r3, r9
10008068:	4019      	ands	r1, r3
1000806a:	2400      	movs	r4, #0
1000806c:	2300      	movs	r3, #0
1000806e:	e7a2      	b.n	10007fb6 <__aeabi_fdiv+0x86>
10008070:	2380      	movs	r3, #128	; 0x80
10008072:	03db      	lsls	r3, r3, #15
10008074:	421c      	tst	r4, r3
10008076:	d149      	bne.n	1000810c <__aeabi_fdiv+0x1dc>
10008078:	2380      	movs	r3, #128	; 0x80
1000807a:	03db      	lsls	r3, r3, #15
1000807c:	4323      	orrs	r3, r4
1000807e:	025b      	lsls	r3, r3, #9
10008080:	0a5b      	lsrs	r3, r3, #9
10008082:	1c39      	adds	r1, r7, #0
10008084:	e796      	b.n	10007fb4 <__aeabi_fdiv+0x84>
10008086:	0163      	lsls	r3, r4, #5
10008088:	016d      	lsls	r5, r5, #5
1000808a:	42ab      	cmp	r3, r5
1000808c:	d337      	bcc.n	100080fe <__aeabi_fdiv+0x1ce>
1000808e:	4689      	mov	r9, r1
10008090:	201a      	movs	r0, #26
10008092:	2101      	movs	r1, #1
10008094:	1b5b      	subs	r3, r3, r5
10008096:	2401      	movs	r4, #1
10008098:	1c1e      	adds	r6, r3, #0
1000809a:	0049      	lsls	r1, r1, #1
1000809c:	005b      	lsls	r3, r3, #1
1000809e:	2e00      	cmp	r6, #0
100080a0:	db01      	blt.n	100080a6 <__aeabi_fdiv+0x176>
100080a2:	42ab      	cmp	r3, r5
100080a4:	d301      	bcc.n	100080aa <__aeabi_fdiv+0x17a>
100080a6:	1b5b      	subs	r3, r3, r5
100080a8:	4321      	orrs	r1, r4
100080aa:	3801      	subs	r0, #1
100080ac:	2800      	cmp	r0, #0
100080ae:	d1f3      	bne.n	10008098 <__aeabi_fdiv+0x168>
100080b0:	1e58      	subs	r0, r3, #1
100080b2:	4183      	sbcs	r3, r0
100080b4:	430b      	orrs	r3, r1
100080b6:	1c1d      	adds	r5, r3, #0
100080b8:	9c01      	ldr	r4, [sp, #4]
100080ba:	347f      	adds	r4, #127	; 0x7f
100080bc:	2c00      	cmp	r4, #0
100080be:	ddcb      	ble.n	10008058 <__aeabi_fdiv+0x128>
100080c0:	076b      	lsls	r3, r5, #29
100080c2:	d004      	beq.n	100080ce <__aeabi_fdiv+0x19e>
100080c4:	230f      	movs	r3, #15
100080c6:	402b      	ands	r3, r5
100080c8:	2b04      	cmp	r3, #4
100080ca:	d000      	beq.n	100080ce <__aeabi_fdiv+0x19e>
100080cc:	3504      	adds	r5, #4
100080ce:	012b      	lsls	r3, r5, #4
100080d0:	d504      	bpl.n	100080dc <__aeabi_fdiv+0x1ac>
100080d2:	9a01      	ldr	r2, [sp, #4]
100080d4:	4b31      	ldr	r3, [pc, #196]	; (1000819c <__aeabi_fdiv+0x26c>)
100080d6:	3280      	adds	r2, #128	; 0x80
100080d8:	1c14      	adds	r4, r2, #0
100080da:	401d      	ands	r5, r3
100080dc:	2cfe      	cmp	r4, #254	; 0xfe
100080de:	dd07      	ble.n	100080f0 <__aeabi_fdiv+0x1c0>
100080e0:	464b      	mov	r3, r9
100080e2:	2101      	movs	r1, #1
100080e4:	24ff      	movs	r4, #255	; 0xff
100080e6:	4019      	ands	r1, r3
100080e8:	2300      	movs	r3, #0
100080ea:	e764      	b.n	10007fb6 <__aeabi_fdiv+0x86>
100080ec:	1c25      	adds	r5, r4, #0
100080ee:	e7aa      	b.n	10008046 <__aeabi_fdiv+0x116>
100080f0:	2101      	movs	r1, #1
100080f2:	464a      	mov	r2, r9
100080f4:	01ab      	lsls	r3, r5, #6
100080f6:	0a5b      	lsrs	r3, r3, #9
100080f8:	b2e4      	uxtb	r4, r4
100080fa:	4011      	ands	r1, r2
100080fc:	e75b      	b.n	10007fb6 <__aeabi_fdiv+0x86>
100080fe:	9a01      	ldr	r2, [sp, #4]
10008100:	4689      	mov	r9, r1
10008102:	3a01      	subs	r2, #1
10008104:	9201      	str	r2, [sp, #4]
10008106:	201b      	movs	r0, #27
10008108:	2100      	movs	r1, #0
1000810a:	e7c4      	b.n	10008096 <__aeabi_fdiv+0x166>
1000810c:	421d      	tst	r5, r3
1000810e:	d007      	beq.n	10008120 <__aeabi_fdiv+0x1f0>
10008110:	4323      	orrs	r3, r4
10008112:	025b      	lsls	r3, r3, #9
10008114:	0a5b      	lsrs	r3, r3, #9
10008116:	1c39      	adds	r1, r7, #0
10008118:	e74c      	b.n	10007fb4 <__aeabi_fdiv+0x84>
1000811a:	2500      	movs	r5, #0
1000811c:	0263      	lsls	r3, r4, #9
1000811e:	d5ab      	bpl.n	10008078 <__aeabi_fdiv+0x148>
10008120:	2380      	movs	r3, #128	; 0x80
10008122:	03db      	lsls	r3, r3, #15
10008124:	432b      	orrs	r3, r5
10008126:	025b      	lsls	r3, r3, #9
10008128:	0a5b      	lsrs	r3, r3, #9
1000812a:	4651      	mov	r1, sl
1000812c:	e742      	b.n	10007fb4 <__aeabi_fdiv+0x84>
1000812e:	2b03      	cmp	r3, #3
10008130:	d025      	beq.n	1000817e <__aeabi_fdiv+0x24e>
10008132:	2b01      	cmp	r3, #1
10008134:	d1c0      	bne.n	100080b8 <__aeabi_fdiv+0x188>
10008136:	2101      	movs	r1, #1
10008138:	2400      	movs	r4, #0
1000813a:	4001      	ands	r1, r0
1000813c:	2300      	movs	r3, #0
1000813e:	e73a      	b.n	10007fb6 <__aeabi_fdiv+0x86>
10008140:	1c29      	adds	r1, r5, #0
10008142:	40d9      	lsrs	r1, r3
10008144:	1c2b      	adds	r3, r5, #0
10008146:	9a01      	ldr	r2, [sp, #4]
10008148:	329e      	adds	r2, #158	; 0x9e
1000814a:	4093      	lsls	r3, r2
1000814c:	1e5d      	subs	r5, r3, #1
1000814e:	41ab      	sbcs	r3, r5
10008150:	430b      	orrs	r3, r1
10008152:	075a      	lsls	r2, r3, #29
10008154:	d004      	beq.n	10008160 <__aeabi_fdiv+0x230>
10008156:	220f      	movs	r2, #15
10008158:	401a      	ands	r2, r3
1000815a:	2a04      	cmp	r2, #4
1000815c:	d000      	beq.n	10008160 <__aeabi_fdiv+0x230>
1000815e:	3304      	adds	r3, #4
10008160:	015a      	lsls	r2, r3, #5
10008162:	d505      	bpl.n	10008170 <__aeabi_fdiv+0x240>
10008164:	464b      	mov	r3, r9
10008166:	2101      	movs	r1, #1
10008168:	2401      	movs	r4, #1
1000816a:	4019      	ands	r1, r3
1000816c:	2300      	movs	r3, #0
1000816e:	e722      	b.n	10007fb6 <__aeabi_fdiv+0x86>
10008170:	2101      	movs	r1, #1
10008172:	464a      	mov	r2, r9
10008174:	019b      	lsls	r3, r3, #6
10008176:	0a5b      	lsrs	r3, r3, #9
10008178:	4011      	ands	r1, r2
1000817a:	2400      	movs	r4, #0
1000817c:	e71b      	b.n	10007fb6 <__aeabi_fdiv+0x86>
1000817e:	2380      	movs	r3, #128	; 0x80
10008180:	2101      	movs	r1, #1
10008182:	464a      	mov	r2, r9
10008184:	03db      	lsls	r3, r3, #15
10008186:	432b      	orrs	r3, r5
10008188:	025b      	lsls	r3, r3, #9
1000818a:	400a      	ands	r2, r1
1000818c:	0a5b      	lsrs	r3, r3, #9
1000818e:	1c11      	adds	r1, r2, #0
10008190:	e710      	b.n	10007fb4 <__aeabi_fdiv+0x84>
10008192:	46c0      	nop			; (mov r8, r8)
10008194:	1000b018 	.word	0x1000b018
10008198:	1000b058 	.word	0x1000b058
1000819c:	f7ffffff 	.word	0xf7ffffff

100081a0 <__eqsf2>:
100081a0:	0243      	lsls	r3, r0, #9
100081a2:	b570      	push	{r4, r5, r6, lr}
100081a4:	0042      	lsls	r2, r0, #1
100081a6:	004c      	lsls	r4, r1, #1
100081a8:	0a5d      	lsrs	r5, r3, #9
100081aa:	0fc3      	lsrs	r3, r0, #31
100081ac:	0248      	lsls	r0, r1, #9
100081ae:	0e12      	lsrs	r2, r2, #24
100081b0:	0a46      	lsrs	r6, r0, #9
100081b2:	0e24      	lsrs	r4, r4, #24
100081b4:	0fc9      	lsrs	r1, r1, #31
100081b6:	2aff      	cmp	r2, #255	; 0xff
100081b8:	d005      	beq.n	100081c6 <__eqsf2+0x26>
100081ba:	2cff      	cmp	r4, #255	; 0xff
100081bc:	d008      	beq.n	100081d0 <__eqsf2+0x30>
100081be:	2001      	movs	r0, #1
100081c0:	42a2      	cmp	r2, r4
100081c2:	d00b      	beq.n	100081dc <__eqsf2+0x3c>
100081c4:	bd70      	pop	{r4, r5, r6, pc}
100081c6:	2001      	movs	r0, #1
100081c8:	2d00      	cmp	r5, #0
100081ca:	d1fb      	bne.n	100081c4 <__eqsf2+0x24>
100081cc:	2cff      	cmp	r4, #255	; 0xff
100081ce:	d1f6      	bne.n	100081be <__eqsf2+0x1e>
100081d0:	2001      	movs	r0, #1
100081d2:	2e00      	cmp	r6, #0
100081d4:	d1f6      	bne.n	100081c4 <__eqsf2+0x24>
100081d6:	2001      	movs	r0, #1
100081d8:	42a2      	cmp	r2, r4
100081da:	d1f3      	bne.n	100081c4 <__eqsf2+0x24>
100081dc:	42b5      	cmp	r5, r6
100081de:	d1f1      	bne.n	100081c4 <__eqsf2+0x24>
100081e0:	428b      	cmp	r3, r1
100081e2:	d005      	beq.n	100081f0 <__eqsf2+0x50>
100081e4:	2a00      	cmp	r2, #0
100081e6:	d1ed      	bne.n	100081c4 <__eqsf2+0x24>
100081e8:	1c28      	adds	r0, r5, #0
100081ea:	1e43      	subs	r3, r0, #1
100081ec:	4198      	sbcs	r0, r3
100081ee:	e7e9      	b.n	100081c4 <__eqsf2+0x24>
100081f0:	2000      	movs	r0, #0
100081f2:	e7e7      	b.n	100081c4 <__eqsf2+0x24>

100081f4 <__gesf2>:
100081f4:	b5f0      	push	{r4, r5, r6, r7, lr}
100081f6:	0243      	lsls	r3, r0, #9
100081f8:	024d      	lsls	r5, r1, #9
100081fa:	004a      	lsls	r2, r1, #1
100081fc:	0044      	lsls	r4, r0, #1
100081fe:	0a5e      	lsrs	r6, r3, #9
10008200:	0e24      	lsrs	r4, r4, #24
10008202:	0fc3      	lsrs	r3, r0, #31
10008204:	0a6d      	lsrs	r5, r5, #9
10008206:	0e12      	lsrs	r2, r2, #24
10008208:	0fc9      	lsrs	r1, r1, #31
1000820a:	2cff      	cmp	r4, #255	; 0xff
1000820c:	d00d      	beq.n	1000822a <__gesf2+0x36>
1000820e:	2aff      	cmp	r2, #255	; 0xff
10008210:	d031      	beq.n	10008276 <__gesf2+0x82>
10008212:	2c00      	cmp	r4, #0
10008214:	d10d      	bne.n	10008232 <__gesf2+0x3e>
10008216:	4277      	negs	r7, r6
10008218:	4177      	adcs	r7, r6
1000821a:	2a00      	cmp	r2, #0
1000821c:	d123      	bne.n	10008266 <__gesf2+0x72>
1000821e:	2d00      	cmp	r5, #0
10008220:	d121      	bne.n	10008266 <__gesf2+0x72>
10008222:	2000      	movs	r0, #0
10008224:	2f00      	cmp	r7, #0
10008226:	d10b      	bne.n	10008240 <__gesf2+0x4c>
10008228:	e007      	b.n	1000823a <__gesf2+0x46>
1000822a:	2e00      	cmp	r6, #0
1000822c:	d128      	bne.n	10008280 <__gesf2+0x8c>
1000822e:	2aff      	cmp	r2, #255	; 0xff
10008230:	d021      	beq.n	10008276 <__gesf2+0x82>
10008232:	2a00      	cmp	r2, #0
10008234:	d005      	beq.n	10008242 <__gesf2+0x4e>
10008236:	428b      	cmp	r3, r1
10008238:	d007      	beq.n	1000824a <__gesf2+0x56>
1000823a:	4258      	negs	r0, r3
1000823c:	2301      	movs	r3, #1
1000823e:	4318      	orrs	r0, r3
10008240:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008242:	2d00      	cmp	r5, #0
10008244:	d0f9      	beq.n	1000823a <__gesf2+0x46>
10008246:	428b      	cmp	r3, r1
10008248:	d1f7      	bne.n	1000823a <__gesf2+0x46>
1000824a:	4294      	cmp	r4, r2
1000824c:	dcf5      	bgt.n	1000823a <__gesf2+0x46>
1000824e:	db04      	blt.n	1000825a <__gesf2+0x66>
10008250:	42ae      	cmp	r6, r5
10008252:	d8f2      	bhi.n	1000823a <__gesf2+0x46>
10008254:	2000      	movs	r0, #0
10008256:	42ae      	cmp	r6, r5
10008258:	d2f2      	bcs.n	10008240 <__gesf2+0x4c>
1000825a:	4258      	negs	r0, r3
1000825c:	4143      	adcs	r3, r0
1000825e:	2001      	movs	r0, #1
10008260:	425b      	negs	r3, r3
10008262:	4318      	orrs	r0, r3
10008264:	e7ec      	b.n	10008240 <__gesf2+0x4c>
10008266:	2f00      	cmp	r7, #0
10008268:	d0e5      	beq.n	10008236 <__gesf2+0x42>
1000826a:	4248      	negs	r0, r1
1000826c:	4141      	adcs	r1, r0
1000826e:	2001      	movs	r0, #1
10008270:	4249      	negs	r1, r1
10008272:	4308      	orrs	r0, r1
10008274:	e7e4      	b.n	10008240 <__gesf2+0x4c>
10008276:	2d00      	cmp	r5, #0
10008278:	d102      	bne.n	10008280 <__gesf2+0x8c>
1000827a:	2c00      	cmp	r4, #0
1000827c:	d0cb      	beq.n	10008216 <__gesf2+0x22>
1000827e:	e7da      	b.n	10008236 <__gesf2+0x42>
10008280:	2002      	movs	r0, #2
10008282:	4240      	negs	r0, r0
10008284:	e7dc      	b.n	10008240 <__gesf2+0x4c>
10008286:	46c0      	nop			; (mov r8, r8)

10008288 <__lesf2>:
10008288:	0243      	lsls	r3, r0, #9
1000828a:	b5f0      	push	{r4, r5, r6, r7, lr}
1000828c:	0042      	lsls	r2, r0, #1
1000828e:	004c      	lsls	r4, r1, #1
10008290:	0a5e      	lsrs	r6, r3, #9
10008292:	0fc3      	lsrs	r3, r0, #31
10008294:	0248      	lsls	r0, r1, #9
10008296:	0e12      	lsrs	r2, r2, #24
10008298:	0a45      	lsrs	r5, r0, #9
1000829a:	0e24      	lsrs	r4, r4, #24
1000829c:	0fc9      	lsrs	r1, r1, #31
1000829e:	2aff      	cmp	r2, #255	; 0xff
100082a0:	d00f      	beq.n	100082c2 <__lesf2+0x3a>
100082a2:	2cff      	cmp	r4, #255	; 0xff
100082a4:	d01a      	beq.n	100082dc <__lesf2+0x54>
100082a6:	2a00      	cmp	r2, #0
100082a8:	d110      	bne.n	100082cc <__lesf2+0x44>
100082aa:	4277      	negs	r7, r6
100082ac:	4177      	adcs	r7, r6
100082ae:	2c00      	cmp	r4, #0
100082b0:	d029      	beq.n	10008306 <__lesf2+0x7e>
100082b2:	2f00      	cmp	r7, #0
100082b4:	d017      	beq.n	100082e6 <__lesf2+0x5e>
100082b6:	4248      	negs	r0, r1
100082b8:	4141      	adcs	r1, r0
100082ba:	2001      	movs	r0, #1
100082bc:	4249      	negs	r1, r1
100082be:	4308      	orrs	r0, r1
100082c0:	e00b      	b.n	100082da <__lesf2+0x52>
100082c2:	2002      	movs	r0, #2
100082c4:	2e00      	cmp	r6, #0
100082c6:	d108      	bne.n	100082da <__lesf2+0x52>
100082c8:	2cff      	cmp	r4, #255	; 0xff
100082ca:	d007      	beq.n	100082dc <__lesf2+0x54>
100082cc:	2c00      	cmp	r4, #0
100082ce:	d10a      	bne.n	100082e6 <__lesf2+0x5e>
100082d0:	2d00      	cmp	r5, #0
100082d2:	d108      	bne.n	100082e6 <__lesf2+0x5e>
100082d4:	4258      	negs	r0, r3
100082d6:	2301      	movs	r3, #1
100082d8:	4318      	orrs	r0, r3
100082da:	bdf0      	pop	{r4, r5, r6, r7, pc}
100082dc:	2002      	movs	r0, #2
100082de:	2d00      	cmp	r5, #0
100082e0:	d1fb      	bne.n	100082da <__lesf2+0x52>
100082e2:	2a00      	cmp	r2, #0
100082e4:	d0e1      	beq.n	100082aa <__lesf2+0x22>
100082e6:	428b      	cmp	r3, r1
100082e8:	d1f4      	bne.n	100082d4 <__lesf2+0x4c>
100082ea:	42a2      	cmp	r2, r4
100082ec:	dcf2      	bgt.n	100082d4 <__lesf2+0x4c>
100082ee:	db04      	blt.n	100082fa <__lesf2+0x72>
100082f0:	42ae      	cmp	r6, r5
100082f2:	d8ef      	bhi.n	100082d4 <__lesf2+0x4c>
100082f4:	2000      	movs	r0, #0
100082f6:	42ae      	cmp	r6, r5
100082f8:	d2ef      	bcs.n	100082da <__lesf2+0x52>
100082fa:	4258      	negs	r0, r3
100082fc:	4143      	adcs	r3, r0
100082fe:	2001      	movs	r0, #1
10008300:	425b      	negs	r3, r3
10008302:	4318      	orrs	r0, r3
10008304:	e7e9      	b.n	100082da <__lesf2+0x52>
10008306:	2d00      	cmp	r5, #0
10008308:	d1d3      	bne.n	100082b2 <__lesf2+0x2a>
1000830a:	2000      	movs	r0, #0
1000830c:	2f00      	cmp	r7, #0
1000830e:	d1e4      	bne.n	100082da <__lesf2+0x52>
10008310:	e7e0      	b.n	100082d4 <__lesf2+0x4c>
10008312:	46c0      	nop			; (mov r8, r8)

10008314 <__aeabi_fmul>:
10008314:	b5f0      	push	{r4, r5, r6, r7, lr}
10008316:	465f      	mov	r7, fp
10008318:	4656      	mov	r6, sl
1000831a:	464d      	mov	r5, r9
1000831c:	4644      	mov	r4, r8
1000831e:	b4f0      	push	{r4, r5, r6, r7}
10008320:	0245      	lsls	r5, r0, #9
10008322:	0046      	lsls	r6, r0, #1
10008324:	0fc4      	lsrs	r4, r0, #31
10008326:	b083      	sub	sp, #12
10008328:	1c0f      	adds	r7, r1, #0
1000832a:	0a6d      	lsrs	r5, r5, #9
1000832c:	0e36      	lsrs	r6, r6, #24
1000832e:	46a3      	mov	fp, r4
10008330:	d045      	beq.n	100083be <__aeabi_fmul+0xaa>
10008332:	2eff      	cmp	r6, #255	; 0xff
10008334:	d025      	beq.n	10008382 <__aeabi_fmul+0x6e>
10008336:	2380      	movs	r3, #128	; 0x80
10008338:	041b      	lsls	r3, r3, #16
1000833a:	431d      	orrs	r5, r3
1000833c:	2300      	movs	r3, #0
1000833e:	469a      	mov	sl, r3
10008340:	00ed      	lsls	r5, r5, #3
10008342:	3e7f      	subs	r6, #127	; 0x7f
10008344:	9301      	str	r3, [sp, #4]
10008346:	027b      	lsls	r3, r7, #9
10008348:	0a5b      	lsrs	r3, r3, #9
1000834a:	4698      	mov	r8, r3
1000834c:	0078      	lsls	r0, r7, #1
1000834e:	0ffb      	lsrs	r3, r7, #31
10008350:	0e00      	lsrs	r0, r0, #24
10008352:	4699      	mov	r9, r3
10008354:	d040      	beq.n	100083d8 <__aeabi_fmul+0xc4>
10008356:	28ff      	cmp	r0, #255	; 0xff
10008358:	d038      	beq.n	100083cc <__aeabi_fmul+0xb8>
1000835a:	2380      	movs	r3, #128	; 0x80
1000835c:	4642      	mov	r2, r8
1000835e:	041b      	lsls	r3, r3, #16
10008360:	4313      	orrs	r3, r2
10008362:	00db      	lsls	r3, r3, #3
10008364:	4698      	mov	r8, r3
10008366:	2300      	movs	r3, #0
10008368:	387f      	subs	r0, #127	; 0x7f
1000836a:	464a      	mov	r2, r9
1000836c:	9f01      	ldr	r7, [sp, #4]
1000836e:	1830      	adds	r0, r6, r0
10008370:	4062      	eors	r2, r4
10008372:	1c41      	adds	r1, r0, #1
10008374:	431f      	orrs	r7, r3
10008376:	2f0f      	cmp	r7, #15
10008378:	d869      	bhi.n	1000844e <__aeabi_fmul+0x13a>
1000837a:	4e7d      	ldr	r6, [pc, #500]	; (10008570 <__aeabi_fmul+0x25c>)
1000837c:	00bf      	lsls	r7, r7, #2
1000837e:	59f6      	ldr	r6, [r6, r7]
10008380:	46b7      	mov	pc, r6
10008382:	2d00      	cmp	r5, #0
10008384:	d145      	bne.n	10008412 <__aeabi_fmul+0xfe>
10008386:	2308      	movs	r3, #8
10008388:	9301      	str	r3, [sp, #4]
1000838a:	3b06      	subs	r3, #6
1000838c:	469a      	mov	sl, r3
1000838e:	e7da      	b.n	10008346 <__aeabi_fmul+0x32>
10008390:	4693      	mov	fp, r2
10008392:	4653      	mov	r3, sl
10008394:	2b02      	cmp	r3, #2
10008396:	d12f      	bne.n	100083f8 <__aeabi_fmul+0xe4>
10008398:	465b      	mov	r3, fp
1000839a:	2401      	movs	r4, #1
1000839c:	2500      	movs	r5, #0
1000839e:	401c      	ands	r4, r3
100083a0:	23ff      	movs	r3, #255	; 0xff
100083a2:	026d      	lsls	r5, r5, #9
100083a4:	05db      	lsls	r3, r3, #23
100083a6:	0a6d      	lsrs	r5, r5, #9
100083a8:	07e4      	lsls	r4, r4, #31
100083aa:	431d      	orrs	r5, r3
100083ac:	4325      	orrs	r5, r4
100083ae:	1c28      	adds	r0, r5, #0
100083b0:	b003      	add	sp, #12
100083b2:	bc3c      	pop	{r2, r3, r4, r5}
100083b4:	4690      	mov	r8, r2
100083b6:	4699      	mov	r9, r3
100083b8:	46a2      	mov	sl, r4
100083ba:	46ab      	mov	fp, r5
100083bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
100083be:	2d00      	cmp	r5, #0
100083c0:	d12c      	bne.n	1000841c <__aeabi_fmul+0x108>
100083c2:	2304      	movs	r3, #4
100083c4:	9301      	str	r3, [sp, #4]
100083c6:	3b03      	subs	r3, #3
100083c8:	469a      	mov	sl, r3
100083ca:	e7bc      	b.n	10008346 <__aeabi_fmul+0x32>
100083cc:	4643      	mov	r3, r8
100083ce:	425a      	negs	r2, r3
100083d0:	4153      	adcs	r3, r2
100083d2:	2203      	movs	r2, #3
100083d4:	1ad3      	subs	r3, r2, r3
100083d6:	e7c8      	b.n	1000836a <__aeabi_fmul+0x56>
100083d8:	4642      	mov	r2, r8
100083da:	2301      	movs	r3, #1
100083dc:	2a00      	cmp	r2, #0
100083de:	d0c4      	beq.n	1000836a <__aeabi_fmul+0x56>
100083e0:	4640      	mov	r0, r8
100083e2:	f7ff fb73 	bl	10007acc <__clzsi2>
100083e6:	4642      	mov	r2, r8
100083e8:	1f43      	subs	r3, r0, #5
100083ea:	409a      	lsls	r2, r3
100083ec:	2376      	movs	r3, #118	; 0x76
100083ee:	425b      	negs	r3, r3
100083f0:	1a18      	subs	r0, r3, r0
100083f2:	4690      	mov	r8, r2
100083f4:	2300      	movs	r3, #0
100083f6:	e7b8      	b.n	1000836a <__aeabi_fmul+0x56>
100083f8:	2b03      	cmp	r3, #3
100083fa:	d100      	bne.n	100083fe <__aeabi_fmul+0xea>
100083fc:	e0ad      	b.n	1000855a <__aeabi_fmul+0x246>
100083fe:	2b01      	cmp	r3, #1
10008400:	d000      	beq.n	10008404 <__aeabi_fmul+0xf0>
10008402:	e08c      	b.n	1000851e <__aeabi_fmul+0x20a>
10008404:	465b      	mov	r3, fp
10008406:	4654      	mov	r4, sl
10008408:	401c      	ands	r4, r3
1000840a:	b2e4      	uxtb	r4, r4
1000840c:	2300      	movs	r3, #0
1000840e:	2500      	movs	r5, #0
10008410:	e7c7      	b.n	100083a2 <__aeabi_fmul+0x8e>
10008412:	230c      	movs	r3, #12
10008414:	9301      	str	r3, [sp, #4]
10008416:	3b09      	subs	r3, #9
10008418:	469a      	mov	sl, r3
1000841a:	e794      	b.n	10008346 <__aeabi_fmul+0x32>
1000841c:	1c28      	adds	r0, r5, #0
1000841e:	f7ff fb55 	bl	10007acc <__clzsi2>
10008422:	2676      	movs	r6, #118	; 0x76
10008424:	1f43      	subs	r3, r0, #5
10008426:	409d      	lsls	r5, r3
10008428:	2300      	movs	r3, #0
1000842a:	4276      	negs	r6, r6
1000842c:	1a36      	subs	r6, r6, r0
1000842e:	9301      	str	r3, [sp, #4]
10008430:	469a      	mov	sl, r3
10008432:	e788      	b.n	10008346 <__aeabi_fmul+0x32>
10008434:	2580      	movs	r5, #128	; 0x80
10008436:	2400      	movs	r4, #0
10008438:	03ed      	lsls	r5, r5, #15
1000843a:	23ff      	movs	r3, #255	; 0xff
1000843c:	e7b1      	b.n	100083a2 <__aeabi_fmul+0x8e>
1000843e:	4645      	mov	r5, r8
10008440:	46cb      	mov	fp, r9
10008442:	469a      	mov	sl, r3
10008444:	e7a5      	b.n	10008392 <__aeabi_fmul+0x7e>
10008446:	4645      	mov	r5, r8
10008448:	4693      	mov	fp, r2
1000844a:	469a      	mov	sl, r3
1000844c:	e7a1      	b.n	10008392 <__aeabi_fmul+0x7e>
1000844e:	4643      	mov	r3, r8
10008450:	042c      	lsls	r4, r5, #16
10008452:	0c1b      	lsrs	r3, r3, #16
10008454:	469c      	mov	ip, r3
10008456:	0c23      	lsrs	r3, r4, #16
10008458:	4644      	mov	r4, r8
1000845a:	0426      	lsls	r6, r4, #16
1000845c:	1c1c      	adds	r4, r3, #0
1000845e:	0c36      	lsrs	r6, r6, #16
10008460:	0c2f      	lsrs	r7, r5, #16
10008462:	4374      	muls	r4, r6
10008464:	1c35      	adds	r5, r6, #0
10008466:	4666      	mov	r6, ip
10008468:	437d      	muls	r5, r7
1000846a:	4373      	muls	r3, r6
1000846c:	4377      	muls	r7, r6
1000846e:	18eb      	adds	r3, r5, r3
10008470:	0c26      	lsrs	r6, r4, #16
10008472:	199e      	adds	r6, r3, r6
10008474:	42b5      	cmp	r5, r6
10008476:	d903      	bls.n	10008480 <__aeabi_fmul+0x16c>
10008478:	2380      	movs	r3, #128	; 0x80
1000847a:	025b      	lsls	r3, r3, #9
1000847c:	469c      	mov	ip, r3
1000847e:	4467      	add	r7, ip
10008480:	0424      	lsls	r4, r4, #16
10008482:	0433      	lsls	r3, r6, #16
10008484:	0c24      	lsrs	r4, r4, #16
10008486:	191b      	adds	r3, r3, r4
10008488:	019d      	lsls	r5, r3, #6
1000848a:	1e6c      	subs	r4, r5, #1
1000848c:	41a5      	sbcs	r5, r4
1000848e:	0e9b      	lsrs	r3, r3, #26
10008490:	0c36      	lsrs	r6, r6, #16
10008492:	432b      	orrs	r3, r5
10008494:	19bd      	adds	r5, r7, r6
10008496:	01ad      	lsls	r5, r5, #6
10008498:	431d      	orrs	r5, r3
1000849a:	012b      	lsls	r3, r5, #4
1000849c:	d504      	bpl.n	100084a8 <__aeabi_fmul+0x194>
1000849e:	2301      	movs	r3, #1
100084a0:	0868      	lsrs	r0, r5, #1
100084a2:	401d      	ands	r5, r3
100084a4:	4305      	orrs	r5, r0
100084a6:	1c08      	adds	r0, r1, #0
100084a8:	1c03      	adds	r3, r0, #0
100084aa:	337f      	adds	r3, #127	; 0x7f
100084ac:	2b00      	cmp	r3, #0
100084ae:	dd2c      	ble.n	1000850a <__aeabi_fmul+0x1f6>
100084b0:	0769      	lsls	r1, r5, #29
100084b2:	d004      	beq.n	100084be <__aeabi_fmul+0x1aa>
100084b4:	210f      	movs	r1, #15
100084b6:	4029      	ands	r1, r5
100084b8:	2904      	cmp	r1, #4
100084ba:	d000      	beq.n	100084be <__aeabi_fmul+0x1aa>
100084bc:	3504      	adds	r5, #4
100084be:	0129      	lsls	r1, r5, #4
100084c0:	d503      	bpl.n	100084ca <__aeabi_fmul+0x1b6>
100084c2:	4b2c      	ldr	r3, [pc, #176]	; (10008574 <__aeabi_fmul+0x260>)
100084c4:	401d      	ands	r5, r3
100084c6:	1c03      	adds	r3, r0, #0
100084c8:	3380      	adds	r3, #128	; 0x80
100084ca:	2bfe      	cmp	r3, #254	; 0xfe
100084cc:	dd17      	ble.n	100084fe <__aeabi_fmul+0x1ea>
100084ce:	2401      	movs	r4, #1
100084d0:	23ff      	movs	r3, #255	; 0xff
100084d2:	4014      	ands	r4, r2
100084d4:	2500      	movs	r5, #0
100084d6:	e764      	b.n	100083a2 <__aeabi_fmul+0x8e>
100084d8:	2080      	movs	r0, #128	; 0x80
100084da:	03c0      	lsls	r0, r0, #15
100084dc:	4205      	tst	r5, r0
100084de:	d009      	beq.n	100084f4 <__aeabi_fmul+0x1e0>
100084e0:	4643      	mov	r3, r8
100084e2:	4203      	tst	r3, r0
100084e4:	d106      	bne.n	100084f4 <__aeabi_fmul+0x1e0>
100084e6:	4645      	mov	r5, r8
100084e8:	4305      	orrs	r5, r0
100084ea:	026d      	lsls	r5, r5, #9
100084ec:	0a6d      	lsrs	r5, r5, #9
100084ee:	464c      	mov	r4, r9
100084f0:	23ff      	movs	r3, #255	; 0xff
100084f2:	e756      	b.n	100083a2 <__aeabi_fmul+0x8e>
100084f4:	4305      	orrs	r5, r0
100084f6:	026d      	lsls	r5, r5, #9
100084f8:	0a6d      	lsrs	r5, r5, #9
100084fa:	23ff      	movs	r3, #255	; 0xff
100084fc:	e751      	b.n	100083a2 <__aeabi_fmul+0x8e>
100084fe:	2401      	movs	r4, #1
10008500:	01ad      	lsls	r5, r5, #6
10008502:	0a6d      	lsrs	r5, r5, #9
10008504:	b2db      	uxtb	r3, r3
10008506:	4014      	ands	r4, r2
10008508:	e74b      	b.n	100083a2 <__aeabi_fmul+0x8e>
1000850a:	237e      	movs	r3, #126	; 0x7e
1000850c:	425b      	negs	r3, r3
1000850e:	1a1b      	subs	r3, r3, r0
10008510:	2b1b      	cmp	r3, #27
10008512:	dd07      	ble.n	10008524 <__aeabi_fmul+0x210>
10008514:	2401      	movs	r4, #1
10008516:	2300      	movs	r3, #0
10008518:	4014      	ands	r4, r2
1000851a:	2500      	movs	r5, #0
1000851c:	e741      	b.n	100083a2 <__aeabi_fmul+0x8e>
1000851e:	1c08      	adds	r0, r1, #0
10008520:	465a      	mov	r2, fp
10008522:	e7c1      	b.n	100084a8 <__aeabi_fmul+0x194>
10008524:	309e      	adds	r0, #158	; 0x9e
10008526:	1c29      	adds	r1, r5, #0
10008528:	4085      	lsls	r5, r0
1000852a:	40d9      	lsrs	r1, r3
1000852c:	1e68      	subs	r0, r5, #1
1000852e:	4185      	sbcs	r5, r0
10008530:	430d      	orrs	r5, r1
10008532:	076b      	lsls	r3, r5, #29
10008534:	d004      	beq.n	10008540 <__aeabi_fmul+0x22c>
10008536:	230f      	movs	r3, #15
10008538:	402b      	ands	r3, r5
1000853a:	2b04      	cmp	r3, #4
1000853c:	d000      	beq.n	10008540 <__aeabi_fmul+0x22c>
1000853e:	3504      	adds	r5, #4
10008540:	016b      	lsls	r3, r5, #5
10008542:	d504      	bpl.n	1000854e <__aeabi_fmul+0x23a>
10008544:	2401      	movs	r4, #1
10008546:	2301      	movs	r3, #1
10008548:	4014      	ands	r4, r2
1000854a:	2500      	movs	r5, #0
1000854c:	e729      	b.n	100083a2 <__aeabi_fmul+0x8e>
1000854e:	2401      	movs	r4, #1
10008550:	01ad      	lsls	r5, r5, #6
10008552:	0a6d      	lsrs	r5, r5, #9
10008554:	4014      	ands	r4, r2
10008556:	2300      	movs	r3, #0
10008558:	e723      	b.n	100083a2 <__aeabi_fmul+0x8e>
1000855a:	2380      	movs	r3, #128	; 0x80
1000855c:	03db      	lsls	r3, r3, #15
1000855e:	431d      	orrs	r5, r3
10008560:	2401      	movs	r4, #1
10008562:	465b      	mov	r3, fp
10008564:	026d      	lsls	r5, r5, #9
10008566:	4023      	ands	r3, r4
10008568:	1c1c      	adds	r4, r3, #0
1000856a:	0a6d      	lsrs	r5, r5, #9
1000856c:	23ff      	movs	r3, #255	; 0xff
1000856e:	e718      	b.n	100083a2 <__aeabi_fmul+0x8e>
10008570:	1000b098 	.word	0x1000b098
10008574:	f7ffffff 	.word	0xf7ffffff

10008578 <__aeabi_fsub>:
10008578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000857a:	004a      	lsls	r2, r1, #1
1000857c:	0243      	lsls	r3, r0, #9
1000857e:	0044      	lsls	r4, r0, #1
10008580:	024d      	lsls	r5, r1, #9
10008582:	0fc0      	lsrs	r0, r0, #31
10008584:	0e24      	lsrs	r4, r4, #24
10008586:	1c06      	adds	r6, r0, #0
10008588:	099b      	lsrs	r3, r3, #6
1000858a:	0e12      	lsrs	r2, r2, #24
1000858c:	0fc9      	lsrs	r1, r1, #31
1000858e:	09ad      	lsrs	r5, r5, #6
10008590:	2aff      	cmp	r2, #255	; 0xff
10008592:	d100      	bne.n	10008596 <__aeabi_fsub+0x1e>
10008594:	e075      	b.n	10008682 <__aeabi_fsub+0x10a>
10008596:	2701      	movs	r7, #1
10008598:	4079      	eors	r1, r7
1000859a:	4288      	cmp	r0, r1
1000859c:	d050      	beq.n	10008640 <__aeabi_fsub+0xc8>
1000859e:	1aa0      	subs	r0, r4, r2
100085a0:	2800      	cmp	r0, #0
100085a2:	dc00      	bgt.n	100085a6 <__aeabi_fsub+0x2e>
100085a4:	e08f      	b.n	100086c6 <__aeabi_fsub+0x14e>
100085a6:	2a00      	cmp	r2, #0
100085a8:	d11e      	bne.n	100085e8 <__aeabi_fsub+0x70>
100085aa:	2d00      	cmp	r5, #0
100085ac:	d000      	beq.n	100085b0 <__aeabi_fsub+0x38>
100085ae:	e075      	b.n	1000869c <__aeabi_fsub+0x124>
100085b0:	075a      	lsls	r2, r3, #29
100085b2:	d004      	beq.n	100085be <__aeabi_fsub+0x46>
100085b4:	220f      	movs	r2, #15
100085b6:	401a      	ands	r2, r3
100085b8:	2a04      	cmp	r2, #4
100085ba:	d000      	beq.n	100085be <__aeabi_fsub+0x46>
100085bc:	3304      	adds	r3, #4
100085be:	2280      	movs	r2, #128	; 0x80
100085c0:	2001      	movs	r0, #1
100085c2:	04d2      	lsls	r2, r2, #19
100085c4:	401a      	ands	r2, r3
100085c6:	4030      	ands	r0, r6
100085c8:	2a00      	cmp	r2, #0
100085ca:	d032      	beq.n	10008632 <__aeabi_fsub+0xba>
100085cc:	3401      	adds	r4, #1
100085ce:	2cff      	cmp	r4, #255	; 0xff
100085d0:	d100      	bne.n	100085d4 <__aeabi_fsub+0x5c>
100085d2:	e084      	b.n	100086de <__aeabi_fsub+0x166>
100085d4:	019b      	lsls	r3, r3, #6
100085d6:	0a5b      	lsrs	r3, r3, #9
100085d8:	b2e4      	uxtb	r4, r4
100085da:	025b      	lsls	r3, r3, #9
100085dc:	05e4      	lsls	r4, r4, #23
100085de:	0a5b      	lsrs	r3, r3, #9
100085e0:	4323      	orrs	r3, r4
100085e2:	07c0      	lsls	r0, r0, #31
100085e4:	4318      	orrs	r0, r3
100085e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100085e8:	2cff      	cmp	r4, #255	; 0xff
100085ea:	d0e1      	beq.n	100085b0 <__aeabi_fsub+0x38>
100085ec:	2280      	movs	r2, #128	; 0x80
100085ee:	04d2      	lsls	r2, r2, #19
100085f0:	4315      	orrs	r5, r2
100085f2:	281b      	cmp	r0, #27
100085f4:	dd7a      	ble.n	100086ec <__aeabi_fsub+0x174>
100085f6:	2501      	movs	r5, #1
100085f8:	1b5b      	subs	r3, r3, r5
100085fa:	015a      	lsls	r2, r3, #5
100085fc:	d55d      	bpl.n	100086ba <__aeabi_fsub+0x142>
100085fe:	019b      	lsls	r3, r3, #6
10008600:	099f      	lsrs	r7, r3, #6
10008602:	1c38      	adds	r0, r7, #0
10008604:	f7ff fa62 	bl	10007acc <__clzsi2>
10008608:	3805      	subs	r0, #5
1000860a:	4087      	lsls	r7, r0
1000860c:	4284      	cmp	r4, r0
1000860e:	dc69      	bgt.n	100086e4 <__aeabi_fsub+0x16c>
10008610:	1b00      	subs	r0, r0, r4
10008612:	241f      	movs	r4, #31
10008614:	1c3a      	adds	r2, r7, #0
10008616:	1c43      	adds	r3, r0, #1
10008618:	1a20      	subs	r0, r4, r0
1000861a:	40da      	lsrs	r2, r3
1000861c:	4087      	lsls	r7, r0
1000861e:	1c13      	adds	r3, r2, #0
10008620:	1e7c      	subs	r4, r7, #1
10008622:	41a7      	sbcs	r7, r4
10008624:	2400      	movs	r4, #0
10008626:	433b      	orrs	r3, r7
10008628:	e7c2      	b.n	100085b0 <__aeabi_fsub+0x38>
1000862a:	1e13      	subs	r3, r2, #0
1000862c:	d145      	bne.n	100086ba <__aeabi_fsub+0x142>
1000862e:	2300      	movs	r3, #0
10008630:	2000      	movs	r0, #0
10008632:	08db      	lsrs	r3, r3, #3
10008634:	2cff      	cmp	r4, #255	; 0xff
10008636:	d028      	beq.n	1000868a <__aeabi_fsub+0x112>
10008638:	025b      	lsls	r3, r3, #9
1000863a:	0a5b      	lsrs	r3, r3, #9
1000863c:	b2e4      	uxtb	r4, r4
1000863e:	e7cc      	b.n	100085da <__aeabi_fsub+0x62>
10008640:	1aa1      	subs	r1, r4, r2
10008642:	2900      	cmp	r1, #0
10008644:	dd5b      	ble.n	100086fe <__aeabi_fsub+0x186>
10008646:	2a00      	cmp	r2, #0
10008648:	d02e      	beq.n	100086a8 <__aeabi_fsub+0x130>
1000864a:	2cff      	cmp	r4, #255	; 0xff
1000864c:	d0b0      	beq.n	100085b0 <__aeabi_fsub+0x38>
1000864e:	2280      	movs	r2, #128	; 0x80
10008650:	04d2      	lsls	r2, r2, #19
10008652:	4315      	orrs	r5, r2
10008654:	291b      	cmp	r1, #27
10008656:	dc74      	bgt.n	10008742 <__aeabi_fsub+0x1ca>
10008658:	1c2f      	adds	r7, r5, #0
1000865a:	2220      	movs	r2, #32
1000865c:	40cf      	lsrs	r7, r1
1000865e:	1a51      	subs	r1, r2, r1
10008660:	408d      	lsls	r5, r1
10008662:	1e69      	subs	r1, r5, #1
10008664:	418d      	sbcs	r5, r1
10008666:	433d      	orrs	r5, r7
10008668:	195b      	adds	r3, r3, r5
1000866a:	015a      	lsls	r2, r3, #5
1000866c:	d525      	bpl.n	100086ba <__aeabi_fsub+0x142>
1000866e:	3401      	adds	r4, #1
10008670:	2cff      	cmp	r4, #255	; 0xff
10008672:	d074      	beq.n	1000875e <__aeabi_fsub+0x1e6>
10008674:	2101      	movs	r1, #1
10008676:	4a7e      	ldr	r2, [pc, #504]	; (10008870 <__aeabi_fsub+0x2f8>)
10008678:	4019      	ands	r1, r3
1000867a:	4013      	ands	r3, r2
1000867c:	085b      	lsrs	r3, r3, #1
1000867e:	430b      	orrs	r3, r1
10008680:	e796      	b.n	100085b0 <__aeabi_fsub+0x38>
10008682:	2d00      	cmp	r5, #0
10008684:	d000      	beq.n	10008688 <__aeabi_fsub+0x110>
10008686:	e788      	b.n	1000859a <__aeabi_fsub+0x22>
10008688:	e785      	b.n	10008596 <__aeabi_fsub+0x1e>
1000868a:	2b00      	cmp	r3, #0
1000868c:	d027      	beq.n	100086de <__aeabi_fsub+0x166>
1000868e:	2280      	movs	r2, #128	; 0x80
10008690:	03d2      	lsls	r2, r2, #15
10008692:	4313      	orrs	r3, r2
10008694:	025b      	lsls	r3, r3, #9
10008696:	0a5b      	lsrs	r3, r3, #9
10008698:	24ff      	movs	r4, #255	; 0xff
1000869a:	e79e      	b.n	100085da <__aeabi_fsub+0x62>
1000869c:	3801      	subs	r0, #1
1000869e:	2800      	cmp	r0, #0
100086a0:	d0aa      	beq.n	100085f8 <__aeabi_fsub+0x80>
100086a2:	2cff      	cmp	r4, #255	; 0xff
100086a4:	d1a5      	bne.n	100085f2 <__aeabi_fsub+0x7a>
100086a6:	e783      	b.n	100085b0 <__aeabi_fsub+0x38>
100086a8:	2d00      	cmp	r5, #0
100086aa:	d100      	bne.n	100086ae <__aeabi_fsub+0x136>
100086ac:	e780      	b.n	100085b0 <__aeabi_fsub+0x38>
100086ae:	3901      	subs	r1, #1
100086b0:	2900      	cmp	r1, #0
100086b2:	d0d9      	beq.n	10008668 <__aeabi_fsub+0xf0>
100086b4:	2cff      	cmp	r4, #255	; 0xff
100086b6:	d1cd      	bne.n	10008654 <__aeabi_fsub+0xdc>
100086b8:	e77a      	b.n	100085b0 <__aeabi_fsub+0x38>
100086ba:	075a      	lsls	r2, r3, #29
100086bc:	d000      	beq.n	100086c0 <__aeabi_fsub+0x148>
100086be:	e779      	b.n	100085b4 <__aeabi_fsub+0x3c>
100086c0:	2001      	movs	r0, #1
100086c2:	4030      	ands	r0, r6
100086c4:	e7b5      	b.n	10008632 <__aeabi_fsub+0xba>
100086c6:	2800      	cmp	r0, #0
100086c8:	d125      	bne.n	10008716 <__aeabi_fsub+0x19e>
100086ca:	1c62      	adds	r2, r4, #1
100086cc:	b2d2      	uxtb	r2, r2
100086ce:	2a01      	cmp	r2, #1
100086d0:	dd55      	ble.n	1000877e <__aeabi_fsub+0x206>
100086d2:	1b5f      	subs	r7, r3, r5
100086d4:	017a      	lsls	r2, r7, #5
100086d6:	d52d      	bpl.n	10008734 <__aeabi_fsub+0x1bc>
100086d8:	1aef      	subs	r7, r5, r3
100086da:	1c0e      	adds	r6, r1, #0
100086dc:	e791      	b.n	10008602 <__aeabi_fsub+0x8a>
100086de:	24ff      	movs	r4, #255	; 0xff
100086e0:	2300      	movs	r3, #0
100086e2:	e77a      	b.n	100085da <__aeabi_fsub+0x62>
100086e4:	4b62      	ldr	r3, [pc, #392]	; (10008870 <__aeabi_fsub+0x2f8>)
100086e6:	1a24      	subs	r4, r4, r0
100086e8:	403b      	ands	r3, r7
100086ea:	e761      	b.n	100085b0 <__aeabi_fsub+0x38>
100086ec:	1c29      	adds	r1, r5, #0
100086ee:	2220      	movs	r2, #32
100086f0:	40c1      	lsrs	r1, r0
100086f2:	1a10      	subs	r0, r2, r0
100086f4:	4085      	lsls	r5, r0
100086f6:	1e68      	subs	r0, r5, #1
100086f8:	4185      	sbcs	r5, r0
100086fa:	430d      	orrs	r5, r1
100086fc:	e77c      	b.n	100085f8 <__aeabi_fsub+0x80>
100086fe:	2900      	cmp	r1, #0
10008700:	d146      	bne.n	10008790 <__aeabi_fsub+0x218>
10008702:	1c62      	adds	r2, r4, #1
10008704:	b2d1      	uxtb	r1, r2
10008706:	2901      	cmp	r1, #1
10008708:	dd2b      	ble.n	10008762 <__aeabi_fsub+0x1ea>
1000870a:	2aff      	cmp	r2, #255	; 0xff
1000870c:	d026      	beq.n	1000875c <__aeabi_fsub+0x1e4>
1000870e:	18eb      	adds	r3, r5, r3
10008710:	085b      	lsrs	r3, r3, #1
10008712:	1c14      	adds	r4, r2, #0
10008714:	e74c      	b.n	100085b0 <__aeabi_fsub+0x38>
10008716:	2c00      	cmp	r4, #0
10008718:	d015      	beq.n	10008746 <__aeabi_fsub+0x1ce>
1000871a:	2aff      	cmp	r2, #255	; 0xff
1000871c:	d01a      	beq.n	10008754 <__aeabi_fsub+0x1dc>
1000871e:	2480      	movs	r4, #128	; 0x80
10008720:	04e4      	lsls	r4, r4, #19
10008722:	4240      	negs	r0, r0
10008724:	4323      	orrs	r3, r4
10008726:	281b      	cmp	r0, #27
10008728:	dd4d      	ble.n	100087c6 <__aeabi_fsub+0x24e>
1000872a:	2301      	movs	r3, #1
1000872c:	1aeb      	subs	r3, r5, r3
1000872e:	1c14      	adds	r4, r2, #0
10008730:	1c0e      	adds	r6, r1, #0
10008732:	e762      	b.n	100085fa <__aeabi_fsub+0x82>
10008734:	2f00      	cmp	r7, #0
10008736:	d000      	beq.n	1000873a <__aeabi_fsub+0x1c2>
10008738:	e763      	b.n	10008602 <__aeabi_fsub+0x8a>
1000873a:	2300      	movs	r3, #0
1000873c:	2000      	movs	r0, #0
1000873e:	2400      	movs	r4, #0
10008740:	e777      	b.n	10008632 <__aeabi_fsub+0xba>
10008742:	2501      	movs	r5, #1
10008744:	e790      	b.n	10008668 <__aeabi_fsub+0xf0>
10008746:	2b00      	cmp	r3, #0
10008748:	d039      	beq.n	100087be <__aeabi_fsub+0x246>
1000874a:	43c0      	mvns	r0, r0
1000874c:	2800      	cmp	r0, #0
1000874e:	d0ed      	beq.n	1000872c <__aeabi_fsub+0x1b4>
10008750:	2aff      	cmp	r2, #255	; 0xff
10008752:	d1e8      	bne.n	10008726 <__aeabi_fsub+0x1ae>
10008754:	1c2b      	adds	r3, r5, #0
10008756:	24ff      	movs	r4, #255	; 0xff
10008758:	1c0e      	adds	r6, r1, #0
1000875a:	e729      	b.n	100085b0 <__aeabi_fsub+0x38>
1000875c:	24ff      	movs	r4, #255	; 0xff
1000875e:	2300      	movs	r3, #0
10008760:	e767      	b.n	10008632 <__aeabi_fsub+0xba>
10008762:	2c00      	cmp	r4, #0
10008764:	d15a      	bne.n	1000881c <__aeabi_fsub+0x2a4>
10008766:	2b00      	cmp	r3, #0
10008768:	d07f      	beq.n	1000886a <__aeabi_fsub+0x2f2>
1000876a:	2d00      	cmp	r5, #0
1000876c:	d100      	bne.n	10008770 <__aeabi_fsub+0x1f8>
1000876e:	e71f      	b.n	100085b0 <__aeabi_fsub+0x38>
10008770:	195b      	adds	r3, r3, r5
10008772:	015a      	lsls	r2, r3, #5
10008774:	d5a1      	bpl.n	100086ba <__aeabi_fsub+0x142>
10008776:	4a3e      	ldr	r2, [pc, #248]	; (10008870 <__aeabi_fsub+0x2f8>)
10008778:	3401      	adds	r4, #1
1000877a:	4013      	ands	r3, r2
1000877c:	e718      	b.n	100085b0 <__aeabi_fsub+0x38>
1000877e:	2c00      	cmp	r4, #0
10008780:	d115      	bne.n	100087ae <__aeabi_fsub+0x236>
10008782:	2b00      	cmp	r3, #0
10008784:	d12f      	bne.n	100087e6 <__aeabi_fsub+0x26e>
10008786:	2d00      	cmp	r5, #0
10008788:	d05e      	beq.n	10008848 <__aeabi_fsub+0x2d0>
1000878a:	1c2b      	adds	r3, r5, #0
1000878c:	1c0e      	adds	r6, r1, #0
1000878e:	e70f      	b.n	100085b0 <__aeabi_fsub+0x38>
10008790:	2c00      	cmp	r4, #0
10008792:	d121      	bne.n	100087d8 <__aeabi_fsub+0x260>
10008794:	2b00      	cmp	r3, #0
10008796:	d054      	beq.n	10008842 <__aeabi_fsub+0x2ca>
10008798:	43c9      	mvns	r1, r1
1000879a:	2900      	cmp	r1, #0
1000879c:	d004      	beq.n	100087a8 <__aeabi_fsub+0x230>
1000879e:	2aff      	cmp	r2, #255	; 0xff
100087a0:	d04c      	beq.n	1000883c <__aeabi_fsub+0x2c4>
100087a2:	291b      	cmp	r1, #27
100087a4:	dd58      	ble.n	10008858 <__aeabi_fsub+0x2e0>
100087a6:	2301      	movs	r3, #1
100087a8:	195b      	adds	r3, r3, r5
100087aa:	1c14      	adds	r4, r2, #0
100087ac:	e75d      	b.n	1000866a <__aeabi_fsub+0xf2>
100087ae:	2b00      	cmp	r3, #0
100087b0:	d123      	bne.n	100087fa <__aeabi_fsub+0x282>
100087b2:	2d00      	cmp	r5, #0
100087b4:	d04b      	beq.n	1000884e <__aeabi_fsub+0x2d6>
100087b6:	1c2b      	adds	r3, r5, #0
100087b8:	1c0e      	adds	r6, r1, #0
100087ba:	24ff      	movs	r4, #255	; 0xff
100087bc:	e6f8      	b.n	100085b0 <__aeabi_fsub+0x38>
100087be:	1c2b      	adds	r3, r5, #0
100087c0:	1c14      	adds	r4, r2, #0
100087c2:	1c0e      	adds	r6, r1, #0
100087c4:	e6f4      	b.n	100085b0 <__aeabi_fsub+0x38>
100087c6:	1c1e      	adds	r6, r3, #0
100087c8:	2420      	movs	r4, #32
100087ca:	40c6      	lsrs	r6, r0
100087cc:	1a20      	subs	r0, r4, r0
100087ce:	4083      	lsls	r3, r0
100087d0:	1e58      	subs	r0, r3, #1
100087d2:	4183      	sbcs	r3, r0
100087d4:	4333      	orrs	r3, r6
100087d6:	e7a9      	b.n	1000872c <__aeabi_fsub+0x1b4>
100087d8:	2aff      	cmp	r2, #255	; 0xff
100087da:	d02f      	beq.n	1000883c <__aeabi_fsub+0x2c4>
100087dc:	2480      	movs	r4, #128	; 0x80
100087de:	04e4      	lsls	r4, r4, #19
100087e0:	4249      	negs	r1, r1
100087e2:	4323      	orrs	r3, r4
100087e4:	e7dd      	b.n	100087a2 <__aeabi_fsub+0x22a>
100087e6:	2d00      	cmp	r5, #0
100087e8:	d100      	bne.n	100087ec <__aeabi_fsub+0x274>
100087ea:	e6e1      	b.n	100085b0 <__aeabi_fsub+0x38>
100087ec:	1b5a      	subs	r2, r3, r5
100087ee:	0150      	lsls	r0, r2, #5
100087f0:	d400      	bmi.n	100087f4 <__aeabi_fsub+0x27c>
100087f2:	e71a      	b.n	1000862a <__aeabi_fsub+0xb2>
100087f4:	1aeb      	subs	r3, r5, r3
100087f6:	1c0e      	adds	r6, r1, #0
100087f8:	e6da      	b.n	100085b0 <__aeabi_fsub+0x38>
100087fa:	24ff      	movs	r4, #255	; 0xff
100087fc:	2d00      	cmp	r5, #0
100087fe:	d100      	bne.n	10008802 <__aeabi_fsub+0x28a>
10008800:	e6d6      	b.n	100085b0 <__aeabi_fsub+0x38>
10008802:	2280      	movs	r2, #128	; 0x80
10008804:	08db      	lsrs	r3, r3, #3
10008806:	03d2      	lsls	r2, r2, #15
10008808:	4213      	tst	r3, r2
1000880a:	d004      	beq.n	10008816 <__aeabi_fsub+0x29e>
1000880c:	08ed      	lsrs	r5, r5, #3
1000880e:	4215      	tst	r5, r2
10008810:	d101      	bne.n	10008816 <__aeabi_fsub+0x29e>
10008812:	1c2b      	adds	r3, r5, #0
10008814:	1c0e      	adds	r6, r1, #0
10008816:	00db      	lsls	r3, r3, #3
10008818:	24ff      	movs	r4, #255	; 0xff
1000881a:	e6c9      	b.n	100085b0 <__aeabi_fsub+0x38>
1000881c:	2b00      	cmp	r3, #0
1000881e:	d00d      	beq.n	1000883c <__aeabi_fsub+0x2c4>
10008820:	24ff      	movs	r4, #255	; 0xff
10008822:	2d00      	cmp	r5, #0
10008824:	d100      	bne.n	10008828 <__aeabi_fsub+0x2b0>
10008826:	e6c3      	b.n	100085b0 <__aeabi_fsub+0x38>
10008828:	2280      	movs	r2, #128	; 0x80
1000882a:	08db      	lsrs	r3, r3, #3
1000882c:	03d2      	lsls	r2, r2, #15
1000882e:	4213      	tst	r3, r2
10008830:	d0f1      	beq.n	10008816 <__aeabi_fsub+0x29e>
10008832:	08ed      	lsrs	r5, r5, #3
10008834:	4215      	tst	r5, r2
10008836:	d1ee      	bne.n	10008816 <__aeabi_fsub+0x29e>
10008838:	1c2b      	adds	r3, r5, #0
1000883a:	e7ec      	b.n	10008816 <__aeabi_fsub+0x29e>
1000883c:	1c2b      	adds	r3, r5, #0
1000883e:	24ff      	movs	r4, #255	; 0xff
10008840:	e6b6      	b.n	100085b0 <__aeabi_fsub+0x38>
10008842:	1c2b      	adds	r3, r5, #0
10008844:	1c14      	adds	r4, r2, #0
10008846:	e6b3      	b.n	100085b0 <__aeabi_fsub+0x38>
10008848:	1c23      	adds	r3, r4, #0
1000884a:	2000      	movs	r0, #0
1000884c:	e6f1      	b.n	10008632 <__aeabi_fsub+0xba>
1000884e:	2380      	movs	r3, #128	; 0x80
10008850:	2000      	movs	r0, #0
10008852:	049b      	lsls	r3, r3, #18
10008854:	24ff      	movs	r4, #255	; 0xff
10008856:	e6ec      	b.n	10008632 <__aeabi_fsub+0xba>
10008858:	1c1f      	adds	r7, r3, #0
1000885a:	2420      	movs	r4, #32
1000885c:	40cf      	lsrs	r7, r1
1000885e:	1a61      	subs	r1, r4, r1
10008860:	408b      	lsls	r3, r1
10008862:	1e59      	subs	r1, r3, #1
10008864:	418b      	sbcs	r3, r1
10008866:	433b      	orrs	r3, r7
10008868:	e79e      	b.n	100087a8 <__aeabi_fsub+0x230>
1000886a:	1c2b      	adds	r3, r5, #0
1000886c:	e6a0      	b.n	100085b0 <__aeabi_fsub+0x38>
1000886e:	46c0      	nop			; (mov r8, r8)
10008870:	fbffffff 	.word	0xfbffffff

10008874 <__aeabi_f2iz>:
10008874:	0242      	lsls	r2, r0, #9
10008876:	0a51      	lsrs	r1, r2, #9
10008878:	0042      	lsls	r2, r0, #1
1000887a:	0fc3      	lsrs	r3, r0, #31
1000887c:	0e12      	lsrs	r2, r2, #24
1000887e:	2000      	movs	r0, #0
10008880:	2a7e      	cmp	r2, #126	; 0x7e
10008882:	dd0d      	ble.n	100088a0 <__aeabi_f2iz+0x2c>
10008884:	2a9d      	cmp	r2, #157	; 0x9d
10008886:	dc0c      	bgt.n	100088a2 <__aeabi_f2iz+0x2e>
10008888:	2080      	movs	r0, #128	; 0x80
1000888a:	0400      	lsls	r0, r0, #16
1000888c:	4301      	orrs	r1, r0
1000888e:	2a95      	cmp	r2, #149	; 0x95
10008890:	dc0a      	bgt.n	100088a8 <__aeabi_f2iz+0x34>
10008892:	2096      	movs	r0, #150	; 0x96
10008894:	1a82      	subs	r2, r0, r2
10008896:	40d1      	lsrs	r1, r2
10008898:	1c0a      	adds	r2, r1, #0
1000889a:	4258      	negs	r0, r3
1000889c:	4042      	eors	r2, r0
1000889e:	18d0      	adds	r0, r2, r3
100088a0:	4770      	bx	lr
100088a2:	4a03      	ldr	r2, [pc, #12]	; (100088b0 <__aeabi_f2iz+0x3c>)
100088a4:	1898      	adds	r0, r3, r2
100088a6:	e7fb      	b.n	100088a0 <__aeabi_f2iz+0x2c>
100088a8:	3a96      	subs	r2, #150	; 0x96
100088aa:	4091      	lsls	r1, r2
100088ac:	1c0a      	adds	r2, r1, #0
100088ae:	e7f4      	b.n	1000889a <__aeabi_f2iz+0x26>
100088b0:	7fffffff 	.word	0x7fffffff

100088b4 <__aeabi_i2f>:
100088b4:	b570      	push	{r4, r5, r6, lr}
100088b6:	1e04      	subs	r4, r0, #0
100088b8:	d039      	beq.n	1000892e <__aeabi_i2f+0x7a>
100088ba:	0fc5      	lsrs	r5, r0, #31
100088bc:	d000      	beq.n	100088c0 <__aeabi_i2f+0xc>
100088be:	4244      	negs	r4, r0
100088c0:	1c20      	adds	r0, r4, #0
100088c2:	f7ff f903 	bl	10007acc <__clzsi2>
100088c6:	239e      	movs	r3, #158	; 0x9e
100088c8:	1c26      	adds	r6, r4, #0
100088ca:	1a1b      	subs	r3, r3, r0
100088cc:	2b96      	cmp	r3, #150	; 0x96
100088ce:	dc07      	bgt.n	100088e0 <__aeabi_i2f+0x2c>
100088d0:	2808      	cmp	r0, #8
100088d2:	dd01      	ble.n	100088d8 <__aeabi_i2f+0x24>
100088d4:	3808      	subs	r0, #8
100088d6:	4084      	lsls	r4, r0
100088d8:	0264      	lsls	r4, r4, #9
100088da:	0a64      	lsrs	r4, r4, #9
100088dc:	b2d8      	uxtb	r0, r3
100088de:	e01e      	b.n	1000891e <__aeabi_i2f+0x6a>
100088e0:	2b99      	cmp	r3, #153	; 0x99
100088e2:	dd0a      	ble.n	100088fa <__aeabi_i2f+0x46>
100088e4:	2205      	movs	r2, #5
100088e6:	1c21      	adds	r1, r4, #0
100088e8:	1a12      	subs	r2, r2, r0
100088ea:	40d1      	lsrs	r1, r2
100088ec:	1c0a      	adds	r2, r1, #0
100088ee:	1c01      	adds	r1, r0, #0
100088f0:	311b      	adds	r1, #27
100088f2:	408e      	lsls	r6, r1
100088f4:	1e71      	subs	r1, r6, #1
100088f6:	418e      	sbcs	r6, r1
100088f8:	4316      	orrs	r6, r2
100088fa:	2805      	cmp	r0, #5
100088fc:	dd01      	ble.n	10008902 <__aeabi_i2f+0x4e>
100088fe:	1f42      	subs	r2, r0, #5
10008900:	4096      	lsls	r6, r2
10008902:	4c0f      	ldr	r4, [pc, #60]	; (10008940 <__aeabi_i2f+0x8c>)
10008904:	4034      	ands	r4, r6
10008906:	0772      	lsls	r2, r6, #29
10008908:	d004      	beq.n	10008914 <__aeabi_i2f+0x60>
1000890a:	220f      	movs	r2, #15
1000890c:	4016      	ands	r6, r2
1000890e:	2e04      	cmp	r6, #4
10008910:	d000      	beq.n	10008914 <__aeabi_i2f+0x60>
10008912:	3404      	adds	r4, #4
10008914:	0162      	lsls	r2, r4, #5
10008916:	d40e      	bmi.n	10008936 <__aeabi_i2f+0x82>
10008918:	01a4      	lsls	r4, r4, #6
1000891a:	0a64      	lsrs	r4, r4, #9
1000891c:	b2d8      	uxtb	r0, r3
1000891e:	0264      	lsls	r4, r4, #9
10008920:	05c0      	lsls	r0, r0, #23
10008922:	0a64      	lsrs	r4, r4, #9
10008924:	07ed      	lsls	r5, r5, #31
10008926:	4304      	orrs	r4, r0
10008928:	432c      	orrs	r4, r5
1000892a:	1c20      	adds	r0, r4, #0
1000892c:	bd70      	pop	{r4, r5, r6, pc}
1000892e:	2500      	movs	r5, #0
10008930:	2000      	movs	r0, #0
10008932:	2400      	movs	r4, #0
10008934:	e7f3      	b.n	1000891e <__aeabi_i2f+0x6a>
10008936:	4b02      	ldr	r3, [pc, #8]	; (10008940 <__aeabi_i2f+0x8c>)
10008938:	401c      	ands	r4, r3
1000893a:	239f      	movs	r3, #159	; 0x9f
1000893c:	1a1b      	subs	r3, r3, r0
1000893e:	e7eb      	b.n	10008918 <__aeabi_i2f+0x64>
10008940:	fbffffff 	.word	0xfbffffff

10008944 <__aeabi_dadd>:
10008944:	b5f0      	push	{r4, r5, r6, r7, lr}
10008946:	4645      	mov	r5, r8
10008948:	4657      	mov	r7, sl
1000894a:	464e      	mov	r6, r9
1000894c:	4694      	mov	ip, r2
1000894e:	004c      	lsls	r4, r1, #1
10008950:	030a      	lsls	r2, r1, #12
10008952:	0fc9      	lsrs	r1, r1, #31
10008954:	b4e0      	push	{r5, r6, r7}
10008956:	4688      	mov	r8, r1
10008958:	1c0e      	adds	r6, r1, #0
1000895a:	0319      	lsls	r1, r3, #12
1000895c:	0f47      	lsrs	r7, r0, #29
1000895e:	00c5      	lsls	r5, r0, #3
10008960:	0a48      	lsrs	r0, r1, #9
10008962:	4661      	mov	r1, ip
10008964:	0f49      	lsrs	r1, r1, #29
10008966:	4301      	orrs	r1, r0
10008968:	4660      	mov	r0, ip
1000896a:	0a52      	lsrs	r2, r2, #9
1000896c:	4317      	orrs	r7, r2
1000896e:	00c0      	lsls	r0, r0, #3
10008970:	005a      	lsls	r2, r3, #1
10008972:	0d64      	lsrs	r4, r4, #21
10008974:	0d52      	lsrs	r2, r2, #21
10008976:	0fdb      	lsrs	r3, r3, #31
10008978:	4684      	mov	ip, r0
1000897a:	4598      	cmp	r8, r3
1000897c:	d100      	bne.n	10008980 <__aeabi_dadd+0x3c>
1000897e:	e0a7      	b.n	10008ad0 <__aeabi_dadd+0x18c>
10008980:	1aa0      	subs	r0, r4, r2
10008982:	2800      	cmp	r0, #0
10008984:	dc00      	bgt.n	10008988 <__aeabi_dadd+0x44>
10008986:	e101      	b.n	10008b8c <__aeabi_dadd+0x248>
10008988:	2a00      	cmp	r2, #0
1000898a:	d13d      	bne.n	10008a08 <__aeabi_dadd+0xc4>
1000898c:	4663      	mov	r3, ip
1000898e:	430b      	orrs	r3, r1
10008990:	d000      	beq.n	10008994 <__aeabi_dadd+0x50>
10008992:	e0d4      	b.n	10008b3e <__aeabi_dadd+0x1fa>
10008994:	076b      	lsls	r3, r5, #29
10008996:	d100      	bne.n	1000899a <__aeabi_dadd+0x56>
10008998:	e088      	b.n	10008aac <__aeabi_dadd+0x168>
1000899a:	230f      	movs	r3, #15
1000899c:	402b      	ands	r3, r5
1000899e:	2b04      	cmp	r3, #4
100089a0:	d100      	bne.n	100089a4 <__aeabi_dadd+0x60>
100089a2:	e083      	b.n	10008aac <__aeabi_dadd+0x168>
100089a4:	1d2a      	adds	r2, r5, #4
100089a6:	42aa      	cmp	r2, r5
100089a8:	41ad      	sbcs	r5, r5
100089aa:	2380      	movs	r3, #128	; 0x80
100089ac:	426d      	negs	r5, r5
100089ae:	197f      	adds	r7, r7, r5
100089b0:	041b      	lsls	r3, r3, #16
100089b2:	403b      	ands	r3, r7
100089b4:	4646      	mov	r6, r8
100089b6:	1c15      	adds	r5, r2, #0
100089b8:	2b00      	cmp	r3, #0
100089ba:	d100      	bne.n	100089be <__aeabi_dadd+0x7a>
100089bc:	e07c      	b.n	10008ab8 <__aeabi_dadd+0x174>
100089be:	4bcc      	ldr	r3, [pc, #816]	; (10008cf0 <__aeabi_dadd+0x3ac>)
100089c0:	3401      	adds	r4, #1
100089c2:	429c      	cmp	r4, r3
100089c4:	d100      	bne.n	100089c8 <__aeabi_dadd+0x84>
100089c6:	e0fd      	b.n	10008bc4 <__aeabi_dadd+0x280>
100089c8:	1c3a      	adds	r2, r7, #0
100089ca:	4bca      	ldr	r3, [pc, #808]	; (10008cf4 <__aeabi_dadd+0x3b0>)
100089cc:	08ed      	lsrs	r5, r5, #3
100089ce:	401a      	ands	r2, r3
100089d0:	0750      	lsls	r0, r2, #29
100089d2:	0564      	lsls	r4, r4, #21
100089d4:	0252      	lsls	r2, r2, #9
100089d6:	4305      	orrs	r5, r0
100089d8:	0b12      	lsrs	r2, r2, #12
100089da:	0d64      	lsrs	r4, r4, #21
100089dc:	2100      	movs	r1, #0
100089de:	0312      	lsls	r2, r2, #12
100089e0:	0d0b      	lsrs	r3, r1, #20
100089e2:	051b      	lsls	r3, r3, #20
100089e4:	0564      	lsls	r4, r4, #21
100089e6:	0b12      	lsrs	r2, r2, #12
100089e8:	431a      	orrs	r2, r3
100089ea:	0863      	lsrs	r3, r4, #1
100089ec:	4cc2      	ldr	r4, [pc, #776]	; (10008cf8 <__aeabi_dadd+0x3b4>)
100089ee:	07f6      	lsls	r6, r6, #31
100089f0:	4014      	ands	r4, r2
100089f2:	431c      	orrs	r4, r3
100089f4:	0064      	lsls	r4, r4, #1
100089f6:	0864      	lsrs	r4, r4, #1
100089f8:	4334      	orrs	r4, r6
100089fa:	1c28      	adds	r0, r5, #0
100089fc:	1c21      	adds	r1, r4, #0
100089fe:	bc1c      	pop	{r2, r3, r4}
10008a00:	4690      	mov	r8, r2
10008a02:	4699      	mov	r9, r3
10008a04:	46a2      	mov	sl, r4
10008a06:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008a08:	4bb9      	ldr	r3, [pc, #740]	; (10008cf0 <__aeabi_dadd+0x3ac>)
10008a0a:	429c      	cmp	r4, r3
10008a0c:	d0c2      	beq.n	10008994 <__aeabi_dadd+0x50>
10008a0e:	2380      	movs	r3, #128	; 0x80
10008a10:	041b      	lsls	r3, r3, #16
10008a12:	4319      	orrs	r1, r3
10008a14:	2838      	cmp	r0, #56	; 0x38
10008a16:	dd00      	ble.n	10008a1a <__aeabi_dadd+0xd6>
10008a18:	e0ec      	b.n	10008bf4 <__aeabi_dadd+0x2b0>
10008a1a:	281f      	cmp	r0, #31
10008a1c:	dd00      	ble.n	10008a20 <__aeabi_dadd+0xdc>
10008a1e:	e121      	b.n	10008c64 <__aeabi_dadd+0x320>
10008a20:	2220      	movs	r2, #32
10008a22:	1c0e      	adds	r6, r1, #0
10008a24:	4663      	mov	r3, ip
10008a26:	1a12      	subs	r2, r2, r0
10008a28:	4096      	lsls	r6, r2
10008a2a:	40c3      	lsrs	r3, r0
10008a2c:	4333      	orrs	r3, r6
10008a2e:	4666      	mov	r6, ip
10008a30:	4096      	lsls	r6, r2
10008a32:	1c32      	adds	r2, r6, #0
10008a34:	1e56      	subs	r6, r2, #1
10008a36:	41b2      	sbcs	r2, r6
10008a38:	4313      	orrs	r3, r2
10008a3a:	1c0a      	adds	r2, r1, #0
10008a3c:	40c2      	lsrs	r2, r0
10008a3e:	1aeb      	subs	r3, r5, r3
10008a40:	429d      	cmp	r5, r3
10008a42:	41b6      	sbcs	r6, r6
10008a44:	1c1d      	adds	r5, r3, #0
10008a46:	1aba      	subs	r2, r7, r2
10008a48:	4276      	negs	r6, r6
10008a4a:	1b97      	subs	r7, r2, r6
10008a4c:	023b      	lsls	r3, r7, #8
10008a4e:	d400      	bmi.n	10008a52 <__aeabi_dadd+0x10e>
10008a50:	e097      	b.n	10008b82 <__aeabi_dadd+0x23e>
10008a52:	027a      	lsls	r2, r7, #9
10008a54:	0a56      	lsrs	r6, r2, #9
10008a56:	2e00      	cmp	r6, #0
10008a58:	d100      	bne.n	10008a5c <__aeabi_dadd+0x118>
10008a5a:	e0b6      	b.n	10008bca <__aeabi_dadd+0x286>
10008a5c:	1c30      	adds	r0, r6, #0
10008a5e:	f7ff f835 	bl	10007acc <__clzsi2>
10008a62:	1c03      	adds	r3, r0, #0
10008a64:	3b08      	subs	r3, #8
10008a66:	2b1f      	cmp	r3, #31
10008a68:	dd00      	ble.n	10008a6c <__aeabi_dadd+0x128>
10008a6a:	e0b7      	b.n	10008bdc <__aeabi_dadd+0x298>
10008a6c:	409e      	lsls	r6, r3
10008a6e:	1c37      	adds	r7, r6, #0
10008a70:	2628      	movs	r6, #40	; 0x28
10008a72:	1c2a      	adds	r2, r5, #0
10008a74:	1a36      	subs	r6, r6, r0
10008a76:	40f2      	lsrs	r2, r6
10008a78:	1c16      	adds	r6, r2, #0
10008a7a:	409d      	lsls	r5, r3
10008a7c:	433e      	orrs	r6, r7
10008a7e:	429c      	cmp	r4, r3
10008a80:	dd00      	ble.n	10008a84 <__aeabi_dadd+0x140>
10008a82:	e0b2      	b.n	10008bea <__aeabi_dadd+0x2a6>
10008a84:	1b1c      	subs	r4, r3, r4
10008a86:	1c62      	adds	r2, r4, #1
10008a88:	2a1f      	cmp	r2, #31
10008a8a:	dd00      	ble.n	10008a8e <__aeabi_dadd+0x14a>
10008a8c:	e0d8      	b.n	10008c40 <__aeabi_dadd+0x2fc>
10008a8e:	231f      	movs	r3, #31
10008a90:	1c29      	adds	r1, r5, #0
10008a92:	1b1c      	subs	r4, r3, r4
10008a94:	1c33      	adds	r3, r6, #0
10008a96:	40a5      	lsls	r5, r4
10008a98:	40a3      	lsls	r3, r4
10008a9a:	40d1      	lsrs	r1, r2
10008a9c:	1e6c      	subs	r4, r5, #1
10008a9e:	41a5      	sbcs	r5, r4
10008aa0:	40d6      	lsrs	r6, r2
10008aa2:	4319      	orrs	r1, r3
10008aa4:	430d      	orrs	r5, r1
10008aa6:	1c37      	adds	r7, r6, #0
10008aa8:	2400      	movs	r4, #0
10008aaa:	e773      	b.n	10008994 <__aeabi_dadd+0x50>
10008aac:	2380      	movs	r3, #128	; 0x80
10008aae:	041b      	lsls	r3, r3, #16
10008ab0:	403b      	ands	r3, r7
10008ab2:	4646      	mov	r6, r8
10008ab4:	d000      	beq.n	10008ab8 <__aeabi_dadd+0x174>
10008ab6:	e782      	b.n	100089be <__aeabi_dadd+0x7a>
10008ab8:	4b8d      	ldr	r3, [pc, #564]	; (10008cf0 <__aeabi_dadd+0x3ac>)
10008aba:	08ed      	lsrs	r5, r5, #3
10008abc:	0778      	lsls	r0, r7, #29
10008abe:	4305      	orrs	r5, r0
10008ac0:	08fa      	lsrs	r2, r7, #3
10008ac2:	429c      	cmp	r4, r3
10008ac4:	d032      	beq.n	10008b2c <__aeabi_dadd+0x1e8>
10008ac6:	0312      	lsls	r2, r2, #12
10008ac8:	0564      	lsls	r4, r4, #21
10008aca:	0b12      	lsrs	r2, r2, #12
10008acc:	0d64      	lsrs	r4, r4, #21
10008ace:	e785      	b.n	100089dc <__aeabi_dadd+0x98>
10008ad0:	1aa3      	subs	r3, r4, r2
10008ad2:	2b00      	cmp	r3, #0
10008ad4:	dc00      	bgt.n	10008ad8 <__aeabi_dadd+0x194>
10008ad6:	e094      	b.n	10008c02 <__aeabi_dadd+0x2be>
10008ad8:	2a00      	cmp	r2, #0
10008ada:	d03c      	beq.n	10008b56 <__aeabi_dadd+0x212>
10008adc:	4a84      	ldr	r2, [pc, #528]	; (10008cf0 <__aeabi_dadd+0x3ac>)
10008ade:	4294      	cmp	r4, r2
10008ae0:	d100      	bne.n	10008ae4 <__aeabi_dadd+0x1a0>
10008ae2:	e757      	b.n	10008994 <__aeabi_dadd+0x50>
10008ae4:	2280      	movs	r2, #128	; 0x80
10008ae6:	0412      	lsls	r2, r2, #16
10008ae8:	4311      	orrs	r1, r2
10008aea:	2b38      	cmp	r3, #56	; 0x38
10008aec:	dc00      	bgt.n	10008af0 <__aeabi_dadd+0x1ac>
10008aee:	e105      	b.n	10008cfc <__aeabi_dadd+0x3b8>
10008af0:	4663      	mov	r3, ip
10008af2:	4319      	orrs	r1, r3
10008af4:	1e48      	subs	r0, r1, #1
10008af6:	4181      	sbcs	r1, r0
10008af8:	2200      	movs	r2, #0
10008afa:	b2c8      	uxtb	r0, r1
10008afc:	1940      	adds	r0, r0, r5
10008afe:	42a8      	cmp	r0, r5
10008b00:	419b      	sbcs	r3, r3
10008b02:	1c05      	adds	r5, r0, #0
10008b04:	19d2      	adds	r2, r2, r7
10008b06:	425b      	negs	r3, r3
10008b08:	18d7      	adds	r7, r2, r3
10008b0a:	023b      	lsls	r3, r7, #8
10008b0c:	d539      	bpl.n	10008b82 <__aeabi_dadd+0x23e>
10008b0e:	4b78      	ldr	r3, [pc, #480]	; (10008cf0 <__aeabi_dadd+0x3ac>)
10008b10:	3401      	adds	r4, #1
10008b12:	429c      	cmp	r4, r3
10008b14:	d100      	bne.n	10008b18 <__aeabi_dadd+0x1d4>
10008b16:	e14c      	b.n	10008db2 <__aeabi_dadd+0x46e>
10008b18:	2001      	movs	r0, #1
10008b1a:	4a76      	ldr	r2, [pc, #472]	; (10008cf4 <__aeabi_dadd+0x3b0>)
10008b1c:	086b      	lsrs	r3, r5, #1
10008b1e:	403a      	ands	r2, r7
10008b20:	4028      	ands	r0, r5
10008b22:	4318      	orrs	r0, r3
10008b24:	07d5      	lsls	r5, r2, #31
10008b26:	4305      	orrs	r5, r0
10008b28:	0857      	lsrs	r7, r2, #1
10008b2a:	e733      	b.n	10008994 <__aeabi_dadd+0x50>
10008b2c:	1c2b      	adds	r3, r5, #0
10008b2e:	4313      	orrs	r3, r2
10008b30:	d048      	beq.n	10008bc4 <__aeabi_dadd+0x280>
10008b32:	2380      	movs	r3, #128	; 0x80
10008b34:	031b      	lsls	r3, r3, #12
10008b36:	431a      	orrs	r2, r3
10008b38:	0312      	lsls	r2, r2, #12
10008b3a:	0b12      	lsrs	r2, r2, #12
10008b3c:	e74e      	b.n	100089dc <__aeabi_dadd+0x98>
10008b3e:	3801      	subs	r0, #1
10008b40:	2800      	cmp	r0, #0
10008b42:	d178      	bne.n	10008c36 <__aeabi_dadd+0x2f2>
10008b44:	4663      	mov	r3, ip
10008b46:	1aee      	subs	r6, r5, r3
10008b48:	42b5      	cmp	r5, r6
10008b4a:	419b      	sbcs	r3, r3
10008b4c:	1a7a      	subs	r2, r7, r1
10008b4e:	425b      	negs	r3, r3
10008b50:	1ad7      	subs	r7, r2, r3
10008b52:	1c35      	adds	r5, r6, #0
10008b54:	e77a      	b.n	10008a4c <__aeabi_dadd+0x108>
10008b56:	1c02      	adds	r2, r0, #0
10008b58:	430a      	orrs	r2, r1
10008b5a:	d100      	bne.n	10008b5e <__aeabi_dadd+0x21a>
10008b5c:	e71a      	b.n	10008994 <__aeabi_dadd+0x50>
10008b5e:	3b01      	subs	r3, #1
10008b60:	2b00      	cmp	r3, #0
10008b62:	d000      	beq.n	10008b66 <__aeabi_dadd+0x222>
10008b64:	e0f2      	b.n	10008d4c <__aeabi_dadd+0x408>
10008b66:	1940      	adds	r0, r0, r5
10008b68:	42a8      	cmp	r0, r5
10008b6a:	419b      	sbcs	r3, r3
10008b6c:	19ca      	adds	r2, r1, r7
10008b6e:	425b      	negs	r3, r3
10008b70:	18d7      	adds	r7, r2, r3
10008b72:	1c05      	adds	r5, r0, #0
10008b74:	e7c9      	b.n	10008b0a <__aeabi_dadd+0x1c6>
10008b76:	1c13      	adds	r3, r2, #0
10008b78:	4333      	orrs	r3, r6
10008b7a:	d100      	bne.n	10008b7e <__aeabi_dadd+0x23a>
10008b7c:	e118      	b.n	10008db0 <__aeabi_dadd+0x46c>
10008b7e:	1c17      	adds	r7, r2, #0
10008b80:	1c35      	adds	r5, r6, #0
10008b82:	4646      	mov	r6, r8
10008b84:	076b      	lsls	r3, r5, #29
10008b86:	d000      	beq.n	10008b8a <__aeabi_dadd+0x246>
10008b88:	e707      	b.n	1000899a <__aeabi_dadd+0x56>
10008b8a:	e795      	b.n	10008ab8 <__aeabi_dadd+0x174>
10008b8c:	2800      	cmp	r0, #0
10008b8e:	d17a      	bne.n	10008c86 <__aeabi_dadd+0x342>
10008b90:	1c62      	adds	r2, r4, #1
10008b92:	0552      	lsls	r2, r2, #21
10008b94:	0d52      	lsrs	r2, r2, #21
10008b96:	2a01      	cmp	r2, #1
10008b98:	dc00      	bgt.n	10008b9c <__aeabi_dadd+0x258>
10008b9a:	e0fb      	b.n	10008d94 <__aeabi_dadd+0x450>
10008b9c:	4662      	mov	r2, ip
10008b9e:	1aaa      	subs	r2, r5, r2
10008ba0:	4295      	cmp	r5, r2
10008ba2:	41b6      	sbcs	r6, r6
10008ba4:	4691      	mov	r9, r2
10008ba6:	1a78      	subs	r0, r7, r1
10008ba8:	4272      	negs	r2, r6
10008baa:	1a86      	subs	r6, r0, r2
10008bac:	0232      	lsls	r2, r6, #8
10008bae:	d400      	bmi.n	10008bb2 <__aeabi_dadd+0x26e>
10008bb0:	e093      	b.n	10008cda <__aeabi_dadd+0x396>
10008bb2:	4662      	mov	r2, ip
10008bb4:	1b55      	subs	r5, r2, r5
10008bb6:	45ac      	cmp	ip, r5
10008bb8:	4180      	sbcs	r0, r0
10008bba:	1bcf      	subs	r7, r1, r7
10008bbc:	4240      	negs	r0, r0
10008bbe:	1a3e      	subs	r6, r7, r0
10008bc0:	4698      	mov	r8, r3
10008bc2:	e748      	b.n	10008a56 <__aeabi_dadd+0x112>
10008bc4:	2200      	movs	r2, #0
10008bc6:	2500      	movs	r5, #0
10008bc8:	e708      	b.n	100089dc <__aeabi_dadd+0x98>
10008bca:	1c28      	adds	r0, r5, #0
10008bcc:	f7fe ff7e 	bl	10007acc <__clzsi2>
10008bd0:	3020      	adds	r0, #32
10008bd2:	1c03      	adds	r3, r0, #0
10008bd4:	3b08      	subs	r3, #8
10008bd6:	2b1f      	cmp	r3, #31
10008bd8:	dc00      	bgt.n	10008bdc <__aeabi_dadd+0x298>
10008bda:	e747      	b.n	10008a6c <__aeabi_dadd+0x128>
10008bdc:	3828      	subs	r0, #40	; 0x28
10008bde:	4085      	lsls	r5, r0
10008be0:	1c2e      	adds	r6, r5, #0
10008be2:	2500      	movs	r5, #0
10008be4:	429c      	cmp	r4, r3
10008be6:	dc00      	bgt.n	10008bea <__aeabi_dadd+0x2a6>
10008be8:	e74c      	b.n	10008a84 <__aeabi_dadd+0x140>
10008bea:	4a42      	ldr	r2, [pc, #264]	; (10008cf4 <__aeabi_dadd+0x3b0>)
10008bec:	1ae4      	subs	r4, r4, r3
10008bee:	4016      	ands	r6, r2
10008bf0:	1c37      	adds	r7, r6, #0
10008bf2:	e6cf      	b.n	10008994 <__aeabi_dadd+0x50>
10008bf4:	4663      	mov	r3, ip
10008bf6:	4319      	orrs	r1, r3
10008bf8:	1e4b      	subs	r3, r1, #1
10008bfa:	4199      	sbcs	r1, r3
10008bfc:	2200      	movs	r2, #0
10008bfe:	b2cb      	uxtb	r3, r1
10008c00:	e71d      	b.n	10008a3e <__aeabi_dadd+0xfa>
10008c02:	2b00      	cmp	r3, #0
10008c04:	d000      	beq.n	10008c08 <__aeabi_dadd+0x2c4>
10008c06:	e0f2      	b.n	10008dee <__aeabi_dadd+0x4aa>
10008c08:	1c60      	adds	r0, r4, #1
10008c0a:	0543      	lsls	r3, r0, #21
10008c0c:	0d5b      	lsrs	r3, r3, #21
10008c0e:	2b01      	cmp	r3, #1
10008c10:	dc00      	bgt.n	10008c14 <__aeabi_dadd+0x2d0>
10008c12:	e0a4      	b.n	10008d5e <__aeabi_dadd+0x41a>
10008c14:	4b36      	ldr	r3, [pc, #216]	; (10008cf0 <__aeabi_dadd+0x3ac>)
10008c16:	4298      	cmp	r0, r3
10008c18:	d100      	bne.n	10008c1c <__aeabi_dadd+0x2d8>
10008c1a:	e121      	b.n	10008e60 <__aeabi_dadd+0x51c>
10008c1c:	4663      	mov	r3, ip
10008c1e:	195c      	adds	r4, r3, r5
10008c20:	42ac      	cmp	r4, r5
10008c22:	419b      	sbcs	r3, r3
10008c24:	19cf      	adds	r7, r1, r7
10008c26:	425b      	negs	r3, r3
10008c28:	18fa      	adds	r2, r7, r3
10008c2a:	0864      	lsrs	r4, r4, #1
10008c2c:	07d5      	lsls	r5, r2, #31
10008c2e:	4325      	orrs	r5, r4
10008c30:	0857      	lsrs	r7, r2, #1
10008c32:	1c04      	adds	r4, r0, #0
10008c34:	e6ae      	b.n	10008994 <__aeabi_dadd+0x50>
10008c36:	4b2e      	ldr	r3, [pc, #184]	; (10008cf0 <__aeabi_dadd+0x3ac>)
10008c38:	429c      	cmp	r4, r3
10008c3a:	d000      	beq.n	10008c3e <__aeabi_dadd+0x2fa>
10008c3c:	e6ea      	b.n	10008a14 <__aeabi_dadd+0xd0>
10008c3e:	e6a9      	b.n	10008994 <__aeabi_dadd+0x50>
10008c40:	1c21      	adds	r1, r4, #0
10008c42:	1c33      	adds	r3, r6, #0
10008c44:	391f      	subs	r1, #31
10008c46:	40cb      	lsrs	r3, r1
10008c48:	1c19      	adds	r1, r3, #0
10008c4a:	2a20      	cmp	r2, #32
10008c4c:	d100      	bne.n	10008c50 <__aeabi_dadd+0x30c>
10008c4e:	e082      	b.n	10008d56 <__aeabi_dadd+0x412>
10008c50:	233f      	movs	r3, #63	; 0x3f
10008c52:	1b1c      	subs	r4, r3, r4
10008c54:	40a6      	lsls	r6, r4
10008c56:	4335      	orrs	r5, r6
10008c58:	1e6e      	subs	r6, r5, #1
10008c5a:	41b5      	sbcs	r5, r6
10008c5c:	2700      	movs	r7, #0
10008c5e:	430d      	orrs	r5, r1
10008c60:	2400      	movs	r4, #0
10008c62:	e78e      	b.n	10008b82 <__aeabi_dadd+0x23e>
10008c64:	1c03      	adds	r3, r0, #0
10008c66:	1c0e      	adds	r6, r1, #0
10008c68:	3b20      	subs	r3, #32
10008c6a:	40de      	lsrs	r6, r3
10008c6c:	2820      	cmp	r0, #32
10008c6e:	d074      	beq.n	10008d5a <__aeabi_dadd+0x416>
10008c70:	2340      	movs	r3, #64	; 0x40
10008c72:	1a1b      	subs	r3, r3, r0
10008c74:	4099      	lsls	r1, r3
10008c76:	1c0b      	adds	r3, r1, #0
10008c78:	4662      	mov	r2, ip
10008c7a:	4313      	orrs	r3, r2
10008c7c:	1e59      	subs	r1, r3, #1
10008c7e:	418b      	sbcs	r3, r1
10008c80:	2200      	movs	r2, #0
10008c82:	4333      	orrs	r3, r6
10008c84:	e6db      	b.n	10008a3e <__aeabi_dadd+0xfa>
10008c86:	2c00      	cmp	r4, #0
10008c88:	d050      	beq.n	10008d2c <__aeabi_dadd+0x3e8>
10008c8a:	4c19      	ldr	r4, [pc, #100]	; (10008cf0 <__aeabi_dadd+0x3ac>)
10008c8c:	42a2      	cmp	r2, r4
10008c8e:	d100      	bne.n	10008c92 <__aeabi_dadd+0x34e>
10008c90:	e0a8      	b.n	10008de4 <__aeabi_dadd+0x4a0>
10008c92:	2480      	movs	r4, #128	; 0x80
10008c94:	0424      	lsls	r4, r4, #16
10008c96:	4240      	negs	r0, r0
10008c98:	4327      	orrs	r7, r4
10008c9a:	2838      	cmp	r0, #56	; 0x38
10008c9c:	dd00      	ble.n	10008ca0 <__aeabi_dadd+0x35c>
10008c9e:	e0d9      	b.n	10008e54 <__aeabi_dadd+0x510>
10008ca0:	281f      	cmp	r0, #31
10008ca2:	dd00      	ble.n	10008ca6 <__aeabi_dadd+0x362>
10008ca4:	e139      	b.n	10008f1a <__aeabi_dadd+0x5d6>
10008ca6:	2420      	movs	r4, #32
10008ca8:	1c3e      	adds	r6, r7, #0
10008caa:	1a24      	subs	r4, r4, r0
10008cac:	40a6      	lsls	r6, r4
10008cae:	46b0      	mov	r8, r6
10008cb0:	1c2e      	adds	r6, r5, #0
10008cb2:	46a1      	mov	r9, r4
10008cb4:	40c6      	lsrs	r6, r0
10008cb6:	4644      	mov	r4, r8
10008cb8:	4326      	orrs	r6, r4
10008cba:	464c      	mov	r4, r9
10008cbc:	40a5      	lsls	r5, r4
10008cbe:	1e6c      	subs	r4, r5, #1
10008cc0:	41a5      	sbcs	r5, r4
10008cc2:	40c7      	lsrs	r7, r0
10008cc4:	4335      	orrs	r5, r6
10008cc6:	4660      	mov	r0, ip
10008cc8:	1b45      	subs	r5, r0, r5
10008cca:	1bcf      	subs	r7, r1, r7
10008ccc:	45ac      	cmp	ip, r5
10008cce:	4189      	sbcs	r1, r1
10008cd0:	4249      	negs	r1, r1
10008cd2:	1a7f      	subs	r7, r7, r1
10008cd4:	1c14      	adds	r4, r2, #0
10008cd6:	4698      	mov	r8, r3
10008cd8:	e6b8      	b.n	10008a4c <__aeabi_dadd+0x108>
10008cda:	464b      	mov	r3, r9
10008cdc:	464d      	mov	r5, r9
10008cde:	4333      	orrs	r3, r6
10008ce0:	d000      	beq.n	10008ce4 <__aeabi_dadd+0x3a0>
10008ce2:	e6b8      	b.n	10008a56 <__aeabi_dadd+0x112>
10008ce4:	2600      	movs	r6, #0
10008ce6:	2700      	movs	r7, #0
10008ce8:	2400      	movs	r4, #0
10008cea:	2500      	movs	r5, #0
10008cec:	e6e4      	b.n	10008ab8 <__aeabi_dadd+0x174>
10008cee:	46c0      	nop			; (mov r8, r8)
10008cf0:	000007ff 	.word	0x000007ff
10008cf4:	ff7fffff 	.word	0xff7fffff
10008cf8:	800fffff 	.word	0x800fffff
10008cfc:	2b1f      	cmp	r3, #31
10008cfe:	dc5b      	bgt.n	10008db8 <__aeabi_dadd+0x474>
10008d00:	2220      	movs	r2, #32
10008d02:	1c08      	adds	r0, r1, #0
10008d04:	1ad2      	subs	r2, r2, r3
10008d06:	4090      	lsls	r0, r2
10008d08:	4681      	mov	r9, r0
10008d0a:	4660      	mov	r0, ip
10008d0c:	4692      	mov	sl, r2
10008d0e:	40d8      	lsrs	r0, r3
10008d10:	464a      	mov	r2, r9
10008d12:	4310      	orrs	r0, r2
10008d14:	4681      	mov	r9, r0
10008d16:	4652      	mov	r2, sl
10008d18:	4660      	mov	r0, ip
10008d1a:	4090      	lsls	r0, r2
10008d1c:	1c02      	adds	r2, r0, #0
10008d1e:	1e50      	subs	r0, r2, #1
10008d20:	4182      	sbcs	r2, r0
10008d22:	4648      	mov	r0, r9
10008d24:	4310      	orrs	r0, r2
10008d26:	1c0a      	adds	r2, r1, #0
10008d28:	40da      	lsrs	r2, r3
10008d2a:	e6e7      	b.n	10008afc <__aeabi_dadd+0x1b8>
10008d2c:	1c3c      	adds	r4, r7, #0
10008d2e:	432c      	orrs	r4, r5
10008d30:	d058      	beq.n	10008de4 <__aeabi_dadd+0x4a0>
10008d32:	43c0      	mvns	r0, r0
10008d34:	2800      	cmp	r0, #0
10008d36:	d151      	bne.n	10008ddc <__aeabi_dadd+0x498>
10008d38:	4660      	mov	r0, ip
10008d3a:	1b45      	subs	r5, r0, r5
10008d3c:	45ac      	cmp	ip, r5
10008d3e:	4180      	sbcs	r0, r0
10008d40:	1bcf      	subs	r7, r1, r7
10008d42:	4240      	negs	r0, r0
10008d44:	1a3f      	subs	r7, r7, r0
10008d46:	1c14      	adds	r4, r2, #0
10008d48:	4698      	mov	r8, r3
10008d4a:	e67f      	b.n	10008a4c <__aeabi_dadd+0x108>
10008d4c:	4a8f      	ldr	r2, [pc, #572]	; (10008f8c <__aeabi_dadd+0x648>)
10008d4e:	4294      	cmp	r4, r2
10008d50:	d000      	beq.n	10008d54 <__aeabi_dadd+0x410>
10008d52:	e6ca      	b.n	10008aea <__aeabi_dadd+0x1a6>
10008d54:	e61e      	b.n	10008994 <__aeabi_dadd+0x50>
10008d56:	2600      	movs	r6, #0
10008d58:	e77d      	b.n	10008c56 <__aeabi_dadd+0x312>
10008d5a:	2300      	movs	r3, #0
10008d5c:	e78c      	b.n	10008c78 <__aeabi_dadd+0x334>
10008d5e:	1c3b      	adds	r3, r7, #0
10008d60:	432b      	orrs	r3, r5
10008d62:	2c00      	cmp	r4, #0
10008d64:	d000      	beq.n	10008d68 <__aeabi_dadd+0x424>
10008d66:	e0bd      	b.n	10008ee4 <__aeabi_dadd+0x5a0>
10008d68:	2b00      	cmp	r3, #0
10008d6a:	d100      	bne.n	10008d6e <__aeabi_dadd+0x42a>
10008d6c:	e0f5      	b.n	10008f5a <__aeabi_dadd+0x616>
10008d6e:	4663      	mov	r3, ip
10008d70:	430b      	orrs	r3, r1
10008d72:	d100      	bne.n	10008d76 <__aeabi_dadd+0x432>
10008d74:	e60e      	b.n	10008994 <__aeabi_dadd+0x50>
10008d76:	4663      	mov	r3, ip
10008d78:	195b      	adds	r3, r3, r5
10008d7a:	42ab      	cmp	r3, r5
10008d7c:	4180      	sbcs	r0, r0
10008d7e:	19ca      	adds	r2, r1, r7
10008d80:	4240      	negs	r0, r0
10008d82:	1817      	adds	r7, r2, r0
10008d84:	023a      	lsls	r2, r7, #8
10008d86:	d400      	bmi.n	10008d8a <__aeabi_dadd+0x446>
10008d88:	e0fc      	b.n	10008f84 <__aeabi_dadd+0x640>
10008d8a:	4a81      	ldr	r2, [pc, #516]	; (10008f90 <__aeabi_dadd+0x64c>)
10008d8c:	1c1d      	adds	r5, r3, #0
10008d8e:	4017      	ands	r7, r2
10008d90:	3401      	adds	r4, #1
10008d92:	e5ff      	b.n	10008994 <__aeabi_dadd+0x50>
10008d94:	1c3a      	adds	r2, r7, #0
10008d96:	432a      	orrs	r2, r5
10008d98:	2c00      	cmp	r4, #0
10008d9a:	d151      	bne.n	10008e40 <__aeabi_dadd+0x4fc>
10008d9c:	2a00      	cmp	r2, #0
10008d9e:	d000      	beq.n	10008da2 <__aeabi_dadd+0x45e>
10008da0:	e085      	b.n	10008eae <__aeabi_dadd+0x56a>
10008da2:	4662      	mov	r2, ip
10008da4:	430a      	orrs	r2, r1
10008da6:	d003      	beq.n	10008db0 <__aeabi_dadd+0x46c>
10008da8:	1c0f      	adds	r7, r1, #0
10008daa:	4665      	mov	r5, ip
10008dac:	4698      	mov	r8, r3
10008dae:	e5f1      	b.n	10008994 <__aeabi_dadd+0x50>
10008db0:	2600      	movs	r6, #0
10008db2:	2700      	movs	r7, #0
10008db4:	2500      	movs	r5, #0
10008db6:	e67f      	b.n	10008ab8 <__aeabi_dadd+0x174>
10008db8:	1c18      	adds	r0, r3, #0
10008dba:	1c0a      	adds	r2, r1, #0
10008dbc:	3820      	subs	r0, #32
10008dbe:	40c2      	lsrs	r2, r0
10008dc0:	2b20      	cmp	r3, #32
10008dc2:	d100      	bne.n	10008dc6 <__aeabi_dadd+0x482>
10008dc4:	e0a7      	b.n	10008f16 <__aeabi_dadd+0x5d2>
10008dc6:	2040      	movs	r0, #64	; 0x40
10008dc8:	1ac0      	subs	r0, r0, r3
10008dca:	4081      	lsls	r1, r0
10008dcc:	1c08      	adds	r0, r1, #0
10008dce:	4663      	mov	r3, ip
10008dd0:	4318      	orrs	r0, r3
10008dd2:	1e41      	subs	r1, r0, #1
10008dd4:	4188      	sbcs	r0, r1
10008dd6:	4310      	orrs	r0, r2
10008dd8:	2200      	movs	r2, #0
10008dda:	e68f      	b.n	10008afc <__aeabi_dadd+0x1b8>
10008ddc:	4c6b      	ldr	r4, [pc, #428]	; (10008f8c <__aeabi_dadd+0x648>)
10008dde:	42a2      	cmp	r2, r4
10008de0:	d000      	beq.n	10008de4 <__aeabi_dadd+0x4a0>
10008de2:	e75a      	b.n	10008c9a <__aeabi_dadd+0x356>
10008de4:	1c0f      	adds	r7, r1, #0
10008de6:	4665      	mov	r5, ip
10008de8:	1c14      	adds	r4, r2, #0
10008dea:	4698      	mov	r8, r3
10008dec:	e5d2      	b.n	10008994 <__aeabi_dadd+0x50>
10008dee:	2c00      	cmp	r4, #0
10008df0:	d13a      	bne.n	10008e68 <__aeabi_dadd+0x524>
10008df2:	1c38      	adds	r0, r7, #0
10008df4:	4328      	orrs	r0, r5
10008df6:	d071      	beq.n	10008edc <__aeabi_dadd+0x598>
10008df8:	43db      	mvns	r3, r3
10008dfa:	2b00      	cmp	r3, #0
10008dfc:	d018      	beq.n	10008e30 <__aeabi_dadd+0x4ec>
10008dfe:	4863      	ldr	r0, [pc, #396]	; (10008f8c <__aeabi_dadd+0x648>)
10008e00:	4282      	cmp	r2, r0
10008e02:	d06b      	beq.n	10008edc <__aeabi_dadd+0x598>
10008e04:	2b38      	cmp	r3, #56	; 0x38
10008e06:	dd00      	ble.n	10008e0a <__aeabi_dadd+0x4c6>
10008e08:	e09d      	b.n	10008f46 <__aeabi_dadd+0x602>
10008e0a:	2b1f      	cmp	r3, #31
10008e0c:	dd00      	ble.n	10008e10 <__aeabi_dadd+0x4cc>
10008e0e:	e0a7      	b.n	10008f60 <__aeabi_dadd+0x61c>
10008e10:	2020      	movs	r0, #32
10008e12:	1c3c      	adds	r4, r7, #0
10008e14:	1ac0      	subs	r0, r0, r3
10008e16:	4084      	lsls	r4, r0
10008e18:	46a1      	mov	r9, r4
10008e1a:	1c2c      	adds	r4, r5, #0
10008e1c:	4682      	mov	sl, r0
10008e1e:	40dc      	lsrs	r4, r3
10008e20:	4648      	mov	r0, r9
10008e22:	4304      	orrs	r4, r0
10008e24:	4650      	mov	r0, sl
10008e26:	4085      	lsls	r5, r0
10008e28:	1e68      	subs	r0, r5, #1
10008e2a:	4185      	sbcs	r5, r0
10008e2c:	40df      	lsrs	r7, r3
10008e2e:	4325      	orrs	r5, r4
10008e30:	4465      	add	r5, ip
10008e32:	4565      	cmp	r5, ip
10008e34:	419b      	sbcs	r3, r3
10008e36:	187f      	adds	r7, r7, r1
10008e38:	425b      	negs	r3, r3
10008e3a:	18ff      	adds	r7, r7, r3
10008e3c:	1c14      	adds	r4, r2, #0
10008e3e:	e664      	b.n	10008b0a <__aeabi_dadd+0x1c6>
10008e40:	2a00      	cmp	r2, #0
10008e42:	d119      	bne.n	10008e78 <__aeabi_dadd+0x534>
10008e44:	4662      	mov	r2, ip
10008e46:	430a      	orrs	r2, r1
10008e48:	d077      	beq.n	10008f3a <__aeabi_dadd+0x5f6>
10008e4a:	1c0f      	adds	r7, r1, #0
10008e4c:	4665      	mov	r5, ip
10008e4e:	4698      	mov	r8, r3
10008e50:	4c4e      	ldr	r4, [pc, #312]	; (10008f8c <__aeabi_dadd+0x648>)
10008e52:	e59f      	b.n	10008994 <__aeabi_dadd+0x50>
10008e54:	433d      	orrs	r5, r7
10008e56:	1e6f      	subs	r7, r5, #1
10008e58:	41bd      	sbcs	r5, r7
10008e5a:	2700      	movs	r7, #0
10008e5c:	b2ed      	uxtb	r5, r5
10008e5e:	e732      	b.n	10008cc6 <__aeabi_dadd+0x382>
10008e60:	1c04      	adds	r4, r0, #0
10008e62:	2700      	movs	r7, #0
10008e64:	2500      	movs	r5, #0
10008e66:	e627      	b.n	10008ab8 <__aeabi_dadd+0x174>
10008e68:	4848      	ldr	r0, [pc, #288]	; (10008f8c <__aeabi_dadd+0x648>)
10008e6a:	4282      	cmp	r2, r0
10008e6c:	d036      	beq.n	10008edc <__aeabi_dadd+0x598>
10008e6e:	2080      	movs	r0, #128	; 0x80
10008e70:	0400      	lsls	r0, r0, #16
10008e72:	425b      	negs	r3, r3
10008e74:	4307      	orrs	r7, r0
10008e76:	e7c5      	b.n	10008e04 <__aeabi_dadd+0x4c0>
10008e78:	4662      	mov	r2, ip
10008e7a:	430a      	orrs	r2, r1
10008e7c:	d049      	beq.n	10008f12 <__aeabi_dadd+0x5ce>
10008e7e:	2480      	movs	r4, #128	; 0x80
10008e80:	08ed      	lsrs	r5, r5, #3
10008e82:	0778      	lsls	r0, r7, #29
10008e84:	08fa      	lsrs	r2, r7, #3
10008e86:	0324      	lsls	r4, r4, #12
10008e88:	4328      	orrs	r0, r5
10008e8a:	4222      	tst	r2, r4
10008e8c:	d009      	beq.n	10008ea2 <__aeabi_dadd+0x55e>
10008e8e:	08ce      	lsrs	r6, r1, #3
10008e90:	4226      	tst	r6, r4
10008e92:	d106      	bne.n	10008ea2 <__aeabi_dadd+0x55e>
10008e94:	4662      	mov	r2, ip
10008e96:	074f      	lsls	r7, r1, #29
10008e98:	1c38      	adds	r0, r7, #0
10008e9a:	08d2      	lsrs	r2, r2, #3
10008e9c:	4310      	orrs	r0, r2
10008e9e:	4698      	mov	r8, r3
10008ea0:	1c32      	adds	r2, r6, #0
10008ea2:	00d2      	lsls	r2, r2, #3
10008ea4:	0f47      	lsrs	r7, r0, #29
10008ea6:	4317      	orrs	r7, r2
10008ea8:	00c5      	lsls	r5, r0, #3
10008eaa:	4c38      	ldr	r4, [pc, #224]	; (10008f8c <__aeabi_dadd+0x648>)
10008eac:	e572      	b.n	10008994 <__aeabi_dadd+0x50>
10008eae:	4662      	mov	r2, ip
10008eb0:	430a      	orrs	r2, r1
10008eb2:	d100      	bne.n	10008eb6 <__aeabi_dadd+0x572>
10008eb4:	e56e      	b.n	10008994 <__aeabi_dadd+0x50>
10008eb6:	4662      	mov	r2, ip
10008eb8:	1aae      	subs	r6, r5, r2
10008eba:	42b5      	cmp	r5, r6
10008ebc:	4192      	sbcs	r2, r2
10008ebe:	1a78      	subs	r0, r7, r1
10008ec0:	4252      	negs	r2, r2
10008ec2:	1a82      	subs	r2, r0, r2
10008ec4:	0210      	lsls	r0, r2, #8
10008ec6:	d400      	bmi.n	10008eca <__aeabi_dadd+0x586>
10008ec8:	e655      	b.n	10008b76 <__aeabi_dadd+0x232>
10008eca:	4662      	mov	r2, ip
10008ecc:	1b55      	subs	r5, r2, r5
10008ece:	45ac      	cmp	ip, r5
10008ed0:	4180      	sbcs	r0, r0
10008ed2:	1bca      	subs	r2, r1, r7
10008ed4:	4240      	negs	r0, r0
10008ed6:	1a17      	subs	r7, r2, r0
10008ed8:	4698      	mov	r8, r3
10008eda:	e55b      	b.n	10008994 <__aeabi_dadd+0x50>
10008edc:	1c0f      	adds	r7, r1, #0
10008ede:	4665      	mov	r5, ip
10008ee0:	1c14      	adds	r4, r2, #0
10008ee2:	e557      	b.n	10008994 <__aeabi_dadd+0x50>
10008ee4:	2b00      	cmp	r3, #0
10008ee6:	d034      	beq.n	10008f52 <__aeabi_dadd+0x60e>
10008ee8:	4663      	mov	r3, ip
10008eea:	430b      	orrs	r3, r1
10008eec:	d011      	beq.n	10008f12 <__aeabi_dadd+0x5ce>
10008eee:	2480      	movs	r4, #128	; 0x80
10008ef0:	08ed      	lsrs	r5, r5, #3
10008ef2:	0778      	lsls	r0, r7, #29
10008ef4:	08fa      	lsrs	r2, r7, #3
10008ef6:	0324      	lsls	r4, r4, #12
10008ef8:	4328      	orrs	r0, r5
10008efa:	4222      	tst	r2, r4
10008efc:	d0d1      	beq.n	10008ea2 <__aeabi_dadd+0x55e>
10008efe:	08cb      	lsrs	r3, r1, #3
10008f00:	4223      	tst	r3, r4
10008f02:	d1ce      	bne.n	10008ea2 <__aeabi_dadd+0x55e>
10008f04:	4662      	mov	r2, ip
10008f06:	074f      	lsls	r7, r1, #29
10008f08:	1c38      	adds	r0, r7, #0
10008f0a:	08d2      	lsrs	r2, r2, #3
10008f0c:	4310      	orrs	r0, r2
10008f0e:	1c1a      	adds	r2, r3, #0
10008f10:	e7c7      	b.n	10008ea2 <__aeabi_dadd+0x55e>
10008f12:	4c1e      	ldr	r4, [pc, #120]	; (10008f8c <__aeabi_dadd+0x648>)
10008f14:	e53e      	b.n	10008994 <__aeabi_dadd+0x50>
10008f16:	2000      	movs	r0, #0
10008f18:	e759      	b.n	10008dce <__aeabi_dadd+0x48a>
10008f1a:	1c04      	adds	r4, r0, #0
10008f1c:	1c3e      	adds	r6, r7, #0
10008f1e:	3c20      	subs	r4, #32
10008f20:	40e6      	lsrs	r6, r4
10008f22:	1c34      	adds	r4, r6, #0
10008f24:	2820      	cmp	r0, #32
10008f26:	d02b      	beq.n	10008f80 <__aeabi_dadd+0x63c>
10008f28:	2640      	movs	r6, #64	; 0x40
10008f2a:	1a30      	subs	r0, r6, r0
10008f2c:	4087      	lsls	r7, r0
10008f2e:	433d      	orrs	r5, r7
10008f30:	1e6f      	subs	r7, r5, #1
10008f32:	41bd      	sbcs	r5, r7
10008f34:	2700      	movs	r7, #0
10008f36:	4325      	orrs	r5, r4
10008f38:	e6c5      	b.n	10008cc6 <__aeabi_dadd+0x382>
10008f3a:	2780      	movs	r7, #128	; 0x80
10008f3c:	2600      	movs	r6, #0
10008f3e:	03ff      	lsls	r7, r7, #15
10008f40:	4c12      	ldr	r4, [pc, #72]	; (10008f8c <__aeabi_dadd+0x648>)
10008f42:	2500      	movs	r5, #0
10008f44:	e5b8      	b.n	10008ab8 <__aeabi_dadd+0x174>
10008f46:	433d      	orrs	r5, r7
10008f48:	1e6f      	subs	r7, r5, #1
10008f4a:	41bd      	sbcs	r5, r7
10008f4c:	2700      	movs	r7, #0
10008f4e:	b2ed      	uxtb	r5, r5
10008f50:	e76e      	b.n	10008e30 <__aeabi_dadd+0x4ec>
10008f52:	1c0f      	adds	r7, r1, #0
10008f54:	4665      	mov	r5, ip
10008f56:	4c0d      	ldr	r4, [pc, #52]	; (10008f8c <__aeabi_dadd+0x648>)
10008f58:	e51c      	b.n	10008994 <__aeabi_dadd+0x50>
10008f5a:	1c0f      	adds	r7, r1, #0
10008f5c:	4665      	mov	r5, ip
10008f5e:	e519      	b.n	10008994 <__aeabi_dadd+0x50>
10008f60:	1c1c      	adds	r4, r3, #0
10008f62:	1c38      	adds	r0, r7, #0
10008f64:	3c20      	subs	r4, #32
10008f66:	40e0      	lsrs	r0, r4
10008f68:	1c04      	adds	r4, r0, #0
10008f6a:	2b20      	cmp	r3, #32
10008f6c:	d00c      	beq.n	10008f88 <__aeabi_dadd+0x644>
10008f6e:	2040      	movs	r0, #64	; 0x40
10008f70:	1ac3      	subs	r3, r0, r3
10008f72:	409f      	lsls	r7, r3
10008f74:	433d      	orrs	r5, r7
10008f76:	1e6f      	subs	r7, r5, #1
10008f78:	41bd      	sbcs	r5, r7
10008f7a:	2700      	movs	r7, #0
10008f7c:	4325      	orrs	r5, r4
10008f7e:	e757      	b.n	10008e30 <__aeabi_dadd+0x4ec>
10008f80:	2700      	movs	r7, #0
10008f82:	e7d4      	b.n	10008f2e <__aeabi_dadd+0x5ea>
10008f84:	1c1d      	adds	r5, r3, #0
10008f86:	e5fc      	b.n	10008b82 <__aeabi_dadd+0x23e>
10008f88:	2700      	movs	r7, #0
10008f8a:	e7f3      	b.n	10008f74 <__aeabi_dadd+0x630>
10008f8c:	000007ff 	.word	0x000007ff
10008f90:	ff7fffff 	.word	0xff7fffff

10008f94 <__aeabi_ddiv>:
10008f94:	b5f0      	push	{r4, r5, r6, r7, lr}
10008f96:	465f      	mov	r7, fp
10008f98:	4656      	mov	r6, sl
10008f9a:	464d      	mov	r5, r9
10008f9c:	4644      	mov	r4, r8
10008f9e:	b4f0      	push	{r4, r5, r6, r7}
10008fa0:	030f      	lsls	r7, r1, #12
10008fa2:	b087      	sub	sp, #28
10008fa4:	4698      	mov	r8, r3
10008fa6:	004d      	lsls	r5, r1, #1
10008fa8:	0b3b      	lsrs	r3, r7, #12
10008faa:	0fcc      	lsrs	r4, r1, #31
10008fac:	1c06      	adds	r6, r0, #0
10008fae:	4692      	mov	sl, r2
10008fb0:	4681      	mov	r9, r0
10008fb2:	469b      	mov	fp, r3
10008fb4:	0d6d      	lsrs	r5, r5, #21
10008fb6:	9401      	str	r4, [sp, #4]
10008fb8:	d06b      	beq.n	10009092 <__aeabi_ddiv+0xfe>
10008fba:	4b66      	ldr	r3, [pc, #408]	; (10009154 <__aeabi_ddiv+0x1c0>)
10008fbc:	429d      	cmp	r5, r3
10008fbe:	d035      	beq.n	1000902c <__aeabi_ddiv+0x98>
10008fc0:	2780      	movs	r7, #128	; 0x80
10008fc2:	465b      	mov	r3, fp
10008fc4:	037f      	lsls	r7, r7, #13
10008fc6:	431f      	orrs	r7, r3
10008fc8:	00f3      	lsls	r3, r6, #3
10008fca:	4699      	mov	r9, r3
10008fcc:	4b62      	ldr	r3, [pc, #392]	; (10009158 <__aeabi_ddiv+0x1c4>)
10008fce:	00ff      	lsls	r7, r7, #3
10008fd0:	0f40      	lsrs	r0, r0, #29
10008fd2:	469c      	mov	ip, r3
10008fd4:	4307      	orrs	r7, r0
10008fd6:	2300      	movs	r3, #0
10008fd8:	46bb      	mov	fp, r7
10008fda:	2600      	movs	r6, #0
10008fdc:	4465      	add	r5, ip
10008fde:	9300      	str	r3, [sp, #0]
10008fe0:	4642      	mov	r2, r8
10008fe2:	0317      	lsls	r7, r2, #12
10008fe4:	0050      	lsls	r0, r2, #1
10008fe6:	0fd2      	lsrs	r2, r2, #31
10008fe8:	4653      	mov	r3, sl
10008fea:	0b3f      	lsrs	r7, r7, #12
10008fec:	0d40      	lsrs	r0, r0, #21
10008fee:	4690      	mov	r8, r2
10008ff0:	d100      	bne.n	10008ff4 <__aeabi_ddiv+0x60>
10008ff2:	e072      	b.n	100090da <__aeabi_ddiv+0x146>
10008ff4:	4a57      	ldr	r2, [pc, #348]	; (10009154 <__aeabi_ddiv+0x1c0>)
10008ff6:	4290      	cmp	r0, r2
10008ff8:	d067      	beq.n	100090ca <__aeabi_ddiv+0x136>
10008ffa:	2380      	movs	r3, #128	; 0x80
10008ffc:	035b      	lsls	r3, r3, #13
10008ffe:	431f      	orrs	r7, r3
10009000:	4653      	mov	r3, sl
10009002:	4a55      	ldr	r2, [pc, #340]	; (10009158 <__aeabi_ddiv+0x1c4>)
10009004:	0f5b      	lsrs	r3, r3, #29
10009006:	00ff      	lsls	r7, r7, #3
10009008:	431f      	orrs	r7, r3
1000900a:	4694      	mov	ip, r2
1000900c:	4653      	mov	r3, sl
1000900e:	2100      	movs	r1, #0
10009010:	00db      	lsls	r3, r3, #3
10009012:	4460      	add	r0, ip
10009014:	4642      	mov	r2, r8
10009016:	4062      	eors	r2, r4
10009018:	4692      	mov	sl, r2
1000901a:	1a2d      	subs	r5, r5, r0
1000901c:	430e      	orrs	r6, r1
1000901e:	2e0f      	cmp	r6, #15
10009020:	d900      	bls.n	10009024 <__aeabi_ddiv+0x90>
10009022:	e0a1      	b.n	10009168 <__aeabi_ddiv+0x1d4>
10009024:	484d      	ldr	r0, [pc, #308]	; (1000915c <__aeabi_ddiv+0x1c8>)
10009026:	00b6      	lsls	r6, r6, #2
10009028:	5980      	ldr	r0, [r0, r6]
1000902a:	4687      	mov	pc, r0
1000902c:	465b      	mov	r3, fp
1000902e:	431e      	orrs	r6, r3
10009030:	d000      	beq.n	10009034 <__aeabi_ddiv+0xa0>
10009032:	e076      	b.n	10009122 <__aeabi_ddiv+0x18e>
10009034:	2300      	movs	r3, #0
10009036:	469b      	mov	fp, r3
10009038:	4699      	mov	r9, r3
1000903a:	3302      	adds	r3, #2
1000903c:	2608      	movs	r6, #8
1000903e:	9300      	str	r3, [sp, #0]
10009040:	e7ce      	b.n	10008fe0 <__aeabi_ddiv+0x4c>
10009042:	4699      	mov	r9, r3
10009044:	4643      	mov	r3, r8
10009046:	46bb      	mov	fp, r7
10009048:	9301      	str	r3, [sp, #4]
1000904a:	9100      	str	r1, [sp, #0]
1000904c:	9b00      	ldr	r3, [sp, #0]
1000904e:	2b02      	cmp	r3, #2
10009050:	d16b      	bne.n	1000912a <__aeabi_ddiv+0x196>
10009052:	9b01      	ldr	r3, [sp, #4]
10009054:	469a      	mov	sl, r3
10009056:	2100      	movs	r1, #0
10009058:	4653      	mov	r3, sl
1000905a:	2201      	movs	r2, #1
1000905c:	2700      	movs	r7, #0
1000905e:	4689      	mov	r9, r1
10009060:	401a      	ands	r2, r3
10009062:	4b3c      	ldr	r3, [pc, #240]	; (10009154 <__aeabi_ddiv+0x1c0>)
10009064:	2100      	movs	r1, #0
10009066:	033f      	lsls	r7, r7, #12
10009068:	0d0c      	lsrs	r4, r1, #20
1000906a:	0524      	lsls	r4, r4, #20
1000906c:	0b3f      	lsrs	r7, r7, #12
1000906e:	4327      	orrs	r7, r4
10009070:	4c3b      	ldr	r4, [pc, #236]	; (10009160 <__aeabi_ddiv+0x1cc>)
10009072:	051b      	lsls	r3, r3, #20
10009074:	4027      	ands	r7, r4
10009076:	431f      	orrs	r7, r3
10009078:	007f      	lsls	r7, r7, #1
1000907a:	07d2      	lsls	r2, r2, #31
1000907c:	087f      	lsrs	r7, r7, #1
1000907e:	4317      	orrs	r7, r2
10009080:	4648      	mov	r0, r9
10009082:	1c39      	adds	r1, r7, #0
10009084:	b007      	add	sp, #28
10009086:	bc3c      	pop	{r2, r3, r4, r5}
10009088:	4690      	mov	r8, r2
1000908a:	4699      	mov	r9, r3
1000908c:	46a2      	mov	sl, r4
1000908e:	46ab      	mov	fp, r5
10009090:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009092:	4303      	orrs	r3, r0
10009094:	d03e      	beq.n	10009114 <__aeabi_ddiv+0x180>
10009096:	465b      	mov	r3, fp
10009098:	2b00      	cmp	r3, #0
1000909a:	d100      	bne.n	1000909e <__aeabi_ddiv+0x10a>
1000909c:	e19c      	b.n	100093d8 <__aeabi_ddiv+0x444>
1000909e:	4658      	mov	r0, fp
100090a0:	f7fe fd14 	bl	10007acc <__clzsi2>
100090a4:	2328      	movs	r3, #40	; 0x28
100090a6:	1c31      	adds	r1, r6, #0
100090a8:	1a1b      	subs	r3, r3, r0
100090aa:	1c02      	adds	r2, r0, #0
100090ac:	465f      	mov	r7, fp
100090ae:	40d9      	lsrs	r1, r3
100090b0:	3a08      	subs	r2, #8
100090b2:	4097      	lsls	r7, r2
100090b4:	1c0b      	adds	r3, r1, #0
100090b6:	4096      	lsls	r6, r2
100090b8:	433b      	orrs	r3, r7
100090ba:	469b      	mov	fp, r3
100090bc:	46b1      	mov	r9, r6
100090be:	2300      	movs	r3, #0
100090c0:	4d28      	ldr	r5, [pc, #160]	; (10009164 <__aeabi_ddiv+0x1d0>)
100090c2:	2600      	movs	r6, #0
100090c4:	1a2d      	subs	r5, r5, r0
100090c6:	9300      	str	r3, [sp, #0]
100090c8:	e78a      	b.n	10008fe0 <__aeabi_ddiv+0x4c>
100090ca:	4652      	mov	r2, sl
100090cc:	2103      	movs	r1, #3
100090ce:	433a      	orrs	r2, r7
100090d0:	d1a0      	bne.n	10009014 <__aeabi_ddiv+0x80>
100090d2:	2700      	movs	r7, #0
100090d4:	2300      	movs	r3, #0
100090d6:	2102      	movs	r1, #2
100090d8:	e79c      	b.n	10009014 <__aeabi_ddiv+0x80>
100090da:	4652      	mov	r2, sl
100090dc:	433a      	orrs	r2, r7
100090de:	d015      	beq.n	1000910c <__aeabi_ddiv+0x178>
100090e0:	2f00      	cmp	r7, #0
100090e2:	d100      	bne.n	100090e6 <__aeabi_ddiv+0x152>
100090e4:	e185      	b.n	100093f2 <__aeabi_ddiv+0x45e>
100090e6:	1c38      	adds	r0, r7, #0
100090e8:	f7fe fcf0 	bl	10007acc <__clzsi2>
100090ec:	1c02      	adds	r2, r0, #0
100090ee:	2128      	movs	r1, #40	; 0x28
100090f0:	4650      	mov	r0, sl
100090f2:	1a89      	subs	r1, r1, r2
100090f4:	1c13      	adds	r3, r2, #0
100090f6:	40c8      	lsrs	r0, r1
100090f8:	4651      	mov	r1, sl
100090fa:	3b08      	subs	r3, #8
100090fc:	4099      	lsls	r1, r3
100090fe:	409f      	lsls	r7, r3
10009100:	1c0b      	adds	r3, r1, #0
10009102:	4307      	orrs	r7, r0
10009104:	4817      	ldr	r0, [pc, #92]	; (10009164 <__aeabi_ddiv+0x1d0>)
10009106:	2100      	movs	r1, #0
10009108:	1a80      	subs	r0, r0, r2
1000910a:	e783      	b.n	10009014 <__aeabi_ddiv+0x80>
1000910c:	2700      	movs	r7, #0
1000910e:	2300      	movs	r3, #0
10009110:	2101      	movs	r1, #1
10009112:	e77f      	b.n	10009014 <__aeabi_ddiv+0x80>
10009114:	2300      	movs	r3, #0
10009116:	469b      	mov	fp, r3
10009118:	4699      	mov	r9, r3
1000911a:	3301      	adds	r3, #1
1000911c:	2604      	movs	r6, #4
1000911e:	9300      	str	r3, [sp, #0]
10009120:	e75e      	b.n	10008fe0 <__aeabi_ddiv+0x4c>
10009122:	2303      	movs	r3, #3
10009124:	260c      	movs	r6, #12
10009126:	9300      	str	r3, [sp, #0]
10009128:	e75a      	b.n	10008fe0 <__aeabi_ddiv+0x4c>
1000912a:	2b03      	cmp	r3, #3
1000912c:	d100      	bne.n	10009130 <__aeabi_ddiv+0x19c>
1000912e:	e23c      	b.n	100095aa <__aeabi_ddiv+0x616>
10009130:	2b01      	cmp	r3, #1
10009132:	d000      	beq.n	10009136 <__aeabi_ddiv+0x1a2>
10009134:	e1bf      	b.n	100094b6 <__aeabi_ddiv+0x522>
10009136:	1c1a      	adds	r2, r3, #0
10009138:	9b01      	ldr	r3, [sp, #4]
1000913a:	401a      	ands	r2, r3
1000913c:	2100      	movs	r1, #0
1000913e:	2300      	movs	r3, #0
10009140:	2700      	movs	r7, #0
10009142:	4689      	mov	r9, r1
10009144:	e78e      	b.n	10009064 <__aeabi_ddiv+0xd0>
10009146:	2300      	movs	r3, #0
10009148:	2780      	movs	r7, #128	; 0x80
1000914a:	4699      	mov	r9, r3
1000914c:	2200      	movs	r2, #0
1000914e:	033f      	lsls	r7, r7, #12
10009150:	4b00      	ldr	r3, [pc, #0]	; (10009154 <__aeabi_ddiv+0x1c0>)
10009152:	e787      	b.n	10009064 <__aeabi_ddiv+0xd0>
10009154:	000007ff 	.word	0x000007ff
10009158:	fffffc01 	.word	0xfffffc01
1000915c:	1000b0d8 	.word	0x1000b0d8
10009160:	800fffff 	.word	0x800fffff
10009164:	fffffc0d 	.word	0xfffffc0d
10009168:	45bb      	cmp	fp, r7
1000916a:	d900      	bls.n	1000916e <__aeabi_ddiv+0x1da>
1000916c:	e151      	b.n	10009412 <__aeabi_ddiv+0x47e>
1000916e:	d100      	bne.n	10009172 <__aeabi_ddiv+0x1de>
10009170:	e14c      	b.n	1000940c <__aeabi_ddiv+0x478>
10009172:	464a      	mov	r2, r9
10009174:	9203      	str	r2, [sp, #12]
10009176:	2200      	movs	r2, #0
10009178:	465c      	mov	r4, fp
1000917a:	4690      	mov	r8, r2
1000917c:	3d01      	subs	r5, #1
1000917e:	0e18      	lsrs	r0, r3, #24
10009180:	023f      	lsls	r7, r7, #8
10009182:	4338      	orrs	r0, r7
10009184:	021b      	lsls	r3, r3, #8
10009186:	9301      	str	r3, [sp, #4]
10009188:	0c03      	lsrs	r3, r0, #16
1000918a:	4699      	mov	r9, r3
1000918c:	0403      	lsls	r3, r0, #16
1000918e:	0c1b      	lsrs	r3, r3, #16
10009190:	4649      	mov	r1, r9
10009192:	1c06      	adds	r6, r0, #0
10009194:	1c20      	adds	r0, r4, #0
10009196:	1c1f      	adds	r7, r3, #0
10009198:	9300      	str	r3, [sp, #0]
1000919a:	f7f9 fa3d 	bl	10002618 <__aeabi_uidiv>
1000919e:	1c02      	adds	r2, r0, #0
100091a0:	437a      	muls	r2, r7
100091a2:	9002      	str	r0, [sp, #8]
100091a4:	4649      	mov	r1, r9
100091a6:	1c20      	adds	r0, r4, #0
100091a8:	1c17      	adds	r7, r2, #0
100091aa:	f7f9 fa85 	bl	100026b8 <__aeabi_uidivmod>
100091ae:	9b03      	ldr	r3, [sp, #12]
100091b0:	0409      	lsls	r1, r1, #16
100091b2:	0c1b      	lsrs	r3, r3, #16
100091b4:	4319      	orrs	r1, r3
100091b6:	428f      	cmp	r7, r1
100091b8:	d90c      	bls.n	100091d4 <__aeabi_ddiv+0x240>
100091ba:	9b02      	ldr	r3, [sp, #8]
100091bc:	1989      	adds	r1, r1, r6
100091be:	3b01      	subs	r3, #1
100091c0:	428e      	cmp	r6, r1
100091c2:	d900      	bls.n	100091c6 <__aeabi_ddiv+0x232>
100091c4:	e152      	b.n	1000946c <__aeabi_ddiv+0x4d8>
100091c6:	428f      	cmp	r7, r1
100091c8:	d800      	bhi.n	100091cc <__aeabi_ddiv+0x238>
100091ca:	e14f      	b.n	1000946c <__aeabi_ddiv+0x4d8>
100091cc:	9b02      	ldr	r3, [sp, #8]
100091ce:	1989      	adds	r1, r1, r6
100091d0:	3b02      	subs	r3, #2
100091d2:	9302      	str	r3, [sp, #8]
100091d4:	1bcc      	subs	r4, r1, r7
100091d6:	1c20      	adds	r0, r4, #0
100091d8:	4649      	mov	r1, r9
100091da:	f7f9 fa1d 	bl	10002618 <__aeabi_uidiv>
100091de:	9f00      	ldr	r7, [sp, #0]
100091e0:	4683      	mov	fp, r0
100091e2:	4347      	muls	r7, r0
100091e4:	4649      	mov	r1, r9
100091e6:	1c20      	adds	r0, r4, #0
100091e8:	f7f9 fa66 	bl	100026b8 <__aeabi_uidivmod>
100091ec:	9a03      	ldr	r2, [sp, #12]
100091ee:	040b      	lsls	r3, r1, #16
100091f0:	0414      	lsls	r4, r2, #16
100091f2:	0c24      	lsrs	r4, r4, #16
100091f4:	4323      	orrs	r3, r4
100091f6:	429f      	cmp	r7, r3
100091f8:	d90d      	bls.n	10009216 <__aeabi_ddiv+0x282>
100091fa:	465a      	mov	r2, fp
100091fc:	199b      	adds	r3, r3, r6
100091fe:	3a01      	subs	r2, #1
10009200:	429e      	cmp	r6, r3
10009202:	d900      	bls.n	10009206 <__aeabi_ddiv+0x272>
10009204:	e130      	b.n	10009468 <__aeabi_ddiv+0x4d4>
10009206:	429f      	cmp	r7, r3
10009208:	d800      	bhi.n	1000920c <__aeabi_ddiv+0x278>
1000920a:	e12d      	b.n	10009468 <__aeabi_ddiv+0x4d4>
1000920c:	2202      	movs	r2, #2
1000920e:	4252      	negs	r2, r2
10009210:	4694      	mov	ip, r2
10009212:	199b      	adds	r3, r3, r6
10009214:	44e3      	add	fp, ip
10009216:	9a02      	ldr	r2, [sp, #8]
10009218:	1bdb      	subs	r3, r3, r7
1000921a:	0417      	lsls	r7, r2, #16
1000921c:	465a      	mov	r2, fp
1000921e:	433a      	orrs	r2, r7
10009220:	4693      	mov	fp, r2
10009222:	9c01      	ldr	r4, [sp, #4]
10009224:	0c17      	lsrs	r7, r2, #16
10009226:	0c22      	lsrs	r2, r4, #16
10009228:	1c10      	adds	r0, r2, #0
1000922a:	9204      	str	r2, [sp, #16]
1000922c:	465a      	mov	r2, fp
1000922e:	0411      	lsls	r1, r2, #16
10009230:	0422      	lsls	r2, r4, #16
10009232:	0c12      	lsrs	r2, r2, #16
10009234:	1c14      	adds	r4, r2, #0
10009236:	0c09      	lsrs	r1, r1, #16
10009238:	437c      	muls	r4, r7
1000923a:	9205      	str	r2, [sp, #20]
1000923c:	434a      	muls	r2, r1
1000923e:	4341      	muls	r1, r0
10009240:	4347      	muls	r7, r0
10009242:	1861      	adds	r1, r4, r1
10009244:	0c10      	lsrs	r0, r2, #16
10009246:	1809      	adds	r1, r1, r0
10009248:	428c      	cmp	r4, r1
1000924a:	d903      	bls.n	10009254 <__aeabi_ddiv+0x2c0>
1000924c:	2080      	movs	r0, #128	; 0x80
1000924e:	0240      	lsls	r0, r0, #9
10009250:	4684      	mov	ip, r0
10009252:	4467      	add	r7, ip
10009254:	0c0c      	lsrs	r4, r1, #16
10009256:	0412      	lsls	r2, r2, #16
10009258:	0408      	lsls	r0, r1, #16
1000925a:	0c12      	lsrs	r2, r2, #16
1000925c:	193c      	adds	r4, r7, r4
1000925e:	1881      	adds	r1, r0, r2
10009260:	42a3      	cmp	r3, r4
10009262:	d200      	bcs.n	10009266 <__aeabi_ddiv+0x2d2>
10009264:	e0e5      	b.n	10009432 <__aeabi_ddiv+0x49e>
10009266:	d100      	bne.n	1000926a <__aeabi_ddiv+0x2d6>
10009268:	e0df      	b.n	1000942a <__aeabi_ddiv+0x496>
1000926a:	1b1f      	subs	r7, r3, r4
1000926c:	4643      	mov	r3, r8
1000926e:	1a5c      	subs	r4, r3, r1
10009270:	45a0      	cmp	r8, r4
10009272:	4192      	sbcs	r2, r2
10009274:	4252      	negs	r2, r2
10009276:	1abf      	subs	r7, r7, r2
10009278:	42b7      	cmp	r7, r6
1000927a:	d100      	bne.n	1000927e <__aeabi_ddiv+0x2ea>
1000927c:	e10e      	b.n	1000949c <__aeabi_ddiv+0x508>
1000927e:	1c38      	adds	r0, r7, #0
10009280:	4649      	mov	r1, r9
10009282:	f7f9 f9c9 	bl	10002618 <__aeabi_uidiv>
10009286:	9b00      	ldr	r3, [sp, #0]
10009288:	9002      	str	r0, [sp, #8]
1000928a:	4343      	muls	r3, r0
1000928c:	4649      	mov	r1, r9
1000928e:	1c38      	adds	r0, r7, #0
10009290:	4698      	mov	r8, r3
10009292:	f7f9 fa11 	bl	100026b8 <__aeabi_uidivmod>
10009296:	0c23      	lsrs	r3, r4, #16
10009298:	040f      	lsls	r7, r1, #16
1000929a:	431f      	orrs	r7, r3
1000929c:	45b8      	cmp	r8, r7
1000929e:	d90c      	bls.n	100092ba <__aeabi_ddiv+0x326>
100092a0:	9b02      	ldr	r3, [sp, #8]
100092a2:	19bf      	adds	r7, r7, r6
100092a4:	3b01      	subs	r3, #1
100092a6:	42be      	cmp	r6, r7
100092a8:	d900      	bls.n	100092ac <__aeabi_ddiv+0x318>
100092aa:	e0fb      	b.n	100094a4 <__aeabi_ddiv+0x510>
100092ac:	45b8      	cmp	r8, r7
100092ae:	d800      	bhi.n	100092b2 <__aeabi_ddiv+0x31e>
100092b0:	e0f8      	b.n	100094a4 <__aeabi_ddiv+0x510>
100092b2:	9b02      	ldr	r3, [sp, #8]
100092b4:	19bf      	adds	r7, r7, r6
100092b6:	3b02      	subs	r3, #2
100092b8:	9302      	str	r3, [sp, #8]
100092ba:	4643      	mov	r3, r8
100092bc:	1aff      	subs	r7, r7, r3
100092be:	4649      	mov	r1, r9
100092c0:	1c38      	adds	r0, r7, #0
100092c2:	f7f9 f9a9 	bl	10002618 <__aeabi_uidiv>
100092c6:	9b00      	ldr	r3, [sp, #0]
100092c8:	9003      	str	r0, [sp, #12]
100092ca:	4343      	muls	r3, r0
100092cc:	4649      	mov	r1, r9
100092ce:	1c38      	adds	r0, r7, #0
100092d0:	4698      	mov	r8, r3
100092d2:	f7f9 f9f1 	bl	100026b8 <__aeabi_uidivmod>
100092d6:	0424      	lsls	r4, r4, #16
100092d8:	0409      	lsls	r1, r1, #16
100092da:	0c24      	lsrs	r4, r4, #16
100092dc:	4321      	orrs	r1, r4
100092de:	4588      	cmp	r8, r1
100092e0:	d90c      	bls.n	100092fc <__aeabi_ddiv+0x368>
100092e2:	9b03      	ldr	r3, [sp, #12]
100092e4:	1989      	adds	r1, r1, r6
100092e6:	3b01      	subs	r3, #1
100092e8:	428e      	cmp	r6, r1
100092ea:	d900      	bls.n	100092ee <__aeabi_ddiv+0x35a>
100092ec:	e0dc      	b.n	100094a8 <__aeabi_ddiv+0x514>
100092ee:	4588      	cmp	r8, r1
100092f0:	d800      	bhi.n	100092f4 <__aeabi_ddiv+0x360>
100092f2:	e0d9      	b.n	100094a8 <__aeabi_ddiv+0x514>
100092f4:	9b03      	ldr	r3, [sp, #12]
100092f6:	1989      	adds	r1, r1, r6
100092f8:	3b02      	subs	r3, #2
100092fa:	9303      	str	r3, [sp, #12]
100092fc:	4643      	mov	r3, r8
100092fe:	1ac9      	subs	r1, r1, r3
10009300:	9b02      	ldr	r3, [sp, #8]
10009302:	9a03      	ldr	r2, [sp, #12]
10009304:	041b      	lsls	r3, r3, #16
10009306:	9c05      	ldr	r4, [sp, #20]
10009308:	431a      	orrs	r2, r3
1000930a:	0c10      	lsrs	r0, r2, #16
1000930c:	0413      	lsls	r3, r2, #16
1000930e:	4691      	mov	r9, r2
10009310:	1c22      	adds	r2, r4, #0
10009312:	9f04      	ldr	r7, [sp, #16]
10009314:	0c1b      	lsrs	r3, r3, #16
10009316:	435a      	muls	r2, r3
10009318:	4344      	muls	r4, r0
1000931a:	437b      	muls	r3, r7
1000931c:	4378      	muls	r0, r7
1000931e:	18e3      	adds	r3, r4, r3
10009320:	0c17      	lsrs	r7, r2, #16
10009322:	19db      	adds	r3, r3, r7
10009324:	429c      	cmp	r4, r3
10009326:	d903      	bls.n	10009330 <__aeabi_ddiv+0x39c>
10009328:	2480      	movs	r4, #128	; 0x80
1000932a:	0264      	lsls	r4, r4, #9
1000932c:	46a4      	mov	ip, r4
1000932e:	4460      	add	r0, ip
10009330:	0c1c      	lsrs	r4, r3, #16
10009332:	0412      	lsls	r2, r2, #16
10009334:	041b      	lsls	r3, r3, #16
10009336:	0c12      	lsrs	r2, r2, #16
10009338:	1900      	adds	r0, r0, r4
1000933a:	189b      	adds	r3, r3, r2
1000933c:	4281      	cmp	r1, r0
1000933e:	d200      	bcs.n	10009342 <__aeabi_ddiv+0x3ae>
10009340:	e096      	b.n	10009470 <__aeabi_ddiv+0x4dc>
10009342:	d100      	bne.n	10009346 <__aeabi_ddiv+0x3b2>
10009344:	e0fc      	b.n	10009540 <__aeabi_ddiv+0x5ac>
10009346:	464a      	mov	r2, r9
10009348:	2301      	movs	r3, #1
1000934a:	431a      	orrs	r2, r3
1000934c:	4691      	mov	r9, r2
1000934e:	4b9b      	ldr	r3, [pc, #620]	; (100095bc <__aeabi_ddiv+0x628>)
10009350:	18eb      	adds	r3, r5, r3
10009352:	2b00      	cmp	r3, #0
10009354:	dc00      	bgt.n	10009358 <__aeabi_ddiv+0x3c4>
10009356:	e099      	b.n	1000948c <__aeabi_ddiv+0x4f8>
10009358:	464a      	mov	r2, r9
1000935a:	0752      	lsls	r2, r2, #29
1000935c:	d00a      	beq.n	10009374 <__aeabi_ddiv+0x3e0>
1000935e:	220f      	movs	r2, #15
10009360:	4649      	mov	r1, r9
10009362:	400a      	ands	r2, r1
10009364:	2a04      	cmp	r2, #4
10009366:	d005      	beq.n	10009374 <__aeabi_ddiv+0x3e0>
10009368:	3104      	adds	r1, #4
1000936a:	4549      	cmp	r1, r9
1000936c:	4192      	sbcs	r2, r2
1000936e:	4689      	mov	r9, r1
10009370:	4252      	negs	r2, r2
10009372:	4493      	add	fp, r2
10009374:	465a      	mov	r2, fp
10009376:	01d2      	lsls	r2, r2, #7
10009378:	d506      	bpl.n	10009388 <__aeabi_ddiv+0x3f4>
1000937a:	465a      	mov	r2, fp
1000937c:	4b90      	ldr	r3, [pc, #576]	; (100095c0 <__aeabi_ddiv+0x62c>)
1000937e:	401a      	ands	r2, r3
10009380:	2380      	movs	r3, #128	; 0x80
10009382:	4693      	mov	fp, r2
10009384:	00db      	lsls	r3, r3, #3
10009386:	18eb      	adds	r3, r5, r3
10009388:	4a8e      	ldr	r2, [pc, #568]	; (100095c4 <__aeabi_ddiv+0x630>)
1000938a:	4293      	cmp	r3, r2
1000938c:	dd00      	ble.n	10009390 <__aeabi_ddiv+0x3fc>
1000938e:	e662      	b.n	10009056 <__aeabi_ddiv+0xc2>
10009390:	464a      	mov	r2, r9
10009392:	4659      	mov	r1, fp
10009394:	08d2      	lsrs	r2, r2, #3
10009396:	0749      	lsls	r1, r1, #29
10009398:	4311      	orrs	r1, r2
1000939a:	465a      	mov	r2, fp
1000939c:	4689      	mov	r9, r1
1000939e:	0257      	lsls	r7, r2, #9
100093a0:	4651      	mov	r1, sl
100093a2:	2201      	movs	r2, #1
100093a4:	055b      	lsls	r3, r3, #21
100093a6:	0b3f      	lsrs	r7, r7, #12
100093a8:	0d5b      	lsrs	r3, r3, #21
100093aa:	400a      	ands	r2, r1
100093ac:	e65a      	b.n	10009064 <__aeabi_ddiv+0xd0>
100093ae:	2080      	movs	r0, #128	; 0x80
100093b0:	465a      	mov	r2, fp
100093b2:	0300      	lsls	r0, r0, #12
100093b4:	4202      	tst	r2, r0
100093b6:	d008      	beq.n	100093ca <__aeabi_ddiv+0x436>
100093b8:	4207      	tst	r7, r0
100093ba:	d106      	bne.n	100093ca <__aeabi_ddiv+0x436>
100093bc:	4307      	orrs	r7, r0
100093be:	033f      	lsls	r7, r7, #12
100093c0:	4699      	mov	r9, r3
100093c2:	0b3f      	lsrs	r7, r7, #12
100093c4:	4642      	mov	r2, r8
100093c6:	4b80      	ldr	r3, [pc, #512]	; (100095c8 <__aeabi_ddiv+0x634>)
100093c8:	e64c      	b.n	10009064 <__aeabi_ddiv+0xd0>
100093ca:	465f      	mov	r7, fp
100093cc:	4307      	orrs	r7, r0
100093ce:	033f      	lsls	r7, r7, #12
100093d0:	0b3f      	lsrs	r7, r7, #12
100093d2:	1c22      	adds	r2, r4, #0
100093d4:	4b7c      	ldr	r3, [pc, #496]	; (100095c8 <__aeabi_ddiv+0x634>)
100093d6:	e645      	b.n	10009064 <__aeabi_ddiv+0xd0>
100093d8:	f7fe fb78 	bl	10007acc <__clzsi2>
100093dc:	1c03      	adds	r3, r0, #0
100093de:	3020      	adds	r0, #32
100093e0:	2827      	cmp	r0, #39	; 0x27
100093e2:	dc00      	bgt.n	100093e6 <__aeabi_ddiv+0x452>
100093e4:	e65e      	b.n	100090a4 <__aeabi_ddiv+0x110>
100093e6:	3b08      	subs	r3, #8
100093e8:	409e      	lsls	r6, r3
100093ea:	2300      	movs	r3, #0
100093ec:	46b3      	mov	fp, r6
100093ee:	4699      	mov	r9, r3
100093f0:	e665      	b.n	100090be <__aeabi_ddiv+0x12a>
100093f2:	4650      	mov	r0, sl
100093f4:	f7fe fb6a 	bl	10007acc <__clzsi2>
100093f8:	1c02      	adds	r2, r0, #0
100093fa:	3220      	adds	r2, #32
100093fc:	2a27      	cmp	r2, #39	; 0x27
100093fe:	dc00      	bgt.n	10009402 <__aeabi_ddiv+0x46e>
10009400:	e675      	b.n	100090ee <__aeabi_ddiv+0x15a>
10009402:	4657      	mov	r7, sl
10009404:	3808      	subs	r0, #8
10009406:	4087      	lsls	r7, r0
10009408:	2300      	movs	r3, #0
1000940a:	e67b      	b.n	10009104 <__aeabi_ddiv+0x170>
1000940c:	4599      	cmp	r9, r3
1000940e:	d200      	bcs.n	10009412 <__aeabi_ddiv+0x47e>
10009410:	e6af      	b.n	10009172 <__aeabi_ddiv+0x1de>
10009412:	465a      	mov	r2, fp
10009414:	4659      	mov	r1, fp
10009416:	0854      	lsrs	r4, r2, #1
10009418:	464a      	mov	r2, r9
1000941a:	07c8      	lsls	r0, r1, #31
1000941c:	0852      	lsrs	r2, r2, #1
1000941e:	4302      	orrs	r2, r0
10009420:	9203      	str	r2, [sp, #12]
10009422:	464a      	mov	r2, r9
10009424:	07d2      	lsls	r2, r2, #31
10009426:	4690      	mov	r8, r2
10009428:	e6a9      	b.n	1000917e <__aeabi_ddiv+0x1ea>
1000942a:	2700      	movs	r7, #0
1000942c:	4588      	cmp	r8, r1
1000942e:	d300      	bcc.n	10009432 <__aeabi_ddiv+0x49e>
10009430:	e71c      	b.n	1000926c <__aeabi_ddiv+0x2d8>
10009432:	9f01      	ldr	r7, [sp, #4]
10009434:	465a      	mov	r2, fp
10009436:	46bc      	mov	ip, r7
10009438:	44e0      	add	r8, ip
1000943a:	45b8      	cmp	r8, r7
1000943c:	41bf      	sbcs	r7, r7
1000943e:	427f      	negs	r7, r7
10009440:	19bf      	adds	r7, r7, r6
10009442:	18ff      	adds	r7, r7, r3
10009444:	3a01      	subs	r2, #1
10009446:	42be      	cmp	r6, r7
10009448:	d206      	bcs.n	10009458 <__aeabi_ddiv+0x4c4>
1000944a:	42bc      	cmp	r4, r7
1000944c:	d85f      	bhi.n	1000950e <__aeabi_ddiv+0x57a>
1000944e:	d100      	bne.n	10009452 <__aeabi_ddiv+0x4be>
10009450:	e09f      	b.n	10009592 <__aeabi_ddiv+0x5fe>
10009452:	1b3f      	subs	r7, r7, r4
10009454:	4693      	mov	fp, r2
10009456:	e709      	b.n	1000926c <__aeabi_ddiv+0x2d8>
10009458:	42b7      	cmp	r7, r6
1000945a:	d1fa      	bne.n	10009452 <__aeabi_ddiv+0x4be>
1000945c:	9b01      	ldr	r3, [sp, #4]
1000945e:	4543      	cmp	r3, r8
10009460:	d9f3      	bls.n	1000944a <__aeabi_ddiv+0x4b6>
10009462:	1b37      	subs	r7, r6, r4
10009464:	4693      	mov	fp, r2
10009466:	e701      	b.n	1000926c <__aeabi_ddiv+0x2d8>
10009468:	4693      	mov	fp, r2
1000946a:	e6d4      	b.n	10009216 <__aeabi_ddiv+0x282>
1000946c:	9302      	str	r3, [sp, #8]
1000946e:	e6b1      	b.n	100091d4 <__aeabi_ddiv+0x240>
10009470:	464a      	mov	r2, r9
10009472:	1989      	adds	r1, r1, r6
10009474:	3a01      	subs	r2, #1
10009476:	428e      	cmp	r6, r1
10009478:	d918      	bls.n	100094ac <__aeabi_ddiv+0x518>
1000947a:	4691      	mov	r9, r2
1000947c:	4281      	cmp	r1, r0
1000947e:	d000      	beq.n	10009482 <__aeabi_ddiv+0x4ee>
10009480:	e761      	b.n	10009346 <__aeabi_ddiv+0x3b2>
10009482:	9a01      	ldr	r2, [sp, #4]
10009484:	429a      	cmp	r2, r3
10009486:	d000      	beq.n	1000948a <__aeabi_ddiv+0x4f6>
10009488:	e75d      	b.n	10009346 <__aeabi_ddiv+0x3b2>
1000948a:	e760      	b.n	1000934e <__aeabi_ddiv+0x3ba>
1000948c:	4f4f      	ldr	r7, [pc, #316]	; (100095cc <__aeabi_ddiv+0x638>)
1000948e:	1b7f      	subs	r7, r7, r5
10009490:	2f38      	cmp	r7, #56	; 0x38
10009492:	dd13      	ble.n	100094bc <__aeabi_ddiv+0x528>
10009494:	2201      	movs	r2, #1
10009496:	4653      	mov	r3, sl
10009498:	401a      	ands	r2, r3
1000949a:	e64f      	b.n	1000913c <__aeabi_ddiv+0x1a8>
1000949c:	2301      	movs	r3, #1
1000949e:	425b      	negs	r3, r3
100094a0:	4699      	mov	r9, r3
100094a2:	e754      	b.n	1000934e <__aeabi_ddiv+0x3ba>
100094a4:	9302      	str	r3, [sp, #8]
100094a6:	e708      	b.n	100092ba <__aeabi_ddiv+0x326>
100094a8:	9303      	str	r3, [sp, #12]
100094aa:	e727      	b.n	100092fc <__aeabi_ddiv+0x368>
100094ac:	4288      	cmp	r0, r1
100094ae:	d83c      	bhi.n	1000952a <__aeabi_ddiv+0x596>
100094b0:	d074      	beq.n	1000959c <__aeabi_ddiv+0x608>
100094b2:	4691      	mov	r9, r2
100094b4:	e747      	b.n	10009346 <__aeabi_ddiv+0x3b2>
100094b6:	9b01      	ldr	r3, [sp, #4]
100094b8:	469a      	mov	sl, r3
100094ba:	e748      	b.n	1000934e <__aeabi_ddiv+0x3ba>
100094bc:	2f1f      	cmp	r7, #31
100094be:	dc44      	bgt.n	1000954a <__aeabi_ddiv+0x5b6>
100094c0:	4b43      	ldr	r3, [pc, #268]	; (100095d0 <__aeabi_ddiv+0x63c>)
100094c2:	464a      	mov	r2, r9
100094c4:	469c      	mov	ip, r3
100094c6:	465b      	mov	r3, fp
100094c8:	4465      	add	r5, ip
100094ca:	40fa      	lsrs	r2, r7
100094cc:	40ab      	lsls	r3, r5
100094ce:	4313      	orrs	r3, r2
100094d0:	464a      	mov	r2, r9
100094d2:	40aa      	lsls	r2, r5
100094d4:	1c15      	adds	r5, r2, #0
100094d6:	1e6a      	subs	r2, r5, #1
100094d8:	4195      	sbcs	r5, r2
100094da:	465a      	mov	r2, fp
100094dc:	40fa      	lsrs	r2, r7
100094de:	432b      	orrs	r3, r5
100094e0:	1c17      	adds	r7, r2, #0
100094e2:	075a      	lsls	r2, r3, #29
100094e4:	d009      	beq.n	100094fa <__aeabi_ddiv+0x566>
100094e6:	220f      	movs	r2, #15
100094e8:	401a      	ands	r2, r3
100094ea:	2a04      	cmp	r2, #4
100094ec:	d005      	beq.n	100094fa <__aeabi_ddiv+0x566>
100094ee:	1d1a      	adds	r2, r3, #4
100094f0:	429a      	cmp	r2, r3
100094f2:	419b      	sbcs	r3, r3
100094f4:	425b      	negs	r3, r3
100094f6:	18ff      	adds	r7, r7, r3
100094f8:	1c13      	adds	r3, r2, #0
100094fa:	023a      	lsls	r2, r7, #8
100094fc:	d53e      	bpl.n	1000957c <__aeabi_ddiv+0x5e8>
100094fe:	4653      	mov	r3, sl
10009500:	2201      	movs	r2, #1
10009502:	2100      	movs	r1, #0
10009504:	401a      	ands	r2, r3
10009506:	2700      	movs	r7, #0
10009508:	2301      	movs	r3, #1
1000950a:	4689      	mov	r9, r1
1000950c:	e5aa      	b.n	10009064 <__aeabi_ddiv+0xd0>
1000950e:	2302      	movs	r3, #2
10009510:	425b      	negs	r3, r3
10009512:	469c      	mov	ip, r3
10009514:	9a01      	ldr	r2, [sp, #4]
10009516:	44e3      	add	fp, ip
10009518:	4694      	mov	ip, r2
1000951a:	44e0      	add	r8, ip
1000951c:	4590      	cmp	r8, r2
1000951e:	419b      	sbcs	r3, r3
10009520:	425b      	negs	r3, r3
10009522:	199b      	adds	r3, r3, r6
10009524:	19df      	adds	r7, r3, r7
10009526:	1b3f      	subs	r7, r7, r4
10009528:	e6a0      	b.n	1000926c <__aeabi_ddiv+0x2d8>
1000952a:	9f01      	ldr	r7, [sp, #4]
1000952c:	464a      	mov	r2, r9
1000952e:	007c      	lsls	r4, r7, #1
10009530:	42bc      	cmp	r4, r7
10009532:	41bf      	sbcs	r7, r7
10009534:	427f      	negs	r7, r7
10009536:	19bf      	adds	r7, r7, r6
10009538:	3a02      	subs	r2, #2
1000953a:	19c9      	adds	r1, r1, r7
1000953c:	9401      	str	r4, [sp, #4]
1000953e:	e79c      	b.n	1000947a <__aeabi_ddiv+0x4e6>
10009540:	2b00      	cmp	r3, #0
10009542:	d195      	bne.n	10009470 <__aeabi_ddiv+0x4dc>
10009544:	2200      	movs	r2, #0
10009546:	9201      	str	r2, [sp, #4]
10009548:	e79b      	b.n	10009482 <__aeabi_ddiv+0x4ee>
1000954a:	465a      	mov	r2, fp
1000954c:	4b21      	ldr	r3, [pc, #132]	; (100095d4 <__aeabi_ddiv+0x640>)
1000954e:	1b5b      	subs	r3, r3, r5
10009550:	40da      	lsrs	r2, r3
10009552:	2f20      	cmp	r7, #32
10009554:	d027      	beq.n	100095a6 <__aeabi_ddiv+0x612>
10009556:	4b20      	ldr	r3, [pc, #128]	; (100095d8 <__aeabi_ddiv+0x644>)
10009558:	469c      	mov	ip, r3
1000955a:	465b      	mov	r3, fp
1000955c:	4465      	add	r5, ip
1000955e:	40ab      	lsls	r3, r5
10009560:	4649      	mov	r1, r9
10009562:	430b      	orrs	r3, r1
10009564:	1e59      	subs	r1, r3, #1
10009566:	418b      	sbcs	r3, r1
10009568:	4313      	orrs	r3, r2
1000956a:	2207      	movs	r2, #7
1000956c:	2700      	movs	r7, #0
1000956e:	401a      	ands	r2, r3
10009570:	d007      	beq.n	10009582 <__aeabi_ddiv+0x5ee>
10009572:	220f      	movs	r2, #15
10009574:	2700      	movs	r7, #0
10009576:	401a      	ands	r2, r3
10009578:	2a04      	cmp	r2, #4
1000957a:	d1b8      	bne.n	100094ee <__aeabi_ddiv+0x55a>
1000957c:	077a      	lsls	r2, r7, #29
1000957e:	027f      	lsls	r7, r7, #9
10009580:	0b3f      	lsrs	r7, r7, #12
10009582:	08db      	lsrs	r3, r3, #3
10009584:	4313      	orrs	r3, r2
10009586:	4699      	mov	r9, r3
10009588:	2201      	movs	r2, #1
1000958a:	4653      	mov	r3, sl
1000958c:	401a      	ands	r2, r3
1000958e:	2300      	movs	r3, #0
10009590:	e568      	b.n	10009064 <__aeabi_ddiv+0xd0>
10009592:	4541      	cmp	r1, r8
10009594:	d8bb      	bhi.n	1000950e <__aeabi_ddiv+0x57a>
10009596:	4693      	mov	fp, r2
10009598:	2700      	movs	r7, #0
1000959a:	e667      	b.n	1000926c <__aeabi_ddiv+0x2d8>
1000959c:	9c01      	ldr	r4, [sp, #4]
1000959e:	429c      	cmp	r4, r3
100095a0:	d3c3      	bcc.n	1000952a <__aeabi_ddiv+0x596>
100095a2:	4691      	mov	r9, r2
100095a4:	e76d      	b.n	10009482 <__aeabi_ddiv+0x4ee>
100095a6:	2300      	movs	r3, #0
100095a8:	e7da      	b.n	10009560 <__aeabi_ddiv+0x5cc>
100095aa:	2780      	movs	r7, #128	; 0x80
100095ac:	465b      	mov	r3, fp
100095ae:	033f      	lsls	r7, r7, #12
100095b0:	431f      	orrs	r7, r3
100095b2:	033f      	lsls	r7, r7, #12
100095b4:	0b3f      	lsrs	r7, r7, #12
100095b6:	9a01      	ldr	r2, [sp, #4]
100095b8:	4b03      	ldr	r3, [pc, #12]	; (100095c8 <__aeabi_ddiv+0x634>)
100095ba:	e553      	b.n	10009064 <__aeabi_ddiv+0xd0>
100095bc:	000003ff 	.word	0x000003ff
100095c0:	feffffff 	.word	0xfeffffff
100095c4:	000007fe 	.word	0x000007fe
100095c8:	000007ff 	.word	0x000007ff
100095cc:	fffffc02 	.word	0xfffffc02
100095d0:	0000041e 	.word	0x0000041e
100095d4:	fffffbe2 	.word	0xfffffbe2
100095d8:	0000043e 	.word	0x0000043e

100095dc <__eqdf2>:
100095dc:	b5f0      	push	{r4, r5, r6, r7, lr}
100095de:	465f      	mov	r7, fp
100095e0:	464d      	mov	r5, r9
100095e2:	4644      	mov	r4, r8
100095e4:	4656      	mov	r6, sl
100095e6:	b4f0      	push	{r4, r5, r6, r7}
100095e8:	031f      	lsls	r7, r3, #12
100095ea:	005c      	lsls	r4, r3, #1
100095ec:	0fdb      	lsrs	r3, r3, #31
100095ee:	4699      	mov	r9, r3
100095f0:	4b1b      	ldr	r3, [pc, #108]	; (10009660 <__eqdf2+0x84>)
100095f2:	030e      	lsls	r6, r1, #12
100095f4:	004d      	lsls	r5, r1, #1
100095f6:	0fc9      	lsrs	r1, r1, #31
100095f8:	4684      	mov	ip, r0
100095fa:	0b36      	lsrs	r6, r6, #12
100095fc:	0d6d      	lsrs	r5, r5, #21
100095fe:	468b      	mov	fp, r1
10009600:	4690      	mov	r8, r2
10009602:	0b3f      	lsrs	r7, r7, #12
10009604:	0d64      	lsrs	r4, r4, #21
10009606:	429d      	cmp	r5, r3
10009608:	d00c      	beq.n	10009624 <__eqdf2+0x48>
1000960a:	4b15      	ldr	r3, [pc, #84]	; (10009660 <__eqdf2+0x84>)
1000960c:	429c      	cmp	r4, r3
1000960e:	d010      	beq.n	10009632 <__eqdf2+0x56>
10009610:	2301      	movs	r3, #1
10009612:	42a5      	cmp	r5, r4
10009614:	d014      	beq.n	10009640 <__eqdf2+0x64>
10009616:	1c18      	adds	r0, r3, #0
10009618:	bc3c      	pop	{r2, r3, r4, r5}
1000961a:	4690      	mov	r8, r2
1000961c:	4699      	mov	r9, r3
1000961e:	46a2      	mov	sl, r4
10009620:	46ab      	mov	fp, r5
10009622:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009624:	1c31      	adds	r1, r6, #0
10009626:	2301      	movs	r3, #1
10009628:	4301      	orrs	r1, r0
1000962a:	d1f4      	bne.n	10009616 <__eqdf2+0x3a>
1000962c:	4b0c      	ldr	r3, [pc, #48]	; (10009660 <__eqdf2+0x84>)
1000962e:	429c      	cmp	r4, r3
10009630:	d1ee      	bne.n	10009610 <__eqdf2+0x34>
10009632:	433a      	orrs	r2, r7
10009634:	2301      	movs	r3, #1
10009636:	2a00      	cmp	r2, #0
10009638:	d1ed      	bne.n	10009616 <__eqdf2+0x3a>
1000963a:	2301      	movs	r3, #1
1000963c:	42a5      	cmp	r5, r4
1000963e:	d1ea      	bne.n	10009616 <__eqdf2+0x3a>
10009640:	42be      	cmp	r6, r7
10009642:	d1e8      	bne.n	10009616 <__eqdf2+0x3a>
10009644:	45c4      	cmp	ip, r8
10009646:	d1e6      	bne.n	10009616 <__eqdf2+0x3a>
10009648:	45cb      	cmp	fp, r9
1000964a:	d006      	beq.n	1000965a <__eqdf2+0x7e>
1000964c:	2d00      	cmp	r5, #0
1000964e:	d1e2      	bne.n	10009616 <__eqdf2+0x3a>
10009650:	4330      	orrs	r0, r6
10009652:	1c03      	adds	r3, r0, #0
10009654:	1e58      	subs	r0, r3, #1
10009656:	4183      	sbcs	r3, r0
10009658:	e7dd      	b.n	10009616 <__eqdf2+0x3a>
1000965a:	2300      	movs	r3, #0
1000965c:	e7db      	b.n	10009616 <__eqdf2+0x3a>
1000965e:	46c0      	nop			; (mov r8, r8)
10009660:	000007ff 	.word	0x000007ff

10009664 <__gedf2>:
10009664:	b5f0      	push	{r4, r5, r6, r7, lr}
10009666:	4657      	mov	r7, sl
10009668:	4645      	mov	r5, r8
1000966a:	464e      	mov	r6, r9
1000966c:	b4e0      	push	{r5, r6, r7}
1000966e:	030f      	lsls	r7, r1, #12
10009670:	004e      	lsls	r6, r1, #1
10009672:	0fc9      	lsrs	r1, r1, #31
10009674:	468a      	mov	sl, r1
10009676:	4932      	ldr	r1, [pc, #200]	; (10009740 <__gedf2+0xdc>)
10009678:	031d      	lsls	r5, r3, #12
1000967a:	005c      	lsls	r4, r3, #1
1000967c:	4684      	mov	ip, r0
1000967e:	0b3f      	lsrs	r7, r7, #12
10009680:	0d76      	lsrs	r6, r6, #21
10009682:	4690      	mov	r8, r2
10009684:	0b2d      	lsrs	r5, r5, #12
10009686:	0d64      	lsrs	r4, r4, #21
10009688:	0fdb      	lsrs	r3, r3, #31
1000968a:	428e      	cmp	r6, r1
1000968c:	d00f      	beq.n	100096ae <__gedf2+0x4a>
1000968e:	428c      	cmp	r4, r1
10009690:	d039      	beq.n	10009706 <__gedf2+0xa2>
10009692:	2e00      	cmp	r6, #0
10009694:	d110      	bne.n	100096b8 <__gedf2+0x54>
10009696:	4338      	orrs	r0, r7
10009698:	4241      	negs	r1, r0
1000969a:	4141      	adcs	r1, r0
1000969c:	4689      	mov	r9, r1
1000969e:	2c00      	cmp	r4, #0
100096a0:	d127      	bne.n	100096f2 <__gedf2+0x8e>
100096a2:	432a      	orrs	r2, r5
100096a4:	d125      	bne.n	100096f2 <__gedf2+0x8e>
100096a6:	2000      	movs	r0, #0
100096a8:	2900      	cmp	r1, #0
100096aa:	d10e      	bne.n	100096ca <__gedf2+0x66>
100096ac:	e008      	b.n	100096c0 <__gedf2+0x5c>
100096ae:	1c39      	adds	r1, r7, #0
100096b0:	4301      	orrs	r1, r0
100096b2:	d12e      	bne.n	10009712 <__gedf2+0xae>
100096b4:	42b4      	cmp	r4, r6
100096b6:	d026      	beq.n	10009706 <__gedf2+0xa2>
100096b8:	2c00      	cmp	r4, #0
100096ba:	d00b      	beq.n	100096d4 <__gedf2+0x70>
100096bc:	459a      	cmp	sl, r3
100096be:	d00d      	beq.n	100096dc <__gedf2+0x78>
100096c0:	4653      	mov	r3, sl
100096c2:	4259      	negs	r1, r3
100096c4:	2301      	movs	r3, #1
100096c6:	4319      	orrs	r1, r3
100096c8:	1c08      	adds	r0, r1, #0
100096ca:	bc1c      	pop	{r2, r3, r4}
100096cc:	4690      	mov	r8, r2
100096ce:	4699      	mov	r9, r3
100096d0:	46a2      	mov	sl, r4
100096d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100096d4:	432a      	orrs	r2, r5
100096d6:	d0f3      	beq.n	100096c0 <__gedf2+0x5c>
100096d8:	459a      	cmp	sl, r3
100096da:	d1f1      	bne.n	100096c0 <__gedf2+0x5c>
100096dc:	42a6      	cmp	r6, r4
100096de:	dcef      	bgt.n	100096c0 <__gedf2+0x5c>
100096e0:	da1a      	bge.n	10009718 <__gedf2+0xb4>
100096e2:	4650      	mov	r0, sl
100096e4:	4241      	negs	r1, r0
100096e6:	4148      	adcs	r0, r1
100096e8:	2301      	movs	r3, #1
100096ea:	4241      	negs	r1, r0
100096ec:	4319      	orrs	r1, r3
100096ee:	1c08      	adds	r0, r1, #0
100096f0:	e7eb      	b.n	100096ca <__gedf2+0x66>
100096f2:	464a      	mov	r2, r9
100096f4:	2a00      	cmp	r2, #0
100096f6:	d0e1      	beq.n	100096bc <__gedf2+0x58>
100096f8:	4258      	negs	r0, r3
100096fa:	4158      	adcs	r0, r3
100096fc:	2201      	movs	r2, #1
100096fe:	4241      	negs	r1, r0
10009700:	4311      	orrs	r1, r2
10009702:	1c08      	adds	r0, r1, #0
10009704:	e7e1      	b.n	100096ca <__gedf2+0x66>
10009706:	1c29      	adds	r1, r5, #0
10009708:	4311      	orrs	r1, r2
1000970a:	d102      	bne.n	10009712 <__gedf2+0xae>
1000970c:	2e00      	cmp	r6, #0
1000970e:	d0c2      	beq.n	10009696 <__gedf2+0x32>
10009710:	e7d4      	b.n	100096bc <__gedf2+0x58>
10009712:	2002      	movs	r0, #2
10009714:	4240      	negs	r0, r0
10009716:	e7d8      	b.n	100096ca <__gedf2+0x66>
10009718:	42af      	cmp	r7, r5
1000971a:	d8d1      	bhi.n	100096c0 <__gedf2+0x5c>
1000971c:	d009      	beq.n	10009732 <__gedf2+0xce>
1000971e:	2000      	movs	r0, #0
10009720:	42af      	cmp	r7, r5
10009722:	d2d2      	bcs.n	100096ca <__gedf2+0x66>
10009724:	4650      	mov	r0, sl
10009726:	4241      	negs	r1, r0
10009728:	4148      	adcs	r0, r1
1000972a:	2301      	movs	r3, #1
1000972c:	4240      	negs	r0, r0
1000972e:	4318      	orrs	r0, r3
10009730:	e7cb      	b.n	100096ca <__gedf2+0x66>
10009732:	45c4      	cmp	ip, r8
10009734:	d8c4      	bhi.n	100096c0 <__gedf2+0x5c>
10009736:	2000      	movs	r0, #0
10009738:	45c4      	cmp	ip, r8
1000973a:	d3f3      	bcc.n	10009724 <__gedf2+0xc0>
1000973c:	e7c5      	b.n	100096ca <__gedf2+0x66>
1000973e:	46c0      	nop			; (mov r8, r8)
10009740:	000007ff 	.word	0x000007ff

10009744 <__ledf2>:
10009744:	b5f0      	push	{r4, r5, r6, r7, lr}
10009746:	465f      	mov	r7, fp
10009748:	464d      	mov	r5, r9
1000974a:	4644      	mov	r4, r8
1000974c:	4656      	mov	r6, sl
1000974e:	4680      	mov	r8, r0
10009750:	b4f0      	push	{r4, r5, r6, r7}
10009752:	1c06      	adds	r6, r0, #0
10009754:	0308      	lsls	r0, r1, #12
10009756:	0b00      	lsrs	r0, r0, #12
10009758:	4684      	mov	ip, r0
1000975a:	482c      	ldr	r0, [pc, #176]	; (1000980c <__ledf2+0xc8>)
1000975c:	004c      	lsls	r4, r1, #1
1000975e:	031f      	lsls	r7, r3, #12
10009760:	005d      	lsls	r5, r3, #1
10009762:	0fc9      	lsrs	r1, r1, #31
10009764:	0d64      	lsrs	r4, r4, #21
10009766:	468b      	mov	fp, r1
10009768:	4691      	mov	r9, r2
1000976a:	0b3f      	lsrs	r7, r7, #12
1000976c:	0d6d      	lsrs	r5, r5, #21
1000976e:	0fdb      	lsrs	r3, r3, #31
10009770:	4284      	cmp	r4, r0
10009772:	d012      	beq.n	1000979a <__ledf2+0x56>
10009774:	4285      	cmp	r5, r0
10009776:	d025      	beq.n	100097c4 <__ledf2+0x80>
10009778:	2c00      	cmp	r4, #0
1000977a:	d114      	bne.n	100097a6 <__ledf2+0x62>
1000977c:	4661      	mov	r1, ip
1000977e:	430e      	orrs	r6, r1
10009780:	4270      	negs	r0, r6
10009782:	4146      	adcs	r6, r0
10009784:	2d00      	cmp	r5, #0
10009786:	d035      	beq.n	100097f4 <__ledf2+0xb0>
10009788:	2e00      	cmp	r6, #0
1000978a:	d021      	beq.n	100097d0 <__ledf2+0x8c>
1000978c:	4258      	negs	r0, r3
1000978e:	4158      	adcs	r0, r3
10009790:	2101      	movs	r1, #1
10009792:	4243      	negs	r3, r0
10009794:	430b      	orrs	r3, r1
10009796:	1c18      	adds	r0, r3, #0
10009798:	e00e      	b.n	100097b8 <__ledf2+0x74>
1000979a:	4661      	mov	r1, ip
1000979c:	2002      	movs	r0, #2
1000979e:	4331      	orrs	r1, r6
100097a0:	d10a      	bne.n	100097b8 <__ledf2+0x74>
100097a2:	42a5      	cmp	r5, r4
100097a4:	d00e      	beq.n	100097c4 <__ledf2+0x80>
100097a6:	2d00      	cmp	r5, #0
100097a8:	d112      	bne.n	100097d0 <__ledf2+0x8c>
100097aa:	433a      	orrs	r2, r7
100097ac:	d110      	bne.n	100097d0 <__ledf2+0x8c>
100097ae:	465b      	mov	r3, fp
100097b0:	4259      	negs	r1, r3
100097b2:	2301      	movs	r3, #1
100097b4:	4319      	orrs	r1, r3
100097b6:	1c08      	adds	r0, r1, #0
100097b8:	bc3c      	pop	{r2, r3, r4, r5}
100097ba:	4690      	mov	r8, r2
100097bc:	4699      	mov	r9, r3
100097be:	46a2      	mov	sl, r4
100097c0:	46ab      	mov	fp, r5
100097c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100097c4:	1c39      	adds	r1, r7, #0
100097c6:	2002      	movs	r0, #2
100097c8:	4311      	orrs	r1, r2
100097ca:	d1f5      	bne.n	100097b8 <__ledf2+0x74>
100097cc:	2c00      	cmp	r4, #0
100097ce:	d0d5      	beq.n	1000977c <__ledf2+0x38>
100097d0:	459b      	cmp	fp, r3
100097d2:	d1ec      	bne.n	100097ae <__ledf2+0x6a>
100097d4:	42ac      	cmp	r4, r5
100097d6:	dcea      	bgt.n	100097ae <__ledf2+0x6a>
100097d8:	db05      	blt.n	100097e6 <__ledf2+0xa2>
100097da:	45bc      	cmp	ip, r7
100097dc:	d8e7      	bhi.n	100097ae <__ledf2+0x6a>
100097de:	d00f      	beq.n	10009800 <__ledf2+0xbc>
100097e0:	2000      	movs	r0, #0
100097e2:	45bc      	cmp	ip, r7
100097e4:	d2e8      	bcs.n	100097b8 <__ledf2+0x74>
100097e6:	4658      	mov	r0, fp
100097e8:	4241      	negs	r1, r0
100097ea:	4148      	adcs	r0, r1
100097ec:	4241      	negs	r1, r0
100097ee:	2001      	movs	r0, #1
100097f0:	4308      	orrs	r0, r1
100097f2:	e7e1      	b.n	100097b8 <__ledf2+0x74>
100097f4:	433a      	orrs	r2, r7
100097f6:	d1c7      	bne.n	10009788 <__ledf2+0x44>
100097f8:	2000      	movs	r0, #0
100097fa:	2e00      	cmp	r6, #0
100097fc:	d1dc      	bne.n	100097b8 <__ledf2+0x74>
100097fe:	e7d6      	b.n	100097ae <__ledf2+0x6a>
10009800:	45c8      	cmp	r8, r9
10009802:	d8d4      	bhi.n	100097ae <__ledf2+0x6a>
10009804:	2000      	movs	r0, #0
10009806:	45c8      	cmp	r8, r9
10009808:	d3ed      	bcc.n	100097e6 <__ledf2+0xa2>
1000980a:	e7d5      	b.n	100097b8 <__ledf2+0x74>
1000980c:	000007ff 	.word	0x000007ff

10009810 <__aeabi_dmul>:
10009810:	b5f0      	push	{r4, r5, r6, r7, lr}
10009812:	465f      	mov	r7, fp
10009814:	4656      	mov	r6, sl
10009816:	464d      	mov	r5, r9
10009818:	4644      	mov	r4, r8
1000981a:	b4f0      	push	{r4, r5, r6, r7}
1000981c:	1c05      	adds	r5, r0, #0
1000981e:	1c06      	adds	r6, r0, #0
10009820:	0308      	lsls	r0, r1, #12
10009822:	b087      	sub	sp, #28
10009824:	4699      	mov	r9, r3
10009826:	004f      	lsls	r7, r1, #1
10009828:	0b03      	lsrs	r3, r0, #12
1000982a:	0fcc      	lsrs	r4, r1, #31
1000982c:	4692      	mov	sl, r2
1000982e:	469b      	mov	fp, r3
10009830:	0d7f      	lsrs	r7, r7, #21
10009832:	9401      	str	r4, [sp, #4]
10009834:	d067      	beq.n	10009906 <__aeabi_dmul+0xf6>
10009836:	4b6c      	ldr	r3, [pc, #432]	; (100099e8 <__aeabi_dmul+0x1d8>)
10009838:	429f      	cmp	r7, r3
1000983a:	d036      	beq.n	100098aa <__aeabi_dmul+0x9a>
1000983c:	2080      	movs	r0, #128	; 0x80
1000983e:	465b      	mov	r3, fp
10009840:	0340      	lsls	r0, r0, #13
10009842:	4318      	orrs	r0, r3
10009844:	00c0      	lsls	r0, r0, #3
10009846:	0f6b      	lsrs	r3, r5, #29
10009848:	4318      	orrs	r0, r3
1000984a:	4b68      	ldr	r3, [pc, #416]	; (100099ec <__aeabi_dmul+0x1dc>)
1000984c:	4683      	mov	fp, r0
1000984e:	469c      	mov	ip, r3
10009850:	2300      	movs	r3, #0
10009852:	4698      	mov	r8, r3
10009854:	00ee      	lsls	r6, r5, #3
10009856:	4467      	add	r7, ip
10009858:	9300      	str	r3, [sp, #0]
1000985a:	464b      	mov	r3, r9
1000985c:	4649      	mov	r1, r9
1000985e:	031d      	lsls	r5, r3, #12
10009860:	0fc9      	lsrs	r1, r1, #31
10009862:	005b      	lsls	r3, r3, #1
10009864:	4652      	mov	r2, sl
10009866:	0b2d      	lsrs	r5, r5, #12
10009868:	0d5b      	lsrs	r3, r3, #21
1000986a:	4689      	mov	r9, r1
1000986c:	d100      	bne.n	10009870 <__aeabi_dmul+0x60>
1000986e:	e06e      	b.n	1000994e <__aeabi_dmul+0x13e>
10009870:	495d      	ldr	r1, [pc, #372]	; (100099e8 <__aeabi_dmul+0x1d8>)
10009872:	428b      	cmp	r3, r1
10009874:	d064      	beq.n	10009940 <__aeabi_dmul+0x130>
10009876:	2080      	movs	r0, #128	; 0x80
10009878:	495c      	ldr	r1, [pc, #368]	; (100099ec <__aeabi_dmul+0x1dc>)
1000987a:	0340      	lsls	r0, r0, #13
1000987c:	468c      	mov	ip, r1
1000987e:	2100      	movs	r1, #0
10009880:	4305      	orrs	r5, r0
10009882:	00ed      	lsls	r5, r5, #3
10009884:	0f50      	lsrs	r0, r2, #29
10009886:	4305      	orrs	r5, r0
10009888:	00d2      	lsls	r2, r2, #3
1000988a:	4463      	add	r3, ip
1000988c:	4648      	mov	r0, r9
1000988e:	18ff      	adds	r7, r7, r3
10009890:	1c7b      	adds	r3, r7, #1
10009892:	469a      	mov	sl, r3
10009894:	9b00      	ldr	r3, [sp, #0]
10009896:	4060      	eors	r0, r4
10009898:	9002      	str	r0, [sp, #8]
1000989a:	430b      	orrs	r3, r1
1000989c:	2b0f      	cmp	r3, #15
1000989e:	d900      	bls.n	100098a2 <__aeabi_dmul+0x92>
100098a0:	e0ac      	b.n	100099fc <__aeabi_dmul+0x1ec>
100098a2:	4853      	ldr	r0, [pc, #332]	; (100099f0 <__aeabi_dmul+0x1e0>)
100098a4:	009b      	lsls	r3, r3, #2
100098a6:	58c3      	ldr	r3, [r0, r3]
100098a8:	469f      	mov	pc, r3
100098aa:	465b      	mov	r3, fp
100098ac:	431d      	orrs	r5, r3
100098ae:	d000      	beq.n	100098b2 <__aeabi_dmul+0xa2>
100098b0:	e082      	b.n	100099b8 <__aeabi_dmul+0x1a8>
100098b2:	2308      	movs	r3, #8
100098b4:	9300      	str	r3, [sp, #0]
100098b6:	2300      	movs	r3, #0
100098b8:	469b      	mov	fp, r3
100098ba:	3302      	adds	r3, #2
100098bc:	2600      	movs	r6, #0
100098be:	4698      	mov	r8, r3
100098c0:	e7cb      	b.n	1000985a <__aeabi_dmul+0x4a>
100098c2:	9b02      	ldr	r3, [sp, #8]
100098c4:	9301      	str	r3, [sp, #4]
100098c6:	4643      	mov	r3, r8
100098c8:	2b02      	cmp	r3, #2
100098ca:	d159      	bne.n	10009980 <__aeabi_dmul+0x170>
100098cc:	2401      	movs	r4, #1
100098ce:	2500      	movs	r5, #0
100098d0:	2600      	movs	r6, #0
100098d2:	9b01      	ldr	r3, [sp, #4]
100098d4:	401c      	ands	r4, r3
100098d6:	4b44      	ldr	r3, [pc, #272]	; (100099e8 <__aeabi_dmul+0x1d8>)
100098d8:	2100      	movs	r1, #0
100098da:	032d      	lsls	r5, r5, #12
100098dc:	0d0a      	lsrs	r2, r1, #20
100098de:	0512      	lsls	r2, r2, #20
100098e0:	0b2d      	lsrs	r5, r5, #12
100098e2:	4315      	orrs	r5, r2
100098e4:	4a43      	ldr	r2, [pc, #268]	; (100099f4 <__aeabi_dmul+0x1e4>)
100098e6:	051b      	lsls	r3, r3, #20
100098e8:	4015      	ands	r5, r2
100098ea:	431d      	orrs	r5, r3
100098ec:	006d      	lsls	r5, r5, #1
100098ee:	07e4      	lsls	r4, r4, #31
100098f0:	086d      	lsrs	r5, r5, #1
100098f2:	4325      	orrs	r5, r4
100098f4:	1c30      	adds	r0, r6, #0
100098f6:	1c29      	adds	r1, r5, #0
100098f8:	b007      	add	sp, #28
100098fa:	bc3c      	pop	{r2, r3, r4, r5}
100098fc:	4690      	mov	r8, r2
100098fe:	4699      	mov	r9, r3
10009900:	46a2      	mov	sl, r4
10009902:	46ab      	mov	fp, r5
10009904:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009906:	432b      	orrs	r3, r5
10009908:	d04e      	beq.n	100099a8 <__aeabi_dmul+0x198>
1000990a:	465b      	mov	r3, fp
1000990c:	2b00      	cmp	r3, #0
1000990e:	d100      	bne.n	10009912 <__aeabi_dmul+0x102>
10009910:	e185      	b.n	10009c1e <__aeabi_dmul+0x40e>
10009912:	4658      	mov	r0, fp
10009914:	f7fe f8da 	bl	10007acc <__clzsi2>
10009918:	1c02      	adds	r2, r0, #0
1000991a:	2328      	movs	r3, #40	; 0x28
1000991c:	1c29      	adds	r1, r5, #0
1000991e:	1a9b      	subs	r3, r3, r2
10009920:	1c16      	adds	r6, r2, #0
10009922:	4658      	mov	r0, fp
10009924:	40d9      	lsrs	r1, r3
10009926:	3e08      	subs	r6, #8
10009928:	40b0      	lsls	r0, r6
1000992a:	1c0b      	adds	r3, r1, #0
1000992c:	40b5      	lsls	r5, r6
1000992e:	4303      	orrs	r3, r0
10009930:	469b      	mov	fp, r3
10009932:	1c2e      	adds	r6, r5, #0
10009934:	2300      	movs	r3, #0
10009936:	4f30      	ldr	r7, [pc, #192]	; (100099f8 <__aeabi_dmul+0x1e8>)
10009938:	9300      	str	r3, [sp, #0]
1000993a:	1abf      	subs	r7, r7, r2
1000993c:	4698      	mov	r8, r3
1000993e:	e78c      	b.n	1000985a <__aeabi_dmul+0x4a>
10009940:	4651      	mov	r1, sl
10009942:	4329      	orrs	r1, r5
10009944:	d12e      	bne.n	100099a4 <__aeabi_dmul+0x194>
10009946:	2500      	movs	r5, #0
10009948:	2200      	movs	r2, #0
1000994a:	2102      	movs	r1, #2
1000994c:	e79e      	b.n	1000988c <__aeabi_dmul+0x7c>
1000994e:	4651      	mov	r1, sl
10009950:	4329      	orrs	r1, r5
10009952:	d023      	beq.n	1000999c <__aeabi_dmul+0x18c>
10009954:	2d00      	cmp	r5, #0
10009956:	d100      	bne.n	1000995a <__aeabi_dmul+0x14a>
10009958:	e154      	b.n	10009c04 <__aeabi_dmul+0x3f4>
1000995a:	1c28      	adds	r0, r5, #0
1000995c:	f7fe f8b6 	bl	10007acc <__clzsi2>
10009960:	1c03      	adds	r3, r0, #0
10009962:	2128      	movs	r1, #40	; 0x28
10009964:	4650      	mov	r0, sl
10009966:	1ac9      	subs	r1, r1, r3
10009968:	1c1a      	adds	r2, r3, #0
1000996a:	40c8      	lsrs	r0, r1
1000996c:	4651      	mov	r1, sl
1000996e:	3a08      	subs	r2, #8
10009970:	4091      	lsls	r1, r2
10009972:	4095      	lsls	r5, r2
10009974:	1c0a      	adds	r2, r1, #0
10009976:	4305      	orrs	r5, r0
10009978:	481f      	ldr	r0, [pc, #124]	; (100099f8 <__aeabi_dmul+0x1e8>)
1000997a:	2100      	movs	r1, #0
1000997c:	1ac3      	subs	r3, r0, r3
1000997e:	e785      	b.n	1000988c <__aeabi_dmul+0x7c>
10009980:	2b03      	cmp	r3, #3
10009982:	d100      	bne.n	10009986 <__aeabi_dmul+0x176>
10009984:	e1c2      	b.n	10009d0c <__aeabi_dmul+0x4fc>
10009986:	2b01      	cmp	r3, #1
10009988:	d000      	beq.n	1000998c <__aeabi_dmul+0x17c>
1000998a:	e16d      	b.n	10009c68 <__aeabi_dmul+0x458>
1000998c:	4644      	mov	r4, r8
1000998e:	9b01      	ldr	r3, [sp, #4]
10009990:	2500      	movs	r5, #0
10009992:	401c      	ands	r4, r3
10009994:	b2e4      	uxtb	r4, r4
10009996:	2300      	movs	r3, #0
10009998:	2600      	movs	r6, #0
1000999a:	e79d      	b.n	100098d8 <__aeabi_dmul+0xc8>
1000999c:	2500      	movs	r5, #0
1000999e:	2200      	movs	r2, #0
100099a0:	2101      	movs	r1, #1
100099a2:	e773      	b.n	1000988c <__aeabi_dmul+0x7c>
100099a4:	2103      	movs	r1, #3
100099a6:	e771      	b.n	1000988c <__aeabi_dmul+0x7c>
100099a8:	2304      	movs	r3, #4
100099aa:	9300      	str	r3, [sp, #0]
100099ac:	2300      	movs	r3, #0
100099ae:	469b      	mov	fp, r3
100099b0:	3301      	adds	r3, #1
100099b2:	2600      	movs	r6, #0
100099b4:	4698      	mov	r8, r3
100099b6:	e750      	b.n	1000985a <__aeabi_dmul+0x4a>
100099b8:	230c      	movs	r3, #12
100099ba:	9300      	str	r3, [sp, #0]
100099bc:	3b09      	subs	r3, #9
100099be:	4698      	mov	r8, r3
100099c0:	e74b      	b.n	1000985a <__aeabi_dmul+0x4a>
100099c2:	2580      	movs	r5, #128	; 0x80
100099c4:	2400      	movs	r4, #0
100099c6:	032d      	lsls	r5, r5, #12
100099c8:	2600      	movs	r6, #0
100099ca:	4b07      	ldr	r3, [pc, #28]	; (100099e8 <__aeabi_dmul+0x1d8>)
100099cc:	e784      	b.n	100098d8 <__aeabi_dmul+0xc8>
100099ce:	464b      	mov	r3, r9
100099d0:	46ab      	mov	fp, r5
100099d2:	1c16      	adds	r6, r2, #0
100099d4:	9301      	str	r3, [sp, #4]
100099d6:	4688      	mov	r8, r1
100099d8:	e775      	b.n	100098c6 <__aeabi_dmul+0xb6>
100099da:	9b02      	ldr	r3, [sp, #8]
100099dc:	46ab      	mov	fp, r5
100099de:	1c16      	adds	r6, r2, #0
100099e0:	9301      	str	r3, [sp, #4]
100099e2:	4688      	mov	r8, r1
100099e4:	e76f      	b.n	100098c6 <__aeabi_dmul+0xb6>
100099e6:	46c0      	nop			; (mov r8, r8)
100099e8:	000007ff 	.word	0x000007ff
100099ec:	fffffc01 	.word	0xfffffc01
100099f0:	1000b118 	.word	0x1000b118
100099f4:	800fffff 	.word	0x800fffff
100099f8:	fffffc0d 	.word	0xfffffc0d
100099fc:	0c33      	lsrs	r3, r6, #16
100099fe:	0436      	lsls	r6, r6, #16
10009a00:	0c36      	lsrs	r6, r6, #16
10009a02:	469c      	mov	ip, r3
10009a04:	1c33      	adds	r3, r6, #0
10009a06:	0c14      	lsrs	r4, r2, #16
10009a08:	0412      	lsls	r2, r2, #16
10009a0a:	0c12      	lsrs	r2, r2, #16
10009a0c:	4353      	muls	r3, r2
10009a0e:	4698      	mov	r8, r3
10009a10:	4663      	mov	r3, ip
10009a12:	4353      	muls	r3, r2
10009a14:	4699      	mov	r9, r3
10009a16:	4663      	mov	r3, ip
10009a18:	4363      	muls	r3, r4
10009a1a:	9301      	str	r3, [sp, #4]
10009a1c:	1c33      	adds	r3, r6, #0
10009a1e:	4641      	mov	r1, r8
10009a20:	4363      	muls	r3, r4
10009a22:	0c09      	lsrs	r1, r1, #16
10009a24:	444b      	add	r3, r9
10009a26:	185b      	adds	r3, r3, r1
10009a28:	4599      	cmp	r9, r3
10009a2a:	d905      	bls.n	10009a38 <__aeabi_dmul+0x228>
10009a2c:	2080      	movs	r0, #128	; 0x80
10009a2e:	0240      	lsls	r0, r0, #9
10009a30:	4681      	mov	r9, r0
10009a32:	9901      	ldr	r1, [sp, #4]
10009a34:	4449      	add	r1, r9
10009a36:	9101      	str	r1, [sp, #4]
10009a38:	0c19      	lsrs	r1, r3, #16
10009a3a:	9103      	str	r1, [sp, #12]
10009a3c:	4641      	mov	r1, r8
10009a3e:	0409      	lsls	r1, r1, #16
10009a40:	0c09      	lsrs	r1, r1, #16
10009a42:	041b      	lsls	r3, r3, #16
10009a44:	185b      	adds	r3, r3, r1
10009a46:	9304      	str	r3, [sp, #16]
10009a48:	0c2b      	lsrs	r3, r5, #16
10009a4a:	4698      	mov	r8, r3
10009a4c:	1c33      	adds	r3, r6, #0
10009a4e:	042d      	lsls	r5, r5, #16
10009a50:	0c29      	lsrs	r1, r5, #16
10009a52:	434b      	muls	r3, r1
10009a54:	4660      	mov	r0, ip
10009a56:	9300      	str	r3, [sp, #0]
10009a58:	4643      	mov	r3, r8
10009a5a:	4665      	mov	r5, ip
10009a5c:	4358      	muls	r0, r3
10009a5e:	435e      	muls	r6, r3
10009a60:	9b00      	ldr	r3, [sp, #0]
10009a62:	434d      	muls	r5, r1
10009a64:	0c1b      	lsrs	r3, r3, #16
10009a66:	4699      	mov	r9, r3
10009a68:	19ae      	adds	r6, r5, r6
10009a6a:	444e      	add	r6, r9
10009a6c:	4684      	mov	ip, r0
10009a6e:	42b5      	cmp	r5, r6
10009a70:	d903      	bls.n	10009a7a <__aeabi_dmul+0x26a>
10009a72:	2380      	movs	r3, #128	; 0x80
10009a74:	025b      	lsls	r3, r3, #9
10009a76:	4699      	mov	r9, r3
10009a78:	44cc      	add	ip, r9
10009a7a:	0c35      	lsrs	r5, r6, #16
10009a7c:	1c2b      	adds	r3, r5, #0
10009a7e:	9803      	ldr	r0, [sp, #12]
10009a80:	4463      	add	r3, ip
10009a82:	4684      	mov	ip, r0
10009a84:	9305      	str	r3, [sp, #20]
10009a86:	9b00      	ldr	r3, [sp, #0]
10009a88:	0436      	lsls	r6, r6, #16
10009a8a:	041b      	lsls	r3, r3, #16
10009a8c:	0c1b      	lsrs	r3, r3, #16
10009a8e:	18f3      	adds	r3, r6, r3
10009a90:	449c      	add	ip, r3
10009a92:	4660      	mov	r0, ip
10009a94:	9003      	str	r0, [sp, #12]
10009a96:	4658      	mov	r0, fp
10009a98:	0405      	lsls	r5, r0, #16
10009a9a:	0c06      	lsrs	r6, r0, #16
10009a9c:	0c28      	lsrs	r0, r5, #16
10009a9e:	4684      	mov	ip, r0
10009aa0:	4350      	muls	r0, r2
10009aa2:	1c35      	adds	r5, r6, #0
10009aa4:	4681      	mov	r9, r0
10009aa6:	4660      	mov	r0, ip
10009aa8:	4365      	muls	r5, r4
10009aaa:	4344      	muls	r4, r0
10009aac:	4648      	mov	r0, r9
10009aae:	0c00      	lsrs	r0, r0, #16
10009ab0:	4683      	mov	fp, r0
10009ab2:	4372      	muls	r2, r6
10009ab4:	1914      	adds	r4, r2, r4
10009ab6:	445c      	add	r4, fp
10009ab8:	42a2      	cmp	r2, r4
10009aba:	d903      	bls.n	10009ac4 <__aeabi_dmul+0x2b4>
10009abc:	2280      	movs	r2, #128	; 0x80
10009abe:	0252      	lsls	r2, r2, #9
10009ac0:	4693      	mov	fp, r2
10009ac2:	445d      	add	r5, fp
10009ac4:	0c22      	lsrs	r2, r4, #16
10009ac6:	18ad      	adds	r5, r5, r2
10009ac8:	464a      	mov	r2, r9
10009aca:	0412      	lsls	r2, r2, #16
10009acc:	0c12      	lsrs	r2, r2, #16
10009ace:	0424      	lsls	r4, r4, #16
10009ad0:	4640      	mov	r0, r8
10009ad2:	18a4      	adds	r4, r4, r2
10009ad4:	4662      	mov	r2, ip
10009ad6:	434a      	muls	r2, r1
10009ad8:	4371      	muls	r1, r6
10009ada:	4346      	muls	r6, r0
10009adc:	4660      	mov	r0, ip
10009ade:	9600      	str	r6, [sp, #0]
10009ae0:	4646      	mov	r6, r8
10009ae2:	4370      	muls	r0, r6
10009ae4:	4680      	mov	r8, r0
10009ae6:	0c10      	lsrs	r0, r2, #16
10009ae8:	4684      	mov	ip, r0
10009aea:	4488      	add	r8, r1
10009aec:	44e0      	add	r8, ip
10009aee:	4541      	cmp	r1, r8
10009af0:	d905      	bls.n	10009afe <__aeabi_dmul+0x2ee>
10009af2:	2180      	movs	r1, #128	; 0x80
10009af4:	0249      	lsls	r1, r1, #9
10009af6:	468c      	mov	ip, r1
10009af8:	9900      	ldr	r1, [sp, #0]
10009afa:	4461      	add	r1, ip
10009afc:	9100      	str	r1, [sp, #0]
10009afe:	9801      	ldr	r0, [sp, #4]
10009b00:	9903      	ldr	r1, [sp, #12]
10009b02:	4684      	mov	ip, r0
10009b04:	4461      	add	r1, ip
10009b06:	4299      	cmp	r1, r3
10009b08:	419b      	sbcs	r3, r3
10009b0a:	425b      	negs	r3, r3
10009b0c:	4699      	mov	r9, r3
10009b0e:	9805      	ldr	r0, [sp, #20]
10009b10:	4643      	mov	r3, r8
10009b12:	4684      	mov	ip, r0
10009b14:	0412      	lsls	r2, r2, #16
10009b16:	0c12      	lsrs	r2, r2, #16
10009b18:	041b      	lsls	r3, r3, #16
10009b1a:	189b      	adds	r3, r3, r2
10009b1c:	4463      	add	r3, ip
10009b1e:	469c      	mov	ip, r3
10009b20:	46ab      	mov	fp, r5
10009b22:	4283      	cmp	r3, r0
10009b24:	419b      	sbcs	r3, r3
10009b26:	4640      	mov	r0, r8
10009b28:	190a      	adds	r2, r1, r4
10009b2a:	44cc      	add	ip, r9
10009b2c:	42a2      	cmp	r2, r4
10009b2e:	4189      	sbcs	r1, r1
10009b30:	44e3      	add	fp, ip
10009b32:	45cc      	cmp	ip, r9
10009b34:	41b6      	sbcs	r6, r6
10009b36:	465c      	mov	r4, fp
10009b38:	0c00      	lsrs	r0, r0, #16
10009b3a:	4680      	mov	r8, r0
10009b3c:	4249      	negs	r1, r1
10009b3e:	4276      	negs	r6, r6
10009b40:	425b      	negs	r3, r3
10009b42:	1864      	adds	r4, r4, r1
10009b44:	4333      	orrs	r3, r6
10009b46:	4498      	add	r8, r3
10009b48:	428c      	cmp	r4, r1
10009b4a:	4189      	sbcs	r1, r1
10009b4c:	45ab      	cmp	fp, r5
10009b4e:	419b      	sbcs	r3, r3
10009b50:	4249      	negs	r1, r1
10009b52:	425b      	negs	r3, r3
10009b54:	4319      	orrs	r1, r3
10009b56:	1c0d      	adds	r5, r1, #0
10009b58:	9b00      	ldr	r3, [sp, #0]
10009b5a:	4445      	add	r5, r8
10009b5c:	18ee      	adds	r6, r5, r3
10009b5e:	0276      	lsls	r6, r6, #9
10009b60:	0de5      	lsrs	r5, r4, #23
10009b62:	432e      	orrs	r6, r5
10009b64:	46b3      	mov	fp, r6
10009b66:	9b04      	ldr	r3, [sp, #16]
10009b68:	0256      	lsls	r6, r2, #9
10009b6a:	431e      	orrs	r6, r3
10009b6c:	1e73      	subs	r3, r6, #1
10009b6e:	419e      	sbcs	r6, r3
10009b70:	465b      	mov	r3, fp
10009b72:	0dd2      	lsrs	r2, r2, #23
10009b74:	4332      	orrs	r2, r6
10009b76:	0266      	lsls	r6, r4, #9
10009b78:	4316      	orrs	r6, r2
10009b7a:	01db      	lsls	r3, r3, #7
10009b7c:	d50a      	bpl.n	10009b94 <__aeabi_dmul+0x384>
10009b7e:	2301      	movs	r3, #1
10009b80:	4033      	ands	r3, r6
10009b82:	0876      	lsrs	r6, r6, #1
10009b84:	431e      	orrs	r6, r3
10009b86:	465b      	mov	r3, fp
10009b88:	07db      	lsls	r3, r3, #31
10009b8a:	431e      	orrs	r6, r3
10009b8c:	465b      	mov	r3, fp
10009b8e:	085b      	lsrs	r3, r3, #1
10009b90:	469b      	mov	fp, r3
10009b92:	4657      	mov	r7, sl
10009b94:	4b63      	ldr	r3, [pc, #396]	; (10009d24 <__aeabi_dmul+0x514>)
10009b96:	18fb      	adds	r3, r7, r3
10009b98:	2b00      	cmp	r3, #0
10009b9a:	dd5a      	ble.n	10009c52 <__aeabi_dmul+0x442>
10009b9c:	0772      	lsls	r2, r6, #29
10009b9e:	d009      	beq.n	10009bb4 <__aeabi_dmul+0x3a4>
10009ba0:	220f      	movs	r2, #15
10009ba2:	4032      	ands	r2, r6
10009ba4:	2a04      	cmp	r2, #4
10009ba6:	d005      	beq.n	10009bb4 <__aeabi_dmul+0x3a4>
10009ba8:	1d32      	adds	r2, r6, #4
10009baa:	42b2      	cmp	r2, r6
10009bac:	41b6      	sbcs	r6, r6
10009bae:	4276      	negs	r6, r6
10009bb0:	44b3      	add	fp, r6
10009bb2:	1c16      	adds	r6, r2, #0
10009bb4:	465a      	mov	r2, fp
10009bb6:	01d2      	lsls	r2, r2, #7
10009bb8:	d506      	bpl.n	10009bc8 <__aeabi_dmul+0x3b8>
10009bba:	465a      	mov	r2, fp
10009bbc:	4b5a      	ldr	r3, [pc, #360]	; (10009d28 <__aeabi_dmul+0x518>)
10009bbe:	401a      	ands	r2, r3
10009bc0:	2380      	movs	r3, #128	; 0x80
10009bc2:	4693      	mov	fp, r2
10009bc4:	00db      	lsls	r3, r3, #3
10009bc6:	18fb      	adds	r3, r7, r3
10009bc8:	4a58      	ldr	r2, [pc, #352]	; (10009d2c <__aeabi_dmul+0x51c>)
10009bca:	4293      	cmp	r3, r2
10009bcc:	dd34      	ble.n	10009c38 <__aeabi_dmul+0x428>
10009bce:	2401      	movs	r4, #1
10009bd0:	9b02      	ldr	r3, [sp, #8]
10009bd2:	2500      	movs	r5, #0
10009bd4:	401c      	ands	r4, r3
10009bd6:	2600      	movs	r6, #0
10009bd8:	4b55      	ldr	r3, [pc, #340]	; (10009d30 <__aeabi_dmul+0x520>)
10009bda:	e67d      	b.n	100098d8 <__aeabi_dmul+0xc8>
10009bdc:	2080      	movs	r0, #128	; 0x80
10009bde:	465b      	mov	r3, fp
10009be0:	0300      	lsls	r0, r0, #12
10009be2:	4203      	tst	r3, r0
10009be4:	d008      	beq.n	10009bf8 <__aeabi_dmul+0x3e8>
10009be6:	4205      	tst	r5, r0
10009be8:	d106      	bne.n	10009bf8 <__aeabi_dmul+0x3e8>
10009bea:	4305      	orrs	r5, r0
10009bec:	032d      	lsls	r5, r5, #12
10009bee:	0b2d      	lsrs	r5, r5, #12
10009bf0:	464c      	mov	r4, r9
10009bf2:	1c16      	adds	r6, r2, #0
10009bf4:	4b4e      	ldr	r3, [pc, #312]	; (10009d30 <__aeabi_dmul+0x520>)
10009bf6:	e66f      	b.n	100098d8 <__aeabi_dmul+0xc8>
10009bf8:	465d      	mov	r5, fp
10009bfa:	4305      	orrs	r5, r0
10009bfc:	032d      	lsls	r5, r5, #12
10009bfe:	0b2d      	lsrs	r5, r5, #12
10009c00:	4b4b      	ldr	r3, [pc, #300]	; (10009d30 <__aeabi_dmul+0x520>)
10009c02:	e669      	b.n	100098d8 <__aeabi_dmul+0xc8>
10009c04:	4650      	mov	r0, sl
10009c06:	f7fd ff61 	bl	10007acc <__clzsi2>
10009c0a:	1c03      	adds	r3, r0, #0
10009c0c:	3320      	adds	r3, #32
10009c0e:	2b27      	cmp	r3, #39	; 0x27
10009c10:	dc00      	bgt.n	10009c14 <__aeabi_dmul+0x404>
10009c12:	e6a6      	b.n	10009962 <__aeabi_dmul+0x152>
10009c14:	4655      	mov	r5, sl
10009c16:	3808      	subs	r0, #8
10009c18:	4085      	lsls	r5, r0
10009c1a:	2200      	movs	r2, #0
10009c1c:	e6ac      	b.n	10009978 <__aeabi_dmul+0x168>
10009c1e:	1c28      	adds	r0, r5, #0
10009c20:	f7fd ff54 	bl	10007acc <__clzsi2>
10009c24:	1c02      	adds	r2, r0, #0
10009c26:	3220      	adds	r2, #32
10009c28:	2a27      	cmp	r2, #39	; 0x27
10009c2a:	dc00      	bgt.n	10009c2e <__aeabi_dmul+0x41e>
10009c2c:	e675      	b.n	1000991a <__aeabi_dmul+0x10a>
10009c2e:	3808      	subs	r0, #8
10009c30:	4085      	lsls	r5, r0
10009c32:	2600      	movs	r6, #0
10009c34:	46ab      	mov	fp, r5
10009c36:	e67d      	b.n	10009934 <__aeabi_dmul+0x124>
10009c38:	465a      	mov	r2, fp
10009c3a:	08f6      	lsrs	r6, r6, #3
10009c3c:	0752      	lsls	r2, r2, #29
10009c3e:	4316      	orrs	r6, r2
10009c40:	465a      	mov	r2, fp
10009c42:	2401      	movs	r4, #1
10009c44:	0255      	lsls	r5, r2, #9
10009c46:	9a02      	ldr	r2, [sp, #8]
10009c48:	055b      	lsls	r3, r3, #21
10009c4a:	0b2d      	lsrs	r5, r5, #12
10009c4c:	0d5b      	lsrs	r3, r3, #21
10009c4e:	4014      	ands	r4, r2
10009c50:	e642      	b.n	100098d8 <__aeabi_dmul+0xc8>
10009c52:	4d38      	ldr	r5, [pc, #224]	; (10009d34 <__aeabi_dmul+0x524>)
10009c54:	1bed      	subs	r5, r5, r7
10009c56:	2d38      	cmp	r5, #56	; 0x38
10009c58:	dd0a      	ble.n	10009c70 <__aeabi_dmul+0x460>
10009c5a:	2401      	movs	r4, #1
10009c5c:	9b02      	ldr	r3, [sp, #8]
10009c5e:	2500      	movs	r5, #0
10009c60:	401c      	ands	r4, r3
10009c62:	2600      	movs	r6, #0
10009c64:	2300      	movs	r3, #0
10009c66:	e637      	b.n	100098d8 <__aeabi_dmul+0xc8>
10009c68:	9b01      	ldr	r3, [sp, #4]
10009c6a:	4657      	mov	r7, sl
10009c6c:	9302      	str	r3, [sp, #8]
10009c6e:	e791      	b.n	10009b94 <__aeabi_dmul+0x384>
10009c70:	2d1f      	cmp	r5, #31
10009c72:	dc25      	bgt.n	10009cc0 <__aeabi_dmul+0x4b0>
10009c74:	4b30      	ldr	r3, [pc, #192]	; (10009d38 <__aeabi_dmul+0x528>)
10009c76:	1c32      	adds	r2, r6, #0
10009c78:	469c      	mov	ip, r3
10009c7a:	4467      	add	r7, ip
10009c7c:	40be      	lsls	r6, r7
10009c7e:	465b      	mov	r3, fp
10009c80:	40bb      	lsls	r3, r7
10009c82:	1c37      	adds	r7, r6, #0
10009c84:	40ea      	lsrs	r2, r5
10009c86:	1e7e      	subs	r6, r7, #1
10009c88:	41b7      	sbcs	r7, r6
10009c8a:	4313      	orrs	r3, r2
10009c8c:	433b      	orrs	r3, r7
10009c8e:	1c1e      	adds	r6, r3, #0
10009c90:	465b      	mov	r3, fp
10009c92:	40eb      	lsrs	r3, r5
10009c94:	1c1d      	adds	r5, r3, #0
10009c96:	0773      	lsls	r3, r6, #29
10009c98:	d009      	beq.n	10009cae <__aeabi_dmul+0x49e>
10009c9a:	230f      	movs	r3, #15
10009c9c:	4033      	ands	r3, r6
10009c9e:	2b04      	cmp	r3, #4
10009ca0:	d005      	beq.n	10009cae <__aeabi_dmul+0x49e>
10009ca2:	1d33      	adds	r3, r6, #4
10009ca4:	42b3      	cmp	r3, r6
10009ca6:	41b6      	sbcs	r6, r6
10009ca8:	4276      	negs	r6, r6
10009caa:	19ad      	adds	r5, r5, r6
10009cac:	1c1e      	adds	r6, r3, #0
10009cae:	022b      	lsls	r3, r5, #8
10009cb0:	d520      	bpl.n	10009cf4 <__aeabi_dmul+0x4e4>
10009cb2:	2401      	movs	r4, #1
10009cb4:	9b02      	ldr	r3, [sp, #8]
10009cb6:	2500      	movs	r5, #0
10009cb8:	401c      	ands	r4, r3
10009cba:	2600      	movs	r6, #0
10009cbc:	2301      	movs	r3, #1
10009cbe:	e60b      	b.n	100098d8 <__aeabi_dmul+0xc8>
10009cc0:	465a      	mov	r2, fp
10009cc2:	4b1e      	ldr	r3, [pc, #120]	; (10009d3c <__aeabi_dmul+0x52c>)
10009cc4:	1bdb      	subs	r3, r3, r7
10009cc6:	40da      	lsrs	r2, r3
10009cc8:	1c13      	adds	r3, r2, #0
10009cca:	2d20      	cmp	r5, #32
10009ccc:	d01c      	beq.n	10009d08 <__aeabi_dmul+0x4f8>
10009cce:	4a1c      	ldr	r2, [pc, #112]	; (10009d40 <__aeabi_dmul+0x530>)
10009cd0:	4694      	mov	ip, r2
10009cd2:	465a      	mov	r2, fp
10009cd4:	4467      	add	r7, ip
10009cd6:	40ba      	lsls	r2, r7
10009cd8:	1c17      	adds	r7, r2, #0
10009cda:	433e      	orrs	r6, r7
10009cdc:	1e72      	subs	r2, r6, #1
10009cde:	4196      	sbcs	r6, r2
10009ce0:	431e      	orrs	r6, r3
10009ce2:	2307      	movs	r3, #7
10009ce4:	2500      	movs	r5, #0
10009ce6:	4033      	ands	r3, r6
10009ce8:	d007      	beq.n	10009cfa <__aeabi_dmul+0x4ea>
10009cea:	230f      	movs	r3, #15
10009cec:	2500      	movs	r5, #0
10009cee:	4033      	ands	r3, r6
10009cf0:	2b04      	cmp	r3, #4
10009cf2:	d1d6      	bne.n	10009ca2 <__aeabi_dmul+0x492>
10009cf4:	076b      	lsls	r3, r5, #29
10009cf6:	026d      	lsls	r5, r5, #9
10009cf8:	0b2d      	lsrs	r5, r5, #12
10009cfa:	2401      	movs	r4, #1
10009cfc:	08f6      	lsrs	r6, r6, #3
10009cfe:	431e      	orrs	r6, r3
10009d00:	9b02      	ldr	r3, [sp, #8]
10009d02:	401c      	ands	r4, r3
10009d04:	2300      	movs	r3, #0
10009d06:	e5e7      	b.n	100098d8 <__aeabi_dmul+0xc8>
10009d08:	2700      	movs	r7, #0
10009d0a:	e7e6      	b.n	10009cda <__aeabi_dmul+0x4ca>
10009d0c:	2580      	movs	r5, #128	; 0x80
10009d0e:	465b      	mov	r3, fp
10009d10:	2401      	movs	r4, #1
10009d12:	032d      	lsls	r5, r5, #12
10009d14:	431d      	orrs	r5, r3
10009d16:	9b01      	ldr	r3, [sp, #4]
10009d18:	032d      	lsls	r5, r5, #12
10009d1a:	4023      	ands	r3, r4
10009d1c:	1c1c      	adds	r4, r3, #0
10009d1e:	0b2d      	lsrs	r5, r5, #12
10009d20:	4b03      	ldr	r3, [pc, #12]	; (10009d30 <__aeabi_dmul+0x520>)
10009d22:	e5d9      	b.n	100098d8 <__aeabi_dmul+0xc8>
10009d24:	000003ff 	.word	0x000003ff
10009d28:	feffffff 	.word	0xfeffffff
10009d2c:	000007fe 	.word	0x000007fe
10009d30:	000007ff 	.word	0x000007ff
10009d34:	fffffc02 	.word	0xfffffc02
10009d38:	0000041e 	.word	0x0000041e
10009d3c:	fffffbe2 	.word	0xfffffbe2
10009d40:	0000043e 	.word	0x0000043e

10009d44 <__aeabi_dsub>:
10009d44:	b5f0      	push	{r4, r5, r6, r7, lr}
10009d46:	464d      	mov	r5, r9
10009d48:	4644      	mov	r4, r8
10009d4a:	465f      	mov	r7, fp
10009d4c:	4656      	mov	r6, sl
10009d4e:	b4f0      	push	{r4, r5, r6, r7}
10009d50:	1c0e      	adds	r6, r1, #0
10009d52:	1c11      	adds	r1, r2, #0
10009d54:	0332      	lsls	r2, r6, #12
10009d56:	0a52      	lsrs	r2, r2, #9
10009d58:	0f47      	lsrs	r7, r0, #29
10009d5a:	4317      	orrs	r7, r2
10009d5c:	00c5      	lsls	r5, r0, #3
10009d5e:	031a      	lsls	r2, r3, #12
10009d60:	0058      	lsls	r0, r3, #1
10009d62:	0fdb      	lsrs	r3, r3, #31
10009d64:	4699      	mov	r9, r3
10009d66:	0a52      	lsrs	r2, r2, #9
10009d68:	0f4b      	lsrs	r3, r1, #29
10009d6a:	b083      	sub	sp, #12
10009d6c:	431a      	orrs	r2, r3
10009d6e:	00cb      	lsls	r3, r1, #3
10009d70:	9301      	str	r3, [sp, #4]
10009d72:	4bcf      	ldr	r3, [pc, #828]	; (1000a0b0 <__aeabi_dsub+0x36c>)
10009d74:	0074      	lsls	r4, r6, #1
10009d76:	0ff6      	lsrs	r6, r6, #31
10009d78:	0d64      	lsrs	r4, r4, #21
10009d7a:	46b0      	mov	r8, r6
10009d7c:	0d40      	lsrs	r0, r0, #21
10009d7e:	4298      	cmp	r0, r3
10009d80:	d100      	bne.n	10009d84 <__aeabi_dsub+0x40>
10009d82:	e0e8      	b.n	10009f56 <__aeabi_dsub+0x212>
10009d84:	2301      	movs	r3, #1
10009d86:	4649      	mov	r1, r9
10009d88:	4059      	eors	r1, r3
10009d8a:	1c0b      	adds	r3, r1, #0
10009d8c:	429e      	cmp	r6, r3
10009d8e:	d100      	bne.n	10009d92 <__aeabi_dsub+0x4e>
10009d90:	e0b1      	b.n	10009ef6 <__aeabi_dsub+0x1b2>
10009d92:	1a26      	subs	r6, r4, r0
10009d94:	2e00      	cmp	r6, #0
10009d96:	dc00      	bgt.n	10009d9a <__aeabi_dsub+0x56>
10009d98:	e11c      	b.n	10009fd4 <__aeabi_dsub+0x290>
10009d9a:	2800      	cmp	r0, #0
10009d9c:	d142      	bne.n	10009e24 <__aeabi_dsub+0xe0>
10009d9e:	1c13      	adds	r3, r2, #0
10009da0:	9901      	ldr	r1, [sp, #4]
10009da2:	430b      	orrs	r3, r1
10009da4:	d000      	beq.n	10009da8 <__aeabi_dsub+0x64>
10009da6:	e0e6      	b.n	10009f76 <__aeabi_dsub+0x232>
10009da8:	076b      	lsls	r3, r5, #29
10009daa:	d100      	bne.n	10009dae <__aeabi_dsub+0x6a>
10009dac:	e08e      	b.n	10009ecc <__aeabi_dsub+0x188>
10009dae:	230f      	movs	r3, #15
10009db0:	402b      	ands	r3, r5
10009db2:	2b04      	cmp	r3, #4
10009db4:	d100      	bne.n	10009db8 <__aeabi_dsub+0x74>
10009db6:	e089      	b.n	10009ecc <__aeabi_dsub+0x188>
10009db8:	1d2a      	adds	r2, r5, #4
10009dba:	42aa      	cmp	r2, r5
10009dbc:	41ad      	sbcs	r5, r5
10009dbe:	2380      	movs	r3, #128	; 0x80
10009dc0:	2601      	movs	r6, #1
10009dc2:	4641      	mov	r1, r8
10009dc4:	426d      	negs	r5, r5
10009dc6:	197f      	adds	r7, r7, r5
10009dc8:	041b      	lsls	r3, r3, #16
10009dca:	403b      	ands	r3, r7
10009dcc:	400e      	ands	r6, r1
10009dce:	1c15      	adds	r5, r2, #0
10009dd0:	2b00      	cmp	r3, #0
10009dd2:	d100      	bne.n	10009dd6 <__aeabi_dsub+0x92>
10009dd4:	e083      	b.n	10009ede <__aeabi_dsub+0x19a>
10009dd6:	4bb6      	ldr	r3, [pc, #728]	; (1000a0b0 <__aeabi_dsub+0x36c>)
10009dd8:	3401      	adds	r4, #1
10009dda:	429c      	cmp	r4, r3
10009ddc:	d100      	bne.n	10009de0 <__aeabi_dsub+0x9c>
10009dde:	e116      	b.n	1000a00e <__aeabi_dsub+0x2ca>
10009de0:	1c3a      	adds	r2, r7, #0
10009de2:	4bb4      	ldr	r3, [pc, #720]	; (1000a0b4 <__aeabi_dsub+0x370>)
10009de4:	08ed      	lsrs	r5, r5, #3
10009de6:	401a      	ands	r2, r3
10009de8:	0750      	lsls	r0, r2, #29
10009dea:	0564      	lsls	r4, r4, #21
10009dec:	0252      	lsls	r2, r2, #9
10009dee:	4305      	orrs	r5, r0
10009df0:	0b12      	lsrs	r2, r2, #12
10009df2:	0d64      	lsrs	r4, r4, #21
10009df4:	2100      	movs	r1, #0
10009df6:	0312      	lsls	r2, r2, #12
10009df8:	0d0b      	lsrs	r3, r1, #20
10009dfa:	051b      	lsls	r3, r3, #20
10009dfc:	0564      	lsls	r4, r4, #21
10009dfe:	0b12      	lsrs	r2, r2, #12
10009e00:	431a      	orrs	r2, r3
10009e02:	0863      	lsrs	r3, r4, #1
10009e04:	4cac      	ldr	r4, [pc, #688]	; (1000a0b8 <__aeabi_dsub+0x374>)
10009e06:	07f6      	lsls	r6, r6, #31
10009e08:	4014      	ands	r4, r2
10009e0a:	431c      	orrs	r4, r3
10009e0c:	0064      	lsls	r4, r4, #1
10009e0e:	0864      	lsrs	r4, r4, #1
10009e10:	4334      	orrs	r4, r6
10009e12:	1c28      	adds	r0, r5, #0
10009e14:	1c21      	adds	r1, r4, #0
10009e16:	b003      	add	sp, #12
10009e18:	bc3c      	pop	{r2, r3, r4, r5}
10009e1a:	4690      	mov	r8, r2
10009e1c:	4699      	mov	r9, r3
10009e1e:	46a2      	mov	sl, r4
10009e20:	46ab      	mov	fp, r5
10009e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009e24:	4ba2      	ldr	r3, [pc, #648]	; (1000a0b0 <__aeabi_dsub+0x36c>)
10009e26:	429c      	cmp	r4, r3
10009e28:	d0be      	beq.n	10009da8 <__aeabi_dsub+0x64>
10009e2a:	2380      	movs	r3, #128	; 0x80
10009e2c:	041b      	lsls	r3, r3, #16
10009e2e:	431a      	orrs	r2, r3
10009e30:	2e38      	cmp	r6, #56	; 0x38
10009e32:	dd00      	ble.n	10009e36 <__aeabi_dsub+0xf2>
10009e34:	e103      	b.n	1000a03e <__aeabi_dsub+0x2fa>
10009e36:	2e1f      	cmp	r6, #31
10009e38:	dd00      	ble.n	10009e3c <__aeabi_dsub+0xf8>
10009e3a:	e13f      	b.n	1000a0bc <__aeabi_dsub+0x378>
10009e3c:	2020      	movs	r0, #32
10009e3e:	1b83      	subs	r3, r0, r6
10009e40:	4699      	mov	r9, r3
10009e42:	1c13      	adds	r3, r2, #0
10009e44:	4649      	mov	r1, r9
10009e46:	408b      	lsls	r3, r1
10009e48:	469c      	mov	ip, r3
10009e4a:	9b01      	ldr	r3, [sp, #4]
10009e4c:	4660      	mov	r0, ip
10009e4e:	40f3      	lsrs	r3, r6
10009e50:	4303      	orrs	r3, r0
10009e52:	9801      	ldr	r0, [sp, #4]
10009e54:	40f2      	lsrs	r2, r6
10009e56:	4088      	lsls	r0, r1
10009e58:	1c01      	adds	r1, r0, #0
10009e5a:	1e48      	subs	r0, r1, #1
10009e5c:	4181      	sbcs	r1, r0
10009e5e:	430b      	orrs	r3, r1
10009e60:	1aeb      	subs	r3, r5, r3
10009e62:	429d      	cmp	r5, r3
10009e64:	4180      	sbcs	r0, r0
10009e66:	1c1d      	adds	r5, r3, #0
10009e68:	1aba      	subs	r2, r7, r2
10009e6a:	4240      	negs	r0, r0
10009e6c:	1a17      	subs	r7, r2, r0
10009e6e:	023b      	lsls	r3, r7, #8
10009e70:	d400      	bmi.n	10009e74 <__aeabi_dsub+0x130>
10009e72:	e0a8      	b.n	10009fc6 <__aeabi_dsub+0x282>
10009e74:	027a      	lsls	r2, r7, #9
10009e76:	0a56      	lsrs	r6, r2, #9
10009e78:	2e00      	cmp	r6, #0
10009e7a:	d100      	bne.n	10009e7e <__aeabi_dsub+0x13a>
10009e7c:	e0ca      	b.n	1000a014 <__aeabi_dsub+0x2d0>
10009e7e:	1c30      	adds	r0, r6, #0
10009e80:	f7fd fe24 	bl	10007acc <__clzsi2>
10009e84:	1c03      	adds	r3, r0, #0
10009e86:	3b08      	subs	r3, #8
10009e88:	2b1f      	cmp	r3, #31
10009e8a:	dd00      	ble.n	10009e8e <__aeabi_dsub+0x14a>
10009e8c:	e0cb      	b.n	1000a026 <__aeabi_dsub+0x2e2>
10009e8e:	2228      	movs	r2, #40	; 0x28
10009e90:	1c29      	adds	r1, r5, #0
10009e92:	1a12      	subs	r2, r2, r0
10009e94:	40d1      	lsrs	r1, r2
10009e96:	409e      	lsls	r6, r3
10009e98:	1c0a      	adds	r2, r1, #0
10009e9a:	409d      	lsls	r5, r3
10009e9c:	4332      	orrs	r2, r6
10009e9e:	429c      	cmp	r4, r3
10009ea0:	dd00      	ble.n	10009ea4 <__aeabi_dsub+0x160>
10009ea2:	e0c8      	b.n	1000a036 <__aeabi_dsub+0x2f2>
10009ea4:	1b1c      	subs	r4, r3, r4
10009ea6:	1c67      	adds	r7, r4, #1
10009ea8:	2f1f      	cmp	r7, #31
10009eaa:	dd00      	ble.n	10009eae <__aeabi_dsub+0x16a>
10009eac:	e0ed      	b.n	1000a08a <__aeabi_dsub+0x346>
10009eae:	231f      	movs	r3, #31
10009eb0:	1c29      	adds	r1, r5, #0
10009eb2:	1b1c      	subs	r4, r3, r4
10009eb4:	1c13      	adds	r3, r2, #0
10009eb6:	40a5      	lsls	r5, r4
10009eb8:	40a3      	lsls	r3, r4
10009eba:	40f9      	lsrs	r1, r7
10009ebc:	1e6c      	subs	r4, r5, #1
10009ebe:	41a5      	sbcs	r5, r4
10009ec0:	40fa      	lsrs	r2, r7
10009ec2:	4319      	orrs	r1, r3
10009ec4:	430d      	orrs	r5, r1
10009ec6:	1c17      	adds	r7, r2, #0
10009ec8:	2400      	movs	r4, #0
10009eca:	e76d      	b.n	10009da8 <__aeabi_dsub+0x64>
10009ecc:	2380      	movs	r3, #128	; 0x80
10009ece:	2601      	movs	r6, #1
10009ed0:	4642      	mov	r2, r8
10009ed2:	041b      	lsls	r3, r3, #16
10009ed4:	403b      	ands	r3, r7
10009ed6:	4016      	ands	r6, r2
10009ed8:	2b00      	cmp	r3, #0
10009eda:	d000      	beq.n	10009ede <__aeabi_dsub+0x19a>
10009edc:	e77b      	b.n	10009dd6 <__aeabi_dsub+0x92>
10009ede:	4b74      	ldr	r3, [pc, #464]	; (1000a0b0 <__aeabi_dsub+0x36c>)
10009ee0:	08ed      	lsrs	r5, r5, #3
10009ee2:	0778      	lsls	r0, r7, #29
10009ee4:	4305      	orrs	r5, r0
10009ee6:	08fa      	lsrs	r2, r7, #3
10009ee8:	429c      	cmp	r4, r3
10009eea:	d03b      	beq.n	10009f64 <__aeabi_dsub+0x220>
10009eec:	0312      	lsls	r2, r2, #12
10009eee:	0564      	lsls	r4, r4, #21
10009ef0:	0b12      	lsrs	r2, r2, #12
10009ef2:	0d64      	lsrs	r4, r4, #21
10009ef4:	e77e      	b.n	10009df4 <__aeabi_dsub+0xb0>
10009ef6:	1a23      	subs	r3, r4, r0
10009ef8:	469a      	mov	sl, r3
10009efa:	2b00      	cmp	r3, #0
10009efc:	dc00      	bgt.n	10009f00 <__aeabi_dsub+0x1bc>
10009efe:	e0a5      	b.n	1000a04c <__aeabi_dsub+0x308>
10009f00:	2800      	cmp	r0, #0
10009f02:	d044      	beq.n	10009f8e <__aeabi_dsub+0x24a>
10009f04:	486a      	ldr	r0, [pc, #424]	; (1000a0b0 <__aeabi_dsub+0x36c>)
10009f06:	4284      	cmp	r4, r0
10009f08:	d100      	bne.n	10009f0c <__aeabi_dsub+0x1c8>
10009f0a:	e74d      	b.n	10009da8 <__aeabi_dsub+0x64>
10009f0c:	2080      	movs	r0, #128	; 0x80
10009f0e:	0400      	lsls	r0, r0, #16
10009f10:	4302      	orrs	r2, r0
10009f12:	4653      	mov	r3, sl
10009f14:	2b38      	cmp	r3, #56	; 0x38
10009f16:	dc00      	bgt.n	10009f1a <__aeabi_dsub+0x1d6>
10009f18:	e11c      	b.n	1000a154 <__aeabi_dsub+0x410>
10009f1a:	9b01      	ldr	r3, [sp, #4]
10009f1c:	431a      	orrs	r2, r3
10009f1e:	1e51      	subs	r1, r2, #1
10009f20:	418a      	sbcs	r2, r1
10009f22:	b2d1      	uxtb	r1, r2
10009f24:	2200      	movs	r2, #0
10009f26:	1949      	adds	r1, r1, r5
10009f28:	42a9      	cmp	r1, r5
10009f2a:	4180      	sbcs	r0, r0
10009f2c:	1c0d      	adds	r5, r1, #0
10009f2e:	19d2      	adds	r2, r2, r7
10009f30:	4240      	negs	r0, r0
10009f32:	1817      	adds	r7, r2, r0
10009f34:	023b      	lsls	r3, r7, #8
10009f36:	d546      	bpl.n	10009fc6 <__aeabi_dsub+0x282>
10009f38:	4b5d      	ldr	r3, [pc, #372]	; (1000a0b0 <__aeabi_dsub+0x36c>)
10009f3a:	3401      	adds	r4, #1
10009f3c:	429c      	cmp	r4, r3
10009f3e:	d100      	bne.n	10009f42 <__aeabi_dsub+0x1fe>
10009f40:	e169      	b.n	1000a216 <__aeabi_dsub+0x4d2>
10009f42:	2001      	movs	r0, #1
10009f44:	4a5b      	ldr	r2, [pc, #364]	; (1000a0b4 <__aeabi_dsub+0x370>)
10009f46:	086b      	lsrs	r3, r5, #1
10009f48:	403a      	ands	r2, r7
10009f4a:	4028      	ands	r0, r5
10009f4c:	4318      	orrs	r0, r3
10009f4e:	07d5      	lsls	r5, r2, #31
10009f50:	4305      	orrs	r5, r0
10009f52:	0857      	lsrs	r7, r2, #1
10009f54:	e728      	b.n	10009da8 <__aeabi_dsub+0x64>
10009f56:	1c13      	adds	r3, r2, #0
10009f58:	9901      	ldr	r1, [sp, #4]
10009f5a:	430b      	orrs	r3, r1
10009f5c:	d100      	bne.n	10009f60 <__aeabi_dsub+0x21c>
10009f5e:	e711      	b.n	10009d84 <__aeabi_dsub+0x40>
10009f60:	464b      	mov	r3, r9
10009f62:	e713      	b.n	10009d8c <__aeabi_dsub+0x48>
10009f64:	1c2b      	adds	r3, r5, #0
10009f66:	4313      	orrs	r3, r2
10009f68:	d051      	beq.n	1000a00e <__aeabi_dsub+0x2ca>
10009f6a:	2380      	movs	r3, #128	; 0x80
10009f6c:	031b      	lsls	r3, r3, #12
10009f6e:	431a      	orrs	r2, r3
10009f70:	0312      	lsls	r2, r2, #12
10009f72:	0b12      	lsrs	r2, r2, #12
10009f74:	e73e      	b.n	10009df4 <__aeabi_dsub+0xb0>
10009f76:	3e01      	subs	r6, #1
10009f78:	2e00      	cmp	r6, #0
10009f7a:	d000      	beq.n	10009f7e <__aeabi_dsub+0x23a>
10009f7c:	e080      	b.n	1000a080 <__aeabi_dsub+0x33c>
10009f7e:	1a69      	subs	r1, r5, r1
10009f80:	428d      	cmp	r5, r1
10009f82:	419b      	sbcs	r3, r3
10009f84:	1aba      	subs	r2, r7, r2
10009f86:	425b      	negs	r3, r3
10009f88:	1ad7      	subs	r7, r2, r3
10009f8a:	1c0d      	adds	r5, r1, #0
10009f8c:	e76f      	b.n	10009e6e <__aeabi_dsub+0x12a>
10009f8e:	1c10      	adds	r0, r2, #0
10009f90:	9b01      	ldr	r3, [sp, #4]
10009f92:	4318      	orrs	r0, r3
10009f94:	d100      	bne.n	10009f98 <__aeabi_dsub+0x254>
10009f96:	e707      	b.n	10009da8 <__aeabi_dsub+0x64>
10009f98:	2301      	movs	r3, #1
10009f9a:	425b      	negs	r3, r3
10009f9c:	469c      	mov	ip, r3
10009f9e:	44e2      	add	sl, ip
10009fa0:	4653      	mov	r3, sl
10009fa2:	2b00      	cmp	r3, #0
10009fa4:	d000      	beq.n	10009fa8 <__aeabi_dsub+0x264>
10009fa6:	e102      	b.n	1000a1ae <__aeabi_dsub+0x46a>
10009fa8:	9b01      	ldr	r3, [sp, #4]
10009faa:	19d2      	adds	r2, r2, r7
10009fac:	1959      	adds	r1, r3, r5
10009fae:	42a9      	cmp	r1, r5
10009fb0:	419b      	sbcs	r3, r3
10009fb2:	425b      	negs	r3, r3
10009fb4:	18d7      	adds	r7, r2, r3
10009fb6:	1c0d      	adds	r5, r1, #0
10009fb8:	e7bc      	b.n	10009f34 <__aeabi_dsub+0x1f0>
10009fba:	4663      	mov	r3, ip
10009fbc:	4303      	orrs	r3, r0
10009fbe:	d100      	bne.n	10009fc2 <__aeabi_dsub+0x27e>
10009fc0:	e128      	b.n	1000a214 <__aeabi_dsub+0x4d0>
10009fc2:	1c07      	adds	r7, r0, #0
10009fc4:	4665      	mov	r5, ip
10009fc6:	076b      	lsls	r3, r5, #29
10009fc8:	d000      	beq.n	10009fcc <__aeabi_dsub+0x288>
10009fca:	e6f0      	b.n	10009dae <__aeabi_dsub+0x6a>
10009fcc:	2601      	movs	r6, #1
10009fce:	4643      	mov	r3, r8
10009fd0:	401e      	ands	r6, r3
10009fd2:	e784      	b.n	10009ede <__aeabi_dsub+0x19a>
10009fd4:	2e00      	cmp	r6, #0
10009fd6:	d000      	beq.n	10009fda <__aeabi_dsub+0x296>
10009fd8:	e081      	b.n	1000a0de <__aeabi_dsub+0x39a>
10009fda:	1c60      	adds	r0, r4, #1
10009fdc:	0540      	lsls	r0, r0, #21
10009fde:	0d40      	lsrs	r0, r0, #21
10009fe0:	2801      	cmp	r0, #1
10009fe2:	dc00      	bgt.n	10009fe6 <__aeabi_dsub+0x2a2>
10009fe4:	e107      	b.n	1000a1f6 <__aeabi_dsub+0x4b2>
10009fe6:	9901      	ldr	r1, [sp, #4]
10009fe8:	1a68      	subs	r0, r5, r1
10009fea:	4684      	mov	ip, r0
10009fec:	4565      	cmp	r5, ip
10009fee:	41b6      	sbcs	r6, r6
10009ff0:	1ab8      	subs	r0, r7, r2
10009ff2:	4276      	negs	r6, r6
10009ff4:	1b86      	subs	r6, r0, r6
10009ff6:	0230      	lsls	r0, r6, #8
10009ff8:	d400      	bmi.n	10009ffc <__aeabi_dsub+0x2b8>
10009ffa:	e0a1      	b.n	1000a140 <__aeabi_dsub+0x3fc>
10009ffc:	468c      	mov	ip, r1
10009ffe:	1b4d      	subs	r5, r1, r5
1000a000:	45ac      	cmp	ip, r5
1000a002:	4189      	sbcs	r1, r1
1000a004:	1bd2      	subs	r2, r2, r7
1000a006:	4249      	negs	r1, r1
1000a008:	1a56      	subs	r6, r2, r1
1000a00a:	4698      	mov	r8, r3
1000a00c:	e734      	b.n	10009e78 <__aeabi_dsub+0x134>
1000a00e:	2200      	movs	r2, #0
1000a010:	2500      	movs	r5, #0
1000a012:	e6ef      	b.n	10009df4 <__aeabi_dsub+0xb0>
1000a014:	1c28      	adds	r0, r5, #0
1000a016:	f7fd fd59 	bl	10007acc <__clzsi2>
1000a01a:	3020      	adds	r0, #32
1000a01c:	1c03      	adds	r3, r0, #0
1000a01e:	3b08      	subs	r3, #8
1000a020:	2b1f      	cmp	r3, #31
1000a022:	dc00      	bgt.n	1000a026 <__aeabi_dsub+0x2e2>
1000a024:	e733      	b.n	10009e8e <__aeabi_dsub+0x14a>
1000a026:	1c02      	adds	r2, r0, #0
1000a028:	3a28      	subs	r2, #40	; 0x28
1000a02a:	4095      	lsls	r5, r2
1000a02c:	1c2a      	adds	r2, r5, #0
1000a02e:	2500      	movs	r5, #0
1000a030:	429c      	cmp	r4, r3
1000a032:	dc00      	bgt.n	1000a036 <__aeabi_dsub+0x2f2>
1000a034:	e736      	b.n	10009ea4 <__aeabi_dsub+0x160>
1000a036:	4f1f      	ldr	r7, [pc, #124]	; (1000a0b4 <__aeabi_dsub+0x370>)
1000a038:	1ae4      	subs	r4, r4, r3
1000a03a:	4017      	ands	r7, r2
1000a03c:	e6b4      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a03e:	9b01      	ldr	r3, [sp, #4]
1000a040:	431a      	orrs	r2, r3
1000a042:	1e51      	subs	r1, r2, #1
1000a044:	418a      	sbcs	r2, r1
1000a046:	b2d3      	uxtb	r3, r2
1000a048:	2200      	movs	r2, #0
1000a04a:	e709      	b.n	10009e60 <__aeabi_dsub+0x11c>
1000a04c:	2b00      	cmp	r3, #0
1000a04e:	d000      	beq.n	1000a052 <__aeabi_dsub+0x30e>
1000a050:	e101      	b.n	1000a256 <__aeabi_dsub+0x512>
1000a052:	1c60      	adds	r0, r4, #1
1000a054:	0543      	lsls	r3, r0, #21
1000a056:	0d5b      	lsrs	r3, r3, #21
1000a058:	2b01      	cmp	r3, #1
1000a05a:	dc00      	bgt.n	1000a05e <__aeabi_dsub+0x31a>
1000a05c:	e0b0      	b.n	1000a1c0 <__aeabi_dsub+0x47c>
1000a05e:	4b14      	ldr	r3, [pc, #80]	; (1000a0b0 <__aeabi_dsub+0x36c>)
1000a060:	4298      	cmp	r0, r3
1000a062:	d100      	bne.n	1000a066 <__aeabi_dsub+0x322>
1000a064:	e11e      	b.n	1000a2a4 <__aeabi_dsub+0x560>
1000a066:	9b01      	ldr	r3, [sp, #4]
1000a068:	19d2      	adds	r2, r2, r7
1000a06a:	1959      	adds	r1, r3, r5
1000a06c:	42a9      	cmp	r1, r5
1000a06e:	419b      	sbcs	r3, r3
1000a070:	425b      	negs	r3, r3
1000a072:	18d2      	adds	r2, r2, r3
1000a074:	0849      	lsrs	r1, r1, #1
1000a076:	07d5      	lsls	r5, r2, #31
1000a078:	430d      	orrs	r5, r1
1000a07a:	0857      	lsrs	r7, r2, #1
1000a07c:	1c04      	adds	r4, r0, #0
1000a07e:	e693      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a080:	4b0b      	ldr	r3, [pc, #44]	; (1000a0b0 <__aeabi_dsub+0x36c>)
1000a082:	429c      	cmp	r4, r3
1000a084:	d000      	beq.n	1000a088 <__aeabi_dsub+0x344>
1000a086:	e6d3      	b.n	10009e30 <__aeabi_dsub+0xec>
1000a088:	e68e      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a08a:	1c21      	adds	r1, r4, #0
1000a08c:	1c13      	adds	r3, r2, #0
1000a08e:	391f      	subs	r1, #31
1000a090:	40cb      	lsrs	r3, r1
1000a092:	1c19      	adds	r1, r3, #0
1000a094:	2f20      	cmp	r7, #32
1000a096:	d100      	bne.n	1000a09a <__aeabi_dsub+0x356>
1000a098:	e08e      	b.n	1000a1b8 <__aeabi_dsub+0x474>
1000a09a:	233f      	movs	r3, #63	; 0x3f
1000a09c:	1b1c      	subs	r4, r3, r4
1000a09e:	40a2      	lsls	r2, r4
1000a0a0:	4315      	orrs	r5, r2
1000a0a2:	1e6a      	subs	r2, r5, #1
1000a0a4:	4195      	sbcs	r5, r2
1000a0a6:	2700      	movs	r7, #0
1000a0a8:	430d      	orrs	r5, r1
1000a0aa:	2400      	movs	r4, #0
1000a0ac:	e78b      	b.n	10009fc6 <__aeabi_dsub+0x282>
1000a0ae:	46c0      	nop			; (mov r8, r8)
1000a0b0:	000007ff 	.word	0x000007ff
1000a0b4:	ff7fffff 	.word	0xff7fffff
1000a0b8:	800fffff 	.word	0x800fffff
1000a0bc:	1c33      	adds	r3, r6, #0
1000a0be:	1c10      	adds	r0, r2, #0
1000a0c0:	3b20      	subs	r3, #32
1000a0c2:	40d8      	lsrs	r0, r3
1000a0c4:	2e20      	cmp	r6, #32
1000a0c6:	d079      	beq.n	1000a1bc <__aeabi_dsub+0x478>
1000a0c8:	2340      	movs	r3, #64	; 0x40
1000a0ca:	1b9b      	subs	r3, r3, r6
1000a0cc:	409a      	lsls	r2, r3
1000a0ce:	1c13      	adds	r3, r2, #0
1000a0d0:	9a01      	ldr	r2, [sp, #4]
1000a0d2:	4313      	orrs	r3, r2
1000a0d4:	1e59      	subs	r1, r3, #1
1000a0d6:	418b      	sbcs	r3, r1
1000a0d8:	2200      	movs	r2, #0
1000a0da:	4303      	orrs	r3, r0
1000a0dc:	e6c0      	b.n	10009e60 <__aeabi_dsub+0x11c>
1000a0de:	2c00      	cmp	r4, #0
1000a0e0:	d053      	beq.n	1000a18a <__aeabi_dsub+0x446>
1000a0e2:	4cc7      	ldr	r4, [pc, #796]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a0e4:	42a0      	cmp	r0, r4
1000a0e6:	d100      	bne.n	1000a0ea <__aeabi_dsub+0x3a6>
1000a0e8:	e0b0      	b.n	1000a24c <__aeabi_dsub+0x508>
1000a0ea:	2480      	movs	r4, #128	; 0x80
1000a0ec:	4271      	negs	r1, r6
1000a0ee:	4689      	mov	r9, r1
1000a0f0:	0424      	lsls	r4, r4, #16
1000a0f2:	4327      	orrs	r7, r4
1000a0f4:	4649      	mov	r1, r9
1000a0f6:	2938      	cmp	r1, #56	; 0x38
1000a0f8:	dd00      	ble.n	1000a0fc <__aeabi_dsub+0x3b8>
1000a0fa:	e0cd      	b.n	1000a298 <__aeabi_dsub+0x554>
1000a0fc:	291f      	cmp	r1, #31
1000a0fe:	dd00      	ble.n	1000a102 <__aeabi_dsub+0x3be>
1000a100:	e159      	b.n	1000a3b6 <__aeabi_dsub+0x672>
1000a102:	2420      	movs	r4, #32
1000a104:	1c3e      	adds	r6, r7, #0
1000a106:	1a61      	subs	r1, r4, r1
1000a108:	408e      	lsls	r6, r1
1000a10a:	468a      	mov	sl, r1
1000a10c:	46b0      	mov	r8, r6
1000a10e:	4649      	mov	r1, r9
1000a110:	1c2e      	adds	r6, r5, #0
1000a112:	40ce      	lsrs	r6, r1
1000a114:	4651      	mov	r1, sl
1000a116:	46b4      	mov	ip, r6
1000a118:	408d      	lsls	r5, r1
1000a11a:	4664      	mov	r4, ip
1000a11c:	4646      	mov	r6, r8
1000a11e:	4649      	mov	r1, r9
1000a120:	4326      	orrs	r6, r4
1000a122:	1e6c      	subs	r4, r5, #1
1000a124:	41a5      	sbcs	r5, r4
1000a126:	40cf      	lsrs	r7, r1
1000a128:	4335      	orrs	r5, r6
1000a12a:	9901      	ldr	r1, [sp, #4]
1000a12c:	1bd7      	subs	r7, r2, r7
1000a12e:	468c      	mov	ip, r1
1000a130:	1b4d      	subs	r5, r1, r5
1000a132:	45ac      	cmp	ip, r5
1000a134:	4192      	sbcs	r2, r2
1000a136:	4252      	negs	r2, r2
1000a138:	1abf      	subs	r7, r7, r2
1000a13a:	1c04      	adds	r4, r0, #0
1000a13c:	4698      	mov	r8, r3
1000a13e:	e696      	b.n	10009e6e <__aeabi_dsub+0x12a>
1000a140:	4663      	mov	r3, ip
1000a142:	4665      	mov	r5, ip
1000a144:	4333      	orrs	r3, r6
1000a146:	d000      	beq.n	1000a14a <__aeabi_dsub+0x406>
1000a148:	e696      	b.n	10009e78 <__aeabi_dsub+0x134>
1000a14a:	2600      	movs	r6, #0
1000a14c:	2700      	movs	r7, #0
1000a14e:	2400      	movs	r4, #0
1000a150:	2500      	movs	r5, #0
1000a152:	e6c4      	b.n	10009ede <__aeabi_dsub+0x19a>
1000a154:	2b1f      	cmp	r3, #31
1000a156:	dc61      	bgt.n	1000a21c <__aeabi_dsub+0x4d8>
1000a158:	2020      	movs	r0, #32
1000a15a:	1ac3      	subs	r3, r0, r3
1000a15c:	469b      	mov	fp, r3
1000a15e:	1c13      	adds	r3, r2, #0
1000a160:	4659      	mov	r1, fp
1000a162:	408b      	lsls	r3, r1
1000a164:	4651      	mov	r1, sl
1000a166:	4699      	mov	r9, r3
1000a168:	9b01      	ldr	r3, [sp, #4]
1000a16a:	40cb      	lsrs	r3, r1
1000a16c:	469c      	mov	ip, r3
1000a16e:	464b      	mov	r3, r9
1000a170:	4660      	mov	r0, ip
1000a172:	4303      	orrs	r3, r0
1000a174:	469c      	mov	ip, r3
1000a176:	465b      	mov	r3, fp
1000a178:	9901      	ldr	r1, [sp, #4]
1000a17a:	4099      	lsls	r1, r3
1000a17c:	4663      	mov	r3, ip
1000a17e:	1e48      	subs	r0, r1, #1
1000a180:	4181      	sbcs	r1, r0
1000a182:	4319      	orrs	r1, r3
1000a184:	4653      	mov	r3, sl
1000a186:	40da      	lsrs	r2, r3
1000a188:	e6cd      	b.n	10009f26 <__aeabi_dsub+0x1e2>
1000a18a:	1c3c      	adds	r4, r7, #0
1000a18c:	432c      	orrs	r4, r5
1000a18e:	d05d      	beq.n	1000a24c <__aeabi_dsub+0x508>
1000a190:	43f1      	mvns	r1, r6
1000a192:	4689      	mov	r9, r1
1000a194:	2900      	cmp	r1, #0
1000a196:	d155      	bne.n	1000a244 <__aeabi_dsub+0x500>
1000a198:	9901      	ldr	r1, [sp, #4]
1000a19a:	1bd2      	subs	r2, r2, r7
1000a19c:	468c      	mov	ip, r1
1000a19e:	1b4d      	subs	r5, r1, r5
1000a1a0:	45ac      	cmp	ip, r5
1000a1a2:	4189      	sbcs	r1, r1
1000a1a4:	4249      	negs	r1, r1
1000a1a6:	1a57      	subs	r7, r2, r1
1000a1a8:	1c04      	adds	r4, r0, #0
1000a1aa:	4698      	mov	r8, r3
1000a1ac:	e65f      	b.n	10009e6e <__aeabi_dsub+0x12a>
1000a1ae:	4894      	ldr	r0, [pc, #592]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a1b0:	4284      	cmp	r4, r0
1000a1b2:	d000      	beq.n	1000a1b6 <__aeabi_dsub+0x472>
1000a1b4:	e6ad      	b.n	10009f12 <__aeabi_dsub+0x1ce>
1000a1b6:	e5f7      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a1b8:	2200      	movs	r2, #0
1000a1ba:	e771      	b.n	1000a0a0 <__aeabi_dsub+0x35c>
1000a1bc:	2300      	movs	r3, #0
1000a1be:	e787      	b.n	1000a0d0 <__aeabi_dsub+0x38c>
1000a1c0:	1c3b      	adds	r3, r7, #0
1000a1c2:	432b      	orrs	r3, r5
1000a1c4:	2c00      	cmp	r4, #0
1000a1c6:	d000      	beq.n	1000a1ca <__aeabi_dsub+0x486>
1000a1c8:	e0da      	b.n	1000a380 <__aeabi_dsub+0x63c>
1000a1ca:	2b00      	cmp	r3, #0
1000a1cc:	d100      	bne.n	1000a1d0 <__aeabi_dsub+0x48c>
1000a1ce:	e113      	b.n	1000a3f8 <__aeabi_dsub+0x6b4>
1000a1d0:	1c13      	adds	r3, r2, #0
1000a1d2:	9901      	ldr	r1, [sp, #4]
1000a1d4:	430b      	orrs	r3, r1
1000a1d6:	d100      	bne.n	1000a1da <__aeabi_dsub+0x496>
1000a1d8:	e5e6      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a1da:	1949      	adds	r1, r1, r5
1000a1dc:	42a9      	cmp	r1, r5
1000a1de:	419b      	sbcs	r3, r3
1000a1e0:	19d2      	adds	r2, r2, r7
1000a1e2:	425b      	negs	r3, r3
1000a1e4:	18d7      	adds	r7, r2, r3
1000a1e6:	023b      	lsls	r3, r7, #8
1000a1e8:	d400      	bmi.n	1000a1ec <__aeabi_dsub+0x4a8>
1000a1ea:	e121      	b.n	1000a430 <__aeabi_dsub+0x6ec>
1000a1ec:	4b85      	ldr	r3, [pc, #532]	; (1000a404 <__aeabi_dsub+0x6c0>)
1000a1ee:	1c0d      	adds	r5, r1, #0
1000a1f0:	401f      	ands	r7, r3
1000a1f2:	1c04      	adds	r4, r0, #0
1000a1f4:	e5d8      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a1f6:	1c38      	adds	r0, r7, #0
1000a1f8:	4328      	orrs	r0, r5
1000a1fa:	2c00      	cmp	r4, #0
1000a1fc:	d140      	bne.n	1000a280 <__aeabi_dsub+0x53c>
1000a1fe:	2800      	cmp	r0, #0
1000a200:	d000      	beq.n	1000a204 <__aeabi_dsub+0x4c0>
1000a202:	e083      	b.n	1000a30c <__aeabi_dsub+0x5c8>
1000a204:	1c10      	adds	r0, r2, #0
1000a206:	9901      	ldr	r1, [sp, #4]
1000a208:	4308      	orrs	r0, r1
1000a20a:	d003      	beq.n	1000a214 <__aeabi_dsub+0x4d0>
1000a20c:	1c17      	adds	r7, r2, #0
1000a20e:	1c0d      	adds	r5, r1, #0
1000a210:	4698      	mov	r8, r3
1000a212:	e5c9      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a214:	2600      	movs	r6, #0
1000a216:	2700      	movs	r7, #0
1000a218:	2500      	movs	r5, #0
1000a21a:	e660      	b.n	10009ede <__aeabi_dsub+0x19a>
1000a21c:	4650      	mov	r0, sl
1000a21e:	1c13      	adds	r3, r2, #0
1000a220:	3820      	subs	r0, #32
1000a222:	40c3      	lsrs	r3, r0
1000a224:	1c18      	adds	r0, r3, #0
1000a226:	4653      	mov	r3, sl
1000a228:	2b20      	cmp	r3, #32
1000a22a:	d100      	bne.n	1000a22e <__aeabi_dsub+0x4ea>
1000a22c:	e0c1      	b.n	1000a3b2 <__aeabi_dsub+0x66e>
1000a22e:	2340      	movs	r3, #64	; 0x40
1000a230:	4651      	mov	r1, sl
1000a232:	1a5b      	subs	r3, r3, r1
1000a234:	409a      	lsls	r2, r3
1000a236:	9901      	ldr	r1, [sp, #4]
1000a238:	4311      	orrs	r1, r2
1000a23a:	1e4a      	subs	r2, r1, #1
1000a23c:	4191      	sbcs	r1, r2
1000a23e:	2200      	movs	r2, #0
1000a240:	4301      	orrs	r1, r0
1000a242:	e670      	b.n	10009f26 <__aeabi_dsub+0x1e2>
1000a244:	4c6e      	ldr	r4, [pc, #440]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a246:	42a0      	cmp	r0, r4
1000a248:	d000      	beq.n	1000a24c <__aeabi_dsub+0x508>
1000a24a:	e753      	b.n	1000a0f4 <__aeabi_dsub+0x3b0>
1000a24c:	1c17      	adds	r7, r2, #0
1000a24e:	9d01      	ldr	r5, [sp, #4]
1000a250:	1c04      	adds	r4, r0, #0
1000a252:	4698      	mov	r8, r3
1000a254:	e5a8      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a256:	2c00      	cmp	r4, #0
1000a258:	d128      	bne.n	1000a2ac <__aeabi_dsub+0x568>
1000a25a:	1c3c      	adds	r4, r7, #0
1000a25c:	432c      	orrs	r4, r5
1000a25e:	d100      	bne.n	1000a262 <__aeabi_dsub+0x51e>
1000a260:	e08a      	b.n	1000a378 <__aeabi_dsub+0x634>
1000a262:	43db      	mvns	r3, r3
1000a264:	469a      	mov	sl, r3
1000a266:	2b00      	cmp	r3, #0
1000a268:	d000      	beq.n	1000a26c <__aeabi_dsub+0x528>
1000a26a:	e082      	b.n	1000a372 <__aeabi_dsub+0x62e>
1000a26c:	9b01      	ldr	r3, [sp, #4]
1000a26e:	19d2      	adds	r2, r2, r7
1000a270:	469c      	mov	ip, r3
1000a272:	4465      	add	r5, ip
1000a274:	429d      	cmp	r5, r3
1000a276:	4189      	sbcs	r1, r1
1000a278:	4249      	negs	r1, r1
1000a27a:	1857      	adds	r7, r2, r1
1000a27c:	1c04      	adds	r4, r0, #0
1000a27e:	e659      	b.n	10009f34 <__aeabi_dsub+0x1f0>
1000a280:	2800      	cmp	r0, #0
1000a282:	d15b      	bne.n	1000a33c <__aeabi_dsub+0x5f8>
1000a284:	1c10      	adds	r0, r2, #0
1000a286:	9901      	ldr	r1, [sp, #4]
1000a288:	4308      	orrs	r0, r1
1000a28a:	d100      	bne.n	1000a28e <__aeabi_dsub+0x54a>
1000a28c:	e0a4      	b.n	1000a3d8 <__aeabi_dsub+0x694>
1000a28e:	1c17      	adds	r7, r2, #0
1000a290:	1c0d      	adds	r5, r1, #0
1000a292:	4698      	mov	r8, r3
1000a294:	4c5a      	ldr	r4, [pc, #360]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a296:	e587      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a298:	433d      	orrs	r5, r7
1000a29a:	1e6f      	subs	r7, r5, #1
1000a29c:	41bd      	sbcs	r5, r7
1000a29e:	2700      	movs	r7, #0
1000a2a0:	b2ed      	uxtb	r5, r5
1000a2a2:	e742      	b.n	1000a12a <__aeabi_dsub+0x3e6>
1000a2a4:	1c04      	adds	r4, r0, #0
1000a2a6:	2700      	movs	r7, #0
1000a2a8:	2500      	movs	r5, #0
1000a2aa:	e618      	b.n	10009ede <__aeabi_dsub+0x19a>
1000a2ac:	4c54      	ldr	r4, [pc, #336]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a2ae:	42a0      	cmp	r0, r4
1000a2b0:	d062      	beq.n	1000a378 <__aeabi_dsub+0x634>
1000a2b2:	4653      	mov	r3, sl
1000a2b4:	2480      	movs	r4, #128	; 0x80
1000a2b6:	425b      	negs	r3, r3
1000a2b8:	469a      	mov	sl, r3
1000a2ba:	0424      	lsls	r4, r4, #16
1000a2bc:	4327      	orrs	r7, r4
1000a2be:	4653      	mov	r3, sl
1000a2c0:	2b38      	cmp	r3, #56	; 0x38
1000a2c2:	dd00      	ble.n	1000a2c6 <__aeabi_dsub+0x582>
1000a2c4:	e08e      	b.n	1000a3e4 <__aeabi_dsub+0x6a0>
1000a2c6:	2b1f      	cmp	r3, #31
1000a2c8:	dd00      	ble.n	1000a2cc <__aeabi_dsub+0x588>
1000a2ca:	e09d      	b.n	1000a408 <__aeabi_dsub+0x6c4>
1000a2cc:	2420      	movs	r4, #32
1000a2ce:	1ae3      	subs	r3, r4, r3
1000a2d0:	469b      	mov	fp, r3
1000a2d2:	1c3b      	adds	r3, r7, #0
1000a2d4:	4659      	mov	r1, fp
1000a2d6:	408b      	lsls	r3, r1
1000a2d8:	4651      	mov	r1, sl
1000a2da:	4699      	mov	r9, r3
1000a2dc:	1c2b      	adds	r3, r5, #0
1000a2de:	40cb      	lsrs	r3, r1
1000a2e0:	469c      	mov	ip, r3
1000a2e2:	464b      	mov	r3, r9
1000a2e4:	4664      	mov	r4, ip
1000a2e6:	4323      	orrs	r3, r4
1000a2e8:	469c      	mov	ip, r3
1000a2ea:	465b      	mov	r3, fp
1000a2ec:	409d      	lsls	r5, r3
1000a2ee:	4663      	mov	r3, ip
1000a2f0:	1e6c      	subs	r4, r5, #1
1000a2f2:	41a5      	sbcs	r5, r4
1000a2f4:	40cf      	lsrs	r7, r1
1000a2f6:	431d      	orrs	r5, r3
1000a2f8:	9b01      	ldr	r3, [sp, #4]
1000a2fa:	18bf      	adds	r7, r7, r2
1000a2fc:	469c      	mov	ip, r3
1000a2fe:	4465      	add	r5, ip
1000a300:	429d      	cmp	r5, r3
1000a302:	4192      	sbcs	r2, r2
1000a304:	4252      	negs	r2, r2
1000a306:	18bf      	adds	r7, r7, r2
1000a308:	1c04      	adds	r4, r0, #0
1000a30a:	e613      	b.n	10009f34 <__aeabi_dsub+0x1f0>
1000a30c:	1c10      	adds	r0, r2, #0
1000a30e:	9901      	ldr	r1, [sp, #4]
1000a310:	4308      	orrs	r0, r1
1000a312:	d100      	bne.n	1000a316 <__aeabi_dsub+0x5d2>
1000a314:	e548      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a316:	1a68      	subs	r0, r5, r1
1000a318:	4684      	mov	ip, r0
1000a31a:	4285      	cmp	r5, r0
1000a31c:	4180      	sbcs	r0, r0
1000a31e:	1abe      	subs	r6, r7, r2
1000a320:	4240      	negs	r0, r0
1000a322:	1a30      	subs	r0, r6, r0
1000a324:	0206      	lsls	r6, r0, #8
1000a326:	d400      	bmi.n	1000a32a <__aeabi_dsub+0x5e6>
1000a328:	e647      	b.n	10009fba <__aeabi_dsub+0x276>
1000a32a:	468c      	mov	ip, r1
1000a32c:	1b4d      	subs	r5, r1, r5
1000a32e:	45ac      	cmp	ip, r5
1000a330:	4189      	sbcs	r1, r1
1000a332:	1bd2      	subs	r2, r2, r7
1000a334:	4249      	negs	r1, r1
1000a336:	1a57      	subs	r7, r2, r1
1000a338:	4698      	mov	r8, r3
1000a33a:	e535      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a33c:	1c10      	adds	r0, r2, #0
1000a33e:	9901      	ldr	r1, [sp, #4]
1000a340:	4308      	orrs	r0, r1
1000a342:	d034      	beq.n	1000a3ae <__aeabi_dsub+0x66a>
1000a344:	2480      	movs	r4, #128	; 0x80
1000a346:	0778      	lsls	r0, r7, #29
1000a348:	08ed      	lsrs	r5, r5, #3
1000a34a:	08ff      	lsrs	r7, r7, #3
1000a34c:	0324      	lsls	r4, r4, #12
1000a34e:	4328      	orrs	r0, r5
1000a350:	4227      	tst	r7, r4
1000a352:	d008      	beq.n	1000a366 <__aeabi_dsub+0x622>
1000a354:	08d6      	lsrs	r6, r2, #3
1000a356:	4226      	tst	r6, r4
1000a358:	d105      	bne.n	1000a366 <__aeabi_dsub+0x622>
1000a35a:	08c9      	lsrs	r1, r1, #3
1000a35c:	0752      	lsls	r2, r2, #29
1000a35e:	430a      	orrs	r2, r1
1000a360:	1c10      	adds	r0, r2, #0
1000a362:	1c37      	adds	r7, r6, #0
1000a364:	4698      	mov	r8, r3
1000a366:	00ff      	lsls	r7, r7, #3
1000a368:	0f42      	lsrs	r2, r0, #29
1000a36a:	4317      	orrs	r7, r2
1000a36c:	00c5      	lsls	r5, r0, #3
1000a36e:	4c24      	ldr	r4, [pc, #144]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a370:	e51a      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a372:	4c23      	ldr	r4, [pc, #140]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a374:	42a0      	cmp	r0, r4
1000a376:	d1a2      	bne.n	1000a2be <__aeabi_dsub+0x57a>
1000a378:	1c17      	adds	r7, r2, #0
1000a37a:	9d01      	ldr	r5, [sp, #4]
1000a37c:	1c04      	adds	r4, r0, #0
1000a37e:	e513      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a380:	2b00      	cmp	r3, #0
1000a382:	d035      	beq.n	1000a3f0 <__aeabi_dsub+0x6ac>
1000a384:	1c13      	adds	r3, r2, #0
1000a386:	9901      	ldr	r1, [sp, #4]
1000a388:	430b      	orrs	r3, r1
1000a38a:	d010      	beq.n	1000a3ae <__aeabi_dsub+0x66a>
1000a38c:	2480      	movs	r4, #128	; 0x80
1000a38e:	0778      	lsls	r0, r7, #29
1000a390:	08ed      	lsrs	r5, r5, #3
1000a392:	08ff      	lsrs	r7, r7, #3
1000a394:	0324      	lsls	r4, r4, #12
1000a396:	4328      	orrs	r0, r5
1000a398:	4227      	tst	r7, r4
1000a39a:	d0e4      	beq.n	1000a366 <__aeabi_dsub+0x622>
1000a39c:	08d3      	lsrs	r3, r2, #3
1000a39e:	4223      	tst	r3, r4
1000a3a0:	d1e1      	bne.n	1000a366 <__aeabi_dsub+0x622>
1000a3a2:	08c9      	lsrs	r1, r1, #3
1000a3a4:	0752      	lsls	r2, r2, #29
1000a3a6:	430a      	orrs	r2, r1
1000a3a8:	1c10      	adds	r0, r2, #0
1000a3aa:	1c1f      	adds	r7, r3, #0
1000a3ac:	e7db      	b.n	1000a366 <__aeabi_dsub+0x622>
1000a3ae:	4c14      	ldr	r4, [pc, #80]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a3b0:	e4fa      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a3b2:	2200      	movs	r2, #0
1000a3b4:	e73f      	b.n	1000a236 <__aeabi_dsub+0x4f2>
1000a3b6:	464c      	mov	r4, r9
1000a3b8:	1c3e      	adds	r6, r7, #0
1000a3ba:	3c20      	subs	r4, #32
1000a3bc:	40e6      	lsrs	r6, r4
1000a3be:	4649      	mov	r1, r9
1000a3c0:	1c34      	adds	r4, r6, #0
1000a3c2:	2920      	cmp	r1, #32
1000a3c4:	d032      	beq.n	1000a42c <__aeabi_dsub+0x6e8>
1000a3c6:	2640      	movs	r6, #64	; 0x40
1000a3c8:	1a76      	subs	r6, r6, r1
1000a3ca:	40b7      	lsls	r7, r6
1000a3cc:	433d      	orrs	r5, r7
1000a3ce:	1e6f      	subs	r7, r5, #1
1000a3d0:	41bd      	sbcs	r5, r7
1000a3d2:	2700      	movs	r7, #0
1000a3d4:	4325      	orrs	r5, r4
1000a3d6:	e6a8      	b.n	1000a12a <__aeabi_dsub+0x3e6>
1000a3d8:	2780      	movs	r7, #128	; 0x80
1000a3da:	2600      	movs	r6, #0
1000a3dc:	03ff      	lsls	r7, r7, #15
1000a3de:	4c08      	ldr	r4, [pc, #32]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a3e0:	2500      	movs	r5, #0
1000a3e2:	e57c      	b.n	10009ede <__aeabi_dsub+0x19a>
1000a3e4:	433d      	orrs	r5, r7
1000a3e6:	1e6f      	subs	r7, r5, #1
1000a3e8:	41bd      	sbcs	r5, r7
1000a3ea:	2700      	movs	r7, #0
1000a3ec:	b2ed      	uxtb	r5, r5
1000a3ee:	e783      	b.n	1000a2f8 <__aeabi_dsub+0x5b4>
1000a3f0:	1c17      	adds	r7, r2, #0
1000a3f2:	9d01      	ldr	r5, [sp, #4]
1000a3f4:	4c02      	ldr	r4, [pc, #8]	; (1000a400 <__aeabi_dsub+0x6bc>)
1000a3f6:	e4d7      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a3f8:	1c17      	adds	r7, r2, #0
1000a3fa:	9d01      	ldr	r5, [sp, #4]
1000a3fc:	e4d4      	b.n	10009da8 <__aeabi_dsub+0x64>
1000a3fe:	46c0      	nop			; (mov r8, r8)
1000a400:	000007ff 	.word	0x000007ff
1000a404:	ff7fffff 	.word	0xff7fffff
1000a408:	4654      	mov	r4, sl
1000a40a:	1c3b      	adds	r3, r7, #0
1000a40c:	3c20      	subs	r4, #32
1000a40e:	40e3      	lsrs	r3, r4
1000a410:	1c1c      	adds	r4, r3, #0
1000a412:	4653      	mov	r3, sl
1000a414:	2b20      	cmp	r3, #32
1000a416:	d00d      	beq.n	1000a434 <__aeabi_dsub+0x6f0>
1000a418:	2340      	movs	r3, #64	; 0x40
1000a41a:	4651      	mov	r1, sl
1000a41c:	1a5b      	subs	r3, r3, r1
1000a41e:	409f      	lsls	r7, r3
1000a420:	433d      	orrs	r5, r7
1000a422:	1e6f      	subs	r7, r5, #1
1000a424:	41bd      	sbcs	r5, r7
1000a426:	2700      	movs	r7, #0
1000a428:	4325      	orrs	r5, r4
1000a42a:	e765      	b.n	1000a2f8 <__aeabi_dsub+0x5b4>
1000a42c:	2700      	movs	r7, #0
1000a42e:	e7cd      	b.n	1000a3cc <__aeabi_dsub+0x688>
1000a430:	1c0d      	adds	r5, r1, #0
1000a432:	e5c8      	b.n	10009fc6 <__aeabi_dsub+0x282>
1000a434:	2700      	movs	r7, #0
1000a436:	e7f3      	b.n	1000a420 <__aeabi_dsub+0x6dc>

1000a438 <__aeabi_d2iz>:
1000a438:	030b      	lsls	r3, r1, #12
1000a43a:	b530      	push	{r4, r5, lr}
1000a43c:	4c13      	ldr	r4, [pc, #76]	; (1000a48c <__aeabi_d2iz+0x54>)
1000a43e:	0b1a      	lsrs	r2, r3, #12
1000a440:	004b      	lsls	r3, r1, #1
1000a442:	1c05      	adds	r5, r0, #0
1000a444:	0d5b      	lsrs	r3, r3, #21
1000a446:	0fc9      	lsrs	r1, r1, #31
1000a448:	2000      	movs	r0, #0
1000a44a:	42a3      	cmp	r3, r4
1000a44c:	dd10      	ble.n	1000a470 <__aeabi_d2iz+0x38>
1000a44e:	4810      	ldr	r0, [pc, #64]	; (1000a490 <__aeabi_d2iz+0x58>)
1000a450:	4283      	cmp	r3, r0
1000a452:	dc0e      	bgt.n	1000a472 <__aeabi_d2iz+0x3a>
1000a454:	2080      	movs	r0, #128	; 0x80
1000a456:	4c0f      	ldr	r4, [pc, #60]	; (1000a494 <__aeabi_d2iz+0x5c>)
1000a458:	0340      	lsls	r0, r0, #13
1000a45a:	4302      	orrs	r2, r0
1000a45c:	1ae4      	subs	r4, r4, r3
1000a45e:	2c1f      	cmp	r4, #31
1000a460:	dd0a      	ble.n	1000a478 <__aeabi_d2iz+0x40>
1000a462:	480d      	ldr	r0, [pc, #52]	; (1000a498 <__aeabi_d2iz+0x60>)
1000a464:	1ac3      	subs	r3, r0, r3
1000a466:	40da      	lsrs	r2, r3
1000a468:	1c13      	adds	r3, r2, #0
1000a46a:	4248      	negs	r0, r1
1000a46c:	4043      	eors	r3, r0
1000a46e:	1858      	adds	r0, r3, r1
1000a470:	bd30      	pop	{r4, r5, pc}
1000a472:	4b0a      	ldr	r3, [pc, #40]	; (1000a49c <__aeabi_d2iz+0x64>)
1000a474:	18c8      	adds	r0, r1, r3
1000a476:	e7fb      	b.n	1000a470 <__aeabi_d2iz+0x38>
1000a478:	1c28      	adds	r0, r5, #0
1000a47a:	40e0      	lsrs	r0, r4
1000a47c:	4c08      	ldr	r4, [pc, #32]	; (1000a4a0 <__aeabi_d2iz+0x68>)
1000a47e:	46a4      	mov	ip, r4
1000a480:	4463      	add	r3, ip
1000a482:	409a      	lsls	r2, r3
1000a484:	1c13      	adds	r3, r2, #0
1000a486:	4303      	orrs	r3, r0
1000a488:	e7ef      	b.n	1000a46a <__aeabi_d2iz+0x32>
1000a48a:	46c0      	nop			; (mov r8, r8)
1000a48c:	000003fe 	.word	0x000003fe
1000a490:	0000041d 	.word	0x0000041d
1000a494:	00000433 	.word	0x00000433
1000a498:	00000413 	.word	0x00000413
1000a49c:	7fffffff 	.word	0x7fffffff
1000a4a0:	fffffbed 	.word	0xfffffbed

1000a4a4 <__aeabi_i2d>:
1000a4a4:	b538      	push	{r3, r4, r5, lr}
1000a4a6:	1e04      	subs	r4, r0, #0
1000a4a8:	d016      	beq.n	1000a4d8 <__aeabi_i2d+0x34>
1000a4aa:	0fc5      	lsrs	r5, r0, #31
1000a4ac:	d000      	beq.n	1000a4b0 <__aeabi_i2d+0xc>
1000a4ae:	4244      	negs	r4, r0
1000a4b0:	1c20      	adds	r0, r4, #0
1000a4b2:	f7fd fb0b 	bl	10007acc <__clzsi2>
1000a4b6:	4b17      	ldr	r3, [pc, #92]	; (1000a514 <__aeabi_i2d+0x70>)
1000a4b8:	1a1b      	subs	r3, r3, r0
1000a4ba:	280a      	cmp	r0, #10
1000a4bc:	dc21      	bgt.n	1000a502 <__aeabi_i2d+0x5e>
1000a4be:	1c02      	adds	r2, r0, #0
1000a4c0:	1c21      	adds	r1, r4, #0
1000a4c2:	3215      	adds	r2, #21
1000a4c4:	4091      	lsls	r1, r2
1000a4c6:	1c0a      	adds	r2, r1, #0
1000a4c8:	210b      	movs	r1, #11
1000a4ca:	1a08      	subs	r0, r1, r0
1000a4cc:	40c4      	lsrs	r4, r0
1000a4ce:	055b      	lsls	r3, r3, #21
1000a4d0:	0324      	lsls	r4, r4, #12
1000a4d2:	0b24      	lsrs	r4, r4, #12
1000a4d4:	0d5b      	lsrs	r3, r3, #21
1000a4d6:	e003      	b.n	1000a4e0 <__aeabi_i2d+0x3c>
1000a4d8:	2500      	movs	r5, #0
1000a4da:	2300      	movs	r3, #0
1000a4dc:	2400      	movs	r4, #0
1000a4de:	2200      	movs	r2, #0
1000a4e0:	2100      	movs	r1, #0
1000a4e2:	1c10      	adds	r0, r2, #0
1000a4e4:	0324      	lsls	r4, r4, #12
1000a4e6:	0d0a      	lsrs	r2, r1, #20
1000a4e8:	0512      	lsls	r2, r2, #20
1000a4ea:	0b24      	lsrs	r4, r4, #12
1000a4ec:	4314      	orrs	r4, r2
1000a4ee:	4a0a      	ldr	r2, [pc, #40]	; (1000a518 <__aeabi_i2d+0x74>)
1000a4f0:	051b      	lsls	r3, r3, #20
1000a4f2:	4014      	ands	r4, r2
1000a4f4:	431c      	orrs	r4, r3
1000a4f6:	0064      	lsls	r4, r4, #1
1000a4f8:	07ed      	lsls	r5, r5, #31
1000a4fa:	0864      	lsrs	r4, r4, #1
1000a4fc:	432c      	orrs	r4, r5
1000a4fe:	1c21      	adds	r1, r4, #0
1000a500:	bd38      	pop	{r3, r4, r5, pc}
1000a502:	380b      	subs	r0, #11
1000a504:	4084      	lsls	r4, r0
1000a506:	055b      	lsls	r3, r3, #21
1000a508:	0324      	lsls	r4, r4, #12
1000a50a:	0b24      	lsrs	r4, r4, #12
1000a50c:	0d5b      	lsrs	r3, r3, #21
1000a50e:	2200      	movs	r2, #0
1000a510:	e7e6      	b.n	1000a4e0 <__aeabi_i2d+0x3c>
1000a512:	46c0      	nop			; (mov r8, r8)
1000a514:	0000041e 	.word	0x0000041e
1000a518:	800fffff 	.word	0x800fffff

1000a51c <__aeabi_ui2d>:
1000a51c:	b510      	push	{r4, lr}
1000a51e:	1e04      	subs	r4, r0, #0
1000a520:	d010      	beq.n	1000a544 <__aeabi_ui2d+0x28>
1000a522:	f7fd fad3 	bl	10007acc <__clzsi2>
1000a526:	4a14      	ldr	r2, [pc, #80]	; (1000a578 <__aeabi_ui2d+0x5c>)
1000a528:	1a12      	subs	r2, r2, r0
1000a52a:	280a      	cmp	r0, #10
1000a52c:	dc1a      	bgt.n	1000a564 <__aeabi_ui2d+0x48>
1000a52e:	230b      	movs	r3, #11
1000a530:	1c21      	adds	r1, r4, #0
1000a532:	1a1b      	subs	r3, r3, r0
1000a534:	40d9      	lsrs	r1, r3
1000a536:	3015      	adds	r0, #21
1000a538:	030b      	lsls	r3, r1, #12
1000a53a:	0552      	lsls	r2, r2, #21
1000a53c:	4084      	lsls	r4, r0
1000a53e:	0b1b      	lsrs	r3, r3, #12
1000a540:	0d52      	lsrs	r2, r2, #21
1000a542:	e001      	b.n	1000a548 <__aeabi_ui2d+0x2c>
1000a544:	2200      	movs	r2, #0
1000a546:	2300      	movs	r3, #0
1000a548:	2100      	movs	r1, #0
1000a54a:	031b      	lsls	r3, r3, #12
1000a54c:	1c20      	adds	r0, r4, #0
1000a54e:	0b1c      	lsrs	r4, r3, #12
1000a550:	0d0b      	lsrs	r3, r1, #20
1000a552:	051b      	lsls	r3, r3, #20
1000a554:	4323      	orrs	r3, r4
1000a556:	4c09      	ldr	r4, [pc, #36]	; (1000a57c <__aeabi_ui2d+0x60>)
1000a558:	0512      	lsls	r2, r2, #20
1000a55a:	4023      	ands	r3, r4
1000a55c:	4313      	orrs	r3, r2
1000a55e:	005b      	lsls	r3, r3, #1
1000a560:	0859      	lsrs	r1, r3, #1
1000a562:	bd10      	pop	{r4, pc}
1000a564:	1c03      	adds	r3, r0, #0
1000a566:	3b0b      	subs	r3, #11
1000a568:	409c      	lsls	r4, r3
1000a56a:	0552      	lsls	r2, r2, #21
1000a56c:	0323      	lsls	r3, r4, #12
1000a56e:	0b1b      	lsrs	r3, r3, #12
1000a570:	0d52      	lsrs	r2, r2, #21
1000a572:	2400      	movs	r4, #0
1000a574:	e7e8      	b.n	1000a548 <__aeabi_ui2d+0x2c>
1000a576:	46c0      	nop			; (mov r8, r8)
1000a578:	0000041e 	.word	0x0000041e
1000a57c:	800fffff 	.word	0x800fffff

1000a580 <__aeabi_f2d>:
1000a580:	0042      	lsls	r2, r0, #1
1000a582:	0e12      	lsrs	r2, r2, #24
1000a584:	1c51      	adds	r1, r2, #1
1000a586:	b538      	push	{r3, r4, r5, lr}
1000a588:	b2c9      	uxtb	r1, r1
1000a58a:	0243      	lsls	r3, r0, #9
1000a58c:	0a5d      	lsrs	r5, r3, #9
1000a58e:	0fc4      	lsrs	r4, r0, #31
1000a590:	2901      	cmp	r1, #1
1000a592:	dd15      	ble.n	1000a5c0 <__aeabi_f2d+0x40>
1000a594:	21e0      	movs	r1, #224	; 0xe0
1000a596:	0089      	lsls	r1, r1, #2
1000a598:	468c      	mov	ip, r1
1000a59a:	076d      	lsls	r5, r5, #29
1000a59c:	0b1b      	lsrs	r3, r3, #12
1000a59e:	4462      	add	r2, ip
1000a5a0:	2100      	movs	r1, #0
1000a5a2:	1c28      	adds	r0, r5, #0
1000a5a4:	0d0d      	lsrs	r5, r1, #20
1000a5a6:	052d      	lsls	r5, r5, #20
1000a5a8:	432b      	orrs	r3, r5
1000a5aa:	4d1c      	ldr	r5, [pc, #112]	; (1000a61c <__aeabi_f2d+0x9c>)
1000a5ac:	0552      	lsls	r2, r2, #21
1000a5ae:	402b      	ands	r3, r5
1000a5b0:	0852      	lsrs	r2, r2, #1
1000a5b2:	4313      	orrs	r3, r2
1000a5b4:	005b      	lsls	r3, r3, #1
1000a5b6:	07e4      	lsls	r4, r4, #31
1000a5b8:	085b      	lsrs	r3, r3, #1
1000a5ba:	4323      	orrs	r3, r4
1000a5bc:	1c19      	adds	r1, r3, #0
1000a5be:	bd38      	pop	{r3, r4, r5, pc}
1000a5c0:	2a00      	cmp	r2, #0
1000a5c2:	d115      	bne.n	1000a5f0 <__aeabi_f2d+0x70>
1000a5c4:	2d00      	cmp	r5, #0
1000a5c6:	d01f      	beq.n	1000a608 <__aeabi_f2d+0x88>
1000a5c8:	1c28      	adds	r0, r5, #0
1000a5ca:	f7fd fa7f 	bl	10007acc <__clzsi2>
1000a5ce:	280a      	cmp	r0, #10
1000a5d0:	dc1d      	bgt.n	1000a60e <__aeabi_f2d+0x8e>
1000a5d2:	230b      	movs	r3, #11
1000a5d4:	1c2a      	adds	r2, r5, #0
1000a5d6:	1a1b      	subs	r3, r3, r0
1000a5d8:	40da      	lsrs	r2, r3
1000a5da:	1c13      	adds	r3, r2, #0
1000a5dc:	1c02      	adds	r2, r0, #0
1000a5de:	3215      	adds	r2, #21
1000a5e0:	4095      	lsls	r5, r2
1000a5e2:	4a0f      	ldr	r2, [pc, #60]	; (1000a620 <__aeabi_f2d+0xa0>)
1000a5e4:	031b      	lsls	r3, r3, #12
1000a5e6:	1a12      	subs	r2, r2, r0
1000a5e8:	0552      	lsls	r2, r2, #21
1000a5ea:	0b1b      	lsrs	r3, r3, #12
1000a5ec:	0d52      	lsrs	r2, r2, #21
1000a5ee:	e7d7      	b.n	1000a5a0 <__aeabi_f2d+0x20>
1000a5f0:	2d00      	cmp	r5, #0
1000a5f2:	d006      	beq.n	1000a602 <__aeabi_f2d+0x82>
1000a5f4:	2280      	movs	r2, #128	; 0x80
1000a5f6:	0b1b      	lsrs	r3, r3, #12
1000a5f8:	0312      	lsls	r2, r2, #12
1000a5fa:	4313      	orrs	r3, r2
1000a5fc:	076d      	lsls	r5, r5, #29
1000a5fe:	4a09      	ldr	r2, [pc, #36]	; (1000a624 <__aeabi_f2d+0xa4>)
1000a600:	e7ce      	b.n	1000a5a0 <__aeabi_f2d+0x20>
1000a602:	4a08      	ldr	r2, [pc, #32]	; (1000a624 <__aeabi_f2d+0xa4>)
1000a604:	2300      	movs	r3, #0
1000a606:	e7cb      	b.n	1000a5a0 <__aeabi_f2d+0x20>
1000a608:	2200      	movs	r2, #0
1000a60a:	2300      	movs	r3, #0
1000a60c:	e7c8      	b.n	1000a5a0 <__aeabi_f2d+0x20>
1000a60e:	1c03      	adds	r3, r0, #0
1000a610:	3b0b      	subs	r3, #11
1000a612:	409d      	lsls	r5, r3
1000a614:	1c2b      	adds	r3, r5, #0
1000a616:	2500      	movs	r5, #0
1000a618:	e7e3      	b.n	1000a5e2 <__aeabi_f2d+0x62>
1000a61a:	46c0      	nop			; (mov r8, r8)
1000a61c:	800fffff 	.word	0x800fffff
1000a620:	00000389 	.word	0x00000389
1000a624:	000007ff 	.word	0x000007ff

1000a628 <__aeabi_d2f>:
1000a628:	b570      	push	{r4, r5, r6, lr}
1000a62a:	030b      	lsls	r3, r1, #12
1000a62c:	004d      	lsls	r5, r1, #1
1000a62e:	0f44      	lsrs	r4, r0, #29
1000a630:	0d6d      	lsrs	r5, r5, #21
1000a632:	0a5b      	lsrs	r3, r3, #9
1000a634:	4323      	orrs	r3, r4
1000a636:	1c6c      	adds	r4, r5, #1
1000a638:	0564      	lsls	r4, r4, #21
1000a63a:	0fc9      	lsrs	r1, r1, #31
1000a63c:	00c2      	lsls	r2, r0, #3
1000a63e:	0d64      	lsrs	r4, r4, #21
1000a640:	2c01      	cmp	r4, #1
1000a642:	dd2a      	ble.n	1000a69a <__aeabi_d2f+0x72>
1000a644:	4c3b      	ldr	r4, [pc, #236]	; (1000a734 <__aeabi_d2f+0x10c>)
1000a646:	192c      	adds	r4, r5, r4
1000a648:	2cfe      	cmp	r4, #254	; 0xfe
1000a64a:	dc1a      	bgt.n	1000a682 <__aeabi_d2f+0x5a>
1000a64c:	2c00      	cmp	r4, #0
1000a64e:	dd35      	ble.n	1000a6bc <__aeabi_d2f+0x94>
1000a650:	0180      	lsls	r0, r0, #6
1000a652:	1e45      	subs	r5, r0, #1
1000a654:	41a8      	sbcs	r0, r5
1000a656:	00db      	lsls	r3, r3, #3
1000a658:	4303      	orrs	r3, r0
1000a65a:	0f52      	lsrs	r2, r2, #29
1000a65c:	4313      	orrs	r3, r2
1000a65e:	075a      	lsls	r2, r3, #29
1000a660:	d004      	beq.n	1000a66c <__aeabi_d2f+0x44>
1000a662:	220f      	movs	r2, #15
1000a664:	401a      	ands	r2, r3
1000a666:	2a04      	cmp	r2, #4
1000a668:	d000      	beq.n	1000a66c <__aeabi_d2f+0x44>
1000a66a:	3304      	adds	r3, #4
1000a66c:	2280      	movs	r2, #128	; 0x80
1000a66e:	04d2      	lsls	r2, r2, #19
1000a670:	401a      	ands	r2, r3
1000a672:	d027      	beq.n	1000a6c4 <__aeabi_d2f+0x9c>
1000a674:	3401      	adds	r4, #1
1000a676:	2cff      	cmp	r4, #255	; 0xff
1000a678:	d003      	beq.n	1000a682 <__aeabi_d2f+0x5a>
1000a67a:	019b      	lsls	r3, r3, #6
1000a67c:	0a5b      	lsrs	r3, r3, #9
1000a67e:	b2e4      	uxtb	r4, r4
1000a680:	e001      	b.n	1000a686 <__aeabi_d2f+0x5e>
1000a682:	24ff      	movs	r4, #255	; 0xff
1000a684:	2300      	movs	r3, #0
1000a686:	025b      	lsls	r3, r3, #9
1000a688:	05e4      	lsls	r4, r4, #23
1000a68a:	0a5b      	lsrs	r3, r3, #9
1000a68c:	4323      	orrs	r3, r4
1000a68e:	005b      	lsls	r3, r3, #1
1000a690:	07c9      	lsls	r1, r1, #31
1000a692:	085b      	lsrs	r3, r3, #1
1000a694:	430b      	orrs	r3, r1
1000a696:	1c18      	adds	r0, r3, #0
1000a698:	bd70      	pop	{r4, r5, r6, pc}
1000a69a:	2d00      	cmp	r5, #0
1000a69c:	d106      	bne.n	1000a6ac <__aeabi_d2f+0x84>
1000a69e:	4313      	orrs	r3, r2
1000a6a0:	d10e      	bne.n	1000a6c0 <__aeabi_d2f+0x98>
1000a6a2:	2400      	movs	r4, #0
1000a6a4:	025b      	lsls	r3, r3, #9
1000a6a6:	0a5b      	lsrs	r3, r3, #9
1000a6a8:	b2e4      	uxtb	r4, r4
1000a6aa:	e7ec      	b.n	1000a686 <__aeabi_d2f+0x5e>
1000a6ac:	431a      	orrs	r2, r3
1000a6ae:	d0e8      	beq.n	1000a682 <__aeabi_d2f+0x5a>
1000a6b0:	2080      	movs	r0, #128	; 0x80
1000a6b2:	00db      	lsls	r3, r3, #3
1000a6b4:	0480      	lsls	r0, r0, #18
1000a6b6:	4303      	orrs	r3, r0
1000a6b8:	24ff      	movs	r4, #255	; 0xff
1000a6ba:	e7d0      	b.n	1000a65e <__aeabi_d2f+0x36>
1000a6bc:	3417      	adds	r4, #23
1000a6be:	da0c      	bge.n	1000a6da <__aeabi_d2f+0xb2>
1000a6c0:	2305      	movs	r3, #5
1000a6c2:	2400      	movs	r4, #0
1000a6c4:	08db      	lsrs	r3, r3, #3
1000a6c6:	2cff      	cmp	r4, #255	; 0xff
1000a6c8:	d1ec      	bne.n	1000a6a4 <__aeabi_d2f+0x7c>
1000a6ca:	2b00      	cmp	r3, #0
1000a6cc:	d02d      	beq.n	1000a72a <__aeabi_d2f+0x102>
1000a6ce:	2280      	movs	r2, #128	; 0x80
1000a6d0:	03d2      	lsls	r2, r2, #15
1000a6d2:	4313      	orrs	r3, r2
1000a6d4:	025b      	lsls	r3, r3, #9
1000a6d6:	0a5b      	lsrs	r3, r3, #9
1000a6d8:	e7d5      	b.n	1000a686 <__aeabi_d2f+0x5e>
1000a6da:	2480      	movs	r4, #128	; 0x80
1000a6dc:	4816      	ldr	r0, [pc, #88]	; (1000a738 <__aeabi_d2f+0x110>)
1000a6de:	0424      	lsls	r4, r4, #16
1000a6e0:	4323      	orrs	r3, r4
1000a6e2:	1b40      	subs	r0, r0, r5
1000a6e4:	281f      	cmp	r0, #31
1000a6e6:	dc0d      	bgt.n	1000a704 <__aeabi_d2f+0xdc>
1000a6e8:	4c14      	ldr	r4, [pc, #80]	; (1000a73c <__aeabi_d2f+0x114>)
1000a6ea:	46a4      	mov	ip, r4
1000a6ec:	4465      	add	r5, ip
1000a6ee:	40ab      	lsls	r3, r5
1000a6f0:	1c1c      	adds	r4, r3, #0
1000a6f2:	1c13      	adds	r3, r2, #0
1000a6f4:	40ab      	lsls	r3, r5
1000a6f6:	1e5d      	subs	r5, r3, #1
1000a6f8:	41ab      	sbcs	r3, r5
1000a6fa:	40c2      	lsrs	r2, r0
1000a6fc:	4323      	orrs	r3, r4
1000a6fe:	4313      	orrs	r3, r2
1000a700:	2400      	movs	r4, #0
1000a702:	e7ac      	b.n	1000a65e <__aeabi_d2f+0x36>
1000a704:	1c1e      	adds	r6, r3, #0
1000a706:	4c0e      	ldr	r4, [pc, #56]	; (1000a740 <__aeabi_d2f+0x118>)
1000a708:	1b64      	subs	r4, r4, r5
1000a70a:	40e6      	lsrs	r6, r4
1000a70c:	1c34      	adds	r4, r6, #0
1000a70e:	2820      	cmp	r0, #32
1000a710:	d00d      	beq.n	1000a72e <__aeabi_d2f+0x106>
1000a712:	480c      	ldr	r0, [pc, #48]	; (1000a744 <__aeabi_d2f+0x11c>)
1000a714:	4684      	mov	ip, r0
1000a716:	4465      	add	r5, ip
1000a718:	40ab      	lsls	r3, r5
1000a71a:	1c1d      	adds	r5, r3, #0
1000a71c:	432a      	orrs	r2, r5
1000a71e:	1e53      	subs	r3, r2, #1
1000a720:	419a      	sbcs	r2, r3
1000a722:	1c13      	adds	r3, r2, #0
1000a724:	4323      	orrs	r3, r4
1000a726:	2400      	movs	r4, #0
1000a728:	e799      	b.n	1000a65e <__aeabi_d2f+0x36>
1000a72a:	2300      	movs	r3, #0
1000a72c:	e7ab      	b.n	1000a686 <__aeabi_d2f+0x5e>
1000a72e:	2500      	movs	r5, #0
1000a730:	e7f4      	b.n	1000a71c <__aeabi_d2f+0xf4>
1000a732:	46c0      	nop			; (mov r8, r8)
1000a734:	fffffc80 	.word	0xfffffc80
1000a738:	0000039e 	.word	0x0000039e
1000a73c:	fffffc82 	.word	0xfffffc82
1000a740:	0000037e 	.word	0x0000037e
1000a744:	fffffca2 	.word	0xfffffca2

1000a748 <__aeabi_idiv0>:
1000a748:	4770      	bx	lr
1000a74a:	46c0      	nop			; (mov r8, r8)

1000a74c <__divdi3>:
1000a74c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a74e:	4644      	mov	r4, r8
1000a750:	465f      	mov	r7, fp
1000a752:	4656      	mov	r6, sl
1000a754:	464d      	mov	r5, r9
1000a756:	b4f0      	push	{r4, r5, r6, r7}
1000a758:	1c1c      	adds	r4, r3, #0
1000a75a:	b085      	sub	sp, #20
1000a75c:	2900      	cmp	r1, #0
1000a75e:	da00      	bge.n	1000a762 <__divdi3+0x16>
1000a760:	e0a9      	b.n	1000a8b6 <__divdi3+0x16a>
1000a762:	1c0f      	adds	r7, r1, #0
1000a764:	2100      	movs	r1, #0
1000a766:	1c06      	adds	r6, r0, #0
1000a768:	4688      	mov	r8, r1
1000a76a:	1c10      	adds	r0, r2, #0
1000a76c:	1c19      	adds	r1, r3, #0
1000a76e:	2c00      	cmp	r4, #0
1000a770:	da00      	bge.n	1000a774 <__divdi3+0x28>
1000a772:	e097      	b.n	1000a8a4 <__divdi3+0x158>
1000a774:	1c34      	adds	r4, r6, #0
1000a776:	1c3d      	adds	r5, r7, #0
1000a778:	4682      	mov	sl, r0
1000a77a:	4689      	mov	r9, r1
1000a77c:	42b9      	cmp	r1, r7
1000a77e:	d873      	bhi.n	1000a868 <__divdi3+0x11c>
1000a780:	d070      	beq.n	1000a864 <__divdi3+0x118>
1000a782:	4649      	mov	r1, r9
1000a784:	4650      	mov	r0, sl
1000a786:	f000 f985 	bl	1000aa94 <__clzdi2>
1000a78a:	4683      	mov	fp, r0
1000a78c:	1c39      	adds	r1, r7, #0
1000a78e:	1c30      	adds	r0, r6, #0
1000a790:	f000 f980 	bl	1000aa94 <__clzdi2>
1000a794:	465b      	mov	r3, fp
1000a796:	1a18      	subs	r0, r3, r0
1000a798:	1c03      	adds	r3, r0, #0
1000a79a:	4683      	mov	fp, r0
1000a79c:	3b20      	subs	r3, #32
1000a79e:	469c      	mov	ip, r3
1000a7a0:	d500      	bpl.n	1000a7a4 <__divdi3+0x58>
1000a7a2:	e09c      	b.n	1000a8de <__divdi3+0x192>
1000a7a4:	2300      	movs	r3, #0
1000a7a6:	2200      	movs	r2, #0
1000a7a8:	4651      	mov	r1, sl
1000a7aa:	9200      	str	r2, [sp, #0]
1000a7ac:	9301      	str	r3, [sp, #4]
1000a7ae:	4663      	mov	r3, ip
1000a7b0:	4099      	lsls	r1, r3
1000a7b2:	9101      	str	r1, [sp, #4]
1000a7b4:	4651      	mov	r1, sl
1000a7b6:	4081      	lsls	r1, r0
1000a7b8:	9b01      	ldr	r3, [sp, #4]
1000a7ba:	9100      	str	r1, [sp, #0]
1000a7bc:	42bb      	cmp	r3, r7
1000a7be:	d900      	bls.n	1000a7c2 <__divdi3+0x76>
1000a7c0:	e083      	b.n	1000a8ca <__divdi3+0x17e>
1000a7c2:	d100      	bne.n	1000a7c6 <__divdi3+0x7a>
1000a7c4:	e07e      	b.n	1000a8c4 <__divdi3+0x178>
1000a7c6:	9a00      	ldr	r2, [sp, #0]
1000a7c8:	9b01      	ldr	r3, [sp, #4]
1000a7ca:	1c34      	adds	r4, r6, #0
1000a7cc:	1c3d      	adds	r5, r7, #0
1000a7ce:	1aa4      	subs	r4, r4, r2
1000a7d0:	419d      	sbcs	r5, r3
1000a7d2:	4663      	mov	r3, ip
1000a7d4:	2b00      	cmp	r3, #0
1000a7d6:	da00      	bge.n	1000a7da <__divdi3+0x8e>
1000a7d8:	e09a      	b.n	1000a910 <__divdi3+0x1c4>
1000a7da:	2600      	movs	r6, #0
1000a7dc:	2700      	movs	r7, #0
1000a7de:	9602      	str	r6, [sp, #8]
1000a7e0:	9703      	str	r7, [sp, #12]
1000a7e2:	3601      	adds	r6, #1
1000a7e4:	409e      	lsls	r6, r3
1000a7e6:	9603      	str	r6, [sp, #12]
1000a7e8:	2601      	movs	r6, #1
1000a7ea:	4086      	lsls	r6, r0
1000a7ec:	9602      	str	r6, [sp, #8]
1000a7ee:	2800      	cmp	r0, #0
1000a7f0:	d100      	bne.n	1000a7f4 <__divdi3+0xa8>
1000a7f2:	e071      	b.n	1000a8d8 <__divdi3+0x18c>
1000a7f4:	9900      	ldr	r1, [sp, #0]
1000a7f6:	9a01      	ldr	r2, [sp, #4]
1000a7f8:	07d3      	lsls	r3, r2, #31
1000a7fa:	4699      	mov	r9, r3
1000a7fc:	464b      	mov	r3, r9
1000a7fe:	084e      	lsrs	r6, r1, #1
1000a800:	431e      	orrs	r6, r3
1000a802:	0857      	lsrs	r7, r2, #1
1000a804:	2300      	movs	r3, #0
1000a806:	2201      	movs	r2, #1
1000a808:	e00c      	b.n	1000a824 <__divdi3+0xd8>
1000a80a:	42af      	cmp	r7, r5
1000a80c:	d101      	bne.n	1000a812 <__divdi3+0xc6>
1000a80e:	42a6      	cmp	r6, r4
1000a810:	d80a      	bhi.n	1000a828 <__divdi3+0xdc>
1000a812:	1ba4      	subs	r4, r4, r6
1000a814:	41bd      	sbcs	r5, r7
1000a816:	1924      	adds	r4, r4, r4
1000a818:	416d      	adcs	r5, r5
1000a81a:	3801      	subs	r0, #1
1000a81c:	18a4      	adds	r4, r4, r2
1000a81e:	415d      	adcs	r5, r3
1000a820:	2800      	cmp	r0, #0
1000a822:	d006      	beq.n	1000a832 <__divdi3+0xe6>
1000a824:	42af      	cmp	r7, r5
1000a826:	d9f0      	bls.n	1000a80a <__divdi3+0xbe>
1000a828:	3801      	subs	r0, #1
1000a82a:	1924      	adds	r4, r4, r4
1000a82c:	416d      	adcs	r5, r5
1000a82e:	2800      	cmp	r0, #0
1000a830:	d1f8      	bne.n	1000a824 <__divdi3+0xd8>
1000a832:	2220      	movs	r2, #32
1000a834:	9e02      	ldr	r6, [sp, #8]
1000a836:	9f03      	ldr	r7, [sp, #12]
1000a838:	465b      	mov	r3, fp
1000a83a:	4252      	negs	r2, r2
1000a83c:	1936      	adds	r6, r6, r4
1000a83e:	416f      	adcs	r7, r5
1000a840:	1899      	adds	r1, r3, r2
1000a842:	d45a      	bmi.n	1000a8fa <__divdi3+0x1ae>
1000a844:	1c28      	adds	r0, r5, #0
1000a846:	40c8      	lsrs	r0, r1
1000a848:	1c2c      	adds	r4, r5, #0
1000a84a:	465b      	mov	r3, fp
1000a84c:	40dc      	lsrs	r4, r3
1000a84e:	2900      	cmp	r1, #0
1000a850:	db68      	blt.n	1000a924 <__divdi3+0x1d8>
1000a852:	1c04      	adds	r4, r0, #0
1000a854:	408c      	lsls	r4, r1
1000a856:	1c23      	adds	r3, r4, #0
1000a858:	4659      	mov	r1, fp
1000a85a:	4088      	lsls	r0, r1
1000a85c:	1c02      	adds	r2, r0, #0
1000a85e:	1ab6      	subs	r6, r6, r2
1000a860:	419f      	sbcs	r7, r3
1000a862:	e003      	b.n	1000a86c <__divdi3+0x120>
1000a864:	42b0      	cmp	r0, r6
1000a866:	d98c      	bls.n	1000a782 <__divdi3+0x36>
1000a868:	2600      	movs	r6, #0
1000a86a:	2700      	movs	r7, #0
1000a86c:	4641      	mov	r1, r8
1000a86e:	1e4b      	subs	r3, r1, #1
1000a870:	4199      	sbcs	r1, r3
1000a872:	2300      	movs	r3, #0
1000a874:	9100      	str	r1, [sp, #0]
1000a876:	9301      	str	r3, [sp, #4]
1000a878:	9a00      	ldr	r2, [sp, #0]
1000a87a:	9b01      	ldr	r3, [sp, #4]
1000a87c:	2500      	movs	r5, #0
1000a87e:	4254      	negs	r4, r2
1000a880:	419d      	sbcs	r5, r3
1000a882:	1c33      	adds	r3, r6, #0
1000a884:	4063      	eors	r3, r4
1000a886:	1c18      	adds	r0, r3, #0
1000a888:	1c3b      	adds	r3, r7, #0
1000a88a:	406b      	eors	r3, r5
1000a88c:	1c19      	adds	r1, r3, #0
1000a88e:	9b00      	ldr	r3, [sp, #0]
1000a890:	9c01      	ldr	r4, [sp, #4]
1000a892:	18c0      	adds	r0, r0, r3
1000a894:	4161      	adcs	r1, r4
1000a896:	b005      	add	sp, #20
1000a898:	bc3c      	pop	{r2, r3, r4, r5}
1000a89a:	4690      	mov	r8, r2
1000a89c:	4699      	mov	r9, r3
1000a89e:	46a2      	mov	sl, r4
1000a8a0:	46ab      	mov	fp, r5
1000a8a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a8a4:	4643      	mov	r3, r8
1000a8a6:	43db      	mvns	r3, r3
1000a8a8:	1c0c      	adds	r4, r1, #0
1000a8aa:	4698      	mov	r8, r3
1000a8ac:	1c13      	adds	r3, r2, #0
1000a8ae:	2100      	movs	r1, #0
1000a8b0:	4258      	negs	r0, r3
1000a8b2:	41a1      	sbcs	r1, r4
1000a8b4:	e75e      	b.n	1000a774 <__divdi3+0x28>
1000a8b6:	2700      	movs	r7, #0
1000a8b8:	4246      	negs	r6, r0
1000a8ba:	418f      	sbcs	r7, r1
1000a8bc:	2101      	movs	r1, #1
1000a8be:	4249      	negs	r1, r1
1000a8c0:	4688      	mov	r8, r1
1000a8c2:	e752      	b.n	1000a76a <__divdi3+0x1e>
1000a8c4:	42b1      	cmp	r1, r6
1000a8c6:	d800      	bhi.n	1000a8ca <__divdi3+0x17e>
1000a8c8:	e77d      	b.n	1000a7c6 <__divdi3+0x7a>
1000a8ca:	2600      	movs	r6, #0
1000a8cc:	2700      	movs	r7, #0
1000a8ce:	9602      	str	r6, [sp, #8]
1000a8d0:	9703      	str	r7, [sp, #12]
1000a8d2:	2800      	cmp	r0, #0
1000a8d4:	d000      	beq.n	1000a8d8 <__divdi3+0x18c>
1000a8d6:	e78d      	b.n	1000a7f4 <__divdi3+0xa8>
1000a8d8:	9e02      	ldr	r6, [sp, #8]
1000a8da:	9f03      	ldr	r7, [sp, #12]
1000a8dc:	e7c6      	b.n	1000a86c <__divdi3+0x120>
1000a8de:	2120      	movs	r1, #32
1000a8e0:	4653      	mov	r3, sl
1000a8e2:	1a09      	subs	r1, r1, r0
1000a8e4:	40cb      	lsrs	r3, r1
1000a8e6:	2200      	movs	r2, #0
1000a8e8:	1c19      	adds	r1, r3, #0
1000a8ea:	2300      	movs	r3, #0
1000a8ec:	9200      	str	r2, [sp, #0]
1000a8ee:	9301      	str	r3, [sp, #4]
1000a8f0:	464b      	mov	r3, r9
1000a8f2:	4083      	lsls	r3, r0
1000a8f4:	430b      	orrs	r3, r1
1000a8f6:	9301      	str	r3, [sp, #4]
1000a8f8:	e75c      	b.n	1000a7b4 <__divdi3+0x68>
1000a8fa:	465a      	mov	r2, fp
1000a8fc:	2320      	movs	r3, #32
1000a8fe:	1a9b      	subs	r3, r3, r2
1000a900:	1c2a      	adds	r2, r5, #0
1000a902:	409a      	lsls	r2, r3
1000a904:	1c20      	adds	r0, r4, #0
1000a906:	1c13      	adds	r3, r2, #0
1000a908:	465a      	mov	r2, fp
1000a90a:	40d0      	lsrs	r0, r2
1000a90c:	4318      	orrs	r0, r3
1000a90e:	e79b      	b.n	1000a848 <__divdi3+0xfc>
1000a910:	2620      	movs	r6, #32
1000a912:	2700      	movs	r7, #0
1000a914:	1a33      	subs	r3, r6, r0
1000a916:	2600      	movs	r6, #0
1000a918:	9602      	str	r6, [sp, #8]
1000a91a:	9703      	str	r7, [sp, #12]
1000a91c:	2701      	movs	r7, #1
1000a91e:	40df      	lsrs	r7, r3
1000a920:	9703      	str	r7, [sp, #12]
1000a922:	e761      	b.n	1000a7e8 <__divdi3+0x9c>
1000a924:	465b      	mov	r3, fp
1000a926:	2120      	movs	r1, #32
1000a928:	465d      	mov	r5, fp
1000a92a:	1ac9      	subs	r1, r1, r3
1000a92c:	1c03      	adds	r3, r0, #0
1000a92e:	40ac      	lsls	r4, r5
1000a930:	40cb      	lsrs	r3, r1
1000a932:	1c19      	adds	r1, r3, #0
1000a934:	1c23      	adds	r3, r4, #0
1000a936:	430b      	orrs	r3, r1
1000a938:	e78e      	b.n	1000a858 <__divdi3+0x10c>
1000a93a:	46c0      	nop			; (mov r8, r8)

1000a93c <__udivdi3>:
1000a93c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a93e:	4645      	mov	r5, r8
1000a940:	464e      	mov	r6, r9
1000a942:	4657      	mov	r7, sl
1000a944:	b4e0      	push	{r5, r6, r7}
1000a946:	1c04      	adds	r4, r0, #0
1000a948:	b082      	sub	sp, #8
1000a94a:	1c0d      	adds	r5, r1, #0
1000a94c:	4691      	mov	r9, r2
1000a94e:	4698      	mov	r8, r3
1000a950:	428b      	cmp	r3, r1
1000a952:	d862      	bhi.n	1000aa1a <__udivdi3+0xde>
1000a954:	d05f      	beq.n	1000aa16 <__udivdi3+0xda>
1000a956:	4641      	mov	r1, r8
1000a958:	4648      	mov	r0, r9
1000a95a:	f000 f89b 	bl	1000aa94 <__clzdi2>
1000a95e:	1c29      	adds	r1, r5, #0
1000a960:	1c06      	adds	r6, r0, #0
1000a962:	1c20      	adds	r0, r4, #0
1000a964:	f000 f896 	bl	1000aa94 <__clzdi2>
1000a968:	2320      	movs	r3, #32
1000a96a:	1a31      	subs	r1, r6, r0
1000a96c:	425b      	negs	r3, r3
1000a96e:	468a      	mov	sl, r1
1000a970:	18c8      	adds	r0, r1, r3
1000a972:	d465      	bmi.n	1000aa40 <__udivdi3+0x104>
1000a974:	464b      	mov	r3, r9
1000a976:	4083      	lsls	r3, r0
1000a978:	1c1f      	adds	r7, r3, #0
1000a97a:	464b      	mov	r3, r9
1000a97c:	408b      	lsls	r3, r1
1000a97e:	1c1e      	adds	r6, r3, #0
1000a980:	42af      	cmp	r7, r5
1000a982:	d858      	bhi.n	1000aa36 <__udivdi3+0xfa>
1000a984:	d055      	beq.n	1000aa32 <__udivdi3+0xf6>
1000a986:	1ba4      	subs	r4, r4, r6
1000a988:	41bd      	sbcs	r5, r7
1000a98a:	2800      	cmp	r0, #0
1000a98c:	da00      	bge.n	1000a990 <__udivdi3+0x54>
1000a98e:	e077      	b.n	1000aa80 <__udivdi3+0x144>
1000a990:	2200      	movs	r2, #0
1000a992:	2300      	movs	r3, #0
1000a994:	9200      	str	r2, [sp, #0]
1000a996:	9301      	str	r3, [sp, #4]
1000a998:	3201      	adds	r2, #1
1000a99a:	4082      	lsls	r2, r0
1000a99c:	9201      	str	r2, [sp, #4]
1000a99e:	2301      	movs	r3, #1
1000a9a0:	408b      	lsls	r3, r1
1000a9a2:	9300      	str	r3, [sp, #0]
1000a9a4:	2900      	cmp	r1, #0
1000a9a6:	d03c      	beq.n	1000aa22 <__udivdi3+0xe6>
1000a9a8:	07fb      	lsls	r3, r7, #31
1000a9aa:	4698      	mov	r8, r3
1000a9ac:	4640      	mov	r0, r8
1000a9ae:	0872      	lsrs	r2, r6, #1
1000a9b0:	087b      	lsrs	r3, r7, #1
1000a9b2:	4302      	orrs	r2, r0
1000a9b4:	2601      	movs	r6, #1
1000a9b6:	2700      	movs	r7, #0
1000a9b8:	e00c      	b.n	1000a9d4 <__udivdi3+0x98>
1000a9ba:	42ab      	cmp	r3, r5
1000a9bc:	d101      	bne.n	1000a9c2 <__udivdi3+0x86>
1000a9be:	42a2      	cmp	r2, r4
1000a9c0:	d80a      	bhi.n	1000a9d8 <__udivdi3+0x9c>
1000a9c2:	1aa4      	subs	r4, r4, r2
1000a9c4:	419d      	sbcs	r5, r3
1000a9c6:	1924      	adds	r4, r4, r4
1000a9c8:	416d      	adcs	r5, r5
1000a9ca:	3901      	subs	r1, #1
1000a9cc:	19a4      	adds	r4, r4, r6
1000a9ce:	417d      	adcs	r5, r7
1000a9d0:	2900      	cmp	r1, #0
1000a9d2:	d006      	beq.n	1000a9e2 <__udivdi3+0xa6>
1000a9d4:	42ab      	cmp	r3, r5
1000a9d6:	d9f0      	bls.n	1000a9ba <__udivdi3+0x7e>
1000a9d8:	3901      	subs	r1, #1
1000a9da:	1924      	adds	r4, r4, r4
1000a9dc:	416d      	adcs	r5, r5
1000a9de:	2900      	cmp	r1, #0
1000a9e0:	d1f8      	bne.n	1000a9d4 <__udivdi3+0x98>
1000a9e2:	2220      	movs	r2, #32
1000a9e4:	9800      	ldr	r0, [sp, #0]
1000a9e6:	9901      	ldr	r1, [sp, #4]
1000a9e8:	4653      	mov	r3, sl
1000a9ea:	4252      	negs	r2, r2
1000a9ec:	1900      	adds	r0, r0, r4
1000a9ee:	4169      	adcs	r1, r5
1000a9f0:	189e      	adds	r6, r3, r2
1000a9f2:	d43a      	bmi.n	1000aa6a <__udivdi3+0x12e>
1000a9f4:	1c2f      	adds	r7, r5, #0
1000a9f6:	40f7      	lsrs	r7, r6
1000a9f8:	4653      	mov	r3, sl
1000a9fa:	40dd      	lsrs	r5, r3
1000a9fc:	2e00      	cmp	r6, #0
1000a9fe:	db29      	blt.n	1000aa54 <__udivdi3+0x118>
1000aa00:	1c3c      	adds	r4, r7, #0
1000aa02:	40b4      	lsls	r4, r6
1000aa04:	1c23      	adds	r3, r4, #0
1000aa06:	4654      	mov	r4, sl
1000aa08:	40a7      	lsls	r7, r4
1000aa0a:	1c3a      	adds	r2, r7, #0
1000aa0c:	1a80      	subs	r0, r0, r2
1000aa0e:	4199      	sbcs	r1, r3
1000aa10:	9000      	str	r0, [sp, #0]
1000aa12:	9101      	str	r1, [sp, #4]
1000aa14:	e005      	b.n	1000aa22 <__udivdi3+0xe6>
1000aa16:	4282      	cmp	r2, r0
1000aa18:	d99d      	bls.n	1000a956 <__udivdi3+0x1a>
1000aa1a:	2300      	movs	r3, #0
1000aa1c:	2400      	movs	r4, #0
1000aa1e:	9300      	str	r3, [sp, #0]
1000aa20:	9401      	str	r4, [sp, #4]
1000aa22:	9800      	ldr	r0, [sp, #0]
1000aa24:	9901      	ldr	r1, [sp, #4]
1000aa26:	b002      	add	sp, #8
1000aa28:	bc1c      	pop	{r2, r3, r4}
1000aa2a:	4690      	mov	r8, r2
1000aa2c:	4699      	mov	r9, r3
1000aa2e:	46a2      	mov	sl, r4
1000aa30:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000aa32:	42a3      	cmp	r3, r4
1000aa34:	d9a7      	bls.n	1000a986 <__udivdi3+0x4a>
1000aa36:	2200      	movs	r2, #0
1000aa38:	2300      	movs	r3, #0
1000aa3a:	9200      	str	r2, [sp, #0]
1000aa3c:	9301      	str	r3, [sp, #4]
1000aa3e:	e7b1      	b.n	1000a9a4 <__udivdi3+0x68>
1000aa40:	2220      	movs	r2, #32
1000aa42:	464b      	mov	r3, r9
1000aa44:	1a52      	subs	r2, r2, r1
1000aa46:	40d3      	lsrs	r3, r2
1000aa48:	1c1a      	adds	r2, r3, #0
1000aa4a:	4643      	mov	r3, r8
1000aa4c:	408b      	lsls	r3, r1
1000aa4e:	1c1f      	adds	r7, r3, #0
1000aa50:	4317      	orrs	r7, r2
1000aa52:	e792      	b.n	1000a97a <__udivdi3+0x3e>
1000aa54:	4653      	mov	r3, sl
1000aa56:	2420      	movs	r4, #32
1000aa58:	4656      	mov	r6, sl
1000aa5a:	1ae4      	subs	r4, r4, r3
1000aa5c:	1c3b      	adds	r3, r7, #0
1000aa5e:	40b5      	lsls	r5, r6
1000aa60:	40e3      	lsrs	r3, r4
1000aa62:	1c1c      	adds	r4, r3, #0
1000aa64:	1c2b      	adds	r3, r5, #0
1000aa66:	4323      	orrs	r3, r4
1000aa68:	e7cd      	b.n	1000aa06 <__udivdi3+0xca>
1000aa6a:	4652      	mov	r2, sl
1000aa6c:	2320      	movs	r3, #32
1000aa6e:	1a9b      	subs	r3, r3, r2
1000aa70:	1c2a      	adds	r2, r5, #0
1000aa72:	409a      	lsls	r2, r3
1000aa74:	1c27      	adds	r7, r4, #0
1000aa76:	1c13      	adds	r3, r2, #0
1000aa78:	4652      	mov	r2, sl
1000aa7a:	40d7      	lsrs	r7, r2
1000aa7c:	431f      	orrs	r7, r3
1000aa7e:	e7bb      	b.n	1000a9f8 <__udivdi3+0xbc>
1000aa80:	2320      	movs	r3, #32
1000aa82:	2200      	movs	r2, #0
1000aa84:	1a58      	subs	r0, r3, r1
1000aa86:	2300      	movs	r3, #0
1000aa88:	9200      	str	r2, [sp, #0]
1000aa8a:	9301      	str	r3, [sp, #4]
1000aa8c:	3201      	adds	r2, #1
1000aa8e:	40c2      	lsrs	r2, r0
1000aa90:	9201      	str	r2, [sp, #4]
1000aa92:	e784      	b.n	1000a99e <__udivdi3+0x62>

1000aa94 <__clzdi2>:
1000aa94:	b510      	push	{r4, lr}
1000aa96:	2900      	cmp	r1, #0
1000aa98:	d103      	bne.n	1000aaa2 <__clzdi2+0xe>
1000aa9a:	f7fd f817 	bl	10007acc <__clzsi2>
1000aa9e:	3020      	adds	r0, #32
1000aaa0:	e002      	b.n	1000aaa8 <__clzdi2+0x14>
1000aaa2:	1c08      	adds	r0, r1, #0
1000aaa4:	f7fd f812 	bl	10007acc <__clzsi2>
1000aaa8:	bd10      	pop	{r4, pc}
1000aaaa:	46c0      	nop			; (mov r8, r8)

1000aaac <__libc_init_array>:
1000aaac:	4b0e      	ldr	r3, [pc, #56]	; (1000aae8 <__libc_init_array+0x3c>)
1000aaae:	b570      	push	{r4, r5, r6, lr}
1000aab0:	2500      	movs	r5, #0
1000aab2:	1c1e      	adds	r6, r3, #0
1000aab4:	4c0d      	ldr	r4, [pc, #52]	; (1000aaec <__libc_init_array+0x40>)
1000aab6:	1ae4      	subs	r4, r4, r3
1000aab8:	10a4      	asrs	r4, r4, #2
1000aaba:	42a5      	cmp	r5, r4
1000aabc:	d004      	beq.n	1000aac8 <__libc_init_array+0x1c>
1000aabe:	00ab      	lsls	r3, r5, #2
1000aac0:	58f3      	ldr	r3, [r6, r3]
1000aac2:	4798      	blx	r3
1000aac4:	3501      	adds	r5, #1
1000aac6:	e7f8      	b.n	1000aaba <__libc_init_array+0xe>
1000aac8:	f7f7 fe52 	bl	10002770 <_init>
1000aacc:	4b08      	ldr	r3, [pc, #32]	; (1000aaf0 <__libc_init_array+0x44>)
1000aace:	2500      	movs	r5, #0
1000aad0:	1c1e      	adds	r6, r3, #0
1000aad2:	4c08      	ldr	r4, [pc, #32]	; (1000aaf4 <__libc_init_array+0x48>)
1000aad4:	1ae4      	subs	r4, r4, r3
1000aad6:	10a4      	asrs	r4, r4, #2
1000aad8:	42a5      	cmp	r5, r4
1000aada:	d004      	beq.n	1000aae6 <__libc_init_array+0x3a>
1000aadc:	00ab      	lsls	r3, r5, #2
1000aade:	58f3      	ldr	r3, [r6, r3]
1000aae0:	4798      	blx	r3
1000aae2:	3501      	adds	r5, #1
1000aae4:	e7f8      	b.n	1000aad8 <__libc_init_array+0x2c>
1000aae6:	bd70      	pop	{r4, r5, r6, pc}
1000aae8:	20000864 	.word	0x20000864
1000aaec:	20000864 	.word	0x20000864
1000aaf0:	20000864 	.word	0x20000864
1000aaf4:	20000864 	.word	0x20000864

1000aaf8 <memcpy>:
1000aaf8:	2300      	movs	r3, #0
1000aafa:	b510      	push	{r4, lr}
1000aafc:	4293      	cmp	r3, r2
1000aafe:	d003      	beq.n	1000ab08 <memcpy+0x10>
1000ab00:	5ccc      	ldrb	r4, [r1, r3]
1000ab02:	54c4      	strb	r4, [r0, r3]
1000ab04:	3301      	adds	r3, #1
1000ab06:	e7f9      	b.n	1000aafc <memcpy+0x4>
1000ab08:	bd10      	pop	{r4, pc}
1000ab0a:	0000      	movs	r0, r0
1000ab0c:	100024ae 	.word	0x100024ae
1000ab10:	100024ae 	.word	0x100024ae
1000ab14:	100024b8 	.word	0x100024b8
1000ab18:	100024b8 	.word	0x100024b8
1000ab1c:	100024e6 	.word	0x100024e6
1000ab20:	100024e6 	.word	0x100024e6
1000ab24:	100024e6 	.word	0x100024e6
1000ab28:	100024e6 	.word	0x100024e6
1000ab2c:	100024c2 	.word	0x100024c2
1000ab30:	100024ce 	.word	0x100024ce
1000ab34:	100024da 	.word	0x100024da
1000ab38:	100024da 	.word	0x100024da

1000ab3c <PWM_servo_fl_compare_config>:
1000ab3c:	00000000 00000005                       ........

1000ab44 <PWM_servo_fl_gpio_out_config>:
1000ab44:	000000a4 00010000                       ........

1000ab4c <PWM_servo_fr_compare_config>:
1000ab4c:	00000000 00000005                       ........

1000ab54 <PWM_servo_fr_gpio_out_config>:
1000ab54:	000000a4 00010000                       ........

1000ab5c <PWM_servo_rl_compare_config>:
1000ab5c:	00000000 00000005                       ........

1000ab64 <PWM_servo_rl_gpio_out_config>:
1000ab64:	000000a4 00010000                       ........

1000ab6c <PWM_servo_rr_compare_config>:
1000ab6c:	00000000 00000005                       ........

1000ab74 <PWM_servo_rr_gpio_out_config>:
1000ab74:	000000a4 00010000                       ........

1000ab7c <RC_Connected>:
1000ab7c:	40010600 40040200 00000000 00000000     ...@...@........
1000ab8c:	00000004 0000013d 030c0002 01030301     ....=...........

1000ab9c <RC_AUX1>:
1000ab9c:	40010630 40040400 00000000 00000000     0..@...@........
1000abac:	00000002 0000003d 03060001 01060302     ....=...........

1000abbc <CAN_RX_ULTRASONIC>:
1000abbc:	03040002 00000001                       ........

1000abc4 <INTERRUPT_TIMER_10us>:
1000abc4:	03080001 00000001                       ........

1000abcc <INTERRUPT_TIMER_CONTROL>:
1000abcc:	03070002 00000001                       ........

1000abd4 <CAN_RX_INVERTER>:
1000abd4:	03030002 00000001                       ........

1000abdc <GLOBAL_SCU_XMC1_0_config>:
1000abdc:	01030303 00000101                       ........

1000abe4 <RC_no_data_LED>:
1000abe4:	40040400 00000080 00010000 00000000     ...@............

1000abf4 <CALC_TIME_INDICATOR>:
1000abf4:	40040300 00000080 00010000 00000001     ...@............

1000ac04 <MODE_001>:
1000ac04:	40040400 00000080 00010000 00000001     ...@............

1000ac14 <MODE_010>:
1000ac14:	40040400 00000080 00010000 00000002     ...@............

1000ac24 <MODE_100>:
1000ac24:	40040400 00000080 00010000 00000003     ...@............

1000ac34 <WATCHDOG_LED_BLUE>:
1000ac34:	40040400 00000080 00010000 00000004     ...@............

1000ac44 <LED_CAN_ERROR>:
1000ac44:	40040000 00000000 00000000 00000006     ...@............

1000ac54 <LED_COLLISION_AVOID>:
1000ac54:	40040000 00000080 00010000 00000008     ...@............
1000ac64:	00010000 03300000 00010000 00000000     ......0.........

1000ac74 <CAPTURE_RC_Steering_input>:
1000ac74:	40040400 0000000a                       ...@....

1000ac7c <CAPTURE_RC_Steering_input_pin_config>:
	...

1000ac84 <CAPTURE_RC_Steering_event0_config>:
1000ac84:	00000115                                ....

1000ac88 <CAPTURE_RC_Steering_event1_config>:
1000ac88:	00000215                                ....

1000ac8c <CAPTURE_RC_Steering_config>:
1000ac8c:	00011060 000000f0                       `.......

1000ac94 <CAPTURE_RC_Speed_input>:
1000ac94:	40040400 0000000b                       ...@....

1000ac9c <CAPTURE_RC_Speed_input_pin_config>:
	...

1000aca4 <CAPTURE_RC_Speed_event0_config>:
1000aca4:	00000115                                ....

1000aca8 <CAPTURE_RC_Speed_event1_config>:
1000aca8:	00000215                                ....

1000acac <CAPTURE_RC_Speed_config>:
1000acac:	00011060 000000f0                       `.......

1000acb4 <CAN_NODE_0_gpio_out>:
1000acb4:	40040400 00000009                       ...@....

1000acbc <CAN_NODE_0_gpio_out_config>:
1000acbc:	000000a4 00000001                       ........

1000acc4 <CAN_NODE_0_gpio_in>:
1000acc4:	40040400 00000008                       ...@....

1000accc <CAN_NODE_0_gpio_in_config>:
	...

1000acd4 <CAN_NODE_0_BitTimeConfig>:
1000acd4:	02dc6c00 0007a120 00011f40              .l.. ...@...

1000ace0 <CAN_NODE_0_sr>:
1000ace0:	00000000                                ....

1000ace4 <CAN_NODE_0_LMO_01_Config>:
1000ace4:	20000748 00000009 00000000              H.. ........

1000acf0 <CAN_NODE_0_LMO_02_Config>:
1000acf0:	20000768 0000000c 00000000              h.. ........

1000acfc <CAN_NODE_0_LMO_03_Config>:
1000acfc:	20000788 00000013 00000001              ... ........

1000ad08 <CAN_NODE_0_LMO_04_Config>:
1000ad08:	200007a8 00000011 00000001              ... ........

1000ad14 <CAN_NODE_0_LMO_05_Config>:
1000ad14:	200007c8 00000012 00000001              ... ........

1000ad20 <CAN_NODE_0_LMO_06_Config>:
1000ad20:	200007e8 00000008 00000001              ... ........

1000ad2c <CAN_NODE_0_LMO_07_Config>:
1000ad2c:	20000808 0001000b 00000001              ... ........

1000ad38 <CAN_NODE_0>:
1000ad38:	200006d4 50040300 1000acd4 1000ace4     ... ...P........
1000ad48:	1000acf0 1000acfc 1000ad08 1000ad14     ................
1000ad58:	1000ad20 1000ad2c 00000000 00000000      ...,...........
	...
1000adc4:	1000ace0 1000acb4 1000acbc 1000acc4     ................
1000add4:	1000accc 00070102 00000000 10005596     .............U..
1000ade4:	1000490e 10004cd6 100050a0 100054b0     .I...L...P...T..
1000adf4:	1000550e 01010101 00000000              .U..........

1000ae00 <atanlo>:
1000ae00:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
1000ae10:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

1000ae20 <atanhi>:
1000ae20:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
1000ae30:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?

1000ae40 <npio2_hw>:
1000ae40:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
1000ae50:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
1000ae60:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
1000ae70:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
1000ae80:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
1000ae90:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
1000aea0:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
1000aeb0:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

1000aec0 <two_over_pi>:
1000aec0:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
1000aed0:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
1000aee0:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
1000aef0:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
1000af00:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
1000af10:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
1000af20:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
1000af30:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
1000af40:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
1000af50:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
1000af60:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
1000af70:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
1000af80:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
1000af90:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
1000afa0:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
1000afb0:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
1000afc0:	0060e27b 00c08c6b                       {.`.k...

1000afc8 <init_jk>:
1000afc8:	00000002 00000003 00000004 00000006     ................

1000afd8 <PIo2>:
1000afd8:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
1000afe8:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
1000aff8:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
1000b008:	80000000 36e38222 00000000 3569f31d     ...."..6......i5
1000b018:	10008086 1000804e 1000806a 10008042     ....N...j...B...
1000b028:	1000806a 10007fae 1000806a 10008042     j.......j...B...
1000b038:	1000804e 1000804e 10007fae 10008042     N...N.......B...
1000b048:	100080ec 100080ec 100080ec 10008070     ............p...
1000b058:	1000804e 1000804e 10008136 10008040     N...N...6...@...
1000b068:	10008136 10007fae 10008136 10008040     6.......6...@...
1000b078:	1000804e 1000804e 10007fae 10008040     N...N.......@...
1000b088:	100080ec 100080ec 100080ec 1000811a     ................
1000b098:	1000844e 10008446 10008446 1000843e     N...F...F...>...
1000b0a8:	10008390 10008390 10008434 1000843e     ........4...>...
1000b0b8:	10008390 10008434 10008390 1000843e     ....4.......>...
1000b0c8:	10008392 10008392 10008392 100084d8     ................
1000b0d8:	10009168 10009056 1000913c 10009042     h...V...<...B...
1000b0e8:	1000913c 10009146 1000913c 10009042     <...F...<...B...
1000b0f8:	10009056 10009056 10009146 10009042     V...V...F...B...
1000b108:	1000904c 1000904c 1000904c 100093ae     L...L...L.......
1000b118:	100099fc 100099da 100099da 100099ce     ................
1000b128:	100098c2 100098c2 100099c2 100099ce     ................
1000b138:	100098c2 100099c2 100098c2 100099ce     ................
1000b148:	100098c6 100098c6 100098c6 10009bdc     ................

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veener>:
/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
    
    .align 1
    
	Insert_InterruptVeener HardFault
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <IRQ31_Veener+0x4>)
2000000e:	4700      	bx	r0
	...

2000002c <SVC_Veener>:
    .long 0
    .long 0
    .long 0
    .long 0
    .long 0
	Insert_InterruptVeener SVC
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <IRQ31_Veener+0x8>)
2000002e:	4700      	bx	r0
	...

20000038 <PendSV_Veener>:
    .long 0
    .long 0
	Insert_InterruptVeener PendSV	
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <IRQ31_Veener+0xc>)
2000003a:	4700      	bx	r0

2000003c <SysTick_Veener>:
	Insert_InterruptVeener SysTick
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <IRQ31_Veener+0x10>)
2000003e:	4700      	bx	r0

20000040 <IRQ0_Veener>:
	
	Insert_InterruptVeener IRQ0	
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <IRQ31_Veener+0x14>)
20000042:	4700      	bx	r0

20000044 <IRQ1_Veener>:
	Insert_InterruptVeener IRQ1	
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <IRQ31_Veener+0x18>)
20000046:	4700      	bx	r0

20000048 <IRQ2_Veener>:
	Insert_InterruptVeener IRQ2	
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <IRQ31_Veener+0x1c>)
2000004a:	4700      	bx	r0

2000004c <IRQ3_Veener>:
	Insert_InterruptVeener IRQ3	
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <IRQ31_Veener+0x20>)
2000004e:	4700      	bx	r0

20000050 <IRQ4_Veener>:
	Insert_InterruptVeener IRQ4	
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <IRQ31_Veener+0x24>)
20000052:	4700      	bx	r0

20000054 <IRQ5_Veener>:
	Insert_InterruptVeener IRQ5	
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <IRQ31_Veener+0x28>)
20000056:	4700      	bx	r0

20000058 <IRQ6_Veener>:
	Insert_InterruptVeener IRQ6	
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <IRQ31_Veener+0x2c>)
2000005a:	4700      	bx	r0

2000005c <IRQ7_Veener>:
	Insert_InterruptVeener IRQ7	
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <IRQ31_Veener+0x30>)
2000005e:	4700      	bx	r0

20000060 <IRQ8_Veener>:
	Insert_InterruptVeener IRQ8	
20000060:	4823      	ldr	r0, [pc, #140]	; (200000f0 <IRQ31_Veener+0x34>)
20000062:	4700      	bx	r0

20000064 <IRQ9_Veener>:
	Insert_InterruptVeener IRQ9	
20000064:	4823      	ldr	r0, [pc, #140]	; (200000f4 <IRQ31_Veener+0x38>)
20000066:	4700      	bx	r0

20000068 <IRQ10_Veener>:
	Insert_InterruptVeener IRQ10	
20000068:	4823      	ldr	r0, [pc, #140]	; (200000f8 <IRQ31_Veener+0x3c>)
2000006a:	4700      	bx	r0

2000006c <IRQ11_Veener>:
	Insert_InterruptVeener IRQ11	
2000006c:	4823      	ldr	r0, [pc, #140]	; (200000fc <IRQ31_Veener+0x40>)
2000006e:	4700      	bx	r0

20000070 <IRQ12_Veener>:
	Insert_InterruptVeener IRQ12	
20000070:	4823      	ldr	r0, [pc, #140]	; (20000100 <IRQ31_Veener+0x44>)
20000072:	4700      	bx	r0

20000074 <IRQ13_Veener>:
	Insert_InterruptVeener IRQ13	
20000074:	4823      	ldr	r0, [pc, #140]	; (20000104 <IRQ31_Veener+0x48>)
20000076:	4700      	bx	r0

20000078 <IRQ14_Veener>:
	Insert_InterruptVeener IRQ14	
20000078:	4823      	ldr	r0, [pc, #140]	; (20000108 <IRQ31_Veener+0x4c>)
2000007a:	4700      	bx	r0

2000007c <IRQ15_Veener>:
	Insert_InterruptVeener IRQ15	
2000007c:	4823      	ldr	r0, [pc, #140]	; (2000010c <IRQ31_Veener+0x50>)
2000007e:	4700      	bx	r0

20000080 <IRQ16_Veener>:
	Insert_InterruptVeener IRQ16	
20000080:	4823      	ldr	r0, [pc, #140]	; (20000110 <IRQ31_Veener+0x54>)
20000082:	4700      	bx	r0

20000084 <IRQ17_Veener>:
	Insert_InterruptVeener IRQ17	
20000084:	4823      	ldr	r0, [pc, #140]	; (20000114 <IRQ31_Veener+0x58>)
20000086:	4700      	bx	r0

20000088 <IRQ18_Veener>:
	Insert_InterruptVeener IRQ18	
20000088:	4823      	ldr	r0, [pc, #140]	; (20000118 <IRQ31_Veener+0x5c>)
2000008a:	4700      	bx	r0

2000008c <IRQ19_Veener>:
	Insert_InterruptVeener IRQ19	
2000008c:	4823      	ldr	r0, [pc, #140]	; (2000011c <IRQ31_Veener+0x60>)
2000008e:	4700      	bx	r0

20000090 <IRQ20_Veener>:
	Insert_InterruptVeener IRQ20
20000090:	4823      	ldr	r0, [pc, #140]	; (20000120 <IRQ31_Veener+0x64>)
20000092:	4700      	bx	r0

20000094 <IRQ21_Veener>:
	Insert_InterruptVeener IRQ21
20000094:	4823      	ldr	r0, [pc, #140]	; (20000124 <IRQ31_Veener+0x68>)
20000096:	4700      	bx	r0

20000098 <IRQ22_Veener>:
	Insert_InterruptVeener IRQ22	
20000098:	4823      	ldr	r0, [pc, #140]	; (20000128 <IRQ31_Veener+0x6c>)
2000009a:	4700      	bx	r0

2000009c <IRQ23_Veener>:
	Insert_InterruptVeener IRQ23	
2000009c:	4823      	ldr	r0, [pc, #140]	; (2000012c <IRQ31_Veener+0x70>)
2000009e:	4700      	bx	r0

200000a0 <IRQ24_Veener>:
	Insert_InterruptVeener IRQ24	
200000a0:	4823      	ldr	r0, [pc, #140]	; (20000130 <IRQ31_Veener+0x74>)
200000a2:	4700      	bx	r0

200000a4 <IRQ25_Veener>:
	Insert_InterruptVeener IRQ25	
200000a4:	4823      	ldr	r0, [pc, #140]	; (20000134 <IRQ31_Veener+0x78>)
200000a6:	4700      	bx	r0

200000a8 <IRQ26_Veener>:
	Insert_InterruptVeener IRQ26	
200000a8:	4823      	ldr	r0, [pc, #140]	; (20000138 <IRQ31_Veener+0x7c>)
200000aa:	4700      	bx	r0

200000ac <IRQ27_Veener>:
	Insert_InterruptVeener IRQ27	
200000ac:	4823      	ldr	r0, [pc, #140]	; (2000013c <IRQ31_Veener+0x80>)
200000ae:	4700      	bx	r0

200000b0 <IRQ28_Veener>:
	Insert_InterruptVeener IRQ28	
200000b0:	4823      	ldr	r0, [pc, #140]	; (20000140 <IRQ31_Veener+0x84>)
200000b2:	4700      	bx	r0

200000b4 <IRQ29_Veener>:
	Insert_InterruptVeener IRQ29	
200000b4:	4823      	ldr	r0, [pc, #140]	; (20000144 <IRQ31_Veener+0x88>)
200000b6:	4700      	bx	r0

200000b8 <IRQ30_Veener>:
	Insert_InterruptVeener IRQ30	
200000b8:	4823      	ldr	r0, [pc, #140]	; (20000148 <IRQ31_Veener+0x8c>)
200000ba:	4700      	bx	r0

200000bc <IRQ31_Veener>:
	Insert_InterruptVeener IRQ31	
200000bc:	4823      	ldr	r0, [pc, #140]	; (2000014c <IRQ31_Veener+0x90>)
200000be:	4700      	bx	r0
/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
    
    .align 1
    
	Insert_InterruptVeener HardFault
200000c0:	1000109d 	.word	0x1000109d
    .long 0
    .long 0
    .long 0
    .long 0
    .long 0
	Insert_InterruptVeener SVC
200000c4:	1000109d 	.word	0x1000109d
    .long 0
    .long 0
	Insert_InterruptVeener PendSV	
200000c8:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener SysTick
200000cc:	1000109d 	.word	0x1000109d
	
	Insert_InterruptVeener IRQ0	
200000d0:	10003285 	.word	0x10003285
	Insert_InterruptVeener IRQ1	
200000d4:	10003295 	.word	0x10003295
	Insert_InterruptVeener IRQ2	
200000d8:	100032a5 	.word	0x100032a5
	Insert_InterruptVeener IRQ3	
200000dc:	100043d9 	.word	0x100043d9
	Insert_InterruptVeener IRQ4	
200000e0:	10004655 	.word	0x10004655
	Insert_InterruptVeener IRQ5	
200000e4:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ6	
200000e8:	10005b3d 	.word	0x10005b3d
	Insert_InterruptVeener IRQ7	
200000ec:	10006239 	.word	0x10006239
	Insert_InterruptVeener IRQ8	
200000f0:	100057d1 	.word	0x100057d1
	Insert_InterruptVeener IRQ9	
200000f4:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ10	
200000f8:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ11	
200000fc:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ12	
20000100:	10005a51 	.word	0x10005a51
	Insert_InterruptVeener IRQ13	
20000104:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ14	
20000108:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ15	
2000010c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ16	
20000110:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ17	
20000114:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ18	
20000118:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ19	
2000011c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ20
20000120:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ21
20000124:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ22	
20000128:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ23	
2000012c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ24	
20000130:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ25	
20000134:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ26	
20000138:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ27	
2000013c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ28	
20000140:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ29	
20000144:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ30	
20000148:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ31	
2000014c:	1000109d 	.word	0x1000109d
