<stg><name>clarke_inverse<float></name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0 %Vbeta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vbeta

]]></Node>
<StgValue><ssdm name="Vbeta_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732

]]></Node>
<StgValue><ssdm name="Vbeta_temp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732

]]></Node>
<StgValue><ssdm name="Vbeta_temp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %Vbeta_temp = fmul i32 %Vbeta_read, i32 1.732

]]></Node>
<StgValue><ssdm name="Vbeta_temp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %Valpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Valpha

]]></Node>
<StgValue><ssdm name="Valpha_read"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %sub = fsub i32 %Vbeta_temp, i32 %Valpha_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5 %data_V = bitcast i32 %Valpha_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %xor_ln21 = xor i32 %data_V, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:7 %bitcast_ln21_1 = bitcast i32 %xor_ln21

]]></Node>
<StgValue><ssdm name="bitcast_ln21_1"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:10 %p_Result_s = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:11 %zext_ln368 = zext i31 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:12 %bitcast_ln354 = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln354"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:14 %trunc_ln23 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:15 %icmp_ln23 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:16 %icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17 %or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %tmp_37 = fcmp_ogt  i32 %bitcast_ln354, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %tmp_s = fcmp_ogt  i32 %Valpha_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %tmp_38 = fcmp_olt  i32 %Valpha_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %sub = fsub i32 %Vbeta_temp, i32 %Valpha_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %tmp_37 = fcmp_ogt  i32 %bitcast_ln354, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %tmp_s = fcmp_ogt  i32 %Valpha_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %tmp_38 = fcmp_olt  i32 %Valpha_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %sub = fsub i32 %Vbeta_temp, i32 %Valpha_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %and_ln12 = and i1 %or_ln23, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:22 %zext_ln12 = zext i1 %and_ln12

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %and_ln12_8 = and i1 %or_ln23, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln12_8"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:25 %zext_ln12_8 = zext i1 %and_ln12_8

]]></Node>
<StgValue><ssdm name="zext_ln12_8"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:26 %sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_8

]]></Node>
<StgValue><ssdm name="sub_ln12"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="2">
<![CDATA[
_ifconv:27 %sext_ln24 = sext i2 %sub_ln12

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="2" op_2_bw="15">
<![CDATA[
_ifconv:28 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:29 %sub_ln24 = sub i17 %shl_ln, i17 %sext_ln24

]]></Node>
<StgValue><ssdm name="sub_ln24"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:30 %sext_ln24_1 = sext i17 %sub_ln24

]]></Node>
<StgValue><ssdm name="sext_ln24_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:31 %conv = sitofp i32 %sext_ln24_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %sub = fsub i32 %Vbeta_temp, i32 %Valpha_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %sub3 = fsub i32 %bitcast_ln21_1, i32 %Vbeta_temp

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:31 %conv = sitofp i32 %sext_ln24_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4 %dc = fmul i32 %sub, i32 0.5

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %dc_11 = fmul i32 %sub3, i32 0.5

]]></Node>
<StgValue><ssdm name="dc_11"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:31 %conv = sitofp i32 %sext_ln24_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="61" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4 %dc = fmul i32 %sub, i32 0.5

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %dc_11 = fmul i32 %sub3, i32 0.5

]]></Node>
<StgValue><ssdm name="dc_11"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %and_ln23 = and i1 %or_ln23, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:31 %conv = sitofp i32 %sext_ln24_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32 %select_ln23 = select i1 %and_ln23, i32 %conv, i32 %Valpha_read

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4 %dc = fmul i32 %sub, i32 0.5

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %dc_11 = fmul i32 %sub3, i32 0.5

]]></Node>
<StgValue><ssdm name="dc_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="68" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44 %tmp_41 = fcmp_ogt  i32 %dc, i32 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47 %tmp_42 = fcmp_olt  i32 %dc, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:68 %tmp_45 = fcmp_ogt  i32 %dc_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71 %tmp_46 = fcmp_olt  i32 %dc_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:33 %data_V_10 = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V_10"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:34 %p_Result_11 = trunc i32 %data_V_10

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:35 %zext_ln368_3 = zext i31 %p_Result_11

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:36 %bitcast_ln354_3 = bitcast i32 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="bitcast_ln354_3"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37 %tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:38 %trunc_ln27 = trunc i32 %data_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:39 %icmp_ln27 = icmp_ne  i8 %tmp_39, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:40 %icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41 %or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:42 %tmp_40 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44 %tmp_41 = fcmp_ogt  i32 %dc, i32 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47 %tmp_42 = fcmp_olt  i32 %dc, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:57 %data_V_11 = bitcast i32 %dc_11

]]></Node>
<StgValue><ssdm name="data_V_11"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:58 %p_Result_12 = trunc i32 %data_V_11

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:59 %zext_ln368_4 = zext i31 %p_Result_12

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:60 %bitcast_ln354_4 = bitcast i32 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="bitcast_ln354_4"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:61 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:62 %trunc_ln31 = trunc i32 %data_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:63 %icmp_ln31 = icmp_ne  i8 %tmp_43, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:64 %icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65 %or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66 %tmp_44 = fcmp_ogt  i32 %bitcast_ln354_4, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:68 %tmp_45 = fcmp_ogt  i32 %dc_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71 %tmp_46 = fcmp_olt  i32 %dc_11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:42 %tmp_40 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45 %and_ln12_9 = and i1 %or_ln27, i1 %tmp_41

]]></Node>
<StgValue><ssdm name="and_ln12_9"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:46 %zext_ln12_9 = zext i1 %and_ln12_9

]]></Node>
<StgValue><ssdm name="zext_ln12_9"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48 %and_ln12_10 = and i1 %or_ln27, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln12_10"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:49 %zext_ln12_10 = zext i1 %and_ln12_10

]]></Node>
<StgValue><ssdm name="zext_ln12_10"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:50 %sub_ln12_3 = sub i2 %zext_ln12_9, i2 %zext_ln12_10

]]></Node>
<StgValue><ssdm name="sub_ln12_3"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="2">
<![CDATA[
_ifconv:51 %sext_ln28 = sext i2 %sub_ln12_3

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="2" op_2_bw="15">
<![CDATA[
_ifconv:52 %shl_ln3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_3, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:53 %sub_ln28 = sub i17 %shl_ln3, i17 %sext_ln28

]]></Node>
<StgValue><ssdm name="sub_ln28"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:54 %sext_ln28_1 = sext i17 %sub_ln28

]]></Node>
<StgValue><ssdm name="sext_ln28_1"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:55 %conv4 = sitofp i32 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66 %tmp_44 = fcmp_ogt  i32 %bitcast_ln354_4, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69 %and_ln12_11 = and i1 %or_ln31, i1 %tmp_45

]]></Node>
<StgValue><ssdm name="and_ln12_11"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:70 %zext_ln12_11 = zext i1 %and_ln12_11

]]></Node>
<StgValue><ssdm name="zext_ln12_11"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72 %and_ln12_12 = and i1 %or_ln31, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln12_12"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:73 %zext_ln12_12 = zext i1 %and_ln12_12

]]></Node>
<StgValue><ssdm name="zext_ln12_12"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:74 %sub_ln12_4 = sub i2 %zext_ln12_11, i2 %zext_ln12_12

]]></Node>
<StgValue><ssdm name="sub_ln12_4"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="2">
<![CDATA[
_ifconv:75 %sext_ln32 = sext i2 %sub_ln12_4

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="2" op_2_bw="15">
<![CDATA[
_ifconv:76 %shl_ln4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_4, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:77 %sub_ln32 = sub i17 %shl_ln4, i17 %sext_ln32

]]></Node>
<StgValue><ssdm name="sub_ln32"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:78 %sext_ln32_1 = sext i17 %sub_ln32

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:79 %conv5 = sitofp i32 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:55 %conv4 = sitofp i32 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:79 %conv5 = sitofp i32 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="120" st_id="15" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:55 %conv4 = sitofp i32 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:79 %conv5 = sitofp i32 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="122" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43 %and_ln27 = and i1 %or_ln27, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:55 %conv4 = sitofp i32 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:56 %select_ln27 = select i1 %and_ln27, i32 %conv4, i32 %dc

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67 %and_ln31 = and i1 %or_ln31, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:79 %conv5 = sitofp i32 %sext_ln32_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:80 %select_ln31 = select i1 %and_ln31, i32 %conv5, i32 %dc_11

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
_ifconv:81 %mrv = insertvalue i96 <undef>, i32 %select_ln23

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
_ifconv:82 %mrv_1 = insertvalue i96 %mrv, i32 %select_ln27

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
_ifconv:83 %mrv_2 = insertvalue i96 %mrv_1, i32 %select_ln31

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="96">
<![CDATA[
_ifconv:84 %ret_ln35 = ret i96 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
