Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 21 22:49:30 2023
| Host         : Will_Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1582)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4407)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1582)
---------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1549 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4407)
---------------------------------------------------
 There are 4407 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4432          inf        0.000                      0                 4432           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4432 Endpoints
Min Delay          4432 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[26].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.893ns  (logic 10.860ns (14.697%)  route 63.033ns (85.303%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=1 LUT6=42)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 r  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          3.312    73.769    CPU/DX/IR/loop1[15].a_dff/mult_exp
    SLICE_X10Y137        LUT6 (Prop_lut6_I3_O)        0.124    73.893 r  CPU/DX/IR/loop1[15].a_dff/q_i_1__214/O
                         net (fo=1, routed)           0.000    73.893    CPU/XM/IR/loop1[26].a_dff/next_IR[0]
    SLICE_X10Y137        FDCE                                         r  CPU/XM/IR/loop1[26].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[22].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.464ns  (logic 10.860ns (14.783%)  route 62.604ns (85.217%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=1 LUT6=42)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.882    73.340    CPU/DX/IR/loop1[15].a_dff/mult_exp
    SLICE_X9Y139         LUT6 (Prop_lut6_I4_O)        0.124    73.464 r  CPU/DX/IR/loop1[15].a_dff/q_i_1__210/O
                         net (fo=1, routed)           0.000    73.464    CPU/XM/IR/loop1[22].a_dff/next_IR[0]
    SLICE_X9Y139         FDCE                                         r  CPU/XM/IR/loop1[22].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[23].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.354ns  (logic 10.860ns (14.805%)  route 62.494ns (85.195%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=1 LUT6=42)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 r  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.773    73.230    CPU/DX/IR/loop1[15].a_dff/mult_exp
    SLICE_X8Y138         LUT6 (Prop_lut6_I3_O)        0.124    73.354 r  CPU/DX/IR/loop1[15].a_dff/q_i_1__211/O
                         net (fo=1, routed)           0.000    73.354    CPU/XM/IR/loop1[23].a_dff/next_IR[0]
    SLICE_X8Y138         FDCE                                         r  CPU/XM/IR/loop1[23].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[24].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.314ns  (logic 10.860ns (14.813%)  route 62.454ns (85.187%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=1 LUT6=42)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 r  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.732    73.190    CPU/DX/IR/loop1[15].a_dff/mult_exp
    SLICE_X10Y138        LUT6 (Prop_lut6_I3_O)        0.124    73.314 r  CPU/DX/IR/loop1[15].a_dff/q_i_1__212/O
                         net (fo=1, routed)           0.000    73.314    CPU/XM/IR/loop1[24].a_dff/next_IR[0]
    SLICE_X10Y138        FDCE                                         r  CPU/XM/IR/loop1[24].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[25].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.096ns  (logic 10.860ns (14.857%)  route 62.236ns (85.143%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=1 LUT6=42)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 r  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.514    72.972    CPU/DX/IR/loop1[15].a_dff/mult_exp
    SLICE_X10Y137        LUT6 (Prop_lut6_I3_O)        0.124    73.096 r  CPU/DX/IR/loop1[15].a_dff/q_i_1__213/O
                         net (fo=1, routed)           0.000    73.096    CPU/XM/IR/loop1[25].a_dff/next_IR[0]
    SLICE_X10Y137        FDCE                                         r  CPU/XM/IR/loop1[25].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[27].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.056ns  (logic 10.860ns (14.865%)  route 62.196ns (85.135%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=2 LUT6=41)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.474    72.932    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X12Y139        LUT5 (Prop_lut5_I2_O)        0.124    73.056 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__262/O
                         net (fo=1, routed)           0.000    73.056    CPU/XM/IR/loop1[27].a_dff/next_IR[0]
    SLICE_X12Y139        FDCE                                         r  CPU/XM/IR/loop1[27].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[28].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        72.984ns  (logic 10.860ns (14.880%)  route 62.124ns (85.120%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=2 LUT6=41)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.403    72.860    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X12Y138        LUT5 (Prop_lut5_I2_O)        0.124    72.984 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__263/O
                         net (fo=1, routed)           0.000    72.984    CPU/XM/IR/loop1[28].a_dff/next_IR[0]
    SLICE_X12Y138        FDCE                                         r  CPU/XM/IR/loop1[28].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/A/loop1[12].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        72.945ns  (logic 10.860ns (14.888%)  route 62.085ns (85.112%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=1 LUT6=42)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.363    72.821    CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg_5
    SLICE_X15Y136        LUT6 (Prop_lut6_I3_O)        0.124    72.945 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_i_1__192/O
                         net (fo=1, routed)           0.000    72.945    CPU/XM/A/loop1[12].a_dff/DX_A_out[0]
    SLICE_X15Y136        FDCE                                         r  CPU/XM/A/loop1[12].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/IR/loop1[29].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        72.842ns  (logic 10.860ns (14.909%)  route 61.982ns (85.091%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=2 LUT6=41)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.261    72.718    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X12Y138        LUT5 (Prop_lut5_I2_O)        0.124    72.842 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__264/O
                         net (fo=1, routed)           0.000    72.842    CPU/XM/IR/loop1[29].a_dff/next_IR[0]
    SLICE_X12Y138        FDCE                                         r  CPU/XM/IR/loop1[29].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/XM/A/loop1[1].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        72.840ns  (logic 10.860ns (14.909%)  route 61.980ns (85.091%))
  Logic Levels:           64  (FDRE=1 LUT4=20 LUT5=1 LUT6=42)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDRE                         0.000     0.000 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/C
    SLICE_X30Y131        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/MultDivider/wal/data_A_latch/loop1[0].a_dff/q_reg/Q
                         net (fo=67, routed)          2.197     2.715    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_213_0
    SLICE_X35Y125        LUT6 (Prop_lut6_I4_O)        0.124     2.839 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_10__11/O
                         net (fo=3, routed)           0.850     3.689    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/c3_1
    SLICE_X34Y126        LUT5 (Prop_lut5_I4_O)        0.124     3.813 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_7__17/O
                         net (fo=5, routed)           0.609     4.422    CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/s4_1
    SLICE_X34Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.546 r  CPU/MultDivider/wal/data_A_latch/loop1[3].a_dff/q_i_16__11/O
                         net (fo=4, routed)           0.682     5.227    CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/c5_2
    SLICE_X35Y126        LUT6 (Prop_lut6_I3_O)        0.124     5.351 r  CPU/MultDivider/wal/data_A_latch/loop1[5].a_dff/q_i_17__9/O
                         net (fo=3, routed)           1.074     6.425    CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/c7_2
    SLICE_X35Y124        LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  CPU/MultDivider/wal/data_A_latch/loop1[7].a_dff/q_i_25__15/O
                         net (fo=3, routed)           1.151     7.700    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/c9_2
    SLICE_X35Y120        LUT4 (Prop_lut4_I3_O)        0.124     7.824 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_22__15/O
                         net (fo=3, routed)           0.835     8.659    CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/s10_2
    SLICE_X33Y120        LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  CPU/MultDivider/wal/data_A_latch/loop1[8].a_dff/q_i_26__12/O
                         net (fo=3, routed)           1.244    10.027    CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/c11_3
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.124    10.151 r  CPU/MultDivider/wal/data_A_latch/loop1[10].a_dff/q_i_30__12/O
                         net (fo=2, routed)           0.749    10.901    CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/s13_3
    SLICE_X30Y116        LUT6 (Prop_lut6_I0_O)        0.124    11.025 r  CPU/MultDivider/wal/data_A_latch/loop1[9].a_dff/q_i_28__10/O
                         net (fo=3, routed)           0.443    11.468    CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/c13_4
    SLICE_X30Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.592 r  CPU/MultDivider/wal/data_A_latch/loop1[11].a_dff/q_i_43__7/O
                         net (fo=3, routed)           1.178    12.770    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c15_4
    SLICE_X30Y111        LUT6 (Prop_lut6_I3_O)        0.124    12.894 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_37__9/O
                         net (fo=2, routed)           1.029    13.922    CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/s17_4
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    14.046 r  CPU/MultDivider/wal/data_A_latch/loop1[12].a_dff/q_i_45__10/O
                         net (fo=3, routed)           0.953    14.999    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/c17_5
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_42__6/O
                         net (fo=3, routed)           0.972    16.095    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s18_5
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    16.219 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_46__6/O
                         net (fo=3, routed)           1.210    17.429    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/c19_6
    SLICE_X33Y110        LUT4 (Prop_lut4_I3_O)        0.124    17.553 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_43__4/O
                         net (fo=3, routed)           1.155    18.707    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s20_6
    SLICE_X33Y114        LUT6 (Prop_lut6_I4_O)        0.124    18.831 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_68__6/O
                         net (fo=3, routed)           0.968    19.799    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c21_7
    SLICE_X32Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.923 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_60__6/O
                         net (fo=3, routed)           0.801    20.724    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c23_7
    SLICE_X39Y110        LUT4 (Prop_lut4_I3_O)        0.150    20.874 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_57__6/O
                         net (fo=3, routed)           0.984    21.857    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s24_7
    SLICE_X39Y112        LUT4 (Prop_lut4_I2_O)        0.326    22.183 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_55__6/O
                         net (fo=3, routed)           1.124    23.307    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s24_8
    SLICE_X37Y114        LUT4 (Prop_lut4_I2_O)        0.124    23.431 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_53__3/O
                         net (fo=3, routed)           1.116    24.547    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_9
    SLICE_X38Y117        LUT4 (Prop_lut4_I2_O)        0.146    24.693 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_49__5/O
                         net (fo=4, routed)           0.694    25.387    CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/s24_10
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.328    25.715 r  CPU/MultDivider/wal/data_A_latch/loop1[14].a_dff/q_i_56__4/O
                         net (fo=3, routed)           0.742    26.456    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c25_11
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124    26.580 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_69__2/O
                         net (fo=3, routed)           0.982    27.562    CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/c27_11
    SLICE_X44Y114        LUT4 (Prop_lut4_I3_O)        0.152    27.715 r  CPU/MultDivider/wal/data_A_latch/loop1[17].a_dff/q_i_66__2/O
                         net (fo=3, routed)           0.968    28.683    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/s28_11
    SLICE_X42Y116        LUT4 (Prop_lut4_I2_O)        0.354    29.037 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_62__3/O
                         net (fo=4, routed)           1.012    30.048    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_12
    SLICE_X38Y115        LUT4 (Prop_lut4_I2_O)        0.348    30.396 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_63__2/O
                         net (fo=3, routed)           0.793    31.190    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s28_13
    SLICE_X41Y115        LUT6 (Prop_lut6_I2_O)        0.124    31.314 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_58__1/O
                         net (fo=4, routed)           1.186    32.500    CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/s29_14
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.124    32.624 r  CPU/MultDivider/wal/data_A_latch/loop1[13].a_dff/q_i_58__0/O
                         net (fo=3, routed)           0.730    33.354    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/c29_15
    SLICE_X39Y114        LUT6 (Prop_lut6_I3_O)        0.124    33.478 r  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_52/O
                         net (fo=4, routed)           1.246    34.724    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_15
    SLICE_X38Y114        LUT6 (Prop_lut6_I1_O)        0.124    34.848 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1091/O
                         net (fo=4, routed)           1.037    35.885    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/s31_16
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.152    36.037 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1114/O
                         net (fo=2, routed)           0.826    36.862    CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/c31_17
    SLICE_X40Y112        LUT6 (Prop_lut6_I3_O)        0.332    37.194 r  CPU/MultDivider/wal/data_A_latch/loop1[15].a_dff/q_i_1098/O
                         net (fo=3, routed)           0.608    37.803    CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/c33_17
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.124    37.927 r  CPU/MultDivider/wal/data_A_latch/loop1[18].a_dff/q_i_1049/O
                         net (fo=4, routed)           1.267    39.194    CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/c35_17
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124    39.318 r  CPU/MultDivider/wal/data_A_latch/loop1[20].a_dff/q_i_1043/O
                         net (fo=3, routed)           1.040    40.358    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/c37_17
    SLICE_X48Y118        LUT4 (Prop_lut4_I3_O)        0.152    40.510 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_984/O
                         net (fo=4, routed)           1.222    41.732    CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/s38_17
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.326    42.058 r  CPU/MultDivider/wal/data_A_latch/loop1[21].a_dff/q_i_1005/O
                         net (fo=3, routed)           1.177    43.235    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/c39_18
    SLICE_X47Y120        LUT4 (Prop_lut4_I3_O)        0.152    43.387 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_945/O
                         net (fo=4, routed)           0.706    44.093    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s40_18
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.332    44.425 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_977/O
                         net (fo=3, routed)           1.193    45.618    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/c41_19
    SLICE_X49Y121        LUT4 (Prop_lut4_I3_O)        0.152    45.770 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_905/O
                         net (fo=4, routed)           1.049    46.819    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_19
    SLICE_X48Y116        LUT4 (Prop_lut4_I2_O)        0.332    47.151 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_827/O
                         net (fo=3, routed)           0.677    47.828    CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/s42_20
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.124    47.952 r  CPU/MultDivider/wal/data_A_latch/loop1[22].a_dff/q_i_829/O
                         net (fo=4, routed)           1.159    49.111    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/c43_21
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.124    49.235 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_747/O
                         net (fo=3, routed)           1.056    50.291    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/c45_21
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.152    50.443 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_642/O
                         net (fo=4, routed)           1.210    51.653    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_21
    SLICE_X49Y119        LUT4 (Prop_lut4_I2_O)        0.326    51.979 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_629/O
                         net (fo=3, routed)           0.997    52.977    CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/s46_22
    SLICE_X52Y123        LUT6 (Prop_lut6_I4_O)        0.124    53.101 r  CPU/MultDivider/wal/data_A_latch/loop1[24].a_dff/q_i_631/O
                         net (fo=4, routed)           1.157    54.258    CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/c47_23
    SLICE_X53Y125        LUT6 (Prop_lut6_I3_O)        0.124    54.382 r  CPU/MultDivider/wal/data_A_latch/loop1[26].a_dff/q_i_802/O
                         net (fo=3, routed)           0.562    54.945    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c49_23
    SLICE_X51Y126        LUT4 (Prop_lut4_I3_O)        0.118    55.063 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_806/O
                         net (fo=4, routed)           0.753    55.816    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/s50_23
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326    56.142 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_692/O
                         net (fo=3, routed)           1.107    57.249    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c51_24
    SLICE_X51Y129        LUT4 (Prop_lut4_I3_O)        0.152    57.401 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_696/O
                         net (fo=4, routed)           1.102    58.503    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s52_24
    SLICE_X51Y125        LUT6 (Prop_lut6_I4_O)        0.326    58.829 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590/O
                         net (fo=2, routed)           0.667    59.495    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_590_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    59.619 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_464/O
                         net (fo=4, routed)           0.975    60.594    CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/s52_27
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    60.718 r  CPU/MultDivider/wal/data_A_latch/loop1[23].a_dff/q_i_461/O
                         net (fo=4, routed)           1.023    61.741    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c52_28
    SLICE_X49Y127        LUT6 (Prop_lut6_I3_O)        0.124    61.865 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_447/O
                         net (fo=2, routed)           1.037    62.901    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/c54_28
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.124    63.025 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330/O
                         net (fo=2, routed)           0.576    63.601    CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_330_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    63.725 r  CPU/MultDivider/wal/data_A_latch/loop1[27].a_dff/q_i_226/O
                         net (fo=2, routed)           0.871    64.596    CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/s56_29
    SLICE_X46Y128        LUT6 (Prop_lut6_I0_O)        0.124    64.720 r  CPU/MultDivider/wal/data_A_latch/loop1[25].a_dff/q_i_146/O
                         net (fo=4, routed)           0.966    65.686    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/c56_30
    SLICE_X47Y130        LUT4 (Prop_lut4_I1_O)        0.124    65.810 r  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_83/O
                         net (fo=3, routed)           0.829    66.639    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/c57_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I3_O)        0.124    66.763 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_73/O
                         net (fo=3, routed)           0.923    67.686    CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/s59_30
    SLICE_X46Y129        LUT6 (Prop_lut6_I4_O)        0.124    67.810 r  CPU/MultDivider/wal/data_A_latch/loop1[29].a_dff/q_i_88/O
                         net (fo=2, routed)           0.986    68.797    CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/c60_31
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.124    68.921 f  CPU/MultDivider/wal/data_A_latch/loop1[31].a_dff/q_i_37/O
                         net (fo=2, routed)           0.500    69.420    CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_4__14_3
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.124    69.544 f  CPU/MultDivider/wal/data_A_latch/loop1[28].a_dff/q_i_15/O
                         net (fo=1, routed)           0.789    70.334    CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_reg_8
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.124    70.458 f  CPU/MultDivider/wal/data_A_latch/loop1[16].a_dff/q_i_4__14/O
                         net (fo=40, routed)          2.258    72.716    CPU/MultDivider/wal/tc/tff1/a_dff/q_reg_4
    SLICE_X15Y134        LUT6 (Prop_lut6_I5_O)        0.124    72.840 r  CPU/MultDivider/wal/tc/tff1/a_dff/q_i_1__181/O
                         net (fo=1, routed)           0.000    72.840    CPU/XM/A/loop1[1].a_dff/DX_A_out[0]
    SLICE_X15Y134        FDCE                                         r  CPU/XM/A/loop1[1].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/XM/A/loop1[20].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/A/loop1[20].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.146ns (65.334%)  route 0.077ns (34.666%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDCE                         0.000     0.000 r  CPU/XM/A/loop1[20].a_dff/q_reg/C
    SLICE_X36Y139        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/XM/A/loop1[20].a_dff/q_reg/Q
                         net (fo=3, routed)           0.077     0.223    CPU/MW/A/loop1[20].a_dff/q_reg_0
    SLICE_X36Y139        FDCE                                         r  CPU/MW/A/loop1[20].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/XM/IR/loop1[24].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/IR/loop1[24].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.167ns (71.054%)  route 0.068ns (28.946%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDCE                         0.000     0.000 r  CPU/XM/IR/loop1[24].a_dff/q_reg/C
    SLICE_X10Y138        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  CPU/XM/IR/loop1[24].a_dff/q_reg/Q
                         net (fo=3, routed)           0.068     0.235    CPU/MW/IR/loop1[24].a_dff/outXM_IR[0]
    SLICE_X10Y138        FDCE                                         r  CPU/MW/IR/loop1[24].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/XM/IR/loop1[27].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/IR/loop1[27].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.167ns (71.054%)  route 0.068ns (28.946%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDCE                         0.000     0.000 r  CPU/XM/IR/loop1[27].a_dff/q_reg/C
    SLICE_X12Y139        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  CPU/XM/IR/loop1[27].a_dff/q_reg/Q
                         net (fo=3, routed)           0.068     0.235    CPU/MW/IR/loop1[27].a_dff/outXM_IR[0]
    SLICE_X12Y139        FDCE                                         r  CPU/MW/IR/loop1[27].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[9].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[9].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.133ns (52.666%)  route 0.120ns (47.334%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y129        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[9].a_dff/q_reg/C
    SLICE_X15Y129        FDCE (Prop_fdce_C_Q)         0.133     0.133 r  CPU/FD/PC/loop1[9].a_dff/q_reg/Q
                         net (fo=1, routed)           0.120     0.253    CPU/DX/PC/loop1[9].a_dff/q_reg_2
    SLICE_X15Y129        FDCE                                         r  CPU/DX/PC/loop1[9].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/XM/IR/loop1[31].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/MW/IR/loop1[30].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.146ns (56.726%)  route 0.111ns (43.274%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDCE                         0.000     0.000 r  CPU/XM/IR/loop1[31].a_dff/q_reg/C
    SLICE_X15Y139        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/XM/IR/loop1[31].a_dff/q_reg/Q
                         net (fo=3, routed)           0.111     0.257    CPU/MW/IR/loop1[30].a_dff/outXM_IR[0]
    SLICE_X13Y139        FDCE                                         r  CPU/MW/IR/loop1[30].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[11].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[11].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[11].a_dff/q_reg/C
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[11].a_dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.259    CPU/DX/PC/loop1[11].a_dff/q_reg_2
    SLICE_X15Y127        FDCE                                         r  CPU/DX/PC/loop1[11].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[26].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[26].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y140        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[26].a_dff/q_reg/C
    SLICE_X29Y140        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[26].a_dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.259    CPU/DX/PC/loop1[26].a_dff/q_reg_0
    SLICE_X29Y140        FDCE                                         r  CPU/DX/PC/loop1[26].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[2].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[2].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y131        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[2].a_dff/q_reg/C
    SLICE_X13Y131        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[2].a_dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.259    CPU/DX/PC/loop1[2].a_dff/q_reg_0
    SLICE_X13Y131        FDCE                                         r  CPU/DX/PC/loop1[2].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[3].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[3].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[3].a_dff/q_reg/C
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[3].a_dff/q_reg/Q
                         net (fo=1, routed)           0.113     0.259    CPU/DX/PC/loop1[3].a_dff/q_reg_0
    SLICE_X13Y130        FDCE                                         r  CPU/DX/PC/loop1[3].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FD/PC/loop1[13].a_dff/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CPU/DX/PC/loop1[13].a_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE                         0.000     0.000 r  CPU/FD/PC/loop1[13].a_dff/q_reg/C
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  CPU/FD/PC/loop1[13].a_dff/q_reg/Q
                         net (fo=1, routed)           0.116     0.262    CPU/DX/PC/loop1[13].a_dff/q_reg_2
    SLICE_X15Y127        FDCE                                         r  CPU/DX/PC/loop1[13].a_dff/q_reg/D
  -------------------------------------------------------------------    -------------------





