// Seed: 201216559
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    input tri0 id_7,
    output tri id_8,
    input supply0 id_9,
    input wor id_10,
    output wor id_11
);
  assign id_6 = 1;
  assign module_1.id_0 = 0;
  assign id_0 = (id_7) || id_4 ==? id_7;
  assign id_11 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd30
) (
    output wire id_0,
    input tri0 id_1,
    output tri id_2,
    output tri0 id_3,
    input tri _id_4,
    input wor id_5,
    input supply1 id_6,
    input tri id_7,
    output supply1 id_8,
    output wand id_9,
    output uwire id_10,
    output supply0 id_11,
    input uwire id_12,
    input wire id_13,
    input tri id_14,
    output uwire id_15,
    output wire id_16,
    input wor id_17,
    input wand id_18
);
  wire [id_4 : -1] id_20;
  module_0 modCall_1 (
      id_3,
      id_18,
      id_6,
      id_9,
      id_1,
      id_8,
      id_3,
      id_14,
      id_2,
      id_5,
      id_14,
      id_15
  );
endmodule
