# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_mem_stage_struc_struc_impl_6 in project C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/func_reg_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab8_mem_stage_struc(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.func_reg(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_mem_stage_proc(behav): Pre-processing...
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd", line 39: signal wire_Data_to_wback has never been used.
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Compiling...
# Info: [44508]: Module CAD_lib.func_reg(behav): Compiling...
# Info: [44508]: Module CAD_lib.lab8_mem_stage_proc(behav): Compiling...
# Info: [44523]: Root Module CAD_lib.lab8_mem_stage_struc(struc){generic map (width => 32)}: Compiling...
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 79: The driving logic for the net r has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 80: The driving logic for the net w has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 77: The driving logic for the net stall has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 77: Inferred rom instance 'rtlcI2' of type 'rom_3_6_64_5'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 237.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6.
# Info: [4557]: 2 Instances are flattened in hierarchical block .cad_lib.lab8_mem_stage_struc.struc.
# Info: [20013]: Precision will use 3 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab8_mem_stage_proc.behav_unfolded0
# Info: [15002]: Optimizing design view:.cad_lib.lab8_mem_stage_struc.struc
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6/lab8_mem_stage_struc.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6/lab8_mem_stage_struc.ucf.
# Info: ***********************************************
# Info: Device Utilization for 3S50tq144
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               219     97      225.77%
# Info: Global Buffers                    1       8        12.50%
# Info: LUTs                              155     1536     10.09%
# Info: CLB Slices                        78      768      10.16%
# Info: Dffs or Latches                   75      1827      4.11%
# Info: Block RAMs                        0       4         0.00%
# Info: Block Multipliers                 0       4         0.00%
# Info: Block Multiplier Dffs             0       144       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 3S400fg320
# Info: ***********************************************
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.5 s secs.
# Info: [11020]: Overall running time for synthesis: 1.6 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/hds/precision.tcl
# COMMAND: report_area C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6/lab8_mem_stage_struc_area.rep -cell_usage
report_area C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_6/lab8_mem_stage_struc_area.rep -cell_usage
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab8_mem_stage_struc_struc_impl_6.
