
                         Lattice Mapping Report File

Design:  aes
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.1.259.1
Mapped on: Sun Nov  3 19:01:42 2024

Design Information
------------------

Command line:   map -pdc C:/Users/oaksh/Desktop/E155/Lab7/fpga/lab7.pdc -i
     Lab7_impl_1_syn.udb -o Lab7_impl_1_map.udb -mp Lab7_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/oaksh/Desktop/E155/Lab7/fpga/promote.xml

Design Summary
--------------

   Number of slice registers: 902 out of  5280 (17%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           1580 out of  5280 (30%)
      Number of logic LUT4s:             1067
      Number of inserted feedthru LUT4s: 513
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   5 out of 39 (13%)
      Number of IO sites used for general PIO: 5
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 5 out of 36 (14%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 5 out of 39 (13%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             20 out of 30 (67%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk: 538 loads, 538 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
      Net sck_c: 385 loads, 383 rising, 2 falling (Driver: Port sck)
   Number of Clock Enables:  3
      Net VCC_net: 61 loads, 0 SLICEs
      Pin load: 256 loads, 256 SLICEs (Net: load_c)
      Net core.reg_en: 128 loads, 128 SLICEs
   Number of LSRs:  1
      Net core.controllerFSM.n1362: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net load_c: 258 loads
      Net core.reg_en: 256 loads
      Net core.genRoundKey_mux: 160 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net core.addRoundKeyIn_3__0__N_1023: 128 loads
      Net core.n4284: 128 loads
      Net core.n8_adj_1416: 128 loads
      Net spi.wasdone: 128 loads
      Net VCC_net: 62 loads
      Net core.state[0]: 25 loads
      Net core.state[1]: 21 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block spi/i10_1_lut was optimized away.
Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  10





                                    Page 2





ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC
Instance Name: spi/key_i0
         Type: IOLOGIC
Instance Name: core/subBytes/sbox_sync33/cyphertext_0__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync32/cyphertext_8__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync31/cyphertext_16__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync30/cyphertext_24__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync23/cyphertext_32__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync22/cyphertext_40__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync21/cyphertext_48__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync20/cyphertext_56__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync13/cyphertext_64__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync12/cyphertext_72__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync11/cyphertext_80__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync10/cyphertext_88__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync03/cyphertext_96__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync02/cyphertext_104__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync01/cyphertext_112__I_0
         Type: EBR
Instance Name: core/subBytes/sbox_sync00/cyphertext_120__I_0
         Type: EBR
Instance Name: core/genRoundKey/subWord/sub3/previousKey_3__24__I_0
         Type: EBR
Instance Name: core/genRoundKey/subWord/sub2/previousKey_3__0__I_0
         Type: EBR
Instance Name: core/genRoundKey/subWord/sub1/previousKey_3__8__I_0
         Type: EBR
Instance Name: core/genRoundKey/subWord/sub0/previousKey_3__16__I_0
         Type: EBR

Constraint Summary
------------------

   Total number of constraints: 6
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs

                                    Page 3





Run Time and Memory Usage (cont)
--------------------------------
   Peak Memory Usage: 91 MB
Checksum -- map: 275d21a345df0f538a83512284fbfae05dd59da3
























































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
