<?xml version="1.0" ?>
<rvx>
	<dec_ip>
		<name>fuse_box</name>
		<hdl_name>ERVP_FUSE_BOX</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value>1</value>
		</def_parameter>
		<def_parameter>
			<name>BW_DATA</name>
			<value>1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_CORE</name>
			<value>1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_CLK_PREDEFINED</name>
			<value>1</value>
		</def_parameter>
		<def_parameter>
			<name>NUM_CLK_USER</name>
			<value>1</value>
		</def_parameter>

		<signal>
			<name>clk</name>
			<width>1</width>
			<port>input</port>
			<comm_type>clk_system</comm_type>
		</signal>

		<signal>
			<name>global_rstnn</name>
			<width>1</width>
			<port>input</port>
			<comm_type>global_rstnn</comm_type>
		</signal>

		<signal>
			<name>rstnn</name>
			<width>1</width>
			<port>input</port>
		</signal>

		<reset_property>
			<id>rstnn</id>
			<type>asynch</type>
			<type>negative</type>
			<group>0</group>
		</reset_property>

		<signal>
			<name>core_clk_list</name>
			<width>NUM_CORE</width>
			<port>input</port>
		</signal>

		<signal>
			<name>core_gclk_list</name>
			<width>NUM_CORE</width>
			<port>output</port>
		</signal>

		<signal>
			<name>core_comm_disable_list</name>
			<width>NUM_CORE</width>
			<port>output</port>
		</signal>

		<signal>
			<name>predefined_clk_list</name>
			<width>NUM_CLK_PREDEFINED</width>
			<port>input</port>
		</signal>

		<signal>
			<name>predefined_gclk_list</name>
			<width>NUM_CLK_PREDEFINED</width>
			<port>output</port>
		</signal>

		<signal>
			<name>predefined_comm_disable_list</name>
			<width>NUM_CLK_PREDEFINED</width>
			<port>output</port>
		</signal>

		<signal>
			<name>user_clk_list</name>
			<width>NUM_CLK_USER</width>
			<port>input</port>
		</signal>

		<signal>
			<name>user_gclk_list</name>
			<width>NUM_CLK_USER</width>
			<port>output</port>
		</signal>

		<signal>
			<name>user_comm_disable_list</name>
			<width>NUM_CLK_USER</width>
			<port>output</port>
		</signal>

		<signal>
			<name>core_interrupt</name>
			<width>1</width>
			<port>input</port>
			<comm_type>core_interrupt_group</comm_type>
			<array>NUM_CORE</array>
		</signal>

		<signal>
			<name>delay_notice</name>
			<width>1</width>
			<port>input</port>
			<comm_type>delay_notice_group</comm_type>
			<array>NUM_CORE</array>
		</signal>

		<signal>
			<name>wakeup_from_signal</name>
			<width>1</width>
			<port>input</port>
			<user_dependent/>
		</signal>

		<core>
			<sync>clk</sync>
			<init>rstnn</init>
		</core>

		<interface>
			<name>control</name>
			<library_name>apb</library_name>
			<hdl_prefix></hdl_prefix>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size>0x100</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>BW_DATA</value>
			</parameter>
			<sync>clk</sync>
			<init>rstnn</init>
		</interface>

	</dec_ip>
</rvx>
