Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  2 09:27:18 2023
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Computer_control_sets_placed.rpt
| Design       : Computer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    54 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|    16+ |           53 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              67 |           21 |
| No           | Yes                   | No                     |             434 |          134 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1621 |          660 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+--------------------------------------+------------------+----------------+
|  u/seg7_clk    |                                           | myDMem/SR[0]                         |                1 |              3 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_10[0]  | myDMem/SR[0]                         |                7 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_12[0] | myDMem/SR[0]                         |               19 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_10[0] | myDMem/SR[0]                         |               16 |             32 |
|  clkIn_BUFG    | EXMEMRegister/E[0]                        | myDMem/SR[0]                         |               16 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_1[0]   | myDMem/SR[0]                         |               10 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_11[0]  | myDMem/SR[0]                         |                8 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_19[0]  | myDMem/SR[0]                         |               13 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_15[0]  | myDMem/SR[0]                         |               15 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_17[0]  | myDMem/SR[0]                         |               12 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_18[0]  | myDMem/SR[0]                         |               16 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_12[0]  | myDMem/SR[0]                         |                8 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_13[0]  | myDMem/SR[0]                         |                5 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_2[0]   | myDMem/SR[0]                         |                9 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_20[0]  | myDMem/SR[0]                         |               12 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_21[0]  | myDMem/SR[0]                         |               27 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_14[0]  | myDMem/SR[0]                         |                5 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_16[0]  | myDMem/SR[0]                         |               15 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_22[0]  | myDMem/SR[0]                         |               23 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[4]_1[0]   | myDMem/SR[0]                         |               12 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_0[0]   | myDMem/SR[0]                         |               11 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_6[0]   | myDMem/SR[0]                         |                7 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_25[0]  | myDMem/SR[0]                         |               14 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_26[0]  | myDMem/SR[0]                         |               17 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_5[0]   | myDMem/SR[0]                         |                7 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_4[0]   | myDMem/SR[0]                         |               12 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_3[0]   | myDMem/SR[0]                         |                9 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_8[0]   | myDMem/SR[0]                         |               10 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_29[0]  | myDMem/SR[0]                         |               14 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_30[0]  | myDMem/SR[0]                         |               10 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_27[0]  | myDMem/SR[0]                         |               15 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_7[0]   | myDMem/SR[0]                         |               16 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_9[0]   | myDMem/SR[0]                         |                8 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_23[0]  | myDMem/SR[0]                         |               12 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_24[0]  | myDMem/SR[0]                         |               10 |             32 |
|  clkIn_BUFG    | EXMEMRegister/ctrSignalsOut_reg[7]_28[0]  | myDMem/SR[0]                         |               12 |             32 |
|  clkIn_BUFG    | MEMWBRegister/E[0]                        | myDMem/SR[0]                         |               13 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_17[0] | myDMem/SR[0]                         |               18 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_14[0] | myDMem/SR[0]                         |               14 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_18[0] | myDMem/SR[0]                         |               13 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_11[0] | myDMem/SR[0]                         |               19 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_13[0] | myDMem/SR[0]                         |               16 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_16[0] | myDMem/SR[0]                         |               14 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_5[0]  | myDMem/SR[0]                         |               16 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_9[0]  | myDMem/SR[0]                         |               10 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_7[0]  | myDMem/SR[0]                         |               19 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_4[0]  | myDMem/SR[0]                         |               13 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_15[0] | myDMem/SR[0]                         |               13 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_8[0]  | myDMem/SR[0]                         |               17 |             32 |
|  clkIn_BUFG    | MEMWBRegister/ctrSignalsOut_reg[11]_6[0]  | myDMem/SR[0]                         |               19 |             32 |
|  clkIn_BUFG    | IDEXRegister/E[0]                         | EXMEMRegister/ctrSignalsOut_reg[4]_0 |               14 |             53 |
|  clk_IBUF_BUFG |                                           | myDMem/SR[0]                         |               20 |             64 |
|  clkIn_BUFG    |                                           | myDMem/SR[0]                         |               41 |            126 |
|  clkIn_BUFG    |                                           | EXMEMRegister/ctrSignalsOut_reg[4]_0 |               93 |            308 |
+----------------+-------------------------------------------+--------------------------------------+------------------+----------------+


