{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727879094726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727879094734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 16:24:54 2024 " "Processing started: Wed Oct  2 16:24:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727879094734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879094734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp_rom -c tp_rom " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp_rom -c tp_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879094734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727879094980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727879094980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-rtl " "Found design unit 1: single_port_rom-rtl" {  } { { "single_port_rom.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_rom.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103110 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879103110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mem-behav " "Found design unit 1: tb_mem-behav" {  } { { "tb_mem.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_mem.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103111 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mem " "Found entity 1: tb_mem" {  } { { "tb_mem.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879103111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_rom_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom_async-rtl " "Found design unit 1: single_port_rom_async-rtl" {  } { { "single_port_rom_async.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_rom_async.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103111 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom_async " "Found entity 1: single_port_rom_async" {  } { { "single_port_rom_async.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_rom_async.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879103111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram_with_init-rtl " "Found design unit 1: single_port_ram_with_init-rtl" {  } { { "single_port_ram.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103111 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "single_port_ram.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879103111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram_async-rtl " "Found design unit 1: single_port_ram_async-rtl" {  } { { "single_port_ram_async.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103112 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_async " "Found entity 1: single_port_ram_async" {  } { { "single_port_ram_async.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879103112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ram-behav " "Found design unit 1: tb_ram-behav" {  } { { "tb_ram.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103112 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ram " "Found entity 1: tb_ram" {  } { { "tb_ram.vhd" "" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/tb_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727879103112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879103112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_port_ram_async " "Elaborating entity \"single_port_ram_async\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727879103145 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram " "RAM logic \"ram\" is uninferred due to asynchronous read logic" {  } { { "single_port_ram_async.vhd" "ram" { Text "/home/matt/Documents/TN/CSsP/TPs/tp_rom/single_port_ram_async.vhd" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727879103406 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1727879103406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727879103824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727879104150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727879104150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "832 " "Implemented 832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727879104236 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727879104236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "808 " "Implemented 808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727879104236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727879104236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727879104243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  2 16:25:04 2024 " "Processing ended: Wed Oct  2 16:25:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727879104243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727879104243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727879104243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727879104243 ""}
