CORE
../../verilog/SVA/weak1.sv
--buechi --bound 20
^\[main\.p0\] weak\(##\[0:9\] main\.x == 100\): REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
