==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.kphp-kdbcommoncrc32.c_crc32_partial_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22178 ; free virtual = 44672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22178 ; free virtual = 44672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22178 ; free virtual = 44673
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'crc32_partial' into 'main' (extr_.kphp-kdbcommoncrc32.c_crc32_partial_with_main.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22178 ; free virtual = 44673
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22178 ; free virtual = 44673
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22178 ; free virtual = 44673
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.68 seconds; current allocated memory: 103.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 103.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 103.733 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22178 ; free virtual = 44673
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversgpudrmamddisplaydccoredc.c_get_scaling_info_update_type_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversgpudrmamddisplaydccoredc.c_get_scaling_info_update_type_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversgpudrmamddisplaydccoredc.c_get_scaling_info_update_type_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.kphp-kdbcommoncrc32.c_crc32_partial_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:34 ; elapsed = 00:26:00 . Memory (MB): peak = 1235.426 ; gain = 535.105 ; free physical = 26777 ; free virtual = 37123
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:34 ; elapsed = 00:26:00 . Memory (MB): peak = 1235.426 ; gain = 535.105 ; free physical = 26777 ; free virtual = 37123
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:36 ; elapsed = 00:26:02 . Memory (MB): peak = 1235.426 ; gain = 535.105 ; free physical = 26778 ; free virtual = 37124
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-41] extr_.kphp-kdbcommoncrc32.c_crc32_partial_with_main.c:20: unsupported pointer reinterpretation from type 'i8*' to type 'unsigned int' on variable 'data'.
ERROR: [SYNCHK 200-61] extr_.kphp-kdbcommoncrc32.c_crc32_partial_with_main.c:26: unsupported memory access on variable 'crc32_table0' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/214_benchmakrs/extr_.kphp-kdbhintsutf8_utils.c_translit_from_en_to_ru_with_main'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/extr_.kphp-kdbhintsutf8_utils.c_translit_from_en_to_ru_with_main/solution1'.
