var structstm32_1_1registers_1_1usart_1_1UsartRegDef =
[
    [ "BRR", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1BRR.html", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1BRR" ],
    [ "CR1", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR1.html", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR1" ],
    [ "CR2", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR2.html", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR2" ],
    [ "CR3", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR3.html", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1CR3" ],
    [ "SR", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1SR.html", "unionstm32_1_1registers_1_1usart_1_1UsartRegDef_1_1SR" ],
    [ "BRR", "structstm32_1_1registers_1_1usart_1_1UsartRegDef.html#a3a1140d1c976d7108887eb327af8fd5e", null ],
    [ "CR1", "structstm32_1_1registers_1_1usart_1_1UsartRegDef.html#afefa5dc47ac3c6050fe49e9dd7dd43af", null ],
    [ "CR2", "structstm32_1_1registers_1_1usart_1_1UsartRegDef.html#a99c08f5837f4c849e4bdf626fe5186e3", null ],
    [ "CR3", "structstm32_1_1registers_1_1usart_1_1UsartRegDef.html#a130a12d6a2a09ee10437edd55b0bb036", null ],
    [ "DR", "structstm32_1_1registers_1_1usart_1_1UsartRegDef.html#adf02813aa4da13da5d9f5fb7b3e01dc9", null ],
    [ "GTPR", "structstm32_1_1registers_1_1usart_1_1UsartRegDef.html#a74e1d99c1608fe3d60f470e5258b0da9", null ],
    [ "SR", "structstm32_1_1registers_1_1usart_1_1UsartRegDef.html#adcc0ffe48b0bf52381ad7bab7fd4ccfe", null ]
];