{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747569478168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747569478168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 18:57:58 2025 " "Processing started: Sun May 18 18:57:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747569478168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747569478168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747569478168 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747569478589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_compression " "Found entity 1: message_compression" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_optimizepowerarea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sha256_optimizepowerarea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_optimizePowerArea " "Found entity 1: sha256_optimizePowerArea" {  } { { "sha256_optimizePowerArea.bdf" "" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_compression " "Found entity 1: sigma1_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma1_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma1_func_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_compression " "Found entity 1: sigma0_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma0_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma0_func_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/maj_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/maj_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 maj_func " "Found entity 1: maj_func" {  } { { "../SHA256/rtl/compression_logic/maj_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/maj_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/ch_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/ch_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch_func " "Found entity 1: ch_func" {  } { { "../SHA256/rtl/compression_logic/ch_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/ch_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/common_components/adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/common_components/adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "../SHA256/rtl/common_components/adder_32bit.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/common_components/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_scheduler.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_scheduler " "Found entity 1: message_scheduler" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_schedule " "Found entity 1: sigma1_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma1_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma1_func_schedule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_schedule " "Found entity 1: sigma0_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma0_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma0_func_schedule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747569478611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256_optimizePowerArea " "Elaborating entity \"sha256_optimizePowerArea\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747569478627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst2 " "Elaborating entity \"controller\" for hierarchy \"controller:inst2\"" {  } { { "sha256_optimizePowerArea.bdf" "inst2" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { { 240 368 696 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(61) " "Verilog HDL assignment warning at controller.v(61): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747569478649 "|sha256_optimizePowerArea|controller:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(95) " "Verilog HDL assignment warning at controller.v(95): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "D:/CodeVS/SOC/SHA256_QuartusProject/controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747569478649 "|sha256_optimizePowerArea|controller:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_compression message_compression:inst1 " "Elaborating entity \"message_compression\" for hierarchy \"message_compression:inst1\"" {  } { { "sha256_optimizePowerArea.bdf" "inst1" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { { 480 904 1128 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 message_compression.v(218) " "Verilog HDL assignment warning at message_compression.v(218): truncated value with size 32 to match size of target (6)" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747569478653 "|sha256_optimizePowerArea|message_compression:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 message_compression.v(227) " "Verilog HDL assignment warning at message_compression.v(227): truncated value with size 32 to match size of target (4)" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747569478653 "|sha256_optimizePowerArea|message_compression:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch_func message_compression:inst1\|ch_func:u_ch " "Elaborating entity \"ch_func\" for hierarchy \"message_compression:inst1\|ch_func:u_ch\"" {  } { { "../SHA256/rtl/message_compression.v" "u_ch" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj_func message_compression:inst1\|maj_func:u_maj " "Elaborating entity \"maj_func\" for hierarchy \"message_compression:inst1\|maj_func:u_maj\"" {  } { { "../SHA256/rtl/message_compression.v" "u_maj" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma0_func_compression message_compression:inst1\|sigma0_func_compression:u_sigma0 " "Elaborating entity \"sigma0_func_compression\" for hierarchy \"message_compression:inst1\|sigma0_func_compression:u_sigma0\"" {  } { { "../SHA256/rtl/message_compression.v" "u_sigma0" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma1_func_compression message_compression:inst1\|sigma1_func_compression:u_sigma1 " "Elaborating entity \"sigma1_func_compression\" for hierarchy \"message_compression:inst1\|sigma1_func_compression:u_sigma1\"" {  } { { "../SHA256/rtl/message_compression.v" "u_sigma1" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit message_compression:inst1\|adder_32bit:u_adder " "Elaborating entity \"adder_32bit\" for hierarchy \"message_compression:inst1\|adder_32bit:u_adder\"" {  } { { "../SHA256/rtl/message_compression.v" "u_adder" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_scheduler message_scheduler:inst " "Elaborating entity \"message_scheduler\" for hierarchy \"message_scheduler:inst\"" {  } { { "sha256_optimizePowerArea.bdf" "inst" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { { 248 904 1168 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(67) " "Verilog HDL assignment warning at message_scheduler.v(67): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747569478659 "|sha256_optimizePowerArea|message_scheduler:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(68) " "Verilog HDL assignment warning at message_scheduler.v(68): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747569478659 "|sha256_optimizePowerArea|message_scheduler:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(69) " "Verilog HDL assignment warning at message_scheduler.v(69): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747569478659 "|sha256_optimizePowerArea|message_scheduler:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma0_func_schedule message_scheduler:inst\|sigma0_func_schedule:u_sigma0 " "Elaborating entity \"sigma0_func_schedule\" for hierarchy \"message_scheduler:inst\|sigma0_func_schedule:u_sigma0\"" {  } { { "../SHA256/rtl/message_scheduler.v" "u_sigma0" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma1_func_schedule message_scheduler:inst\|sigma1_func_schedule:u_sigma1 " "Elaborating entity \"sigma1_func_schedule\" for hierarchy \"message_scheduler:inst\|sigma1_func_schedule:u_sigma1\"" {  } { { "../SHA256/rtl/message_scheduler.v" "u_sigma1" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747569478659 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747569480720 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747569480720 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747569488038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747569488222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747569488222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3938 " "Implemented 3938 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747569488366 ""} { "Info" "ICUT_CUT_TM_OPINS" "257 " "Implemented 257 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747569488366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3645 " "Implemented 3645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747569488366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747569488366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747569488380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 18:58:08 2025 " "Processing ended: Sun May 18 18:58:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747569488380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747569488380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747569488380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747569488380 ""}
