/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [22:0] celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [31:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  reg [8:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [38:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [25:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [33:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~celloutsig_0_11z;
  assign celloutsig_0_22z = in_data[90] ^ celloutsig_0_11z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[182]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 8'h00;
    else _00_ <= in_data[33:26];
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_1z;
  assign celloutsig_0_5z = { celloutsig_0_2z[3:0], _00_, celloutsig_0_1z, celloutsig_0_3z } & { _00_[6:4], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_8z[7:0], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } & { in_data[33:17], celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_4z = { _00_[6:2], celloutsig_0_3z } === celloutsig_0_2z[7:2];
  assign celloutsig_1_11z = 3'h0 === celloutsig_1_4z[15:13];
  assign celloutsig_1_10z = celloutsig_1_4z[21:13] && { celloutsig_1_4z[19:16], celloutsig_1_9z };
  assign celloutsig_0_3z = ! celloutsig_0_2z[2:0];
  assign celloutsig_1_6z = ! { in_data[183:182], celloutsig_1_0z, celloutsig_1_1z[0] };
  assign celloutsig_1_17z = ! in_data[167:140];
  assign celloutsig_0_10z = ! celloutsig_0_9z;
  assign celloutsig_0_13z = ! { celloutsig_0_8z[7:0], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_4z = in_data[146:121] % { 1'h1, in_data[141:119], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_5z = { 4'h0, celloutsig_1_0z, 8'h00, celloutsig_1_1z[0], celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, in_data[127:113] };
  assign celloutsig_1_9z = { 4'h0, celloutsig_1_6z } % { 4'h8, celloutsig_1_3z };
  assign celloutsig_0_9z = _00_[3:1] % { 1'h1, celloutsig_0_8z[2:1] };
  assign celloutsig_0_2z = in_data[67:55] % { 1'h1, in_data[84:73] };
  assign celloutsig_0_41z = { celloutsig_0_5z[10:5], celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_3z } * { _00_[6:0], celloutsig_0_6z, celloutsig_0_33z, celloutsig_0_14z };
  assign celloutsig_1_15z = in_data[185:147] * { celloutsig_1_4z[18:16], celloutsig_1_14z, celloutsig_1_4z[19:16], celloutsig_1_4z[19:16], 8'h00, celloutsig_1_1z[0], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_4z[19:16], celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_7z = celloutsig_0_5z[15:13] * { in_data[43:42], celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_16z[18:0], celloutsig_0_13z } * { in_data[16:15], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_15z = - { _00_, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_42z = ~ celloutsig_0_25z[11:9];
  assign celloutsig_0_19z = ~ celloutsig_0_5z[8:6];
  assign celloutsig_0_1z = ~ in_data[17:15];
  assign celloutsig_0_23z = celloutsig_0_2z[10:8] | celloutsig_0_17z[4:2];
  assign celloutsig_0_28z = { celloutsig_0_5z[13:10], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_7z } | { _00_[6:2], celloutsig_0_19z, _01_ };
  assign celloutsig_0_11z = ~^ { celloutsig_0_9z[0], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_0z = ^ in_data[130:127];
  assign celloutsig_1_3z = ^ { in_data[107:100], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = ^ celloutsig_1_5z[7:3];
  assign celloutsig_1_12z = { celloutsig_1_4z[13:9], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_11z } <<< celloutsig_1_5z[14:4];
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_16z } >>> { celloutsig_1_12z[6:5], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_26z = { celloutsig_0_2z[10:2], celloutsig_0_23z, celloutsig_0_22z } - celloutsig_0_15z[13:1];
  assign celloutsig_1_8z = { celloutsig_1_5z[13:9], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } ^ { in_data[179:147], celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_4z[2:0] ^ celloutsig_1_8z[29:27];
  assign celloutsig_1_19z = { celloutsig_1_15z[1:0], celloutsig_1_10z } ^ celloutsig_1_16z;
  assign celloutsig_0_6z = _00_[6:2] ^ celloutsig_0_2z[7:3];
  assign celloutsig_0_25z = celloutsig_0_5z[15:2] ^ { in_data[23:20], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_33z = { celloutsig_0_6z[3:2], celloutsig_0_5z, celloutsig_0_13z } ^ { celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_22z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_8z = 9'h000;
    else if (!clkin_data[64]) celloutsig_0_8z = { _00_[5:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_1z[0] = in_data[109] ^ celloutsig_1_0z;
  assign celloutsig_1_1z[8:1] = 8'h00;
  assign { out_data[131:128], out_data[98:96], out_data[63:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
