// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _interp1_HH_
#define _interp1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "top_sdiv_38ns_38s_38_41.h"
#include "top_mul_32s_32s_38_6.h"
#include "interp1_dx_V.h"

namespace ap_rtl {

struct interp1 : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > index_input_V_address0;
    sc_out< sc_logic > index_input_V_ce0;
    sc_in< sc_lv<32> > index_input_V_q0;
    sc_out< sc_lv<9> > index_input_V_address1;
    sc_out< sc_logic > index_input_V_ce1;
    sc_in< sc_lv<32> > index_input_V_q1;
    sc_out< sc_lv<9> > transfer_array_V_address0;
    sc_out< sc_logic > transfer_array_V_ce0;
    sc_in< sc_lv<32> > transfer_array_V_q0;
    sc_out< sc_lv<9> > transfer_array_V_address1;
    sc_out< sc_logic > transfer_array_V_ce1;
    sc_in< sc_lv<32> > transfer_array_V_q1;
    sc_out< sc_lv<8> > index_output_V_address0;
    sc_out< sc_logic > index_output_V_ce0;
    sc_in< sc_lv<32> > index_output_V_q0;
    sc_out< sc_lv<8> > output_realtime_V_address0;
    sc_out< sc_logic > output_realtime_V_ce0;
    sc_out< sc_logic > output_realtime_V_we0;
    sc_out< sc_lv<32> > output_realtime_V_d0;


    // Module declarations
    interp1(sc_module_name name);
    SC_HAS_PROCESS(interp1);

    ~interp1();

    sc_trace_file* mVcdFile;

    interp1_dx_V* dx_V_U;
    interp1_dx_V* dy_V_U;
    interp1_dx_V* slope_V_U;
    interp1_dx_V* intercept_V_U;
    top_sdiv_38ns_38s_38_41<60,41,38,38,38>* top_sdiv_38ns_38s_38_41_U60;
    top_mul_32s_32s_38_6<61,6,32,32,38>* top_mul_32s_32s_38_6_U61;
    top_mul_32s_32s_38_6<62,6,32,32,38>* top_mul_32s_32s_38_6_U62;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<9> > i_reg_270;
    sc_signal< sc_lv<9> > i_3_reg_281;
    sc_signal< sc_lv<1> > exitcond_fu_293_p2;
    sc_signal< sc_lv<1> > exitcond_reg_492;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it25;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it26;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it27;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it28;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it29;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it30;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it31;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it32;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it33;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it34;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it35;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it36;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it37;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it38;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it39;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it40;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it41;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it42;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it43;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it44;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it45;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it46;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it47;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it48;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it49;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it35;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it36;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it37;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it38;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it39;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it40;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it41;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it42;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it43;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it44;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it45;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it46;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it47;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_492_pp0_it48;
    sc_signal< sc_lv<9> > i_2_fu_299_p2;
    sc_signal< sc_lv<9> > i_2_reg_496;
    sc_signal< sc_lv<64> > tmp_fu_305_p1;
    sc_signal< sc_lv<64> > tmp_reg_501;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it8;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it9;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it10;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it11;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it12;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it13;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it14;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it15;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it16;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it17;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it18;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it19;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it20;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it21;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it22;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it23;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it24;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it25;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it26;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it27;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it28;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it29;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it30;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it31;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it32;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it33;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it34;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it35;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it36;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it37;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it38;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it39;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it40;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it41;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it42;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it43;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it44;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it45;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it46;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it47;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_reg_501_pp0_it48;
    sc_signal< sc_lv<32> > p_Val2_s_reg_529;
    sc_signal< sc_lv<32> > p_Val2_275_reg_534;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it8;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it9;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it10;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it11;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it12;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it13;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it14;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it15;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it16;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it17;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it18;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it19;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it20;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it21;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it22;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it23;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it24;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it25;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it26;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it27;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it28;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it29;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it30;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it31;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it32;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it33;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it34;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it35;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it36;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it37;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it38;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it39;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it40;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it41;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_275_reg_534_pp0_it42;
    sc_signal< sc_lv<32> > p_Val2_276_reg_540;
    sc_signal< sc_lv<32> > p_Val2_277_reg_545;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it8;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it9;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it10;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it11;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it12;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it13;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it14;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it15;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it16;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it17;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it18;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it19;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it20;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it21;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it22;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it23;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it24;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it25;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it26;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it27;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it28;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it29;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it30;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it31;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it32;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it33;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it34;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it35;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it36;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it37;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it38;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it39;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it40;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it41;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it42;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it43;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it44;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it45;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it46;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it47;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_277_reg_545_pp0_it48;
    sc_signal< sc_lv<32> > tmp_95_fu_345_p1;
    sc_signal< sc_lv<32> > tmp_95_reg_561;
    sc_signal< sc_lv<38> > grp_fu_355_p2;
    sc_signal< sc_lv<38> > rhs_V_cast_reg_577;
    sc_signal< sc_lv<1> > exitcond2_fu_384_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_602;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_602_pp1_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_602_pp1_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_602_pp1_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_602_pp1_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_602_pp1_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_602_pp1_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_602_pp1_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond2_reg_602_pp1_it8;
    sc_signal< sc_lv<9> > i_4_fu_390_p2;
    sc_signal< sc_lv<64> > tmp_16_fu_396_p1;
    sc_signal< sc_lv<64> > tmp_16_reg_611;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_16_reg_611_pp1_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_16_reg_611_pp1_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_16_reg_611_pp1_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_16_reg_611_pp1_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_16_reg_611_pp1_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_16_reg_611_pp1_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_16_reg_611_pp1_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_16_reg_611_pp1_it8;
    sc_signal< sc_lv<32> > p_Val2_280_reg_621;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_280_reg_621_pp1_it2;
    sc_signal< sc_lv<26> > ret_V_2_fu_443_p3;
    sc_signal< sc_lv<26> > ret_V_2_reg_626;
    sc_signal< sc_lv<32> > intercept_V_q0;
    sc_signal< sc_lv<32> > p_Val2_281_reg_651;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_281_reg_651_pp1_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_281_reg_651_pp1_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_281_reg_651_pp1_it6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_281_reg_651_pp1_it7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_p_Val2_281_reg_651_pp1_it8;
    sc_signal< sc_lv<38> > grp_fu_463_p2;
    sc_signal< sc_lv<38> > lhs_V_cast_reg_656;
    sc_signal< sc_lv<9> > dx_V_address0;
    sc_signal< sc_logic > dx_V_ce0;
    sc_signal< sc_logic > dx_V_we0;
    sc_signal< sc_lv<32> > dx_V_d0;
    sc_signal< sc_lv<32> > dx_V_q0;
    sc_signal< sc_lv<9> > dy_V_address0;
    sc_signal< sc_logic > dy_V_ce0;
    sc_signal< sc_logic > dy_V_we0;
    sc_signal< sc_lv<32> > dy_V_d0;
    sc_signal< sc_lv<32> > dy_V_q0;
    sc_signal< sc_lv<9> > slope_V_address0;
    sc_signal< sc_logic > slope_V_ce0;
    sc_signal< sc_logic > slope_V_we0;
    sc_signal< sc_lv<32> > slope_V_d0;
    sc_signal< sc_lv<32> > slope_V_q0;
    sc_signal< sc_lv<9> > intercept_V_address0;
    sc_signal< sc_logic > intercept_V_ce0;
    sc_signal< sc_logic > intercept_V_we0;
    sc_signal< sc_lv<32> > intercept_V_d0;
    sc_signal< sc_lv<9> > i_phi_fu_274_p4;
    sc_signal< sc_lv<64> > tmp_s_fu_311_p1;
    sc_signal< sc_lv<64> > tmp_18_fu_451_p1;
    sc_signal< sc_lv<32> > r_V_fu_317_p2;
    sc_signal< sc_lv<32> > p_Val2_278_fu_322_p2;
    sc_signal< sc_lv<38> > grp_fu_339_p0;
    sc_signal< sc_lv<38> > grp_fu_339_p1;
    sc_signal< sc_lv<38> > grp_fu_339_p2;
    sc_signal< sc_lv<32> > grp_fu_355_p0;
    sc_signal< sc_lv<32> > grp_fu_355_p1;
    sc_signal< sc_lv<38> > lhs_V_fu_361_p3;
    sc_signal< sc_lv<38> > r_V_132_fu_368_p2;
    sc_signal< sc_lv<26> > ret_V_fu_401_p4;
    sc_signal< sc_lv<6> > tmp_97_fu_419_p1;
    sc_signal< sc_lv<1> > tmp_17_fu_429_p2;
    sc_signal< sc_lv<26> > ret_V_1_fu_423_p2;
    sc_signal< sc_lv<1> > tmp_96_fu_411_p3;
    sc_signal< sc_lv<26> > p_s_fu_435_p3;
    sc_signal< sc_lv<32> > grp_fu_463_p0;
    sc_signal< sc_lv<32> > grp_fu_463_p1;
    sc_signal< sc_lv<38> > rhs_V_fu_469_p3;
    sc_signal< sc_lv<38> > r_V_133_fu_476_p2;
    sc_signal< sc_logic > grp_fu_339_ce;
    sc_signal< sc_logic > grp_fu_355_ce;
    sc_signal< sc_logic > grp_fu_463_ce;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st52_fsm_2;
    static const sc_lv<3> ap_ST_st53_fsm_3;
    static const sc_lv<3> ap_ST_pp1_stg0_fsm_4;
    static const sc_lv<3> ap_ST_st64_fsm_5;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<64> ap_const_lv64_141;
    static const sc_lv<64> ap_const_lv64_142;
    static const sc_lv<9> ap_const_lv9_142;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<26> ap_const_lv26_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_dx_V_address0();
    void thread_dx_V_ce0();
    void thread_dx_V_d0();
    void thread_dx_V_we0();
    void thread_dy_V_address0();
    void thread_dy_V_ce0();
    void thread_dy_V_d0();
    void thread_dy_V_we0();
    void thread_exitcond2_fu_384_p2();
    void thread_exitcond_fu_293_p2();
    void thread_grp_fu_339_ce();
    void thread_grp_fu_339_p0();
    void thread_grp_fu_339_p1();
    void thread_grp_fu_355_ce();
    void thread_grp_fu_355_p0();
    void thread_grp_fu_355_p1();
    void thread_grp_fu_463_ce();
    void thread_grp_fu_463_p0();
    void thread_grp_fu_463_p1();
    void thread_i_2_fu_299_p2();
    void thread_i_4_fu_390_p2();
    void thread_i_phi_fu_274_p4();
    void thread_index_input_V_address0();
    void thread_index_input_V_address1();
    void thread_index_input_V_ce0();
    void thread_index_input_V_ce1();
    void thread_index_output_V_address0();
    void thread_index_output_V_ce0();
    void thread_intercept_V_address0();
    void thread_intercept_V_ce0();
    void thread_intercept_V_d0();
    void thread_intercept_V_we0();
    void thread_lhs_V_fu_361_p3();
    void thread_output_realtime_V_address0();
    void thread_output_realtime_V_ce0();
    void thread_output_realtime_V_d0();
    void thread_output_realtime_V_we0();
    void thread_p_Val2_278_fu_322_p2();
    void thread_p_s_fu_435_p3();
    void thread_r_V_132_fu_368_p2();
    void thread_r_V_133_fu_476_p2();
    void thread_r_V_fu_317_p2();
    void thread_ret_V_1_fu_423_p2();
    void thread_ret_V_2_fu_443_p3();
    void thread_ret_V_fu_401_p4();
    void thread_rhs_V_fu_469_p3();
    void thread_slope_V_address0();
    void thread_slope_V_ce0();
    void thread_slope_V_d0();
    void thread_slope_V_we0();
    void thread_tmp_16_fu_396_p1();
    void thread_tmp_17_fu_429_p2();
    void thread_tmp_18_fu_451_p1();
    void thread_tmp_95_fu_345_p1();
    void thread_tmp_96_fu_411_p3();
    void thread_tmp_97_fu_419_p1();
    void thread_tmp_fu_305_p1();
    void thread_tmp_s_fu_311_p1();
    void thread_transfer_array_V_address0();
    void thread_transfer_array_V_address1();
    void thread_transfer_array_V_ce0();
    void thread_transfer_array_V_ce1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
