Protel Design System Design Rule Check
PCB File : D:\SLT-Internship\projects\Low power dev board\low Power dev Board\LowPowerDevPCB.PcbDoc
Date     : 14/08/2023
Time     : 08:27:35

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
   Violation between Clearance Constraint: (2.002mil < 7.874mil) Between Pad CR1-1(-597.561mil,-632.198mil) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (2.002mil < 7.874mil) Between Pad CR1-1(-597.561mil,-632.198mil) on Bottom Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2.874mil < 7.874mil) Between Pad CR1-2(-597.561mil,-465.198mil) on Bottom Layer And Polygon Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (6.998mil < 7.874mil) Between Pad CR1-2(-597.561mil,-465.198mil) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (6.998mil < 7.874mil) Between Pad CR1-2(-597.561mil,-465.198mil) on Bottom Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (5.204mil < 7.874mil) Between Track (173.997mil,481.684mil)(478.729mil,786.416mil) on Top Layer And Track (287.576mil,781.937mil)(449.919mil,781.937mil) on Top Layer 
Rule Violations :6

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetJ2_4 Between Track (287.576mil,781.937mil)(449.919mil,781.937mil) on Top Layer And Track (449.919mil,794.921mil)(517.527mil,862.53mil) on Top Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=15mil) (Preferred=12mil) (InNetClass('Other'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=25mil) (Preferred=20mil) (InNetClass('Power'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=248.031mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=19.685mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.702mil < 3.937mil) Between Pad U2-1(-40.632mil,-175.065mil) on Bottom Layer And Pad U2-2(-40.632mil,-200.657mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.7mil < 3.937mil) Between Pad U2-2(-40.632mil,-200.657mil) on Bottom Layer And Pad U2-3(-40.632mil,-226.247mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.7mil < 3.937mil) Between Pad U2-3(-40.632mil,-226.247mil) on Bottom Layer And Pad U2-4(-40.632mil,-251.837mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.7mil < 3.937mil) Between Pad U2-5(-209.924mil,-251.837mil) on Bottom Layer And Pad U2-6(-209.924mil,-226.247mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.7mil < 3.937mil) Between Pad U2-6(-209.924mil,-226.247mil) on Bottom Layer And Pad U2-7(-209.924mil,-200.657mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.702mil < 3.937mil) Between Pad U2-7(-209.924mil,-200.657mil) on Bottom Layer And Pad U2-8(-209.924mil,-175.065mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.702mil]
Rule Violations :6

Processing Rule : Silk To Solder Mask (Clearance=3.937mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-1(-648.098mil,329.627mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-10(-648.098mil,559.943mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-11(-648.098mil,585.533mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-12(-648.098mil,611.123mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-13(-648.098mil,636.715mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-14(-648.098mil,662.305mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-15(-877.846mil,662.305mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-16(-877.846mil,636.715mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-17(-877.846mil,611.123mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-18(-877.846mil,585.533mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-19(-877.846mil,559.943mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-2(-648.098mil,355.219mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-20(-877.846mil,534.353mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-21(-877.846mil,508.761mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-22(-877.846mil,483.171mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-23(-877.846mil,457.581mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-24(-877.846mil,431.991mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-25(-877.846mil,406.399mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-26(-877.846mil,380.809mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-27(-877.846mil,355.219mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-28(-877.846mil,329.627mil) on Top Layer And Track (-852.846mil,307.399mil)(-852.846mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-3(-648.098mil,380.809mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-4(-648.098mil,406.399mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-5(-648.098mil,431.991mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-6(-648.098mil,457.581mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-7(-648.098mil,483.171mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-8(-648.098mil,508.761mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 3.937mil) Between Pad U3-9(-648.098mil,534.353mil) on Top Layer And Track (-673.098mil,307.399mil)(-673.098mil,684.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
Rule Violations :28

Processing Rule : Silk to Silk (Clearance=5.906mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.609mil < 5.906mil) Between Text "*" (-305.644mil,-163.247mil) on Bottom Overlay And Track (-419.896mil,-151.65mil)(-342.896mil,-151.65mil) on Bottom Overlay Silk Text to Silk Clearance [0.609mil]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (287.576mil,781.937mil)(449.919mil,781.937mil) on Top Layer 
   Violation between Net Antennae: Track (449.919mil,794.921mil)(517.527mil,862.53mil) on Top Layer 
Rule Violations :2

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (4.915mil < 7.874mil) Between Board Edge And Track (-170.689mil,586.286mil)(-170.689mil,1153.216mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (4.915mil < 7.874mil) Between Board Edge And Track (-525.021mil,1153.216mil)(-170.689mil,1153.216mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (4.915mil < 7.874mil) Between Board Edge And Track (-525.021mil,832.35mil)(-525.021mil,1153.216mil) on Top Overlay 
Rule Violations :3

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 47
Waived Violations : 0
Time Elapsed        : 00:00:02