{
  "module_name": "extended.json",
  "hash_id": "486fe60b6644a26b181576eb6b30f3567be78291d231b068c906cb8a289381d6",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/s390/cf_z16/extended.json",
  "human_readable_source": "[\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"128\",\n\t\t\"EventName\": \"L1D_RO_EXCL_WRITES\",\n\t\t\"BriefDescription\": \"L1D Read-only Exclusive Writes\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache where the line was originally in a Read-Only state in the cache but has been updated to be in the Exclusive state that allows stores to the cache line.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"129\",\n\t\t\"EventName\": \"DTLB2_WRITES\",\n\t\t\"BriefDescription\": \"DTLB2 Writes\",\n\t\t\"PublicDescription\": \"A translation has been written into The Translation Lookaside Buffer 2 (TLB2) and the request was made by the Level-1 Data cache. This is a replacement for what was provided for the DTLB on z13 and prior machines.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"130\",\n\t\t\"EventName\": \"DTLB2_MISSES\",\n\t\t\"BriefDescription\": \"DTLB2 Misses\",\n\t\t\"PublicDescription\": \"A TLB2 miss is in progress for a request made by the Level-1 Data cache. Incremented by one for every TLB2 miss in progress for the Level-1 Data cache on this cycle. This is a replacement for what was provided for the DTLB on z13 and prior machines.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"131\",\n\t\t\"EventName\": \"CRSTE_1MB_WRITES\",\n\t\t\"BriefDescription\": \"One Megabyte CRSTE writes\",\n\t\t\"PublicDescription\": \"A translation entry was written into the Combined Region and Segment Table Entry array in the Level-2 TLB for a one-megabyte page.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"132\",\n\t\t\"EventName\": \"DTLB2_GPAGE_WRITES\",\n\t\t\"BriefDescription\": \"DTLB2 Two-Gigabyte Page Writes\",\n\t\t\"PublicDescription\": \"A translation entry for a two-gigabyte page was written into the Level-2 TLB.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"134\",\n\t\t\"EventName\": \"ITLB2_WRITES\",\n\t\t\"BriefDescription\": \"ITLB2 Writes\",\n\t\t\"PublicDescription\": \"A translation entry has been written into the Translation Lookaside Buffer 2 (TLB2) and the request was made by the instruction cache. This is a replacement for what was provided for the ITLB on z13 and prior machines.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"135\",\n\t\t\"EventName\": \"ITLB2_MISSES\",\n\t\t\"BriefDescription\": \"ITLB2 Misses\",\n\t\t\"PublicDescription\": \"A TLB2 miss is in progress for a request made by the Level-1 Instruction cache. Incremented by one for every TLB2 miss in progress for the Level-1 Instruction cache in a cycle. This is a replacement for what was provided for the ITLB on z13 and prior machines.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"137\",\n\t\t\"EventName\": \"TLB2_PTE_WRITES\",\n\t\t\"BriefDescription\": \"TLB2 Page Table Entry Writes\",\n\t\t\"PublicDescription\": \"A translation entry was written into the Page Table Entry array in the Level-2 TLB.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"138\",\n\t\t\"EventName\": \"TLB2_CRSTE_WRITES\",\n\t\t\"BriefDescription\": \"TLB2 Combined Region and Segment Entry Writes\",\n\t\t\"PublicDescription\": \"Translation entries were written into the Combined Region and Segment Table Entry array and the Page Table Entry array in the Level-2 TLB.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"139\",\n\t\t\"EventName\": \"TLB2_ENGINES_BUSY\",\n\t\t\"BriefDescription\": \"TLB2 Engines Busy\",\n\t\t\"PublicDescription\": \"The number of Level-2 TLB translation engines busy in a cycle.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"140\",\n\t\t\"EventName\": \"TX_C_TEND\",\n\t\t\"BriefDescription\": \"Completed TEND instructions in constrained TX mode\",\n\t\t\"PublicDescription\": \"A TEND instruction has completed in a constrained transactional-execution mode.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"141\",\n\t\t\"EventName\": \"TX_NC_TEND\",\n\t\t\"BriefDescription\": \"Completed TEND instructions in non-constrained TX mode\",\n\t\t\"PublicDescription\": \"A TEND instruction has completed in a non-constrained transactional-execution mode.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"143\",\n\t\t\"EventName\": \"L1C_TLB2_MISSES\",\n\t\t\"BriefDescription\": \"L1C TLB2 Misses\",\n\t\t\"PublicDescription\": \"Increments by one for any cycle where a level-1 cache or level-2 TLB miss is in progress.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"145\",\n\t\t\"EventName\": \"DCW_REQ\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from the requestors Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"146\",\n\t\t\"EventName\": \"DCW_REQ_IV\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from Cache with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from the requestors Level-2 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"147\",\n\t\t\"EventName\": \"DCW_REQ_CHIP_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from Cache with Chip HP Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from the requestors Level-2 cache after using chip level horizontal persistence, Chip-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"148\",\n\t\t\"EventName\": \"DCW_REQ_DRAWER_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from Cache with Drawer HP Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from the requestors Level-2 cache after using drawer level horizontal persistence, Drawer-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"149\",\n\t\t\"EventName\": \"DCW_ON_CHIP\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Chip Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Chip Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"150\",\n\t\t\"EventName\": \"DCW_ON_CHIP_IV\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Chip Cache with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Chip Level-2 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"151\",\n\t\t\"EventName\": \"DCW_ON_CHIP_CHIP_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Chip Cache with Chip HP Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Chip Level-2 cache after using chip level horizontal persistence, Chip-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"152\",\n\t\t\"EventName\": \"DCW_ON_CHIP_DRAWER_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Chip Cache with Drawer HP Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Chip Level-2 cache using drawer level horizontal persistence, Drawer-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"153\",\n\t\t\"EventName\": \"DCW_ON_MODULE\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Module Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Module Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"154\",\n\t\t\"EventName\": \"DCW_ON_DRAWER\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Drawer Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On-Drawer Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"155\",\n\t\t\"EventName\": \"DCW_OFF_DRAWER\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from Off-Drawer Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off-Drawer Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"156\",\n\t\t\"EventName\": \"DCW_ON_CHIP_MEMORY\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Chip Memory\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from On-Chip memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"157\",\n\t\t\"EventName\": \"DCW_ON_MODULE_MEMORY\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Module Memory\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from On-Module memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"158\",\n\t\t\"EventName\": \"DCW_ON_DRAWER_MEMORY\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from On-Drawer Memory\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from On-Drawer memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"159\",\n\t\t\"EventName\": \"DCW_OFF_DRAWER_MEMORY\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Data Cache from Off-Drawer Memory\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data cache directory where the returned cache line was sourced from Off-Drawer memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"160\",\n\t\t\"EventName\": \"IDCW_ON_MODULE_IV\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from On-Module Memory Cache with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 Instruction cache directory where the returned cache line was sourced from an On-Module Level-2 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"161\",\n\t\t\"EventName\": \"IDCW_ON_MODULE_CHIP_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from On-Module Memory Cache with Chip Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 Instruction cache directory where the returned cache line was sourced from an On-Module Level-2 cache using chip horizontal persistence, Chip-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"162\",\n\t\t\"EventName\": \"IDCW_ON_MODULE_DRAWER_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from On-Module Memory Cache with Drawer Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 Instruction cache directory where the returned cache line was sourced from an On-Module Level-2 cache using drawer level horizontal persistence, Drawer-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"163\",\n\t\t\"EventName\": \"IDCW_ON_DRAWER_IV\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from On-Drawer Cache with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 Instruction cache directory where the returned cache line was sourced from an On-Drawer Level-2 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"164\",\n\t\t\"EventName\": \"IDCW_ON_DRAWER_CHIP_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from On-Drawer Cache with Chip Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 instruction cache directory where the returned cache line was sourced from an On-Drawer Level-2 cache using chip level horizontal persistence, Chip-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"165\",\n\t\t\"EventName\": \"IDCW_ON_DRAWER_DRAWER_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from On-Drawer Cache with Drawer Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 instruction cache directory where the returned cache line was sourced from an On-Drawer Level-2 cache using drawer level horizontal persistence, Drawer-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"166\",\n\t\t\"EventName\": \"IDCW_OFF_DRAWER_IV\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from Off-Drawer Cache with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 instruction cache directory where the returned cache line was sourced from an Off-Drawer Level-2 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"167\",\n\t\t\"EventName\": \"IDCW_OFF_DRAWER_CHIP_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from Off-Drawer Cache with Chip Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 instruction cache directory where the returned cache line was sourced from an Off-Drawer Level-2 cache using chip level horizontal persistence, Chip-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"168\",\n\t\t\"EventName\": \"IDCW_OFF_DRAWER_DRAWER_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction and Data Cache from Off-Drawer Cache with Drawer Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Data or Level-1 Instruction cache directory where the returned cache line was sourced from an Off-Drawer Level-2 cache using drawer level horizontal persistence, Drawer-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"169\",\n\t\t\"EventName\": \"ICW_REQ\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced the requestors Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"170\",\n\t\t\"EventName\": \"ICW_REQ_IV\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from Cache with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from the requestors Level-2 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"171\",\n\t\t\"EventName\": \"ICW_REQ_CHIP_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from Cache with Chip HP Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from the requestors Level-2 cache using chip level horizontal persistence, Chip-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"172\",\n\t\t\"EventName\": \"ICW_REQ_DRAWER_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from Cache with Drawer HP Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from the requestors Level-2 cache using drawer level horizontal persistence, Drawer-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"173\",\n\t\t\"EventName\": \"ICW_ON_CHIP\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Chip Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On-Chip Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"174\",\n\t\t\"EventName\": \"ICW_ON_CHIP_IV\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Chip Cache with Intervention\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced an On-Chip Level-2 cache with intervention.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"175\",\n\t\t\"EventName\": \"ICW_ON_CHIP_CHIP_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Chip Cache with Chip HP Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On-Chip Level-2 cache using chip level horizontal persistence, Chip-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"176\",\n\t\t\"EventName\": \"ICW_ON_CHIP_DRAWER_HIT\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Chip Cache with Drawer HP Hit\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On-Chip level 2 cache using drawer level horizontal persistence, Drawer-HP hit.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"177\",\n\t\t\"EventName\": \"ICW_ON_MODULE\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Module Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On-Module Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"178\",\n\t\t\"EventName\": \"ICW_ON_DRAWER\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Drawer Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced an On-Drawer Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"179\",\n\t\t\"EventName\": \"ICW_OFF_DRAWER\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from Off-Drawer Cache\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced an Off-Drawer Level-2 cache.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"180\",\n\t\t\"EventName\": \"ICW_ON_CHIP_MEMORY\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Chip Memory\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from On-Chip memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"181\",\n\t\t\"EventName\": \"ICW_ON_MODULE_MEMORY\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Module Memory\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from On-Module memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"182\",\n\t\t\"EventName\": \"ICW_ON_DRAWER_MEMORY\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from On-Drawer Memory\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from On-Drawer memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"183\",\n\t\t\"EventName\": \"ICW_OFF_DRAWER_MEMORY\",\n\t\t\"BriefDescription\": \"Directory Write Level 1 Instruction Cache from Off-Drawer Memory\",\n\t\t\"PublicDescription\": \"A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from Off-Drawer memory.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"224\",\n\t\t\"EventName\": \"BCD_DFP_EXECUTION_SLOTS\",\n\t\t\"BriefDescription\": \"Binary Coded Decimal to Decimal Floating Point conversions\",\n\t\t\"PublicDescription\": \"Count of floating point execution slots used for finished Binary Coded Decimal to Decimal Floating Point conversions. Instructions: CDZT, CXZT, CZDT, CZXT.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"225\",\n\t\t\"EventName\": \"VX_BCD_EXECUTION_SLOTS\",\n\t\t\"BriefDescription\": \"Count finished vector arithmetic Binary Coded Decimal instructions\",\n\t\t\"PublicDescription\": \"Count of floating point execution slots used for finished vector arithmetic Binary Coded Decimal instructions. Instructions: VAP, VSP, VMP, VMSP, VDP, VSDP, VRP, VLIP, VSRP, VPSOP, VCP, VTP, VPKZ, VUPKZ, VCVB, VCVBG, VCVD, VCVDG.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"226\",\n\t\t\"EventName\": \"DECIMAL_INSTRUCTIONS\",\n\t\t\"BriefDescription\": \"Decimal instruction dispatched\",\n\t\t\"PublicDescription\": \"Decimal instruction dispatched. Instructions: CVB, CVD, AP, CP, DP, ED, EDMK, MP, SRP, SP, ZAP.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"232\",\n\t\t\"EventName\": \"LAST_HOST_TRANSLATIONS\",\n\t\t\"BriefDescription\": \"Last host translation done\",\n\t\t\"PublicDescription\": \"Last Host Translation done\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"244\",\n\t\t\"EventName\": \"TX_NC_TABORT\",\n\t\t\"BriefDescription\": \"Aborted transactions in unconstrained TX mode\",\n\t\t\"PublicDescription\": \"A transaction abort has occurred in a non-constrained transactional-execution mode.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"245\",\n\t\t\"EventName\": \"TX_C_TABORT_NO_SPECIAL\",\n\t\t\"BriefDescription\": \"Aborted transactions in constrained TX mode\",\n\t\t\"PublicDescription\": \"A transaction abort has occurred in a constrained transactional-execution mode and the CPU is not using any special logic to allow the transaction to complete.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"246\",\n\t\t\"EventName\": \"TX_C_TABORT_SPECIAL\",\n\t\t\"BriefDescription\": \"Aborted transactions in constrained TX mode using special completion logic\",\n\t\t\"PublicDescription\": \"A transaction abort has occurred in a constrained transactional-execution mode and the CPU is using special logic to allow the transaction to complete.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"248\",\n\t\t\"EventName\": \"DFLT_ACCESS\",\n\t\t\"BriefDescription\": \"Cycles CPU spent obtaining access to Deflate unit\",\n\t\t\"PublicDescription\": \"Cycles CPU spent obtaining access to Deflate unit\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"253\",\n\t\t\"EventName\": \"DFLT_CYCLES\",\n\t\t\"BriefDescription\": \"Cycles CPU is using Deflate unit\",\n\t\t\"PublicDescription\": \"Cycles CPU is using Deflate unit\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"256\",\n\t\t\"EventName\": \"SORTL\",\n\t\t\"BriefDescription\": \"Count SORTL instructions\",\n\t\t\"PublicDescription\": \"Increments by one for every SORT LISTS instruction executed.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"265\",\n\t\t\"EventName\": \"DFLT_CC\",\n\t\t\"BriefDescription\": \"Increments DEFLATE CONVERSION CALL\",\n\t\t\"PublicDescription\": \"Increments by one for every DEFLATE CONVERSION CALL instruction executed.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"266\",\n\t\t\"EventName\": \"DFLT_CCFINISH\",\n\t\t\"BriefDescription\": \"Increments completed DEFLATE CONVERSION CALL\",\n\t\t\"PublicDescription\": \"Increments by one for every DEFLATE CONVERSION CALL instruction executed that ended in Condition Codes 0, 1 or 2.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"267\",\n\t\t\"EventName\": \"NNPA_INVOCATIONS\",\n\t\t\"BriefDescription\": \"NNPA Total invocations\",\n\t\t\"PublicDescription\": \"Increments by one for every Neural Network Processing Assist instruction executed.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"268\",\n\t\t\"EventName\": \"NNPA_COMPLETIONS\",\n\t\t\"BriefDescription\": \"NNPA Total completions\",\n\t\t\"PublicDescription\": \"Increments by one for every Neural Network Processing Assist instruction executed that ended in Condition Codes 0, 1 or 2.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"269\",\n\t\t\"EventName\": \"NNPA_WAIT_LOCK\",\n\t\t\"BriefDescription\": \"Cycles spent obtaining NNPA lock\",\n\t\t\"PublicDescription\": \"Cycles CPU spent obtaining access to IBM Z Integrated Accelerator for AI.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"270\",\n\t\t\"EventName\": \"NNPA_HOLD_LOCK\",\n\t\t\"BriefDescription\": \"Cycles spent holding NNPA lock\",\n\t\t\"PublicDescription\": \"Cycles CPU is using IBM Z Integrated Accelerator for AI.\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"448\",\n\t\t\"EventName\": \"MT_DIAG_CYCLES_ONE_THR_ACTIVE\",\n\t\t\"BriefDescription\": \"Cycle count with one thread active\",\n\t\t\"PublicDescription\": \"Cycle count with one thread active\"\n\t},\n\t{\n\t\t\"Unit\": \"CPU-M-CF\",\n\t\t\"EventCode\": \"449\",\n\t\t\"EventName\": \"MT_DIAG_CYCLES_TWO_THR_ACTIVE\",\n\t\t\"BriefDescription\": \"Cycle count with two threads active\",\n\t\t\"PublicDescription\": \"Cycle count with two threads active\"\n\t}\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}