{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "e6fea675",
   "metadata": {},
   "source": [
    "### Chapter 15: Interfaces and Modports"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fde1c698",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "Interfaces are one of SystemVerilog's most powerful features for creating reusable, hierarchical designs. They encapsulate communication protocols between modules, making designs more modular, readable, and maintainable. Modports define directional views of interfaces, ensuring proper connectivity and access control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e7c45028",
   "metadata": {},
   "source": [
    "#### Interface Declarations\n",
    "\n",
    "An interface is a named bundle of signals that can be shared between modules. It acts as a communication channel that groups related signals together."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5fa46de9",
   "metadata": {},
   "source": [
    "##### Basic Interface Syntax\n",
    "\n",
    "```systemverilog\n",
    "interface interface_name [parameter_list] [port_list];\n",
    "    // Signal declarations\n",
    "    // Always blocks\n",
    "    // Tasks and functions\n",
    "    // Modport declarations\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "803a0995",
   "metadata": {},
   "source": [
    "##### Simple Interface Example\n",
    "\n",
    "```systemverilog\n",
    "// Basic memory interface\n",
    "interface memory_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] data;\n",
    "    logic        we;     // write enable\n",
    "    logic        re;     // read enable\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "51e3d130",
   "metadata": {},
   "source": [
    "##### Interface with Clock and Reset\n",
    "\n",
    "```systemverilog\n",
    "interface cpu_bus_if (input logic clk, input logic rst_n);\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic [3:0]  be;      // byte enable\n",
    "    logic        req;\n",
    "    logic        ack;\n",
    "    logic        we;\n",
    "    \n",
    "    // Clocking block for synchronous operations\n",
    "    clocking cb @(posedge clk);\n",
    "        default input #1step output #0;\n",
    "        output addr, wdata, be, req, we;\n",
    "        input  rdata, ack;\n",
    "    endclocking\n",
    "    \n",
    "    // Reset logic\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            req <= 1'b0;\n",
    "        end\n",
    "    end\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "edfe33d3",
   "metadata": {},
   "source": [
    "#### Modport Definitions\n",
    "\n",
    "Modports define different views of an interface, specifying signal directions from the perspective of different modules. They provide access control and improve code readability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "efd36a8d",
   "metadata": {},
   "source": [
    "##### Basic Modport Syntax\n",
    "\n",
    "```systemverilog\n",
    "modport modport_name (\n",
    "    input  signal_list,\n",
    "    output signal_list,\n",
    "    inout  signal_list,\n",
    "    ref    signal_list,\n",
    "    import task_function_list\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "328f58eb",
   "metadata": {},
   "source": [
    "##### Memory Interface with Modports\n",
    "\n",
    "```systemverilog\n",
    "interface memory_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "    \n",
    "    // Master modport (CPU side)\n",
    "    modport master (\n",
    "        output addr, wdata, we, re,\n",
    "        input  rdata, ready\n",
    "    );\n",
    "    \n",
    "    // Slave modport (Memory side)\n",
    "    modport slave (\n",
    "        input  addr, wdata, we, re,\n",
    "        output rdata, ready\n",
    "    );\n",
    "    \n",
    "    // Monitor modport (for verification)\n",
    "    modport monitor (\n",
    "        input addr, wdata, rdata, we, re, ready\n",
    "    );\n",
    "    \n",
    "    // Tasks accessible through modports\n",
    "    task write_data(input [31:0] address, input [31:0] data);\n",
    "        @(posedge clk);\n",
    "        addr  = address;\n",
    "        wdata = data;\n",
    "        we    = 1'b1;\n",
    "        re    = 1'b0;\n",
    "        wait(ready);\n",
    "        @(posedge clk);\n",
    "        we = 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    modport master_with_tasks (\n",
    "        output addr, wdata, we, re,\n",
    "        input  rdata, ready,\n",
    "        import write_data\n",
    "    );\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a751028c",
   "metadata": {},
   "source": [
    "#### Interface Instantiation\n",
    "\n",
    "Interfaces are instantiated like modules and can be connected to multiple modules simultaneously."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "86be4efb",
   "metadata": {},
   "source": [
    "##### Module Using Interface\n",
    "\n",
    "```systemverilog\n",
    "// CPU module using memory interface\n",
    "module cpu (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    memory_if.master mem_bus  // Using master modport\n",
    ");\n",
    "    \n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE, FETCH, DECODE, EXECUTE, WRITEBACK\n",
    "    } cpu_state_t;\n",
    "    \n",
    "    cpu_state_t state, next_state;\n",
    "    logic [31:0] pc;\n",
    "    logic [31:0] instruction;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            state <= IDLE;\n",
    "            pc <= 32'h0;\n",
    "        end else begin\n",
    "            state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        next_state = state;\n",
    "        mem_bus.addr = 32'h0;\n",
    "        mem_bus.wdata = 32'h0;\n",
    "        mem_bus.we = 1'b0;\n",
    "        mem_bus.re = 1'b0;\n",
    "        \n",
    "        case (state)\n",
    "            IDLE: begin\n",
    "                next_state = FETCH;\n",
    "            end\n",
    "            \n",
    "            FETCH: begin\n",
    "                mem_bus.addr = pc;\n",
    "                mem_bus.re = 1'b1;\n",
    "                if (mem_bus.ready) begin\n",
    "                    instruction = mem_bus.rdata;\n",
    "                    pc = pc + 4;\n",
    "                    next_state = DECODE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            DECODE: begin\n",
    "                // Decode logic here\n",
    "                next_state = EXECUTE;\n",
    "            end\n",
    "            \n",
    "            EXECUTE: begin\n",
    "                // Execute logic here\n",
    "                next_state = WRITEBACK;\n",
    "            end\n",
    "            \n",
    "            WRITEBACK: begin\n",
    "                // Writeback logic here\n",
    "                next_state = FETCH;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Memory module using interface\n",
    "module memory (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    memory_if.slave mem_bus  // Using slave modport\n",
    ");\n",
    "    \n",
    "    logic [31:0] mem_array [0:1023];\n",
    "    logic [9:0]  addr_index;\n",
    "    \n",
    "    assign addr_index = mem_bus.addr[11:2];  // Word addressing\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            mem_bus.ready <= 1'b0;\n",
    "            mem_bus.rdata <= 32'h0;\n",
    "        end else begin\n",
    "            mem_bus.ready <= 1'b0;\n",
    "            \n",
    "            if (mem_bus.we) begin\n",
    "                mem_array[addr_index] <= mem_bus.wdata;\n",
    "                mem_bus.ready <= 1'b1;\n",
    "            end else if (mem_bus.re) begin\n",
    "                mem_bus.rdata <= mem_array[addr_index];\n",
    "                mem_bus.ready <= 1'b1;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "52d7be6e",
   "metadata": {},
   "source": [
    "##### Top-level Module with Interface\n",
    "\n",
    "```systemverilog\n",
    "module top;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    // Clock generation\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Reset generation\n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        #20 rst_n = 1;\n",
    "    end\n",
    "    \n",
    "    // Interface instantiation\n",
    "    memory_if mem_bus();\n",
    "    \n",
    "    // Module instantiations\n",
    "    cpu cpu_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .mem_bus(mem_bus.master)\n",
    "    );\n",
    "    \n",
    "    memory mem_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .mem_bus(mem_bus.slave)\n",
    "    );\n",
    "    \n",
    "    // Monitor for verification\n",
    "    initial begin\n",
    "        $monitor(\"Time:%0t, Addr:%h, WData:%h, RData:%h, WE:%b, RE:%b, Ready:%b\",\n",
    "                 $time, mem_bus.addr, mem_bus.wdata, mem_bus.rdata,\n",
    "                 mem_bus.we, mem_bus.re, mem_bus.ready);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7d33b7e9",
   "metadata": {},
   "source": [
    "#### Parameterized Interfaces\n",
    "\n",
    "Interfaces can be parameterized to create flexible, reusable communication protocols."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4fed63d8",
   "metadata": {},
   "source": [
    "##### Parameterized Bus Interface\n",
    "\n",
    "```systemverilog\n",
    "interface axi_if #(\n",
    "    parameter int ADDR_WIDTH = 32,\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ID_WIDTH   = 4\n",
    ") (\n",
    "    input logic aclk,\n",
    "    input logic aresetn\n",
    ");\n",
    "    \n",
    "    // Write Address Channel\n",
    "    logic [ID_WIDTH-1:0]     awid;\n",
    "    logic [ADDR_WIDTH-1:0]   awaddr;\n",
    "    logic [7:0]              awlen;\n",
    "    logic [2:0]              awsize;\n",
    "    logic [1:0]              awburst;\n",
    "    logic                    awvalid;\n",
    "    logic                    awready;\n",
    "    \n",
    "    // Write Data Channel\n",
    "    logic [DATA_WIDTH-1:0]   wdata;\n",
    "    logic [DATA_WIDTH/8-1:0] wstrb;\n",
    "    logic                    wlast;\n",
    "    logic                    wvalid;\n",
    "    logic                    wready;\n",
    "    \n",
    "    // Write Response Channel\n",
    "    logic [ID_WIDTH-1:0]     bid;\n",
    "    logic [1:0]              bresp;\n",
    "    logic                    bvalid;\n",
    "    logic                    bready;\n",
    "    \n",
    "    // Read Address Channel\n",
    "    logic [ID_WIDTH-1:0]     arid;\n",
    "    logic [ADDR_WIDTH-1:0]   araddr;\n",
    "    logic [7:0]              arlen;\n",
    "    logic [2:0]              arsize;\n",
    "    logic [1:0]              arburst;\n",
    "    logic                    arvalid;\n",
    "    logic                    arready;\n",
    "    \n",
    "    // Read Data Channel\n",
    "    logic [ID_WIDTH-1:0]     rid;\n",
    "    logic [DATA_WIDTH-1:0]   rdata;\n",
    "    logic [1:0]              rresp;\n",
    "    logic                    rlast;\n",
    "    logic                    rvalid;\n",
    "    logic                    rready;\n",
    "    \n",
    "    // Master modport\n",
    "    modport master (\n",
    "        output awid, awaddr, awlen, awsize, awburst, awvalid,\n",
    "        input  awready,\n",
    "        output wdata, wstrb, wlast, wvalid,\n",
    "        input  wready,\n",
    "        input  bid, bresp, bvalid,\n",
    "        output bready,\n",
    "        output arid, araddr, arlen, arsize, arburst, arvalid,\n",
    "        input  arready,\n",
    "        input  rid, rdata, rresp, rlast, rvalid,\n",
    "        output rready\n",
    "    );\n",
    "    \n",
    "    // Slave modport\n",
    "    modport slave (\n",
    "        input  awid, awaddr, awlen, awsize, awburst, awvalid,\n",
    "        output awready,\n",
    "        input  wdata, wstrb, wlast, wvalid,\n",
    "        output wready,\n",
    "        output bid, bresp, bvalid,\n",
    "        input  bready,\n",
    "        input  arid, araddr, arlen, arsize, arburst, arvalid,\n",
    "        output arready,\n",
    "        output rid, rdata, rresp, rlast, rvalid,\n",
    "        input  rready\n",
    "    );\n",
    "    \n",
    "    // Clocking blocks for verification\n",
    "    clocking master_cb @(posedge aclk);\n",
    "        default input #1step output #0;\n",
    "        output awid, awaddr, awlen, awsize, awburst, awvalid;\n",
    "        input  awready;\n",
    "        output wdata, wstrb, wlast, wvalid;\n",
    "        input  wready;\n",
    "        input  bid, bresp, bvalid;\n",
    "        output bready;\n",
    "        output arid, araddr, arlen, arsize, arburst, arvalid;\n",
    "        input  arready;\n",
    "        input  rid, rdata, rresp, rlast, rvalid;\n",
    "        output rready;\n",
    "    endclocking\n",
    "    \n",
    "    modport master_tb (clocking master_cb);\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "42a573a7",
   "metadata": {},
   "source": [
    "##### Using Parameterized Interface\n",
    "\n",
    "```systemverilog\n",
    "module axi_master #(\n",
    "    parameter int ADDR_WIDTH = 32,\n",
    "    parameter int DATA_WIDTH = 64\n",
    ") (\n",
    "    axi_if.master axi_bus\n",
    ");\n",
    "    // Implementation using the parameterized interface\n",
    "    // The interface parameters are automatically matched\n",
    "endmodule\n",
    "\n",
    "module system_top;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Instantiate parameterized interface\n",
    "    axi_if #(\n",
    "        .ADDR_WIDTH(32),\n",
    "        .DATA_WIDTH(64),\n",
    "        .ID_WIDTH(8)\n",
    "    ) axi_bus (\n",
    "        .aclk(clk),\n",
    "        .aresetn(rst_n)\n",
    "    );\n",
    "    \n",
    "    // Connect master with matching parameters\n",
    "    axi_master #(\n",
    "        .ADDR_WIDTH(32),\n",
    "        .DATA_WIDTH(64)\n",
    "    ) master_inst (\n",
    "        .axi_bus(axi_bus.master)\n",
    "    );\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4581d2dc",
   "metadata": {},
   "source": [
    "#### Interface Arrays\n",
    "\n",
    "SystemVerilog supports arrays of interfaces, useful for multi-port designs or interconnect fabrics."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b0dff6c",
   "metadata": {},
   "source": [
    "##### Interface Array Declaration\n",
    "\n",
    "```systemverilog\n",
    "interface simple_bus_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] data;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    \n",
    "    modport master (output addr, data, valid, input ready);\n",
    "    modport slave  (input addr, data, valid, output ready);\n",
    "endinterface\n",
    "\n",
    "module multi_port_memory (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    simple_bus_if.slave ports [4]  // Array of 4 interface instances\n",
    ");\n",
    "    \n",
    "    logic [31:0] memory [0:1023];\n",
    "    \n",
    "    // Handle each port independently\n",
    "    genvar i;\n",
    "    generate\n",
    "        for (i = 0; i < 4; i++) begin : port_handler\n",
    "            always_ff @(posedge clk) begin\n",
    "                if (ports[i].valid) begin\n",
    "                    if (ports[i].addr[31]) begin\n",
    "                        // Write operation\n",
    "                        memory[ports[i].addr[11:2]] <= ports[i].data;\n",
    "                    end else begin\n",
    "                        // Read operation\n",
    "                        ports[i].data <= memory[ports[i].addr[11:2]];\n",
    "                    end\n",
    "                    ports[i].ready <= 1'b1;\n",
    "                end else begin\n",
    "                    ports[i].ready <= 1'b0;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f1491b11",
   "metadata": {},
   "source": [
    "##### Multi-Master System\n",
    "\n",
    "```systemverilog\n",
    "module multi_master_system;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Array of interfaces\n",
    "    simple_bus_if bus_array [4]();\n",
    "    \n",
    "    // Multiple masters\n",
    "    genvar i;\n",
    "    generate\n",
    "        for (i = 0; i < 4; i++) begin : masters\n",
    "            cpu_core #(.CORE_ID(i)) cpu_inst (\n",
    "                .clk(clk),\n",
    "                .rst_n(rst_n),\n",
    "                .bus(bus_array[i].master)\n",
    "            );\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    // Shared memory with multiple ports\n",
    "    multi_port_memory memory_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .ports(bus_array)  // Pass entire array\n",
    "    );\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1507544c",
   "metadata": {},
   "source": [
    "#### Virtual Interfaces\n",
    "\n",
    "Virtual interfaces provide a mechanism to access interface handles in classes, enabling dynamic interface access in object-oriented testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fff68554",
   "metadata": {},
   "source": [
    "##### Virtual Interface in Classes\n",
    "\n",
    "```systemverilog\n",
    "interface spi_if (input logic clk);\n",
    "    logic       cs_n;\n",
    "    logic       sclk;\n",
    "    logic       mosi;\n",
    "    logic       miso;\n",
    "    \n",
    "    modport master (output cs_n, sclk, mosi, input miso);\n",
    "    modport slave  (input cs_n, sclk, mosi, output miso);\n",
    "    \n",
    "    task send_byte(input [7:0] data);\n",
    "        cs_n = 1'b0;\n",
    "        for (int i = 7; i >= 0; i--) begin\n",
    "            @(posedge clk);\n",
    "            sclk = 1'b0;\n",
    "            mosi = data[i];\n",
    "            @(posedge clk);\n",
    "            sclk = 1'b1;\n",
    "        end\n",
    "        @(posedge clk);\n",
    "        cs_n = 1'b1;\n",
    "    endtask\n",
    "    \n",
    "    modport master_with_tasks (\n",
    "        output cs_n, sclk, mosi,\n",
    "        input miso,\n",
    "        import send_byte\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "// Driver class using virtual interface\n",
    "class spi_driver;\n",
    "    virtual spi_if.master_with_tasks vif;\n",
    "    \n",
    "    function new(virtual spi_if.master_with_tasks vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task drive_transaction(input [7:0] data);\n",
    "        vif.send_byte(data);\n",
    "    endtask\n",
    "    \n",
    "    task reset_interface();\n",
    "        vif.cs_n = 1'b1;\n",
    "        vif.sclk = 1'b0;\n",
    "        vif.mosi = 1'b0;\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Monitor class\n",
    "class spi_monitor;\n",
    "    virtual spi_if.slave vif;\n",
    "    \n",
    "    function new(virtual spi_if.slave vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task monitor_transactions();\n",
    "        logic [7:0] received_data;\n",
    "        \n",
    "        forever begin\n",
    "            @(negedge vif.cs_n);  // Wait for transaction start\n",
    "            received_data = 8'h0;\n",
    "            \n",
    "            for (int i = 7; i >= 0; i--) begin\n",
    "                @(posedge vif.sclk);\n",
    "                received_data[i] = vif.mosi;\n",
    "            end\n",
    "            \n",
    "            $display(\"Monitor: Received data = 0x%02h at time %0t\", \n",
    "                     received_data, $time);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d07aab5a",
   "metadata": {},
   "source": [
    "##### Testbench Using Virtual Interfaces\n",
    "\n",
    "```systemverilog\n",
    "module spi_testbench;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Interface instantiation\n",
    "    spi_if spi_bus(clk);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    spi_slave dut (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .spi(spi_bus.slave)\n",
    "    );\n",
    "    \n",
    "    // Testbench components\n",
    "    spi_driver driver;\n",
    "    spi_monitor monitor;\n",
    "    \n",
    "    initial begin\n",
    "        // Create driver and monitor with virtual interfaces\n",
    "        driver = new(spi_bus.master_with_tasks);\n",
    "        monitor = new(spi_bus.slave);\n",
    "        \n",
    "        // Reset sequence\n",
    "        rst_n = 0;\n",
    "        driver.reset_interface();\n",
    "        #20 rst_n = 1;\n",
    "        \n",
    "        // Start monitor\n",
    "        fork\n",
    "            monitor.monitor_transactions();\n",
    "        join_none\n",
    "        \n",
    "        // Drive test transactions\n",
    "        #100;\n",
    "        driver.drive_transaction(8'hA5);\n",
    "        #50;\n",
    "        driver.drive_transaction(8'h3C);\n",
    "        #50;\n",
    "        driver.drive_transaction(8'hFF);\n",
    "        \n",
    "        #200 $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "134b254b",
   "metadata": {},
   "source": [
    "#### Advanced Interface Concepts"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3c4377fb",
   "metadata": {},
   "source": [
    "##### Interface with Assertions\n",
    "\n",
    "```systemverilog\n",
    "interface protocol_if (input logic clk, input logic rst_n);\n",
    "    logic       req;\n",
    "    logic       ack;\n",
    "    logic [7:0] data;\n",
    "    logic       valid;\n",
    "    \n",
    "    // Protocol assertions\n",
    "    property req_ack_protocol;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        req |-> ##[1:5] ack;\n",
    "    endproperty\n",
    "    \n",
    "    property valid_data;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        valid |-> (data !== 8'hxx);\n",
    "    endproperty\n",
    "    \n",
    "    assert_req_ack: assert property (req_ack_protocol)\n",
    "        else $error(\"Request not acknowledged within 5 cycles\");\n",
    "    \n",
    "    assert_valid_data: assert property (valid_data)\n",
    "        else $error(\"Invalid data when valid is asserted\");\n",
    "    \n",
    "    // Coverage\n",
    "    covergroup protocol_cg @(posedge clk);\n",
    "        req_cp: coverpoint req;\n",
    "        ack_cp: coverpoint ack;\n",
    "        data_cp: coverpoint data {\n",
    "            bins low = {[0:63]};\n",
    "            bins high = {[64:127]};\n",
    "            bins max = {[128:255]};\n",
    "        }\n",
    "        \n",
    "        req_ack_cross: cross req_cp, ack_cp;\n",
    "    endgroup\n",
    "    \n",
    "    protocol_cg cg_inst = new();\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "86385351",
   "metadata": {},
   "source": [
    "#### Best Practices for Interfaces\n",
    "\n",
    "1. **Use Modports Consistently**: Always define appropriate modports to clarify signal directions and access rights.\n",
    "2. **Parameterize for Reusability**: Make interfaces parameterizable for width and other configurable aspects.\n",
    "3. **Include Protocol Tasks**: Embed common protocol operations as tasks within interfaces.\n",
    "4. **Add Assertions**: Include protocol checking and coverage within interfaces.\n",
    "5. **Hierarchical Interface Design**: Use interfaces at appropriate abstraction levels.\n",
    "\n",
    "```systemverilog\n",
    "// Good practice: Hierarchical interface design\n",
    "interface chip_level_if;\n",
    "    cpu_bus_if cpu_bus();\n",
    "    memory_if  mem_bus();\n",
    "    peripheral_if periph_bus[8]();\n",
    "    \n",
    "    // Interconnect logic\n",
    "    always_comb begin\n",
    "        // Address decoding and routing\n",
    "        case (cpu_bus.addr[31:28])\n",
    "            4'h0: begin\n",
    "                // Route to memory\n",
    "                mem_bus.addr = cpu_bus.addr;\n",
    "                mem_bus.wdata = cpu_bus.wdata;\n",
    "                // ... more connections\n",
    "            end\n",
    "            4'h1: begin\n",
    "                // Route to peripherals\n",
    "                // ... peripheral routing logic\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e622d9d7",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Interfaces and modports are fundamental to modern SystemVerilog design methodology. They provide:\n",
    "\n",
    "- **Modularity**: Clean separation of communication protocols from module implementation\n",
    "- **Reusability**: Parameterized interfaces can be reused across different designs\n",
    "- **Maintainability**: Changes to protocols are localized to interface definitions\n",
    "- **Verification**: Virtual interfaces enable sophisticated testbench architectures\n",
    "- **Protocol Checking**: Built-in assertions and coverage for protocol validation\n",
    "\n",
    "Understanding and effectively using interfaces is crucial for creating scalable, maintainable SystemVerilog designs and verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eed1c5a9",
   "metadata": {},
   "source": [
    "## Part V: Advanced Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8089985b",
   "metadata": {},
   "source": [
    "### Chapter 16: Testbench Architecture"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "87ce1433",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "Modern testbench architecture is crucial for creating maintainable, reusable, and scalable verification environments. This chapter explores the layered testbench methodology and key components that form the backbone of professional verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aa5ad729",
   "metadata": {},
   "source": [
    "#### Layered Testbench Methodology\n",
    "\n",
    "The layered testbench approach separates concerns into distinct layers, each with specific responsibilities:"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "74faa673",
   "metadata": {},
   "source": [
    "##### Test Layer\n",
    "The highest layer that defines test scenarios and configurations.\n",
    "\n",
    "```systemverilog\n",
    "// Base test class\n",
    "class base_test extends uvm_test;\n",
    "    `uvm_component_utils(base_test)\n",
    "    \n",
    "    env_config cfg;\n",
    "    my_env env;\n",
    "    \n",
    "    function new(string name = \"base_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create configuration\n",
    "        cfg = env_config::type_id::create(\"cfg\");\n",
    "        cfg.randomize();\n",
    "        \n",
    "        // Set configuration in database\n",
    "        uvm_config_db#(env_config)::set(this, \"*\", \"cfg\", cfg);\n",
    "        \n",
    "        // Create environment\n",
    "        env = my_env::type_id::create(\"env\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "        uvm_top.print_topology();\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Specific test extending base test\n",
    "class directed_test extends base_test;\n",
    "    `uvm_component_utils(directed_test)\n",
    "    \n",
    "    function new(string name = \"directed_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Override specific configuration for this test\n",
    "        cfg.num_transactions = 100;\n",
    "        cfg.enable_error_injection = 0;\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "beb7e967",
   "metadata": {},
   "source": [
    "##### Environment Layer\n",
    "Contains agents, scoreboards, and other verification components.\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "    `uvm_component_utils(my_env)\n",
    "    \n",
    "    my_agent agent;\n",
    "    my_scoreboard sb;\n",
    "    env_config cfg;\n",
    "    \n",
    "    function new(string name = \"my_env\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(env_config)::get(this, \"\", \"cfg\", cfg))\n",
    "            `uvm_fatal(\"CONFIG\", \"Cannot get configuration\")\n",
    "        \n",
    "        // Create components\n",
    "        agent = my_agent::type_id::create(\"agent\", this);\n",
    "        sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect agent monitor to scoreboard\n",
    "        agent.monitor.analysis_port.connect(sb.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "88185315",
   "metadata": {},
   "source": [
    "##### Agent Layer\n",
    "Groups driver, monitor, and sequencer into reusable verification IP.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    `uvm_component_utils(my_agent)\n",
    "    \n",
    "    my_driver driver;\n",
    "    my_monitor monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    uvm_analysis_port#(my_transaction) analysis_port;\n",
    "    \n",
    "    function new(string name = \"my_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        analysis_port = monitor.analysis_port;\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "68b4cf9e",
   "metadata": {},
   "source": [
    "#### Driver Implementation\n",
    "\n",
    "The driver converts transaction-level operations into pin-level activity.\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver#(my_transaction);\n",
    "    `uvm_component_utils(my_driver)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    \n",
    "    function new(string name = \"my_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(\"DRIVER\", \"Cannot get virtual interface\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        \n",
    "        forever begin\n",
    "            seq_item_port.get_next_item(tr);\n",
    "            drive_transaction(tr);\n",
    "            seq_item_port.item_done();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        // Wait for clock edge\n",
    "        @(posedge vif.clk);\n",
    "        \n",
    "        // Drive signals based on transaction\n",
    "        vif.valid <= 1'b1;\n",
    "        vif.data <= tr.data;\n",
    "        vif.addr <= tr.addr;\n",
    "        vif.cmd <= tr.cmd;\n",
    "        \n",
    "        // Wait for ready\n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        \n",
    "        // Clear valid\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        `uvm_info(\"DRIVER\", $sformatf(\"Drove transaction: %s\", tr.convert2string()), UVM_MEDIUM)\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eaf88148",
   "metadata": {},
   "source": [
    "#### Monitor Implementation\n",
    "\n",
    "The monitor observes pin-level activity and converts it to transaction-level objects.\n",
    "\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(my_monitor)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    uvm_analysis_port#(my_transaction) analysis_port;\n",
    "    \n",
    "    function new(string name = \"my_monitor\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        analysis_port = new(\"analysis_port\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(\"MONITOR\", \"Cannot get virtual interface\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for valid transaction\n",
    "            @(posedge vif.clk iff (vif.valid && vif.ready));\n",
    "            \n",
    "            // Create transaction object\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            // Capture transaction data\n",
    "            tr.data = vif.data;\n",
    "            tr.addr = vif.addr;\n",
    "            tr.cmd = vif.cmd;\n",
    "            tr.timestamp = $time;\n",
    "            \n",
    "            // Send to analysis port\n",
    "            analysis_port.write(tr);\n",
    "            \n",
    "            `uvm_info(\"MONITOR\", $sformatf(\"Captured transaction: %s\", tr.convert2string()), UVM_MEDIUM)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a7f1489",
   "metadata": {},
   "source": [
    "#### Scoreboard Implementation\n",
    "\n",
    "The scoreboard compares expected vs. actual results and tracks coverage.\n",
    "\n",
    "```systemverilog\n",
    "class my_scoreboard extends uvm_scoreboard;\n",
    "    `uvm_component_utils(my_scoreboard)\n",
    "    \n",
    "    uvm_analysis_export#(my_transaction) analysis_export;\n",
    "    uvm_tlm_analysis_fifo#(my_transaction) analysis_fifo;\n",
    "    \n",
    "    // Reference model\n",
    "    my_reference_model ref_model;\n",
    "    \n",
    "    // Statistics\n",
    "    int transactions_processed;\n",
    "    int transactions_passed;\n",
    "    int transactions_failed;\n",
    "    \n",
    "    function new(string name = \"my_scoreboard\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        analysis_export = new(\"analysis_export\", this);\n",
    "        analysis_fifo = new(\"analysis_fifo\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        ref_model = my_reference_model::type_id::create(\"ref_model\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        analysis_export.connect(analysis_fifo.analysis_export);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        my_transaction expected_tr;\n",
    "        \n",
    "        forever begin\n",
    "            analysis_fifo.get(tr);\n",
    "            \n",
    "            // Get expected result from reference model\n",
    "            expected_tr = ref_model.predict(tr);\n",
    "            \n",
    "            // Compare actual vs expected\n",
    "            if (compare_transactions(tr, expected_tr)) begin\n",
    "                transactions_passed++;\n",
    "                `uvm_info(\"SCOREBOARD\", \"Transaction PASSED\", UVM_MEDIUM)\n",
    "            end else begin\n",
    "                transactions_failed++;\n",
    "                `uvm_error(\"SCOREBOARD\", $sformatf(\"Transaction FAILED\\nActual: %s\\nExpected: %s\", \n",
    "                          tr.convert2string(), expected_tr.convert2string()))\n",
    "            end\n",
    "            \n",
    "            transactions_processed++;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function bit compare_transactions(my_transaction actual, my_transaction expected);\n",
    "        return (actual.data == expected.data && \n",
    "                actual.addr == expected.addr && \n",
    "                actual.cmd == expected.cmd);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(\"SCOREBOARD\", $sformatf(\"Final Results: %0d processed, %0d passed, %0d failed\", \n",
    "                  transactions_processed, transactions_passed, transactions_failed), UVM_LOW)\n",
    "        \n",
    "        if (transactions_failed > 0) begin\n",
    "            `uvm_error(\"SCOREBOARD\", \"Test FAILED - errors detected\")\n",
    "        end else begin\n",
    "            `uvm_info(\"SCOREBOARD\", \"Test PASSED - no errors detected\", UVM_LOW)\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6919e886",
   "metadata": {},
   "source": [
    "#### Test Sequences and Scenarios\n",
    "\n",
    "Sequences define the stimulus patterns sent to the DUT."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "67ed9757",
   "metadata": {},
   "source": [
    "##### Base Sequence\n",
    "\n",
    "```systemverilog\n",
    "class base_sequence extends uvm_sequence#(my_transaction);\n",
    "    `uvm_object_utils(base_sequence)\n",
    "    \n",
    "    int num_transactions = 10;\n",
    "    \n",
    "    function new(string name = \"base_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        \n",
    "        for (int i = 0; i < num_transactions; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize());\n",
    "            finish_item(tr);\n",
    "            \n",
    "            `uvm_info(\"SEQUENCE\", $sformatf(\"Generated transaction %0d: %s\", i, tr.convert2string()), UVM_MEDIUM)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "216ed877",
   "metadata": {},
   "source": [
    "##### Directed Sequences\n",
    "\n",
    "```systemverilog\n",
    "class write_sequence extends base_sequence;\n",
    "    `uvm_object_utils(write_sequence)\n",
    "    \n",
    "    function new(string name = \"write_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        \n",
    "        for (int i = 0; i < num_transactions; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize() with {\n",
    "                cmd == WRITE;\n",
    "                addr inside {[0:255]};\n",
    "            });\n",
    "            finish_item(tr);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class burst_sequence extends base_sequence;\n",
    "    `uvm_object_utils(burst_sequence)\n",
    "    \n",
    "    int burst_length = 8;\n",
    "    \n",
    "    function new(string name = \"burst_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        bit [31:0] base_addr;\n",
    "        \n",
    "        base_addr = $urandom_range(0, 1024);\n",
    "        \n",
    "        for (int i = 0; i < burst_length; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize() with {\n",
    "                addr == base_addr + i*4;\n",
    "                cmd == WRITE;\n",
    "            });\n",
    "            finish_item(tr);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f858a56c",
   "metadata": {},
   "source": [
    "##### Virtual Sequences\n",
    "\n",
    "Virtual sequences coordinate multiple sequences across different sequencers.\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequence extends uvm_sequence;\n",
    "    `uvm_object_utils(virtual_sequence)\n",
    "    \n",
    "    my_sequencer cpu_sequencer;\n",
    "    my_sequencer dma_sequencer;\n",
    "    \n",
    "    function new(string name = \"virtual_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        write_sequence cpu_seq;\n",
    "        burst_sequence dma_seq;\n",
    "        \n",
    "        // Start CPU sequence\n",
    "        cpu_seq = write_sequence::type_id::create(\"cpu_seq\");\n",
    "        cpu_seq.num_transactions = 20;\n",
    "        \n",
    "        // Start DMA sequence\n",
    "        dma_seq = burst_sequence::type_id::create(\"dma_seq\");\n",
    "        dma_seq.burst_length = 16;\n",
    "        \n",
    "        // Run sequences in parallel\n",
    "        fork\n",
    "            cpu_seq.start(cpu_sequencer);\n",
    "            dma_seq.start(dma_sequencer);\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3065c586",
   "metadata": {},
   "source": [
    "#### Configuration and Factory Patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4fe02b26",
   "metadata": {},
   "source": [
    "##### Configuration Objects\n",
    "\n",
    "Configuration objects encapsulate testbench settings and can be overridden per test.\n",
    "\n",
    "```systemverilog\n",
    "class env_config extends uvm_object;\n",
    "    `uvm_object_utils(env_config)\n",
    "    \n",
    "    // Interface configurations\n",
    "    virtual my_interface cpu_vif;\n",
    "    virtual my_interface dma_vif;\n",
    "    \n",
    "    // Test parameters\n",
    "    int num_transactions = 100;\n",
    "    int timeout_cycles = 1000;\n",
    "    bit enable_coverage = 1;\n",
    "    bit enable_error_injection = 0;\n",
    "    \n",
    "    // Agent configurations\n",
    "    uvm_active_passive_enum cpu_agent_active = UVM_ACTIVE;\n",
    "    uvm_active_passive_enum dma_agent_active = UVM_ACTIVE;\n",
    "    \n",
    "    function new(string name = \"env_config\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void do_print(uvm_printer printer);\n",
    "        super.do_print(printer);\n",
    "        printer.print_int(\"num_transactions\", num_transactions, $bits(num_transactions));\n",
    "        printer.print_int(\"timeout_cycles\", timeout_cycles, $bits(timeout_cycles));\n",
    "        printer.print_int(\"enable_coverage\", enable_coverage, $bits(enable_coverage));\n",
    "        printer.print_int(\"enable_error_injection\", enable_error_injection, $bits(enable_error_injection));\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "39fd5b32",
   "metadata": {},
   "source": [
    "##### Factory Pattern Usage\n",
    "\n",
    "The factory pattern enables runtime object creation and type overriding.\n",
    "\n",
    "```systemverilog\n",
    "class factory_test extends base_test;\n",
    "    `uvm_component_utils(factory_test)\n",
    "    \n",
    "    function new(string name = \"factory_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        // Override driver with enhanced version\n",
    "        my_driver::type_id::set_type_override(enhanced_driver::get_type());\n",
    "        \n",
    "        // Override specific sequence\n",
    "        base_sequence::type_id::set_inst_override(stress_sequence::get_type(), \"*.sequencer.stress_seq\");\n",
    "        \n",
    "        super.build_phase(phase);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Enhanced driver with additional features\n",
    "class enhanced_driver extends my_driver;\n",
    "    `uvm_component_utils(enhanced_driver)\n",
    "    \n",
    "    bit enable_delay_injection = 1;\n",
    "    \n",
    "    function new(string name = \"enhanced_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        if (enable_delay_injection && ($urandom_range(1, 100) <= 10)) begin\n",
    "            // Inject random delay 10% of the time\n",
    "            repeat($urandom_range(1, 10)) @(posedge vif.clk);\n",
    "        end\n",
    "        \n",
    "        super.drive_transaction(tr);\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0da769a5",
   "metadata": {},
   "source": [
    "#### Advanced Testbench Patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "283d2653",
   "metadata": {},
   "source": [
    "##### Callback Pattern\n",
    "\n",
    "Callbacks allow test-specific customization without modifying base classes.\n",
    "\n",
    "```systemverilog\n",
    "// Driver callback class\n",
    "class driver_callback extends uvm_callback;\n",
    "    `uvm_object_utils(driver_callback)\n",
    "    \n",
    "    function new(string name = \"driver_callback\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task pre_drive(my_driver driver, my_transaction tr);\n",
    "        // Default implementation - do nothing\n",
    "    endtask\n",
    "    \n",
    "    virtual task post_drive(my_driver driver, my_transaction tr);\n",
    "        // Default implementation - do nothing\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Modified driver with callback support\n",
    "class callback_driver extends my_driver;\n",
    "    `uvm_component_utils(callback_driver)\n",
    "    `uvm_register_cb(callback_driver, driver_callback)\n",
    "    \n",
    "    function new(string name = \"callback_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        // Execute pre-drive callbacks\n",
    "        `uvm_do_callbacks(callback_driver, driver_callback, pre_drive(this, tr))\n",
    "        \n",
    "        super.drive_transaction(tr);\n",
    "        \n",
    "        // Execute post-drive callbacks\n",
    "        `uvm_do_callbacks(callback_driver, driver_callback, post_drive(this, tr))\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Test-specific callback\n",
    "class error_injection_callback extends driver_callback;\n",
    "    `uvm_object_utils(error_injection_callback)\n",
    "    \n",
    "    int error_rate = 5; // 5% error injection rate\n",
    "    \n",
    "    function new(string name = \"error_injection_callback\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task pre_drive(my_driver driver, my_transaction tr);\n",
    "        if ($urandom_range(1, 100) <= error_rate) begin\n",
    "            `uvm_info(\"CALLBACK\", \"Injecting error into transaction\", UVM_MEDIUM)\n",
    "            tr.data = ~tr.data; // Corrupt data\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9c610218",
   "metadata": {},
   "source": [
    "##### Register Model Integration\n",
    "\n",
    "Integrating register models for memory-mapped interfaces.\n",
    "\n",
    "```systemverilog\n",
    "class reg_test extends base_test;\n",
    "    `uvm_component_utils(reg_test)\n",
    "    \n",
    "    my_reg_model reg_model;\n",
    "    uvm_reg_sequence reg_seq;\n",
    "    \n",
    "    function new(string name = \"reg_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create register model\n",
    "        reg_model = my_reg_model::type_id::create(\"reg_model\");\n",
    "        reg_model.build();\n",
    "        reg_model.lock_model();\n",
    "        \n",
    "        // Set register model in config database\n",
    "        uvm_config_db#(my_reg_model)::set(this, \"*\", \"reg_model\", reg_model);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        uvm_reg_hw_reset_seq reset_seq;\n",
    "        uvm_reg_bit_bash_seq bit_bash_seq;\n",
    "        \n",
    "        phase.raise_objection(this);\n",
    "        \n",
    "        // Reset sequence\n",
    "        reset_seq = uvm_reg_hw_reset_seq::type_id::create(\"reset_seq\");\n",
    "        reset_seq.model = reg_model;\n",
    "        reset_seq.start(env.agent.sequencer);\n",
    "        \n",
    "        // Bit bash sequence\n",
    "        bit_bash_seq = uvm_reg_bit_bash_seq::type_id::create(\"bit_bash_seq\");\n",
    "        bit_bash_seq.model = reg_model;\n",
    "        bit_bash_seq.start(env.agent.sequencer);\n",
    "        \n",
    "        phase.drop_objection(this);\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9e20cd3e",
   "metadata": {},
   "source": [
    "#### Coverage-Driven Verification\n",
    "\n",
    "Integrating functional coverage into the testbench architecture.\n",
    "\n",
    "```systemverilog\n",
    "class coverage_collector extends uvm_subscriber#(my_transaction);\n",
    "    `uvm_component_utils(coverage_collector)\n",
    "    \n",
    "    my_transaction tr;\n",
    "    \n",
    "    covergroup transaction_cg;\n",
    "        cmd_cp: coverpoint tr.cmd {\n",
    "            bins write_cmd = {WRITE};\n",
    "            bins read_cmd = {READ};\n",
    "            bins idle_cmd = {IDLE};\n",
    "        }\n",
    "        \n",
    "        addr_cp: coverpoint tr.addr {\n",
    "            bins low_addr = {[0:255]};\n",
    "            bins mid_addr = {[256:511]};\n",
    "            bins high_addr = {[512:1023]};\n",
    "        }\n",
    "        \n",
    "        data_cp: coverpoint tr.data {\n",
    "            bins all_zeros = {32'h0};\n",
    "            bins all_ones = {32'hFFFFFFFF};\n",
    "            bins others = default;\n",
    "        }\n",
    "        \n",
    "        cmd_addr_cross: cross cmd_cp, addr_cp;\n",
    "    endgroup\n",
    "    \n",
    "    function new(string name = \"coverage_collector\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        transaction_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(my_transaction t);\n",
    "        tr = t;\n",
    "        transaction_cg.sample();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(\"COVERAGE\", $sformatf(\"Transaction coverage: %.2f%%\", transaction_cg.get_coverage()), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7ed77ff8",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter covered the essential components of modern testbench architecture:\n",
    "\n",
    "**Key Concepts:**\n",
    "- Layered methodology separates concerns and improves maintainability\n",
    "- Driver converts transactions to pin-level activity\n",
    "- Monitor observes and captures pin-level activity\n",
    "- Scoreboard compares actual vs expected results\n",
    "- Sequences define stimulus patterns\n",
    "- Configuration objects enable test customization\n",
    "- Factory patterns allow runtime type overriding\n",
    "\n",
    "**Best Practices:**\n",
    "- Use consistent naming conventions\n",
    "- Implement proper error handling and reporting\n",
    "- Leverage callbacks for test-specific customization\n",
    "- Integrate coverage collection throughout verification\n",
    "- Design for reusability across projects\n",
    "- Maintain clear separation between test intent and implementation\n",
    "\n",
    "The layered testbench methodology provides a solid foundation for creating scalable verification environments that can handle complex SoC designs while maintaining code quality and reusability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d94ab991",
   "metadata": {},
   "source": [
    "### Chapter 17: Universal Verification Methodology (UVM)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ca9b4277",
   "metadata": {},
   "source": [
    "#### UVM Overview and Benefits\n",
    "\n",
    "The Universal Verification Methodology (UVM) is a standardized methodology for verification of integrated circuits. Built on top of SystemVerilog, UVM provides a comprehensive framework for creating reusable, scalable, and maintainable verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dc8fc53d",
   "metadata": {},
   "source": [
    "##### What is UVM?\n",
    "\n",
    "UVM is a library of SystemVerilog classes and utilities that provides:\n",
    "- A standardized approach to verification\n",
    "- Reusable verification components\n",
    "- Consistent coding practices across teams\n",
    "- Built-in automation and configuration mechanisms"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "99b01683",
   "metadata": {},
   "source": [
    "##### Key Benefits of UVM\n",
    "\n",
    "**Reusability**: UVM components can be easily reused across different projects and levels of verification (block, chip, system).\n",
    "**Scalability**: The methodology scales from simple block-level testbenches to complex system-level verification environments.\n",
    "**Standardization**: UVM provides industry-standard base classes and methodologies, ensuring consistency across teams and companies.\n",
    "**Automation**: Built-in automation features reduce manual coding and increase productivity.\n",
    "**Debugging Support**: Comprehensive reporting and messaging system aids in debugging complex verification scenarios."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3b30a939",
   "metadata": {},
   "source": [
    "##### UVM Architecture Overview\n",
    "\n",
    "```systemverilog\n",
    "// Basic UVM test structure\n",
    "class my_test extends uvm_test;\n",
    "  `uvm_component_utils(my_test)\n",
    "  \n",
    "  my_env env;\n",
    "  \n",
    "  function new(string name = \"my_test\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dd22aff5",
   "metadata": {},
   "source": [
    "#### UVM Base Classes\n",
    "\n",
    "UVM provides several fundamental base classes that form the foundation of any UVM testbench:"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b5361bee",
   "metadata": {},
   "source": [
    "##### uvm_object\n",
    "\n",
    "The base class for all UVM data objects. Provides basic functionality like copying, comparing, and printing.\n",
    "\n",
    "```systemverilog\n",
    "class my_transaction extends uvm_sequence_item;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit [7:0]  addr;\n",
    "  rand bit        we;\n",
    "  \n",
    "  `uvm_object_utils_begin(my_transaction)\n",
    "    `uvm_field_int(data, UVM_ALL_ON)\n",
    "    `uvm_field_int(addr, UVM_ALL_ON)\n",
    "    `uvm_field_int(we, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"my_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  constraint valid_addr { addr inside {[0:15]}; }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef814724",
   "metadata": {},
   "source": [
    "##### uvm_component\n",
    "\n",
    "The base class for all testbench components. Provides the phase mechanism and hierarchy management.\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver #(my_transaction);\n",
    "  `uvm_component_utils(my_driver)\n",
    "  \n",
    "  virtual interface my_if vif;\n",
    "  \n",
    "  function new(string name = \"my_driver\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    if (!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"NOVIF\", \"Virtual interface not set\")\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      drive_transaction(req);\n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task drive_transaction(my_transaction tr);\n",
    "    @(posedge vif.clk);\n",
    "    vif.data <= tr.data;\n",
    "    vif.addr <= tr.addr;\n",
    "    vif.we   <= tr.we;\n",
    "  endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c875d419",
   "metadata": {},
   "source": [
    "##### uvm_sequence_item\n",
    "\n",
    "Base class for transaction objects that flow through the testbench."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "466e0f3e",
   "metadata": {},
   "source": [
    "##### uvm_sequence\n",
    "\n",
    "Base class for stimulus generation sequences.\n",
    "\n",
    "```systemverilog\n",
    "class my_sequence extends uvm_sequence #(my_transaction);\n",
    "  `uvm_object_utils(my_sequence)\n",
    "  \n",
    "  function new(string name = \"my_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    repeat(10) begin\n",
    "      req = my_transaction::type_id::create(\"req\");\n",
    "      start_item(req);\n",
    "      if (!req.randomize())\n",
    "        `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8578e5e8",
   "metadata": {},
   "source": [
    "#### Test, Environment, Agent Structure\n",
    "\n",
    "UVM follows a hierarchical structure that promotes reusability and maintainability:"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62853353",
   "metadata": {},
   "source": [
    "##### Test Level\n",
    "\n",
    "The test is the top-level component that configures the environment and starts sequences.\n",
    "\n",
    "```systemverilog\n",
    "class basic_test extends uvm_test;\n",
    "  `uvm_component_utils(basic_test)\n",
    "  \n",
    "  my_env env;\n",
    "  my_sequence seq;\n",
    "  \n",
    "  function new(string name = \"basic_test\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    seq = my_sequence::type_id::create(\"seq\");\n",
    "    seq.start(env.agent.sequencer);\n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0930f8f",
   "metadata": {},
   "source": [
    "##### Environment Level\n",
    "\n",
    "The environment contains agents and other verification components.\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "  `uvm_component_utils(my_env)\n",
    "  \n",
    "  my_agent agent;\n",
    "  my_scoreboard sb;\n",
    "  \n",
    "  function new(string name = \"my_env\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    agent = my_agent::type_id::create(\"agent\", this);\n",
    "    sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    agent.monitor.ap.connect(sb.analysis_export);\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d25e196a",
   "metadata": {},
   "source": [
    "##### Agent Level\n",
    "\n",
    "An agent encapsulates driver, monitor, and sequencer for a specific interface.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "  `uvm_component_utils(my_agent)\n",
    "  \n",
    "  my_driver driver;\n",
    "  my_monitor monitor;\n",
    "  uvm_sequencer #(my_transaction) sequencer;\n",
    "  \n",
    "  function new(string name = \"my_agent\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "    \n",
    "    if (get_is_active() == UVM_ACTIVE) begin\n",
    "      driver = my_driver::type_id::create(\"driver\", this);\n",
    "      sequencer = uvm_sequencer#(my_transaction)::type_id::create(\"sequencer\", this);\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    if (get_is_active() == UVM_ACTIVE) begin\n",
    "      driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "    end\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "acd28015",
   "metadata": {},
   "source": [
    "#### Sequences and Sequence Items\n",
    "\n",
    "Sequences are the primary mechanism for generating stimulus in UVM."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d116da51",
   "metadata": {},
   "source": [
    "##### Sequence Items (Transactions)\n",
    "\n",
    "```systemverilog\n",
    "class bus_transaction extends uvm_sequence_item;\n",
    "  rand bit [31:0] addr;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit [3:0]  byte_en;\n",
    "  rand operation_t op;\n",
    "  \n",
    "  `uvm_object_utils_begin(bus_transaction)\n",
    "    `uvm_field_int(addr, UVM_ALL_ON)\n",
    "    `uvm_field_int(data, UVM_ALL_ON)\n",
    "    `uvm_field_int(byte_en, UVM_ALL_ON)\n",
    "    `uvm_field_enum(operation_t, op, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  constraint valid_addr_c { \n",
    "    addr[1:0] == 2'b00; // Word aligned\n",
    "    addr < 32'h1000;    // Valid address range\n",
    "  }\n",
    "  \n",
    "  constraint byte_en_c {\n",
    "    $countones(byte_en) > 0; // At least one byte enabled\n",
    "  }\n",
    "  \n",
    "  function new(string name = \"bus_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3445c493",
   "metadata": {},
   "source": [
    "##### Basic Sequences\n",
    "\n",
    "```systemverilog\n",
    "class write_sequence extends uvm_sequence #(bus_transaction);\n",
    "  `uvm_object_utils(write_sequence)\n",
    "  \n",
    "  rand int num_transactions;\n",
    "  constraint num_trans_c { num_transactions inside {[5:20]}; }\n",
    "  \n",
    "  function new(string name = \"write_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    repeat(num_transactions) begin\n",
    "      req = bus_transaction::type_id::create(\"req\");\n",
    "      start_item(req);\n",
    "      if (!req.randomize() with { op == WRITE; })\n",
    "        `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8ba6aa36",
   "metadata": {},
   "source": [
    "##### Virtual Sequences\n",
    "\n",
    "Virtual sequences coordinate multiple sequences across different sequencers.\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequence extends uvm_sequence;\n",
    "  `uvm_object_utils(virtual_sequence)\n",
    "  \n",
    "  uvm_sequencer #(bus_transaction) bus_seqr;\n",
    "  uvm_sequencer #(interrupt_transaction) int_seqr;\n",
    "  \n",
    "  function new(string name = \"virtual_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    write_sequence wr_seq;\n",
    "    interrupt_sequence int_seq;\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        wr_seq = write_sequence::type_id::create(\"wr_seq\");\n",
    "        wr_seq.start(bus_seqr);\n",
    "      end\n",
    "      begin\n",
    "        #100;\n",
    "        int_seq = interrupt_sequence::type_id::create(\"int_seq\");\n",
    "        int_seq.start(int_seqr);\n",
    "      end\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c46bbbce",
   "metadata": {},
   "source": [
    "#### UVM Phases and Objections\n",
    "\n",
    "UVM uses a phase-based approach to coordinate testbench execution."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "46a8c701",
   "metadata": {},
   "source": [
    "##### Build-Time Phases\n",
    "\n",
    "These phases construct the testbench hierarchy:\n",
    "\n",
    "```systemverilog\n",
    "class my_component extends uvm_component;\n",
    "  `uvm_component_utils(my_component)\n",
    "  \n",
    "  // Build phase - create child components\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    // Create and configure child components\n",
    "    child_comp = child_type::type_id::create(\"child_comp\", this);\n",
    "  endfunction\n",
    "  \n",
    "  // Connect phase - connect ports and exports\n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    // Connect TLM ports\n",
    "    producer.analysis_port.connect(consumer.analysis_export);\n",
    "  endfunction\n",
    "  \n",
    "  // End of elaboration phase - final configuration\n",
    "  virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "    super.end_of_elaboration_phase(phase);\n",
    "    // Print topology, final checks\n",
    "    uvm_top.print_topology();\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4ddefcf8",
   "metadata": {},
   "source": [
    "##### Run-Time Phases\n",
    "\n",
    "These phases execute the actual test:\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  `uvm_component_utils(my_test)\n",
    "  \n",
    "  // Start of simulation phase\n",
    "  virtual task start_of_simulation_phase(uvm_phase phase);\n",
    "    super.start_of_simulation_phase(phase);\n",
    "    `uvm_info(\"TEST\", \"Starting simulation\", UVM_LOW)\n",
    "  endtask\n",
    "  \n",
    "  // Main run phase\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    my_sequence seq;\n",
    "    \n",
    "    phase.raise_objection(this, \"Running main sequence\");\n",
    "    \n",
    "    seq = my_sequence::type_id::create(\"seq\");\n",
    "    seq.start(env.agent.sequencer);\n",
    "    \n",
    "    #1000; // Additional delay\n",
    "    \n",
    "    phase.drop_objection(this, \"Main sequence completed\");\n",
    "  endtask\n",
    "  \n",
    "  // Extract phase - collect coverage and results\n",
    "  virtual function void extract_phase(uvm_phase phase);\n",
    "    super.extract_phase(phase);\n",
    "    // Extract coverage, final statistics\n",
    "  endfunction\n",
    "  \n",
    "  // Check phase - verify test results\n",
    "  virtual function void check_phase(uvm_phase phase);\n",
    "    super.check_phase(phase);\n",
    "    // Check for errors, validate results\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2d2aa92d",
   "metadata": {},
   "source": [
    "##### Objections Mechanism\n",
    "\n",
    "Objections control when phases end:\n",
    "\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "  `uvm_component_utils(my_monitor)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    // Raise objection to keep phase active\n",
    "    phase.raise_objection(this, \"Monitor active\");\n",
    "    \n",
    "    fork\n",
    "      // Main monitoring loop\n",
    "      forever begin\n",
    "        monitor_transaction();\n",
    "      end\n",
    "      \n",
    "      // Timeout mechanism\n",
    "      begin\n",
    "        #10000;\n",
    "        `uvm_info(\"MONITOR\", \"Timeout reached\", UVM_LOW)\n",
    "      end\n",
    "    join_any\n",
    "    \n",
    "    // Drop objection to allow phase to end\n",
    "    phase.drop_objection(this, \"Monitor finished\");\n",
    "  endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fab907cf",
   "metadata": {},
   "source": [
    "#### UVM Factory and Configuration\n",
    "\n",
    "The UVM factory enables runtime object creation and configuration."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "183c8fdc",
   "metadata": {},
   "source": [
    "##### Factory Registration\n",
    "\n",
    "```systemverilog\n",
    "class base_driver extends uvm_driver #(my_transaction);\n",
    "  `uvm_component_utils(base_driver)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    `uvm_info(\"DRIVER\", \"Base driver running\", UVM_LOW)\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "class enhanced_driver extends base_driver;\n",
    "  `uvm_component_utils(enhanced_driver)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    `uvm_info(\"DRIVER\", \"Enhanced driver running\", UVM_LOW)\n",
    "    // Additional functionality\n",
    "  endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0b196846",
   "metadata": {},
   "source": [
    "##### Factory Override\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  `uvm_component_utils(my_test)\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    // Override default driver with enhanced version\n",
    "    base_driver::type_id::set_type_override(enhanced_driver::get_type());\n",
    "    \n",
    "    // Override only for specific instance\n",
    "    set_type_override_by_name(\"env.agent.driver\", \n",
    "                              enhanced_driver::get_type());\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6353c03c",
   "metadata": {},
   "source": [
    "##### Configuration Database\n",
    "\n",
    "The configuration database provides a way to pass configuration data throughout the testbench:\n",
    "\n",
    "```systemverilog\n",
    "// Setting configuration\n",
    "class my_test extends uvm_test;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    // Set virtual interface\n",
    "    uvm_config_db#(virtual my_if)::set(this, \"env.agent.*\", \"vif\", top.dut_if);\n",
    "    \n",
    "    // Set configuration parameters\n",
    "    uvm_config_db#(int)::set(this, \"env.agent\", \"num_transactions\", 100);\n",
    "    uvm_config_db#(bit)::set(this, \"*\", \"enable_coverage\", 1);\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Getting configuration\n",
    "class my_agent extends uvm_agent;\n",
    "  virtual my_if vif;\n",
    "  int num_transactions = 10; // default value\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Get virtual interface (required)\n",
    "    if (!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"CONFIG\", \"Virtual interface not configured\")\n",
    "    \n",
    "    // Get optional configuration\n",
    "    uvm_config_db#(int)::get(this, \"\", \"num_transactions\", num_transactions);\n",
    "    \n",
    "    // Pass to children\n",
    "    uvm_config_db#(virtual my_if)::set(this, \"driver\", \"vif\", vif);\n",
    "    uvm_config_db#(virtual my_if)::set(this, \"monitor\", \"vif\", vif);\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a1507909",
   "metadata": {},
   "source": [
    "##### Advanced Configuration Patterns\n",
    "\n",
    "```systemverilog\n",
    "// Configuration object approach\n",
    "class agent_config extends uvm_object;\n",
    "  bit is_active = 1;\n",
    "  int num_transactions = 50;\n",
    "  bit enable_coverage = 1;\n",
    "  virtual my_if vif;\n",
    "  \n",
    "  `uvm_object_utils_begin(agent_config)\n",
    "    `uvm_field_int(is_active, UVM_ALL_ON)\n",
    "    `uvm_field_int(num_transactions, UVM_ALL_ON)\n",
    "    `uvm_field_int(enable_coverage, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"agent_config\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Using configuration object\n",
    "class my_test extends uvm_test;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    agent_config cfg;\n",
    "    \n",
    "    cfg = agent_config::type_id::create(\"cfg\");\n",
    "    cfg.is_active = 1;\n",
    "    cfg.num_transactions = 200;\n",
    "    cfg.vif = top.dut_if;\n",
    "    \n",
    "    uvm_config_db#(agent_config)::set(this, \"env.agent\", \"cfg\", cfg);\n",
    "    super.build_phase(phase);\n",
    "  endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "220a99b0",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "UVM provides a powerful and standardized framework for verification. Key takeaways:\n",
    "\n",
    "- **Structure**: Follow the test-environment-agent hierarchy for reusable components\n",
    "- **Phases**: Use UVM phases to coordinate testbench execution properly\n",
    "- **Factory**: Leverage the factory for flexible object creation and override capability\n",
    "- **Configuration**: Use the configuration database for parameterizable testbenches\n",
    "- **Sequences**: Create reusable stimulus patterns with sequences and sequence items\n",
    "\n",
    "UVM's strength lies in its standardization and reusability features. While it has a learning curve, mastering UVM concepts pays dividends in creating maintainable and scalable verification environments.\n",
    "\n",
    "The methodology continues to evolve, with new features and best practices emerging from the verification community. Understanding these fundamentals provides the foundation for advanced UVM techniques and patterns."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b1f65b1f",
   "metadata": {},
   "source": [
    "### Chapter 18: Communication and Synchronization\n",
    "\n",
    "Communication and synchronization are fundamental aspects of SystemVerilog testbenches, enabling coordination between different processes, threads, and verification components. This chapter covers the essential mechanisms for inter-process communication and synchronization."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "939ed29f",
   "metadata": {},
   "source": [
    "#### Mailboxes for Inter-Process Communication\n",
    "\n",
    "Mailboxes provide a mechanism for passing data between processes in a FIFO (First-In-First-Out) manner. They are particularly useful in testbench environments where different components need to exchange information asynchronously."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "926b930d",
   "metadata": {},
   "source": [
    "##### Basic Mailbox Operations\n",
    "\n",
    "```systemverilog\n",
    "// Mailbox declaration\n",
    "mailbox mb;\n",
    "\n",
    "// Parameterized mailbox for type safety\n",
    "mailbox #(int) int_mb;\n",
    "mailbox #(packet_t) packet_mb;\n",
    "\n",
    "// Basic mailbox operations\n",
    "initial begin\n",
    "    mb = new();  // Create unbounded mailbox\n",
    "    \n",
    "    // Put data into mailbox\n",
    "    mb.put(42);\n",
    "    mb.put(\"Hello\");\n",
    "    \n",
    "    // Get data from mailbox\n",
    "    int value;\n",
    "    string msg;\n",
    "    mb.get(value);  // Blocking get\n",
    "    mb.get(msg);\n",
    "    \n",
    "    $display(\"Received: %0d, %s\", value, msg);\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d7d03ff",
   "metadata": {},
   "source": [
    "##### Bounded Mailboxes\n",
    "\n",
    "```systemverilog\n",
    "// Bounded mailbox with size limit\n",
    "mailbox #(int) bounded_mb;\n",
    "\n",
    "initial begin\n",
    "    bounded_mb = new(5);  // Mailbox with capacity of 5\n",
    "    \n",
    "    // Fill the mailbox\n",
    "    for (int i = 0; i < 5; i++) begin\n",
    "        bounded_mb.put(i);\n",
    "        $display(\"Put %0d into mailbox\", i);\n",
    "    end\n",
    "    \n",
    "    // This will block until space is available\n",
    "    fork\n",
    "        bounded_mb.put(99);  // Will block\n",
    "    join_none\n",
    "    \n",
    "    // Make space by getting an item\n",
    "    int data;\n",
    "    bounded_mb.get(data);\n",
    "    $display(\"Got %0d from mailbox\", data);\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b9a1cf23",
   "metadata": {},
   "source": [
    "##### Non-blocking Mailbox Operations\n",
    "\n",
    "```systemverilog\n",
    "mailbox #(int) nb_mb;\n",
    "\n",
    "initial begin\n",
    "    nb_mb = new(3);\n",
    "    \n",
    "    // Non-blocking put\n",
    "    if (nb_mb.try_put(10))\n",
    "        $display(\"Successfully put 10\");\n",
    "    else\n",
    "        $display(\"Mailbox full, couldn't put 10\");\n",
    "    \n",
    "    // Non-blocking get\n",
    "    int data;\n",
    "    if (nb_mb.try_get(data))\n",
    "        $display(\"Got %0d from mailbox\", data);\n",
    "    else\n",
    "        $display(\"Mailbox empty, nothing to get\");\n",
    "    \n",
    "    // Peek at next item without removing it\n",
    "    if (nb_mb.try_peek(data))\n",
    "        $display(\"Next item is %0d\", data);\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "169f8929",
   "metadata": {},
   "source": [
    "##### Producer-Consumer Example\n",
    "\n",
    "```systemverilog\n",
    "typedef struct {\n",
    "    int id;\n",
    "    string data;\n",
    "    bit [31:0] timestamp;\n",
    "} transaction_t;\n",
    "\n",
    "mailbox #(transaction_t) txn_mb;\n",
    "\n",
    "// Producer process\n",
    "task producer();\n",
    "    transaction_t txn;\n",
    "    for (int i = 0; i < 10; i++) begin\n",
    "        txn.id = i;\n",
    "        txn.data = $sformatf(\"Transaction_%0d\", i);\n",
    "        txn.timestamp = $time;\n",
    "        txn_mb.put(txn);\n",
    "        $display(\"[%0t] Producer: Generated transaction %0d\", $time, i);\n",
    "        #10;\n",
    "    end\n",
    "endtask\n",
    "\n",
    "// Consumer process\n",
    "task consumer();\n",
    "    transaction_t txn;\n",
    "    forever begin\n",
    "        txn_mb.get(txn);\n",
    "        $display(\"[%0t] Consumer: Processing transaction %0d: %s\", \n",
    "                 $time, txn.id, txn.data);\n",
    "        #5;  // Processing time\n",
    "    end\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    txn_mb = new();\n",
    "    fork\n",
    "        producer();\n",
    "        consumer();\n",
    "    join_any\n",
    "    #200;\n",
    "    $finish;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fdf50e4d",
   "metadata": {},
   "source": [
    "#### Semaphores for Resource Sharing\n",
    "\n",
    "Semaphores control access to shared resources by maintaining a count of available resources. They are essential for preventing race conditions and managing resource allocation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a44eb484",
   "metadata": {},
   "source": [
    "##### Basic Semaphore Operations\n",
    "\n",
    "```systemverilog\n",
    "// Semaphore declaration\n",
    "semaphore sem;\n",
    "\n",
    "initial begin\n",
    "    sem = new(2);  // Semaphore with 2 keys (resources)\n",
    "    \n",
    "    fork\n",
    "        // Process 1\n",
    "        begin\n",
    "            sem.get(1);  // Acquire 1 key\n",
    "            $display(\"[%0t] Process 1: Got semaphore\", $time);\n",
    "            #20;\n",
    "            sem.put(1);  // Release 1 key\n",
    "            $display(\"[%0t] Process 1: Released semaphore\", $time);\n",
    "        end\n",
    "        \n",
    "        // Process 2\n",
    "        begin\n",
    "            #5;\n",
    "            sem.get(1);  // Acquire 1 key\n",
    "            $display(\"[%0t] Process 2: Got semaphore\", $time);\n",
    "            #15;\n",
    "            sem.put(1);  // Release 1 key\n",
    "            $display(\"[%0t] Process 2: Released semaphore\", $time);\n",
    "        end\n",
    "        \n",
    "        // Process 3 (will wait)\n",
    "        begin\n",
    "            #10;\n",
    "            sem.get(1);  // Will block until resource available\n",
    "            $display(\"[%0t] Process 3: Got semaphore\", $time);\n",
    "            #10;\n",
    "            sem.put(1);\n",
    "            $display(\"[%0t] Process 3: Released semaphore\", $time);\n",
    "        end\n",
    "    join\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1d2c3ab3",
   "metadata": {},
   "source": [
    "##### Non-blocking Semaphore Operations\n",
    "\n",
    "```systemverilog\n",
    "semaphore resource_sem;\n",
    "\n",
    "task try_access_resource(int process_id);\n",
    "    if (resource_sem.try_get(1)) begin\n",
    "        $display(\"[%0t] Process %0d: Acquired resource\", $time, process_id);\n",
    "        #($urandom_range(10, 30));  // Use resource\n",
    "        resource_sem.put(1);\n",
    "        $display(\"[%0t] Process %0d: Released resource\", $time, process_id);\n",
    "    end else begin\n",
    "        $display(\"[%0t] Process %0d: Resource busy, trying later\", $time, process_id);\n",
    "        #5;\n",
    "        try_access_resource(process_id);  // Retry\n",
    "    end\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    resource_sem = new(1);  // Single resource\n",
    "    \n",
    "    fork\n",
    "        try_access_resource(1);\n",
    "        try_access_resource(2);\n",
    "        try_access_resource(3);\n",
    "    join\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "43b48fc5",
   "metadata": {},
   "source": [
    "##### Multiple Resource Acquisition\n",
    "\n",
    "```systemverilog\n",
    "semaphore multi_sem;\n",
    "\n",
    "task acquire_multiple_resources(int count, int process_id);\n",
    "    $display(\"[%0t] Process %0d: Requesting %0d resources\", $time, process_id, count);\n",
    "    multi_sem.get(count);  // Acquire multiple resources\n",
    "    $display(\"[%0t] Process %0d: Acquired %0d resources\", $time, process_id, count);\n",
    "    #20;  // Use resources\n",
    "    multi_sem.put(count);  // Release all resources\n",
    "    $display(\"[%0t] Process %0d: Released %0d resources\", $time, process_id, count);\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    multi_sem = new(5);  // 5 available resources\n",
    "    \n",
    "    fork\n",
    "        acquire_multiple_resources(2, 1);\n",
    "        acquire_multiple_resources(3, 2);\n",
    "        acquire_multiple_resources(2, 3);\n",
    "    join\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "04931763",
   "metadata": {},
   "source": [
    "#### Events for Synchronization\n",
    "\n",
    "Events provide a mechanism for synchronization between processes. They can be triggered and waited upon, enabling coordination of activities across different threads."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f8697b2e",
   "metadata": {},
   "source": [
    "##### Basic Event Operations\n",
    "\n",
    "```systemverilog\n",
    "// Event declaration\n",
    "event start_event;\n",
    "event done_event;\n",
    "\n",
    "// Triggering events\n",
    "initial begin\n",
    "    #10;\n",
    "    -> start_event;  // Trigger event\n",
    "    $display(\"[%0t] Start event triggered\", $time);\n",
    "    \n",
    "    wait(done_event.triggered);\n",
    "    $display(\"[%0t] Done event detected\", $time);\n",
    "end\n",
    "\n",
    "// Waiting for events\n",
    "initial begin\n",
    "    @(start_event);  // Wait for event\n",
    "    $display(\"[%0t] Received start signal\", $time);\n",
    "    #15;\n",
    "    -> done_event;   // Trigger completion\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d2cbfe3",
   "metadata": {},
   "source": [
    "##### Event Synchronization Patterns\n",
    "\n",
    "```systemverilog\n",
    "event phase1_done, phase2_done, all_done;\n",
    "\n",
    "// Multiple processes synchronized by events\n",
    "initial begin\n",
    "    fork\n",
    "        // Process A\n",
    "        begin\n",
    "            $display(\"[%0t] Process A: Starting phase 1\", $time);\n",
    "            #20;\n",
    "            $display(\"[%0t] Process A: Phase 1 complete\", $time);\n",
    "            -> phase1_done;\n",
    "            \n",
    "            @(phase2_done);  // Wait for phase 2\n",
    "            $display(\"[%0t] Process A: Continuing after phase 2\", $time);\n",
    "            #10;\n",
    "            -> all_done;\n",
    "        end\n",
    "        \n",
    "        // Process B\n",
    "        begin\n",
    "            @(phase1_done);  // Wait for phase 1\n",
    "            $display(\"[%0t] Process B: Starting phase 2\", $time);\n",
    "            #15;\n",
    "            $display(\"[%0t] Process B: Phase 2 complete\", $time);\n",
    "            -> phase2_done;\n",
    "            \n",
    "            @(all_done);\n",
    "            $display(\"[%0t] Process B: All phases complete\", $time);\n",
    "        end\n",
    "    join\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5ec37bf",
   "metadata": {},
   "source": [
    "##### Event Arrays and Dynamic Events\n",
    "\n",
    "```systemverilog\n",
    "// Array of events\n",
    "event worker_done[4];\n",
    "event all_workers_done;\n",
    "\n",
    "initial begin\n",
    "    // Start multiple workers\n",
    "    fork\n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            automatic int worker_id = i;\n",
    "            fork\n",
    "                begin\n",
    "                    $display(\"[%0t] Worker %0d: Starting\", $time, worker_id);\n",
    "                    #($urandom_range(10, 30));\n",
    "                    $display(\"[%0t] Worker %0d: Done\", $time, worker_id);\n",
    "                    -> worker_done[worker_id];\n",
    "                end\n",
    "            join_none\n",
    "        end\n",
    "    join_none\n",
    "    \n",
    "    // Wait for all workers\n",
    "    fork\n",
    "        begin\n",
    "            for (int i = 0; i < 4; i++) begin\n",
    "                @(worker_done[i]);\n",
    "                $display(\"[%0t] Worker %0d completion detected\", $time, i);\n",
    "            end\n",
    "            -> all_workers_done;\n",
    "        end\n",
    "    join_none\n",
    "    \n",
    "    @(all_workers_done);\n",
    "    $display(\"[%0t] All workers completed\", $time);\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a07a95d0",
   "metadata": {},
   "source": [
    "#### Fork-Join Constructs\n",
    "\n",
    "Fork-join constructs enable parallel execution of processes with different synchronization behaviors."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a4112da9",
   "metadata": {},
   "source": [
    "##### Fork-Join Types\n",
    "\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $display(\"=== Fork-Join Demo ===\");\n",
    "    \n",
    "    // fork-join: Wait for ALL processes to complete\n",
    "    $display(\"[%0t] Starting fork-join\", $time);\n",
    "    fork\n",
    "        begin #10; $display(\"[%0t] Process 1 done\", $time); end\n",
    "        begin #20; $display(\"[%0t] Process 2 done\", $time); end\n",
    "        begin #15; $display(\"[%0t] Process 3 done\", $time); end\n",
    "    join\n",
    "    $display(\"[%0t] All processes in fork-join completed\", $time);\n",
    "    \n",
    "    // fork-join_any: Wait for ANY process to complete\n",
    "    $display(\"[%0t] Starting fork-join_any\", $time);\n",
    "    fork\n",
    "        begin #10; $display(\"[%0t] Fast process done\", $time); end\n",
    "        begin #30; $display(\"[%0t] Slow process done\", $time); end\n",
    "    join_any\n",
    "    $display(\"[%0t] First process in fork-join_any completed\", $time);\n",
    "    \n",
    "    // fork-join_none: Don't wait for any process\n",
    "    $display(\"[%0t] Starting fork-join_none\", $time);\n",
    "    fork\n",
    "        begin #5; $display(\"[%0t] Background process 1\", $time); end\n",
    "        begin #8; $display(\"[%0t] Background process 2\", $time); end\n",
    "    join_none\n",
    "    $display(\"[%0t] Continuing without waiting\", $time);\n",
    "    \n",
    "    #40;  // Wait to see background processes\n",
    "    $display(\"[%0t] End of demo\", $time);\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "70fba032",
   "metadata": {},
   "source": [
    "##### Nested Fork-Join\n",
    "\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $display(\"=== Nested Fork-Join ===\");\n",
    "    \n",
    "    fork\n",
    "        // Parallel branch 1\n",
    "        begin\n",
    "            $display(\"[%0t] Branch 1: Starting\", $time);\n",
    "            fork\n",
    "                begin #5; $display(\"[%0t] Branch 1.1 done\", $time); end\n",
    "                begin #8; $display(\"[%0t] Branch 1.2 done\", $time); end\n",
    "            join\n",
    "            $display(\"[%0t] Branch 1: All sub-processes done\", $time);\n",
    "        end\n",
    "        \n",
    "        // Parallel branch 2\n",
    "        begin\n",
    "            $display(\"[%0t] Branch 2: Starting\", $time);\n",
    "            fork\n",
    "                begin #12; $display(\"[%0t] Branch 2.1 done\", $time); end\n",
    "                begin #6;  $display(\"[%0t] Branch 2.2 done\", $time); end\n",
    "            join_any\n",
    "            $display(\"[%0t] Branch 2: First sub-process done\", $time);\n",
    "        end\n",
    "    join\n",
    "    \n",
    "    $display(\"[%0t] All main branches completed\", $time);\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "812fbb3e",
   "metadata": {},
   "source": [
    "##### Process Control with Fork-Join\n",
    "\n",
    "```systemverilog\n",
    "process main_proc;\n",
    "process monitor_proc;\n",
    "\n",
    "initial begin\n",
    "    fork\n",
    "        // Main process\n",
    "        begin\n",
    "            main_proc = process::self();\n",
    "            $display(\"[%0t] Main process starting\", $time);\n",
    "            for (int i = 0; i < 100; i++) begin\n",
    "                #1;\n",
    "                if (i == 50) begin\n",
    "                    $display(\"[%0t] Main process halfway\", $time);\n",
    "                end\n",
    "            end\n",
    "            $display(\"[%0t] Main process completed\", $time);\n",
    "        end\n",
    "        \n",
    "        // Monitor process\n",
    "        begin\n",
    "            monitor_proc = process::self();\n",
    "            #25;\n",
    "            $display(\"[%0t] Monitor: Killing main process\", $time);\n",
    "            main_proc.kill();\n",
    "        end\n",
    "    join_any\n",
    "    \n",
    "    $display(\"[%0t] Fork-join_any completed\", $time);\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9800d37",
   "metadata": {},
   "source": [
    "#### Process Control\n",
    "\n",
    "SystemVerilog provides mechanisms to control process execution, including suspension, resumption, and termination."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8b5d5149",
   "metadata": {},
   "source": [
    "##### Process Handle Operations\n",
    "\n",
    "```systemverilog\n",
    "process worker_process;\n",
    "process monitor_process;\n",
    "\n",
    "task worker_task();\n",
    "    worker_process = process::self();\n",
    "    for (int i = 0; i < 20; i++) begin\n",
    "        $display(\"[%0t] Worker: Step %0d\", $time, i);\n",
    "        #5;\n",
    "        \n",
    "        // Check if process should be suspended\n",
    "        if (worker_process.status() == process::SUSPENDED) begin\n",
    "            $display(\"[%0t] Worker: Process suspended\", $time);\n",
    "            wait(worker_process.status() != process::SUSPENDED);\n",
    "            $display(\"[%0t] Worker: Process resumed\", $time);\n",
    "        end\n",
    "    end\n",
    "    $display(\"[%0t] Worker: Task completed\", $time);\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    fork\n",
    "        worker_task();\n",
    "        \n",
    "        // Control process\n",
    "        begin\n",
    "            monitor_process = process::self();\n",
    "            #30;\n",
    "            $display(\"[%0t] Monitor: Suspending worker\", $time);\n",
    "            worker_process.suspend();\n",
    "            \n",
    "            #20;\n",
    "            $display(\"[%0t] Monitor: Resuming worker\", $time);\n",
    "            worker_process.resume();\n",
    "            \n",
    "            #40;\n",
    "            if (worker_process.status() == process::RUNNING) begin\n",
    "                $display(\"[%0t] Monitor: Killing worker\", $time);\n",
    "                worker_process.kill();\n",
    "            end\n",
    "        end\n",
    "    join_any\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "da50a7fa",
   "metadata": {},
   "source": [
    "##### Process Status Monitoring\n",
    "\n",
    "```systemverilog\n",
    "process test_processes[3];\n",
    "\n",
    "task monitor_processes();\n",
    "    forever begin\n",
    "        #10;\n",
    "        $display(\"[%0t] Process Status Report:\", $time);\n",
    "        for (int i = 0; i < 3; i++) begin\n",
    "            if (test_processes[i] != null) begin\n",
    "                case (test_processes[i].status())\n",
    "                    process::RUNNING:   $display(\"  Process %0d: RUNNING\", i);\n",
    "                    process::WAITING:   $display(\"  Process %0d: WAITING\", i);\n",
    "                    process::SUSPENDED: $display(\"  Process %0d: SUSPENDED\", i);\n",
    "                    process::KILLED:    $display(\"  Process %0d: KILLED\", i);\n",
    "                    process::FINISHED:  $display(\"  Process %0d: FINISHED\", i);\n",
    "                endcase\n",
    "            end\n",
    "        end\n",
    "        $display(\"\");\n",
    "    end\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    fork\n",
    "        // Start test processes\n",
    "        for (int i = 0; i < 3; i++) begin\n",
    "            automatic int proc_id = i;\n",
    "            fork\n",
    "                begin\n",
    "                    test_processes[proc_id] = process::self();\n",
    "                    $display(\"[%0t] Process %0d starting\", $time, proc_id);\n",
    "                    #($urandom_range(20, 50));\n",
    "                    $display(\"[%0t] Process %0d finished\", $time, proc_id);\n",
    "                end\n",
    "            join_none\n",
    "        end\n",
    "        \n",
    "        monitor_processes();\n",
    "        \n",
    "        // Control logic\n",
    "        begin\n",
    "            #25;\n",
    "            if (test_processes[1] != null)\n",
    "                test_processes[1].suspend();\n",
    "            \n",
    "            #15;\n",
    "            if (test_processes[0] != null)\n",
    "                test_processes[0].kill();\n",
    "            \n",
    "            #10;\n",
    "            if (test_processes[1] != null)\n",
    "                test_processes[1].resume();\n",
    "        end\n",
    "    join_any\n",
    "    \n",
    "    #100;\n",
    "    $finish;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "08bcd97b",
   "metadata": {},
   "source": [
    "#### Complete Communication Example\n",
    "\n",
    "Here's a comprehensive example demonstrating multiple communication and synchronization mechanisms:\n",
    "\n",
    "```systemverilog\n",
    "// Data structures\n",
    "typedef struct packed {\n",
    "    int id;\n",
    "    bit [31:0] data;\n",
    "    bit [7:0] priority;\n",
    "} message_t;\n",
    "\n",
    "// Communication objects\n",
    "mailbox #(message_t) msg_queue;\n",
    "semaphore bus_semaphore;\n",
    "event config_done, test_start, test_complete;\n",
    "\n",
    "// Producer class\n",
    "class Producer;\n",
    "    int producer_id;\n",
    "    \n",
    "    function new(int id);\n",
    "        this.producer_id = id;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        message_t msg;\n",
    "        for (int i = 0; i < 5; i++) begin\n",
    "            msg.id = producer_id * 100 + i;\n",
    "            msg.data = $urandom();\n",
    "            msg.priority = $urandom_range(1, 10);\n",
    "            \n",
    "            msg_queue.put(msg);\n",
    "            $display(\"[%0t] Producer %0d: Sent message %0d (priority=%0d)\", \n",
    "                     $time, producer_id, msg.id, msg.priority);\n",
    "            #($urandom_range(5, 15));\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Consumer class\n",
    "class Consumer;\n",
    "    int consumer_id;\n",
    "    \n",
    "    function new(int id);\n",
    "        this.consumer_id = id;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        message_t msg;\n",
    "        repeat(7) begin  // Process some messages\n",
    "            msg_queue.get(msg);\n",
    "            \n",
    "            // Acquire bus for processing\n",
    "            bus_semaphore.get(1);\n",
    "            $display(\"[%0t] Consumer %0d: Processing message %0d (priority=%0d)\", \n",
    "                     $time, consumer_id, msg.id, msg.priority);\n",
    "            #($urandom_range(3, 8));  // Processing time\n",
    "            bus_semaphore.put(1);\n",
    "            \n",
    "            $display(\"[%0t] Consumer %0d: Completed message %0d\", \n",
    "                     $time, consumer_id, msg.id);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Main test\n",
    "initial begin\n",
    "    Producer prod1, prod2;\n",
    "    Consumer cons1, cons2;\n",
    "    \n",
    "    // Initialize communication objects\n",
    "    msg_queue = new();\n",
    "    bus_semaphore = new(2);  // 2 bus resources\n",
    "    \n",
    "    // Create objects\n",
    "    prod1 = new(1);\n",
    "    prod2 = new(2);\n",
    "    cons1 = new(1);\n",
    "    cons2 = new(2);\n",
    "    \n",
    "    $display(\"[%0t] Starting communication test\", $time);\n",
    "    \n",
    "    fork\n",
    "        // Configuration phase\n",
    "        begin\n",
    "            $display(\"[%0t] Configuration starting\", $time);\n",
    "            #5;\n",
    "            -> config_done;\n",
    "            $display(\"[%0t] Configuration complete\", $time);\n",
    "        end\n",
    "        \n",
    "        // Wait for configuration, then start test\n",
    "        begin\n",
    "            @(config_done);\n",
    "            -> test_start;\n",
    "            $display(\"[%0t] Test phase starting\", $time);\n",
    "        end\n",
    "        \n",
    "        // Producers (wait for test start)\n",
    "        begin\n",
    "            @(test_start);\n",
    "            fork\n",
    "                prod1.run();\n",
    "                prod2.run();\n",
    "            join\n",
    "            $display(\"[%0t] All producers finished\", $time);\n",
    "        end\n",
    "        \n",
    "        // Consumers (wait for test start)\n",
    "        begin\n",
    "            @(test_start);\n",
    "            fork\n",
    "                cons1.run();\n",
    "                cons2.run();\n",
    "            join\n",
    "            $display(\"[%0t] All consumers finished\", $time);\n",
    "            -> test_complete;\n",
    "        end\n",
    "        \n",
    "        // Watchdog\n",
    "        begin\n",
    "            #200;\n",
    "            $display(\"[%0t] Watchdog timeout!\", $time);\n",
    "            -> test_complete;\n",
    "        end\n",
    "    join_any\n",
    "    \n",
    "    @(test_complete);\n",
    "    $display(\"[%0t] Test completed\", $time);\n",
    "    \n",
    "    // Display final statistics\n",
    "    $display(\"Messages remaining in queue: %0d\", msg_queue.num());\n",
    "    \n",
    "    $finish;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0f72e0e2",
   "metadata": {},
   "source": [
    "#### Best Practices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "269890a7",
   "metadata": {},
   "source": [
    "##### Communication and Synchronization Guidelines\n",
    "\n",
    "1. **Choose appropriate mechanisms**: Use mailboxes for data passing, semaphores for resource control, and events for synchronization signals\n",
    "2. **Avoid race conditions**: Always use proper synchronization when accessing shared resources\n",
    "3. **Handle blocking operations**: Consider using non-blocking operations where appropriate to avoid deadlocks\n",
    "4. **Resource cleanup**: Ensure proper release of semaphore keys and cleanup of communication objects\n",
    "5. **Timeout mechanisms**: Implement timeouts for potentially blocking operations\n",
    "6. **Process lifecycle management**: Properly manage process creation, suspension, and termination\n",
    "\n",
    "This chapter covers the essential communication and synchronization mechanisms in SystemVerilog. These constructs are fundamental for building robust, coordinated testbenches and verification environments that can handle complex parallel operations while maintaining proper synchronization and data integrity."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "97458b4a",
   "metadata": {},
   "source": [
    "### Chapter 19: Advanced SystemVerilog Features\n",
    "\n",
    "This chapter covers advanced SystemVerilog features that provide powerful capabilities for complex design and verification scenarios. These features enable efficient data manipulation, interface with external languages, and provide sophisticated control mechanisms."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "47c1b01a",
   "metadata": {},
   "source": [
    "#### Packed Unions\n",
    "\n",
    "Packed unions allow multiple data types to share the same memory space, enabling efficient memory usage and type conversion."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f535db6f",
   "metadata": {},
   "source": [
    "##### Basic Packed Union Syntax\n",
    "\n",
    "```systemverilog\n",
    "typedef union packed {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] half_word[2];\n",
    "    logic [7:0]  byte_data[4];\n",
    "    struct packed {\n",
    "        logic [7:0] a, b, c, d;\n",
    "    } bytes;\n",
    "} data_union_t;\n",
    "\n",
    "module packed_union_example;\n",
    "    data_union_t data;\n",
    "    \n",
    "    initial begin\n",
    "        // Write as word\n",
    "        data.word = 32'h12345678;\n",
    "        $display(\"Word: %h\", data.word);\n",
    "        \n",
    "        // Read as half words\n",
    "        $display(\"Half words: %h %h\", data.half_word[1], data.half_word[0]);\n",
    "        \n",
    "        // Read as bytes\n",
    "        $display(\"Bytes: %h %h %h %h\", \n",
    "                 data.byte_data[3], data.byte_data[2], \n",
    "                 data.byte_data[1], data.byte_data[0]);\n",
    "        \n",
    "        // Access struct members\n",
    "        $display(\"Struct bytes: a=%h, b=%h, c=%h, d=%h\",\n",
    "                 data.bytes.a, data.bytes.b, data.bytes.c, data.bytes.d);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ed1e64fb",
   "metadata": {},
   "source": [
    "##### Packed Union with Different Data Types\n",
    "\n",
    "```systemverilog\n",
    "typedef union packed {\n",
    "    logic [31:0] instruction;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [4:0]  rs;\n",
    "        logic [4:0]  rt;\n",
    "        logic [4:0]  rd;\n",
    "        logic [4:0]  shamt;\n",
    "        logic [5:0]  funct;\n",
    "    } r_type;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [4:0]  rs;\n",
    "        logic [4:0]  rt;\n",
    "        logic [15:0] immediate;\n",
    "    } i_type;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [25:0] address;\n",
    "    } j_type;\n",
    "} instruction_t;\n",
    "\n",
    "module instruction_decoder;\n",
    "    instruction_t instr;\n",
    "    \n",
    "    task decode_instruction(input logic [31:0] raw_instr);\n",
    "        instr.instruction = raw_instr;\n",
    "        \n",
    "        case (instr.r_type.opcode)\n",
    "            6'b000000: begin // R-type\n",
    "                $display(\"R-type: rs=%d, rt=%d, rd=%d, funct=%b\",\n",
    "                        instr.r_type.rs, instr.r_type.rt, \n",
    "                        instr.r_type.rd, instr.r_type.funct);\n",
    "            end\n",
    "            6'b001000: begin // I-type (ADDI)\n",
    "                $display(\"I-type: rs=%d, rt=%d, imm=%d\",\n",
    "                        instr.i_type.rs, instr.i_type.rt, \n",
    "                        $signed(instr.i_type.immediate));\n",
    "            end\n",
    "            6'b000010: begin // J-type (JUMP)\n",
    "                $display(\"J-type: address=%h\", instr.j_type.address);\n",
    "            end\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        decode_instruction(32'h00851020); // ADD R2, R4, R5\n",
    "        decode_instruction(32'h20420005); // ADDI R2, R2, 5\n",
    "        decode_instruction(32'h08000100); // J 0x400\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1f699f3c",
   "metadata": {},
   "source": [
    "#### Tagged Unions\n",
    "\n",
    "Tagged unions provide type safety by maintaining information about which member is currently active.\n",
    "\n",
    "##### Basic Tagged Union\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    void Invalid;\n",
    "    int Integer;\n",
    "    real Real;\n",
    "    string String;\n",
    "} value_t;\n",
    "\n",
    "module tagged_union_example;\n",
    "    value_t values[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize tagged union members\n",
    "        values[0] = tagged Invalid;\n",
    "        values[1] = tagged Integer 42;\n",
    "        values[2] = tagged Real 3.14159;\n",
    "        values[3] = tagged String \"Hello World\";\n",
    "        \n",
    "        // Process each value\n",
    "        foreach (values[i]) begin\n",
    "            $display(\"Value[%0d]: \", i);\n",
    "            case (values[i]) matches\n",
    "                tagged Invalid: \n",
    "                    $display(\"  Invalid value\");\n",
    "                tagged Integer .n: \n",
    "                    $display(\"  Integer: %0d\", n);\n",
    "                tagged Real .r: \n",
    "                    $display(\"  Real: %f\", r);\n",
    "                tagged String .s: \n",
    "                    $display(\"  String: %s\", s);\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f64b752d",
   "metadata": {},
   "source": [
    "##### Complex Tagged Union Example\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    void Empty;\n",
    "    struct {\n",
    "        int x, y;\n",
    "    } Point;\n",
    "    struct {\n",
    "        int x, y, width, height;\n",
    "    } Rectangle;\n",
    "    struct {\n",
    "        int x, y, radius;\n",
    "    } Circle;\n",
    "} shape_t;\n",
    "\n",
    "module shape_processor;\n",
    "    shape_t shapes[$];\n",
    "    \n",
    "    function real calculate_area(shape_t shape);\n",
    "        case (shape) matches\n",
    "            tagged Empty: return 0.0;\n",
    "            tagged Point: return 0.0;\n",
    "            tagged Rectangle .r: \n",
    "                return real'(r.width * r.height);\n",
    "            tagged Circle .c: \n",
    "                return 3.14159 * real'(c.radius * c.radius);\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        // Create different shapes\n",
    "        shapes.push_back(tagged Point '{10, 20});\n",
    "        shapes.push_back(tagged Rectangle '{0, 0, 50, 30});\n",
    "        shapes.push_back(tagged Circle '{25, 25, 10});\n",
    "        \n",
    "        foreach (shapes[i]) begin\n",
    "            $display(\"Shape %0d area: %f\", i, calculate_area(shapes[i]));\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "86243a0c",
   "metadata": {},
   "source": [
    "#### Streaming Operators\n",
    "\n",
    "Streaming operators provide efficient ways to pack and unpack data structures."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e8480746",
   "metadata": {},
   "source": [
    "##### Pack and Unpack Operations\n",
    "\n",
    "```systemverilog\n",
    "module streaming_operators_example;\n",
    "    typedef struct packed {\n",
    "        logic [7:0] header;\n",
    "        logic [15:0] data;\n",
    "        logic [7:0] checksum;\n",
    "    } packet_t;\n",
    "    \n",
    "    packet_t packet;\n",
    "    logic [31:0] packed_data;\n",
    "    logic [7:0] byte_array[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize packet\n",
    "        packet.header = 8'hAA;\n",
    "        packet.data = 16'h1234;\n",
    "        packet.checksum = 8'h55;\n",
    "        \n",
    "        // Pack using streaming operator\n",
    "        packed_data = {>>{packet}};\n",
    "        $display(\"Packed data: %h\", packed_data);\n",
    "        \n",
    "        // Unpack using streaming operator\n",
    "        {>>{packet}} = packed_data;\n",
    "        $display(\"Unpacked - Header: %h, Data: %h, Checksum: %h\",\n",
    "                 packet.header, packet.data, packet.checksum);\n",
    "        \n",
    "        // Pack into byte array\n",
    "        {>>{byte_array}} = packet;\n",
    "        $display(\"Byte array: %h %h %h %h\", \n",
    "                 byte_array[0], byte_array[1], byte_array[2], byte_array[3]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a4320d6a",
   "metadata": {},
   "source": [
    "##### Streaming with Different Sizes\n",
    "\n",
    "```systemverilog\n",
    "module streaming_sizes_example;\n",
    "    logic [63:0] data64;\n",
    "    logic [31:0] data32[2];\n",
    "    logic [15:0] data16[4];\n",
    "    logic [7:0]  data8[8];\n",
    "    \n",
    "    initial begin\n",
    "        data64 = 64'h123456789ABCDEF0;\n",
    "        \n",
    "        // Stream to different sizes\n",
    "        {>>{data32}} = data64;\n",
    "        {>>{data16}} = data64;\n",
    "        {>>{data8}}  = data64;\n",
    "        \n",
    "        $display(\"Original: %h\", data64);\n",
    "        $display(\"32-bit chunks: %h %h\", data32[0], data32[1]);\n",
    "        $display(\"16-bit chunks: %h %h %h %h\", \n",
    "                 data16[0], data16[1], data16[2], data16[3]);\n",
    "        $display(\"8-bit chunks: %h %h %h %h %h %h %h %h\",\n",
    "                 data8[0], data8[1], data8[2], data8[3],\n",
    "                 data8[4], data8[5], data8[6], data8[7]);\n",
    "        \n",
    "        // Stream back\n",
    "        logic [63:0] reconstructed;\n",
    "        {>>{reconstructed}} = data8;\n",
    "        $display(\"Reconstructed: %h\", reconstructed);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd03d1a0",
   "metadata": {},
   "source": [
    "#### DPI (Direct Programming Interface)\n",
    "\n",
    "DPI allows SystemVerilog to interface with C/C++ functions, enabling powerful mixed-language simulation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63fa33b3",
   "metadata": {},
   "source": [
    "##### Basic DPI Import\n",
    "\n",
    "```systemverilog\n",
    "// DPI function declarations\n",
    "import \"DPI-C\" function int c_add(input int a, input int b);\n",
    "import \"DPI-C\" function void c_print_message(input string msg);\n",
    "import \"DPI-C\" function real c_sqrt(input real x);\n",
    "\n",
    "module dpi_example;\n",
    "    initial begin\n",
    "        int result;\n",
    "        real sqrt_result;\n",
    "        \n",
    "        // Call C functions\n",
    "        result = c_add(10, 20);\n",
    "        $display(\"C add result: %0d\", result);\n",
    "        \n",
    "        c_print_message(\"Hello from SystemVerilog!\");\n",
    "        \n",
    "        sqrt_result = c_sqrt(16.0);\n",
    "        $display(\"Square root of 16: %f\", sqrt_result);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "207faa2f",
   "metadata": {},
   "source": [
    "##### DPI Export (SystemVerilog to C)\n",
    "\n",
    "```systemverilog\n",
    "// Export SystemVerilog functions to C\n",
    "export \"DPI-C\" function sv_callback;\n",
    "export \"DPI-C\" task sv_display_data;\n",
    "\n",
    "// Import C function that will call back\n",
    "import \"DPI-C\" function void c_process_with_callback();\n",
    "\n",
    "function int sv_callback(input int value);\n",
    "    $display(\"SV callback called with: %0d\", value);\n",
    "    return value * 2;\n",
    "endfunction\n",
    "\n",
    "task sv_display_data(input int data[], input int size);\n",
    "    $display(\"Displaying %0d elements:\", size);\n",
    "    for (int i = 0; i < size; i++) begin\n",
    "        $display(\"  [%0d] = %0d\", i, data[i]);\n",
    "    end\n",
    "endtask\n",
    "\n",
    "module dpi_export_example;\n",
    "    initial begin\n",
    "        c_process_with_callback();\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9904be37",
   "metadata": {},
   "source": [
    "##### DPI with Complex Data Types\n",
    "\n",
    "```systemverilog\n",
    "typedef struct {\n",
    "    int id;\n",
    "    real value;\n",
    "    string name;\n",
    "} record_t;\n",
    "\n",
    "// DPI functions with complex types\n",
    "import \"DPI-C\" function void c_process_record(input record_t rec);\n",
    "import \"DPI-C\" function record_t c_create_record(input int id);\n",
    "\n",
    "module dpi_complex_example;\n",
    "    record_t my_record;\n",
    "    \n",
    "    initial begin\n",
    "        // Create record in C\n",
    "        my_record = c_create_record(123);\n",
    "        $display(\"Created record: id=%0d, value=%f, name=%s\",\n",
    "                 my_record.id, my_record.value, my_record.name);\n",
    "        \n",
    "        // Modify and send to C\n",
    "        my_record.value = 42.5;\n",
    "        my_record.name = \"Modified\";\n",
    "        c_process_record(my_record);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a449f20",
   "metadata": {},
   "source": [
    "#### System Tasks and Functions\n",
    "\n",
    "SystemVerilog provides numerous built-in system tasks and functions for various purposes."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a913b17d",
   "metadata": {},
   "source": [
    "##### File I/O System Tasks\n",
    "\n",
    "```systemverilog\n",
    "module file_io_example;\n",
    "    int file_handle;\n",
    "    string filename = \"output.txt\";\n",
    "    int data_array[10] = '{0,1,2,3,4,5,6,7,8,9};\n",
    "    \n",
    "    initial begin\n",
    "        // Open file for writing\n",
    "        file_handle = $fopen(filename, \"w\");\n",
    "        if (file_handle == 0) begin\n",
    "            $error(\"Failed to open file: %s\", filename);\n",
    "            $finish;\n",
    "        end\n",
    "        \n",
    "        // Write data to file\n",
    "        $fwrite(file_handle, \"Data Array Contents:\\n\");\n",
    "        foreach (data_array[i]) begin\n",
    "            $fwrite(file_handle, \"data[%0d] = %0d\\n\", i, data_array[i]);\n",
    "        end\n",
    "        \n",
    "        // Close file\n",
    "        $fclose(file_handle);\n",
    "        \n",
    "        // Read file back\n",
    "        file_handle = $fopen(filename, \"r\");\n",
    "        if (file_handle != 0) begin\n",
    "            string line;\n",
    "            $display(\"File contents:\");\n",
    "            while (!$feof(file_handle)) begin\n",
    "                $fgets(line, file_handle);\n",
    "                $write(\"%s\", line);\n",
    "            end\n",
    "            $fclose(file_handle);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "58783a94",
   "metadata": {},
   "source": [
    "##### Memory and String System Functions\n",
    "\n",
    "```systemverilog\n",
    "module system_functions_example;\n",
    "    string str1 = \"Hello\";\n",
    "    string str2 = \"World\";\n",
    "    string result;\n",
    "    \n",
    "    int memory[1024];\n",
    "    \n",
    "    initial begin\n",
    "        // String functions\n",
    "        result = {str1, \" \", str2};\n",
    "        $display(\"Concatenated: %s\", result);\n",
    "        $display(\"Length of '%s': %0d\", result, result.len());\n",
    "        $display(\"Substring: %s\", result.substr(0, 4));\n",
    "        \n",
    "        // Case conversion\n",
    "        $display(\"Upper case: %s\", result.toupper());\n",
    "        $display(\"Lower case: %s\", result.tolower());\n",
    "        \n",
    "        // Memory functions\n",
    "        $display(\"Memory size: %0d bytes\", $bits(memory));\n",
    "        $display(\"Array size: %0d elements\", $size(memory));\n",
    "        \n",
    "        // Random number generation\n",
    "        $display(\"Random numbers:\");\n",
    "        for (int i = 0; i < 5; i++) begin\n",
    "            $display(\"  %0d\", $urandom_range(1, 100));\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "19533ad4",
   "metadata": {},
   "source": [
    "##### Assertion System Tasks\n",
    "\n",
    "```systemverilog\n",
    "module assertion_system_tasks;\n",
    "    logic clk = 0;\n",
    "    logic reset = 1;\n",
    "    logic [7:0] counter = 0;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    initial begin\n",
    "        #20 reset = 0;\n",
    "        #200 $finish;\n",
    "    end\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (reset) begin\n",
    "            counter <= 0;\n",
    "        end else begin\n",
    "            counter <= counter + 1;\n",
    "            \n",
    "            // Assertion system tasks\n",
    "            if (counter < 100) begin\n",
    "                $info(\"Counter value: %0d\", counter);\n",
    "            end else if (counter < 200) begin\n",
    "                $warning(\"Counter getting high: %0d\", counter);\n",
    "            end else begin\n",
    "                $error(\"Counter overflow: %0d\", counter);\n",
    "                $fatal(\"Simulation terminated due to counter overflow\");\n",
    "            end\n",
    "            \n",
    "            // Immediate assertions\n",
    "            assert (counter <= 255) else \n",
    "                $error(\"Counter exceeded maximum value\");\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dc543647",
   "metadata": {},
   "source": [
    "#### Compiler Directives\n",
    "\n",
    "Compiler directives control compilation behavior and provide conditional compilation capabilities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5cbd4111",
   "metadata": {},
   "source": [
    "##### Conditional Compilation\n",
    "\n",
    "```systemverilog\n",
    "`define DEBUG_MODE\n",
    "`define SYNTHESIS_MODE\n",
    "\n",
    "`ifdef DEBUG_MODE\n",
    "    `define DBG_PRINT(msg) $display(\"[DEBUG] %s\", msg)\n",
    "`else\n",
    "    `define DBG_PRINT(msg)\n",
    "`endif\n",
    "\n",
    "module compiler_directives_example;\n",
    "    logic [31:0] data;\n",
    "    \n",
    "    initial begin\n",
    "        data = 32'h12345678;\n",
    "        \n",
    "        `DBG_PRINT(\"Starting simulation\")\n",
    "        \n",
    "        `ifdef SYNTHESIS_MODE\n",
    "            $display(\"Synthesis mode enabled\");\n",
    "        `else\n",
    "            $display(\"Simulation mode\");\n",
    "        `endif\n",
    "        \n",
    "        `ifndef FAST_SIM\n",
    "            #100; // Add delay only if FAST_SIM not defined\n",
    "        `endif\n",
    "        \n",
    "        `DBG_PRINT(\"Simulation complete\")\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7658d6f8",
   "metadata": {},
   "source": [
    "##### Macro Definitions\n",
    "\n",
    "```systemverilog\n",
    "// Function-like macros\n",
    "`define MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "`define MIN(a,b) ((a) < (b) ? (a) : (b))\n",
    "`define CLAMP(val,min,max) `MIN(`MAX(val,min),max)\n",
    "\n",
    "// Multi-line macros\n",
    "`define ASSERT_CLK(clk, cond, msg) \\\n",
    "    always @(posedge clk) begin \\\n",
    "        assert(cond) else $error(msg); \\\n",
    "    end\n",
    "\n",
    "// Parameterized macros\n",
    "`define REG_ARRAY(name, width, depth) \\\n",
    "    logic [width-1:0] name [depth-1:0]\n",
    "\n",
    "module macro_example;\n",
    "    `REG_ARRAY(memory, 32, 1024);\n",
    "    \n",
    "    logic clk = 0;\n",
    "    logic [7:0] value = 0;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    `ASSERT_CLK(clk, value < 200, \"Value exceeded limit\")\n",
    "    \n",
    "    initial begin\n",
    "        int a = 10, b = 20, c = 15;\n",
    "        \n",
    "        $display(\"MAX(%0d, %0d) = %0d\", a, b, `MAX(a, b));\n",
    "        $display(\"MIN(%0d, %0d) = %0d\", a, b, `MIN(a, b));\n",
    "        $display(\"CLAMP(%0d, %0d, %0d) = %0d\", 25, a, b, `CLAMP(25, a, b));\n",
    "        \n",
    "        repeat (10) @(posedge clk) value++;\n",
    "        \n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63b46dcd",
   "metadata": {},
   "source": [
    "##### Include and Timescale Directives\n",
    "\n",
    "```systemverilog\n",
    "// File: common_defines.sv\n",
    "`ifndef COMMON_DEFINES_SV\n",
    "`define COMMON_DEFINES_SV\n",
    "\n",
    "`define ADDR_WIDTH 32\n",
    "`define DATA_WIDTH 64\n",
    "`define CACHE_SIZE 1024\n",
    "\n",
    "typedef logic [`ADDR_WIDTH-1:0] addr_t;\n",
    "typedef logic [`DATA_WIDTH-1:0] data_t;\n",
    "\n",
    "`endif // COMMON_DEFINES_SV\n",
    "\n",
    "// File: main_module.sv\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "`include \"common_defines.sv\"\n",
    "\n",
    "module main_module;\n",
    "    addr_t address;\n",
    "    data_t data;\n",
    "    \n",
    "    initial begin\n",
    "        address = `ADDR_WIDTH'h12345678;\n",
    "        data = `DATA_WIDTH'h123456789ABCDEF0;\n",
    "        \n",
    "        $display(\"Address width: %0d bits\", `ADDR_WIDTH);\n",
    "        $display(\"Data width: %0d bits\", `DATA_WIDTH);\n",
    "        $display(\"Cache size: %0d entries\", `CACHE_SIZE);\n",
    "        \n",
    "        #1.5 $display(\"Time: %t\", $time);\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "53a3a443",
   "metadata": {},
   "source": [
    "##### Pragma Directives\n",
    "\n",
    "```systemverilog\n",
    "module pragma_example;\n",
    "    // Synthesis pragmas\n",
    "    (* synthesis, keep *) logic important_signal;\n",
    "    (* synthesis, dont_touch *) logic critical_path;\n",
    "    \n",
    "    // Simulation pragmas\n",
    "    (* simulator, translate_off *)\n",
    "    initial begin\n",
    "        $display(\"This code only runs in simulation\");\n",
    "    end\n",
    "    (* simulator, translate_on *)\n",
    "    \n",
    "    // Coverage pragmas\n",
    "    logic [3:0] state;\n",
    "    \n",
    "    always @* begin\n",
    "        case (state)\n",
    "            4'b0000: important_signal = 1'b0;\n",
    "            4'b0001: important_signal = 1'b1;\n",
    "            // synthesis translate_off\n",
    "            default: $error(\"Invalid state: %b\", state);\n",
    "            // synthesis translate_on\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Lint pragmas\n",
    "    //synopsys translate_off\n",
    "    always @(important_signal) begin\n",
    "        if (important_signal)\n",
    "            $display(\"Important signal asserted\");\n",
    "    end\n",
    "    //synopsys translate_on\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a9cf5ff6",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter covered advanced SystemVerilog features that provide powerful capabilities for complex designs:\n",
    "\n",
    "- **Packed Unions**: Enable efficient memory usage and type conversion by allowing multiple data types to share memory space\n",
    "- **Tagged Unions**: Provide type-safe unions with runtime type information\n",
    "- **Streaming Operators**: Offer efficient data packing and unpacking capabilities\n",
    "- **DPI**: Enables seamless integration with C/C++ code for enhanced functionality\n",
    "- **System Tasks and Functions**: Provide built-in capabilities for file I/O, debugging, and simulation control\n",
    "- **Compiler Directives**: Enable conditional compilation, macro definition, and compilation control\n",
    "\n",
    "These advanced features are essential for creating sophisticated verification environments, implementing complex data structures, and interfacing with external tools and languages. They enable SystemVerilog to be used effectively in large-scale, professional verification and design projects."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6419f516",
   "metadata": {},
   "source": [
    "## Part VI: Practical Applications"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "99457096",
   "metadata": {},
   "source": [
    "### Chapter 20: Design Examples\n",
    "\n",
    "This chapter provides comprehensive examples of real-world digital design implementations using SystemVerilog. Each example demonstrates best practices and advanced SystemVerilog features in practical applications."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "088c2bc6",
   "metadata": {},
   "source": [
    "#### Combinational Logic Designs"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "76355b15",
   "metadata": {},
   "source": [
    "##### Arithmetic Logic Unit (ALU)\n",
    "\n",
    "```systemverilog\n",
    "// 8-bit ALU with multiple operations\n",
    "module alu_8bit #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic [3:0] op_sel,\n",
    "    input logic cin,\n",
    "    output logic [WIDTH-1:0] result,\n",
    "    output logic cout, zero, negative, overflow\n",
    ");\n",
    "\n",
    "    logic [WIDTH:0] temp_result;\n",
    "    \n",
    "    always_comb begin\n",
    "        temp_result = '0;\n",
    "        cout = 1'b0;\n",
    "        \n",
    "        case (op_sel)\n",
    "            4'b0000: temp_result = a + b;                       // ADD\n",
    "            4'b0001: temp_result = a + b + cin;                 // ADC (Add with carry)\n",
    "            4'b0010: temp_result = a - b;                       // SUB\n",
    "            4'b0011: temp_result = a - b - cin;                 // SBC (Sub with borrow)\n",
    "            4'b0100: temp_result = a & b;                       // AND\n",
    "            4'b0101: temp_result = a | b;                       // OR\n",
    "            4'b0110: temp_result = a ^ b;                       // XOR\n",
    "            4'b0111: temp_result = ~a;                          // NOT\n",
    "            4'b1000: temp_result = a << 1;                      // Shift left\n",
    "            4'b1001: temp_result = a >> 1;                      // Shift right\n",
    "            4'b1010: temp_result = $signed(a) >>> 1;            // Arithmetic shift right\n",
    "            4'b1011: temp_result = {a[WIDTH-2:0], a[WIDTH-1]};  // Rotate left\n",
    "            4'b1100: temp_result = {a[0], a[WIDTH-1:1]};        // Rotate right\n",
    "            4'b1101: temp_result = (a < b) ? 1 : 0;             // Compare less than\n",
    "            4'b1110: temp_result = (a == b) ? 1 : 0;            // Compare equal\n",
    "            4'b1111: temp_result = a;                           // Pass through A\n",
    "            default: temp_result = '0;\n",
    "        endcase\n",
    "        \n",
    "        result = temp_result[WIDTH-1:0];\n",
    "        cout = temp_result[WIDTH];\n",
    "        zero = (result == '0);\n",
    "        negative = result[WIDTH-1];\n",
    "        \n",
    "        // Overflow detection for addition/subtraction\n",
    "        if (op_sel == 4'b0000 || op_sel == 4'b0001) // ADD operations\n",
    "            overflow = (a[WIDTH-1] == b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else if (op_sel == 4'b0010 || op_sel == 4'b0011) // SUB operations\n",
    "            overflow = (a[WIDTH-1] != b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else\n",
    "            overflow = 1'b0;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b8c67b9",
   "metadata": {},
   "source": [
    "##### Priority Encoder\n",
    "\n",
    "```systemverilog\n",
    "// Parameterized priority encoder\n",
    "module priority_encoder #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter OUT_WIDTH = $clog2(WIDTH)\n",
    ")(\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [OUT_WIDTH-1:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        encoded_out = '0;\n",
    "        valid = 1'b0;\n",
    "        \n",
    "        // Priority encoding - highest bit has priority\n",
    "        for (int i = WIDTH-1; i >= 0; i--) begin\n",
    "            if (data_in[i]) begin\n",
    "                encoded_out = i;\n",
    "                valid = 1'b1;\n",
    "                break;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2a9a1f21",
   "metadata": {},
   "source": [
    "##### Barrel Shifter\n",
    "\n",
    "```systemverilog\n",
    "// Configurable barrel shifter\n",
    "module barrel_shifter #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter SHIFT_WIDTH = $clog2(WIDTH)\n",
    ")(\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    input logic [SHIFT_WIDTH-1:0] shift_amount,\n",
    "    input logic shift_left,\n",
    "    input logic arithmetic,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        if (shift_left) begin\n",
    "            data_out = data_in << shift_amount;\n",
    "        end else begin\n",
    "            if (arithmetic) begin\n",
    "                data_out = $signed(data_in) >>> shift_amount;\n",
    "            end else begin\n",
    "                data_out = data_in >> shift_amount;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "14aeebb8",
   "metadata": {},
   "source": [
    "#### Sequential Logic (Counters, State Machines)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3fb246ce",
   "metadata": {},
   "source": [
    "##### Universal Counter\n",
    "\n",
    "```systemverilog\n",
    "// Configurable up/down counter with load, enable, and terminal count\n",
    "module universal_counter #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter RESET_VALUE = 0\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic enable,\n",
    "    input logic load,\n",
    "    input logic up_down,  // 1 = up, 0 = down\n",
    "    input logic [WIDTH-1:0] load_data,\n",
    "    input logic [WIDTH-1:0] terminal_count,\n",
    "    output logic [WIDTH-1:0] count,\n",
    "    output logic tc_reached\n",
    ");\n",
    "\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            count <= RESET_VALUE;\n",
    "        end else if (load) begin\n",
    "            count <= load_data;\n",
    "        end else if (enable) begin\n",
    "            if (up_down) begin\n",
    "                count <= count + 1;\n",
    "            end else begin\n",
    "                count <= count - 1;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign tc_reached = (count == terminal_count);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "078157d2",
   "metadata": {},
   "source": [
    "##### Advanced State Machine - UART Transmitter\n",
    "\n",
    "```systemverilog\n",
    "// UART Transmitter with configurable baud rate\n",
    "module uart_transmitter #(\n",
    "    parameter CLOCK_FREQ = 50_000_000,\n",
    "    parameter BAUD_RATE = 115200,\n",
    "    parameter DATA_BITS = 8\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [DATA_BITS-1:0] tx_data,\n",
    "    input logic tx_start,\n",
    "    output logic tx_ready,\n",
    "    output logic tx_out\n",
    ");\n",
    "\n",
    "    localparam BAUD_TICK = CLOCK_FREQ / BAUD_RATE;\n",
    "    localparam BAUD_WIDTH = $clog2(BAUD_TICK);\n",
    "    \n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        START_BIT,\n",
    "        DATA_BITS_STATE,\n",
    "        PARITY_BIT,\n",
    "        STOP_BIT\n",
    "    } uart_state_t;\n",
    "    \n",
    "    uart_state_t current_state, next_state;\n",
    "    \n",
    "    logic [BAUD_WIDTH-1:0] baud_counter;\n",
    "    logic [3:0] bit_counter;\n",
    "    logic [DATA_BITS-1:0] shift_reg;\n",
    "    logic baud_tick;\n",
    "    logic parity_bit;\n",
    "    \n",
    "    // Baud rate generator\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            baud_counter <= '0;\n",
    "        end else if (current_state == IDLE) begin\n",
    "            baud_counter <= '0;\n",
    "        end else if (baud_counter == BAUD_TICK - 1) begin\n",
    "            baud_counter <= '0;\n",
    "        end else begin\n",
    "            baud_counter <= baud_counter + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign baud_tick = (baud_counter == BAUD_TICK - 1);\n",
    "    \n",
    "    // State register\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Next state logic\n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (tx_start) begin\n",
    "                    next_state = START_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            START_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = DATA_BITS_STATE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            DATA_BITS_STATE: begin\n",
    "                if (baud_tick && (bit_counter == DATA_BITS - 1)) begin\n",
    "                    next_state = PARITY_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            PARITY_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = STOP_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            STOP_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Data path\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            shift_reg <= '0;\n",
    "            bit_counter <= '0;\n",
    "            parity_bit <= '0;\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                IDLE: begin\n",
    "                    if (tx_start) begin\n",
    "                        shift_reg <= tx_data;\n",
    "                        parity_bit <= ^tx_data; // Even parity\n",
    "                        bit_counter <= '0;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                DATA_BITS_STATE: begin\n",
    "                    if (baud_tick) begin\n",
    "                        shift_reg <= {1'b0, shift_reg[DATA_BITS-1:1]};\n",
    "                        bit_counter <= bit_counter + 1;\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Output logic\n",
    "    always_comb begin\n",
    "        case (current_state)\n",
    "            IDLE: tx_out = 1'b1;\n",
    "            START_BIT: tx_out = 1'b0;\n",
    "            DATA_BITS_STATE: tx_out = shift_reg[0];\n",
    "            PARITY_BIT: tx_out = parity_bit;\n",
    "            STOP_BIT: tx_out = 1'b1;\n",
    "            default: tx_out = 1'b1;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign tx_ready = (current_state == IDLE);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fde254b9",
   "metadata": {},
   "source": [
    "#### Memory Models"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "388c78c6",
   "metadata": {},
   "source": [
    "##### Dual-Port RAM\n",
    "\n",
    "```systemverilog\n",
    "// True dual-port RAM with byte enables\n",
    "module dual_port_ram #(\n",
    "    parameter ADDR_WIDTH = 10,\n",
    "    parameter DATA_WIDTH = 32,\n",
    "    parameter BYTE_WIDTH = 8,\n",
    "    parameter NUM_BYTES = DATA_WIDTH / BYTE_WIDTH\n",
    ")(\n",
    "    // Port A\n",
    "    input logic clk_a,\n",
    "    input logic [ADDR_WIDTH-1:0] addr_a,\n",
    "    input logic [DATA_WIDTH-1:0] data_in_a,\n",
    "    input logic [NUM_BYTES-1:0] byte_en_a,\n",
    "    input logic we_a,\n",
    "    input logic en_a,\n",
    "    output logic [DATA_WIDTH-1:0] data_out_a,\n",
    "    \n",
    "    // Port B\n",
    "    input logic clk_b,\n",
    "    input logic [ADDR_WIDTH-1:0] addr_b,\n",
    "    input logic [DATA_WIDTH-1:0] data_in_b,\n",
    "    input logic [NUM_BYTES-1:0] byte_en_b,\n",
    "    input logic we_b,\n",
    "    input logic en_b,\n",
    "    output logic [DATA_WIDTH-1:0] data_out_b\n",
    ");\n",
    "\n",
    "    localparam MEM_DEPTH = 2**ADDR_WIDTH;\n",
    "    \n",
    "    logic [DATA_WIDTH-1:0] memory [MEM_DEPTH];\n",
    "    \n",
    "    // Port A operations\n",
    "    always_ff @(posedge clk_a) begin\n",
    "        if (en_a) begin\n",
    "            if (we_a) begin\n",
    "                for (int i = 0; i < NUM_BYTES; i++) begin\n",
    "                    if (byte_en_a[i]) begin\n",
    "                        memory[addr_a][i*BYTE_WIDTH +: BYTE_WIDTH] <= \n",
    "                            data_in_a[i*BYTE_WIDTH +: BYTE_WIDTH];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            data_out_a <= memory[addr_a];\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Port B operations\n",
    "    always_ff @(posedge clk_b) begin\n",
    "        if (en_b) begin\n",
    "            if (we_b) begin\n",
    "                for (int i = 0; i < NUM_BYTES; i++) begin\n",
    "                    if (byte_en_b[i]) begin\n",
    "                        memory[addr_b][i*BYTE_WIDTH +: BYTE_WIDTH] <= \n",
    "                            data_in_b[i*BYTE_WIDTH +: BYTE_WIDTH];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            data_out_b <= memory[addr_b];\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7d414c63",
   "metadata": {},
   "source": [
    "##### FIFO Buffer\n",
    "\n",
    "```systemverilog\n",
    "// Synchronous FIFO with configurable depth and width\n",
    "module sync_fifo #(\n",
    "    parameter DATA_WIDTH = 32,\n",
    "    parameter FIFO_DEPTH = 16,\n",
    "    parameter ADDR_WIDTH = $clog2(FIFO_DEPTH)\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Write interface\n",
    "    input logic wr_en,\n",
    "    input logic [DATA_WIDTH-1:0] wr_data,\n",
    "    output logic full,\n",
    "    output logic almost_full,\n",
    "    \n",
    "    // Read interface\n",
    "    input logic rd_en,\n",
    "    output logic [DATA_WIDTH-1:0] rd_data,\n",
    "    output logic empty,\n",
    "    output logic almost_empty,\n",
    "    \n",
    "    // Status\n",
    "    output logic [ADDR_WIDTH:0] data_count\n",
    ");\n",
    "\n",
    "    logic [DATA_WIDTH-1:0] memory [FIFO_DEPTH];\n",
    "    logic [ADDR_WIDTH:0] wr_ptr, rd_ptr;\n",
    "    logic [ADDR_WIDTH:0] count;\n",
    "    \n",
    "    // Pointer management\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            wr_ptr <= '0;\n",
    "        end else if (wr_en && !full) begin\n",
    "            wr_ptr <= (wr_ptr == FIFO_DEPTH - 1) ? '0 : wr_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            rd_ptr <= '0;\n",
    "        end else if (rd_en && !empty) begin\n",
    "            rd_ptr <= (rd_ptr == FIFO_DEPTH - 1) ? '0 : rd_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Data count\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            count <= '0;\n",
    "        end else begin\n",
    "            case ({wr_en && !full, rd_en && !empty})\n",
    "                2'b10: count <= count + 1;  // Write only\n",
    "                2'b01: count <= count - 1;  // Read only\n",
    "                default: count <= count;    // Both or neither\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Memory operations\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (wr_en && !full) begin\n",
    "            memory[wr_ptr[ADDR_WIDTH-1:0]] <= wr_data;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign rd_data = memory[rd_ptr[ADDR_WIDTH-1:0]];\n",
    "    \n",
    "    // Status flags\n",
    "    assign empty = (count == '0);\n",
    "    assign full = (count == FIFO_DEPTH);\n",
    "    assign almost_empty = (count <= 1);\n",
    "    assign almost_full = (count >= FIFO_DEPTH - 1);\n",
    "    assign data_count = count;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6c54aeaa",
   "metadata": {},
   "source": [
    "#### Bus Protocols"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29fe180b",
   "metadata": {},
   "source": [
    "##### AXI4-Lite Master Interface\n",
    "\n",
    "```systemverilog\n",
    "// AXI4-Lite Master Interface\n",
    "module axi4_lite_master #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic aclk,\n",
    "    input logic aresetn,\n",
    "    \n",
    "    // User interface\n",
    "    input logic req_valid,\n",
    "    input logic req_write,\n",
    "    input logic [ADDR_WIDTH-1:0] req_addr,\n",
    "    input logic [DATA_WIDTH-1:0] req_wdata,\n",
    "    input logic [DATA_WIDTH/8-1:0] req_wstrb,\n",
    "    output logic req_ready,\n",
    "    output logic resp_valid,\n",
    "    output logic [DATA_WIDTH-1:0] resp_rdata,\n",
    "    output logic [1:0] resp_status,\n",
    "    input logic resp_ready,\n",
    "    \n",
    "    // AXI4-Lite Master Interface\n",
    "    // Write Address Channel\n",
    "    output logic [ADDR_WIDTH-1:0] m_axi_awaddr,\n",
    "    output logic [2:0] m_axi_awprot,\n",
    "    output logic m_axi_awvalid,\n",
    "    input logic m_axi_awready,\n",
    "    \n",
    "    // Write Data Channel\n",
    "    output logic [DATA_WIDTH-1:0] m_axi_wdata,\n",
    "    output logic [DATA_WIDTH/8-1:0] m_axi_wstrb,\n",
    "    output logic m_axi_wvalid,\n",
    "    input logic m_axi_wready,\n",
    "    \n",
    "    // Write Response Channel\n",
    "    input logic [1:0] m_axi_bresp,\n",
    "    input logic m_axi_bvalid,\n",
    "    output logic m_axi_bready,\n",
    "    \n",
    "    // Read Address Channel\n",
    "    output logic [ADDR_WIDTH-1:0] m_axi_araddr,\n",
    "    output logic [2:0] m_axi_arprot,\n",
    "    output logic m_axi_arvalid,\n",
    "    input logic m_axi_arready,\n",
    "    \n",
    "    // Read Data Channel\n",
    "    input logic [DATA_WIDTH-1:0] m_axi_rdata,\n",
    "    input logic [1:0] m_axi_rresp,\n",
    "    input logic m_axi_rvalid,\n",
    "    output logic m_axi_rready\n",
    ");\n",
    "\n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        WRITE_ADDR,\n",
    "        WRITE_DATA,\n",
    "        WRITE_RESP,\n",
    "        READ_ADDR,\n",
    "        READ_DATA\n",
    "    } axi_state_t;\n",
    "    \n",
    "    axi_state_t current_state, next_state;\n",
    "    \n",
    "    logic [ADDR_WIDTH-1:0] addr_reg;\n",
    "    logic [DATA_WIDTH-1:0] wdata_reg;\n",
    "    logic [DATA_WIDTH/8-1:0] wstrb_reg;\n",
    "    logic write_req;\n",
    "    \n",
    "    // State machine\n",
    "    always_ff @(posedge aclk or negedge aresetn) begin\n",
    "        if (!aresetn) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Next state logic\n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (req_valid && req_ready) begin\n",
    "                    if (req_write) begin\n",
    "                        next_state = WRITE_ADDR;\n",
    "                    end else begin\n",
    "                        next_state = READ_ADDR;\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_ADDR: begin\n",
    "                if (m_axi_awvalid && m_axi_awready) begin\n",
    "                    next_state = WRITE_DATA;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_DATA: begin\n",
    "                if (m_axi_wvalid && m_axi_wready) begin\n",
    "                    next_state = WRITE_RESP;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_RESP: begin\n",
    "                if (m_axi_bvalid && m_axi_bready) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            READ_ADDR: begin\n",
    "                if (m_axi_arvalid && m_axi_arready) begin\n",
    "                    next_state = READ_DATA;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            READ_DATA: begin\n",
    "                if (m_axi_rvalid && m_axi_rready) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register request\n",
    "    always_ff @(posedge aclk or negedge aresetn) begin\n",
    "        if (!aresetn) begin\n",
    "            addr_reg <= '0;\n",
    "            wdata_reg <= '0;\n",
    "            wstrb_reg <= '0;\n",
    "            write_req <= 1'b0;\n",
    "        end else if (req_valid && req_ready) begin\n",
    "            addr_reg <= req_addr;\n",
    "            wdata_reg <= req_wdata;\n",
    "            wstrb_reg <= req_wstrb;\n",
    "            write_req <= req_write;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // AXI signal assignments\n",
    "    assign m_axi_awaddr = addr_reg;\n",
    "    assign m_axi_awprot = 3'b000;\n",
    "    assign m_axi_awvalid = (current_state == WRITE_ADDR);\n",
    "    \n",
    "    assign m_axi_wdata = wdata_reg;\n",
    "    assign m_axi_wstrb = wstrb_reg;\n",
    "    assign m_axi_wvalid = (current_state == WRITE_DATA);\n",
    "    \n",
    "    assign m_axi_bready = (current_state == WRITE_RESP) && resp_ready;\n",
    "    \n",
    "    assign m_axi_araddr = addr_reg;\n",
    "    assign m_axi_arprot = 3'b000;\n",
    "    assign m_axi_arvalid = (current_state == READ_ADDR);\n",
    "    \n",
    "    assign m_axi_rready = (current_state == READ_DATA) && resp_ready;\n",
    "    \n",
    "    // User interface\n",
    "    assign req_ready = (current_state == IDLE);\n",
    "    assign resp_valid = (current_state == WRITE_RESP && m_axi_bvalid) ||\n",
    "                       (current_state == READ_DATA && m_axi_rvalid);\n",
    "    assign resp_rdata = m_axi_rdata;\n",
    "    assign resp_status = write_req ? m_axi_bresp : m_axi_rresp;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9cd0d621",
   "metadata": {},
   "source": [
    "#### Processor Components"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dfa9375d",
   "metadata": {},
   "source": [
    "##### Simple RISC-V CPU Core\n",
    "\n",
    "```systemverilog\n",
    "// Simplified RISC-V RV32I CPU Core\n",
    "module riscv_core #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Instruction Memory Interface\n",
    "    output logic [ADDR_WIDTH-1:0] imem_addr,\n",
    "    input logic [DATA_WIDTH-1:0] imem_data,\n",
    "    output logic imem_req,\n",
    "    \n",
    "    // Data Memory Interface\n",
    "    output logic [ADDR_WIDTH-1:0] dmem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] dmem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] dmem_rdata,\n",
    "    output logic [3:0] dmem_be,\n",
    "    output logic dmem_we,\n",
    "    output logic dmem_req\n",
    ");\n",
    "\n",
    "    // Register file\n",
    "    logic [DATA_WIDTH-1:0] registers [32];\n",
    "    \n",
    "    // Pipeline registers\n",
    "    logic [ADDR_WIDTH-1:0] pc, pc_next;\n",
    "    logic [DATA_WIDTH-1:0] instruction;\n",
    "    logic [DATA_WIDTH-1:0] alu_result;\n",
    "    logic [DATA_WIDTH-1:0] reg_data1, reg_data2;\n",
    "    \n",
    "    // Instruction decode\n",
    "    logic [6:0] opcode;\n",
    "    logic [4:0] rd, rs1, rs2;\n",
    "    logic [2:0] funct3;\n",
    "    logic [6:0] funct7;\n",
    "    logic [DATA_WIDTH-1:0] immediate;\n",
    "    \n",
    "    // Control signals\n",
    "    logic reg_write;\n",
    "    logic [1:0] alu_op;\n",
    "    logic alu_src;\n",
    "    logic mem_read, mem_write;\n",
    "    logic [1:0] mem_to_reg;\n",
    "    logic branch, jump;\n",
    "    logic [3:0] alu_control;\n",
    "    \n",
    "    // Instruction fetch\n",
    "    assign imem_addr = pc;\n",
    "    assign imem_req = 1'b1;\n",
    "    assign instruction = imem_data;\n",
    "    \n",
    "    // Instruction decode\n",
    "    assign opcode = instruction[6:0];\n",
    "    assign rd = instruction[11:7];\n",
    "    assign funct3 = instruction[14:12];\n",
    "    assign rs1 = instruction[19:15];\n",
    "    assign rs2 = instruction[24:20];\n",
    "    assign funct7 = instruction[31:25];\n",
    "    \n",
    "    // Immediate generation\n",
    "    always_comb begin\n",
    "        case (opcode)\n",
    "            7'b0010011, 7'b0000011: // I-type\n",
    "                immediate = {{20{instruction[31]}}, instruction[31:20]};\n",
    "            7'b0100011: // S-type\n",
    "                immediate = {{20{instruction[31]}}, instruction[31:25], instruction[11:7]};\n",
    "            7'b1100011: // B-type\n",
    "                immediate = {{19{instruction[31]}}, instruction[31], instruction[7], \n",
    "                           instruction[30:25], instruction[11:8], 1'b0};\n",
    "            7'b0110111, 7'b0010111: // U-type\n",
    "                immediate = {instruction[31:12], 12'b0};\n",
    "            7'b1101111: // J-type\n",
    "                immediate = {{11{instruction[31]}}, instruction[31], instruction[19:12],\n",
    "                           instruction[20], instruction[30:21], 1'b0};\n",
    "            default:\n",
    "                immediate = 32'b0;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Control unit\n",
    "    always_comb begin\n",
    "        // Default values\n",
    "        reg_write = 1'b0;\n",
    "        alu_op = 2'b00;\n",
    "        alu_src = 1'b0;\n",
    "        mem_read = 1'b0;\n",
    "        mem_write = 1'b0;\n",
    "        mem_to_reg = 2'b00;\n",
    "        branch = 1'b0;\n",
    "        jump = 1'b0;\n",
    "        \n",
    "        case (opcode)\n",
    "            7'b0110011: begin // R-type\n",
    "                reg_write = 1'b1;\n",
    "                alu_op = 2'b10;\n",
    "            end\n",
    "            7'b0010011: begin // I-type ALU\n",
    "                reg_write = 1'b1;\n",
    "                alu_src = 1'b1;\n",
    "                alu_op = 2'b10;\n",
    "            end\n",
    "            7'b0000011: begin // Load\n",
    "                reg_write = 1'b1;\n",
    "                alu_src = 1'b1;\n",
    "                mem_read = 1'b1;\n",
    "                mem_to_reg = 2'b01;\n",
    "            end\n",
    "            7'b0100011: begin // Store\n",
    "                alu_src = 1'b1;\n",
    "                mem_write = 1'b1;\n",
    "            end\n",
    "            7'b1100011: begin // Branch\n",
    "                alu_op = 2'b01;\n",
    "                branch = 1'b1;\n",
    "            end\n",
    "            7'b1101111: begin // JAL\n",
    "                reg_write = 1'b1;\n",
    "                mem_to_reg = 2'b10;\n",
    "                jump = 1'b1;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // ALU control\n",
    "    always_comb begin\n",
    "        case (alu_op)\n",
    "            2'b00: alu_control = 4'b0010; // ADD\n",
    "            2'b01: alu_control = 4'b0110; // SUB (for branch)\n",
    "            2'b10: begin\n",
    "                case (funct3)\n",
    "                    3'b000: alu_control = (funct7[5] && opcode[5]) ? 4'b0110 : 4'b0010; // SUB : ADD\n",
    "                    3'b010: alu_control = 4'b0111; // SLT\n",
    "                    3'b110: alu_control = 4'b0001; // OR\n",
    "                    3'b111: alu_control = 4'b0000; // AND\n",
    "                    default: alu_control = 4'b0010;\n",
    "                endcase\n",
    "            end\n",
    "            default: alu_control = 4'b0010;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register file read\n",
    "    assign reg_data1 = (rs1 == 5'b0) ? 32'b0 : registers[rs1];\n",
    "    assign reg_data2 = (rs2 == 5'b0) ? 32'b0 : registers[rs2];\n",
    "    \n",
    "    // ALU\n",
    "    logic [DATA_WIDTH-1:0] alu_input2;\n",
    "    logic alu_zero;\n",
    "    \n",
    "    assign alu_input2 = alu_src ? immediate : reg_data2;\n",
    "    \n",
    "    always_comb begin\n",
    "        case (alu_control)\n",
    "            4'b0000: alu_result = reg_data1 & alu_input2; // AND\n",
    "            4'b0001: alu_result = reg_data1 | alu_input2; // OR\n",
    "            4'b0010: alu_result = reg_data1 + alu_input2; // ADD\n",
    "            4'b0110: alu_result = reg_data1 - alu_input2; // SUB\n",
    "            4'b0111: alu_result = ($signed(reg_data1) < $signed(alu_input2)) ? 1 : 0; // SLT\n",
    "            default: alu_result = 32'b0;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign alu_zero = (alu_result == 32'b0);\n",
    "    \n",
    "    // Data memory interface\n",
    "    assign dmem_addr = alu_result;\n",
    "    assign dmem_wdata = reg_data2;\n",
    "    assign dmem_be = 4'b1111; // Word access\n",
    "    assign dmem_we = mem_write;\n",
    "    assign dmem_req = mem_read || mem_write;\n",
    "    \n",
    "    // Write back\n",
    "    logic [DATA_WIDTH-1:0] write_data;\n",
    "    \n",
    "    always_comb begin\n",
    "        case (mem_to_reg)\n",
    "            2'b00: write_data = alu_result;\n",
    "            2'b01: write_data = dmem_rdata;\n",
    "            2'b10: write_data = pc + 4; // For JAL\n",
    "            default: write_data = alu_result;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register file write\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (reg_write && (rd != 5'b0)) begin\n",
    "            registers[rd] <= write_data;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // PC update\n",
    "    logic pc_src;\n",
    "    assign pc_src = (branch && alu_zero) || jump;\n",
    "    \n",
    "    always_comb begin\n",
    "        if (pc_src) begin\n",
    "            pc_next = pc + immediate;\n",
    "        end else begin\n",
    "            pc_next = pc + 4;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            pc <= 32'h0000_0000;\n",
    "        end else begin\n",
    "            pc <= pc_next;\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fd8bdfd7",
   "metadata": {},
   "source": [
    "##### Cache Memory Controller\n",
    "\n",
    "```systemverilog\n",
    "// Direct-mapped cache controller\n",
    "module cache_controller #(\n",
    "    parameter CACHE_SIZE = 1024,     // Cache size in bytes\n",
    "    parameter BLOCK_SIZE = 64,       // Block size in bytes\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Processor interface\n",
    "    input logic [ADDR_WIDTH-1:0] cpu_addr,\n",
    "    input logic [DATA_WIDTH-1:0] cpu_wdata,\n",
    "    output logic [DATA_WIDTH-1:0] cpu_rdata,\n",
    "    input logic cpu_req,\n",
    "    input logic cpu_we,\n",
    "    output logic cpu_ready,\n",
    "    \n",
    "    // Memory interface\n",
    "    output logic [ADDR_WIDTH-1:0] mem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] mem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] mem_rdata,\n",
    "    output logic mem_req,\n",
    "    output logic mem_we,\n",
    "    input logic mem_ready\n",
    ");\n",
    "\n",
    "    localparam NUM_BLOCKS = CACHE_SIZE / BLOCK_SIZE;\n",
    "    localparam WORDS_PER_BLOCK = BLOCK_SIZE / (DATA_WIDTH / 8);\n",
    "    localparam INDEX_WIDTH = $clog2(NUM_BLOCKS);\n",
    "    localparam OFFSET_WIDTH = $clog2(WORDS_PER_BLOCK);\n",
    "    localparam TAG_WIDTH = ADDR_WIDTH - INDEX_WIDTH - OFFSET_WIDTH - 2;\n",
    "    \n",
    "    // Cache memory arrays\n",
    "    logic [DATA_WIDTH-1:0] cache_data [NUM_BLOCKS][WORDS_PER_BLOCK];\n",
    "    logic [TAG_WIDTH-1:0] cache_tags [NUM_BLOCKS];\n",
    "    logic cache_valid [NUM_BLOCKS];\n",
    "    logic cache_dirty [NUM_BLOCKS];\n",
    "    \n",
    "    // Address breakdown\n",
    "    logic [TAG_WIDTH-1:0] addr_tag;\n",
    "    logic [INDEX_WIDTH-1:0] addr_index;\n",
    "    logic [OFFSET_WIDTH-1:0] addr_offset;\n",
    "    \n",
    "    assign {addr_tag, addr_index, addr_offset} = cpu_addr[ADDR_WIDTH-1:2];\n",
    "    \n",
    "    // Cache state machine\n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        COMPARE_TAG,\n",
    "        ALLOCATE,\n",
    "        WRITEBACK,\n",
    "        REFILL\n",
    "    } cache_state_t;\n",
    "    \n",
    "    cache_state_t current_state, next_state;\n",
    "    \n",
    "    // Cache lookup\n",
    "    logic hit, miss;\n",
    "    logic [OFFSET_WIDTH-1:0] refill_counter;\n",
    "    logic [ADDR_WIDTH-1:0] refill_addr;\n",
    "    \n",
    "    assign hit = cache_valid[addr_index] && \n",
    "                (cache_tags[addr_index] == addr_tag);\n",
    "    assign miss = !hit;\n",
    "    \n",
    "    // State machine\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (cpu_req) begin\n",
    "                    next_state = COMPARE_TAG;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            COMPARE_TAG: begin\n",
    "                if (hit) begin\n",
    "                    next_state = IDLE;\n",
    "                end else begin\n",
    "                    if (cache_valid[addr_index] && cache_dirty[addr_index]) begin\n",
    "                        next_state = WRITEBACK;\n",
    "                    end else begin\n",
    "                        next_state = ALLOCATE;\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITEBACK: begin\n",
    "                if (mem_ready && (refill_counter == WORDS_PER_BLOCK - 1)) begin\n",
    "                    next_state = ALLOCATE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            ALLOCATE: begin\n",
    "                next_state = REFILL;\n",
    "            end\n",
    "            \n",
    "            REFILL: begin\n",
    "                if (mem_ready && (refill_counter == WORDS_PER_BLOCK - 1)) begin\n",
    "                    next_state = COMPARE_TAG;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Refill counter\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            refill_counter <= '0;\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                WRITEBACK, REFILL: begin\n",
    "                    if (mem_ready) begin\n",
    "                        refill_counter <= refill_counter + 1;\n",
    "                    end\n",
    "                end\n",
    "                default: begin\n",
    "                    refill_counter <= '0;\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Cache data management\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            for (int i = 0; i < NUM_BLOCKS; i++) begin\n",
    "                cache_valid[i] <= 1'b0;\n",
    "                cache_dirty[i] <= 1'b0;\n",
    "                cache_tags[i] <= '0;\n",
    "            end\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                COMPARE_TAG: begin\n",
    "                    if (hit && cpu_we) begin\n",
    "                        cache_data[addr_index][addr_offset] <= cpu_wdata;\n",
    "                        cache_dirty[addr_index] <= 1'b1;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                REFILL: begin\n",
    "                    if (mem_ready) begin\n",
    "                        cache_data[addr_index][refill_counter] <= mem_rdata;\n",
    "                        if (refill_counter == WORDS_PER_BLOCK - 1) begin\n",
    "                            cache_valid[addr_index] <= 1'b1;\n",
    "                            cache_dirty[addr_index] <= 1'b0;\n",
    "                            cache_tags[addr_index] <= addr_tag;\n",
    "                        end\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                ALLOCATE: begin\n",
    "                    cache_valid[addr_index] <= 1'b0;\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Memory interface\n",
    "    always_comb begin\n",
    "        mem_req = 1'b0;\n",
    "        mem_we = 1'b0;\n",
    "        mem_addr = '0;\n",
    "        mem_wdata = '0;\n",
    "        refill_addr = {addr_tag, addr_index, {OFFSET_WIDTH{1'b0}}, 2'b00};\n",
    "        \n",
    "        case (current_state)\n",
    "            WRITEBACK: begin\n",
    "                mem_req = 1'b1;\n",
    "                mem_we = 1'b1;\n",
    "                mem_addr = {cache_tags[addr_index], addr_index, \n",
    "                           refill_counter, 2'b00};\n",
    "                mem_wdata = cache_data[addr_index][refill_counter];\n",
    "            end\n",
    "            \n",
    "            REFILL: begin\n",
    "                mem_req = 1'b1;\n",
    "                mem_we = 1'b0;\n",
    "                mem_addr = refill_addr + (refill_counter << 2);\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // CPU interface\n",
    "    assign cpu_rdata = cache_data[addr_index][addr_offset];\n",
    "    assign cpu_ready = (current_state == COMPARE_TAG && hit) ||\n",
    "                      (current_state == IDLE && !cpu_req);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0379c49f",
   "metadata": {},
   "source": [
    "##### Pipeline Controller with Hazard Detection\n",
    "\n",
    "```systemverilog\n",
    "// 5-stage pipeline controller with hazard detection and forwarding\n",
    "module pipeline_controller (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Instruction decode stage\n",
    "    input logic [4:0] id_rs1, id_rs2, id_rd,\n",
    "    input logic id_reg_write,\n",
    "    input logic id_mem_read,\n",
    "    \n",
    "    // Execute stage\n",
    "    input logic [4:0] ex_rs1, ex_rs2, ex_rd,\n",
    "    input logic ex_reg_write,\n",
    "    input logic ex_mem_read,\n",
    "    \n",
    "    // Memory stage\n",
    "    input logic [4:0] mem_rd,\n",
    "    input logic mem_reg_write,\n",
    "    \n",
    "    // Write-back stage\n",
    "    input logic [4:0] wb_rd,\n",
    "    input logic wb_reg_write,\n",
    "    \n",
    "    // Control outputs\n",
    "    output logic pc_write,\n",
    "    output logic if_id_write,\n",
    "    output logic id_ex_flush,\n",
    "    output logic [1:0] forward_a,\n",
    "    output logic [1:0] forward_b,\n",
    "    output logic stall\n",
    ");\n",
    "\n",
    "    // Hazard detection\n",
    "    logic load_use_hazard;\n",
    "    logic control_hazard;\n",
    "    \n",
    "    // Load-use hazard detection\n",
    "    assign load_use_hazard = ex_mem_read && \n",
    "                           ((ex_rd == id_rs1) || (ex_rd == id_rs2)) &&\n",
    "                           (ex_rd != 5'b0);\n",
    "    \n",
    "    // Data forwarding logic\n",
    "    always_comb begin\n",
    "        // Forward A (ALU input A)\n",
    "        if (mem_reg_write && (mem_rd != 5'b0) && (mem_rd == ex_rs1)) begin\n",
    "            forward_a = 2'b10; // Forward from MEM stage\n",
    "        end else if (wb_reg_write && (wb_rd != 5'b0) && (wb_rd == ex_rs1)) begin\n",
    "            forward_a = 2'b01; // Forward from WB stage\n",
    "        end else begin\n",
    "            forward_a = 2'b00; // No forwarding\n",
    "        end\n",
    "        \n",
    "        // Forward B (ALU input B)\n",
    "        if (mem_reg_write && (mem_rd != 5'b0) && (mem_rd == ex_rs2)) begin\n",
    "            forward_b = 2'b10; // Forward from MEM stage\n",
    "        end else if (wb_reg_write && (wb_rd != 5'b0) && (wb_rd == ex_rs2)) begin\n",
    "            forward_b = 2'b01; // Forward from WB stage\n",
    "        end else begin\n",
    "            forward_b = 2'b00; // No forwarding\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stall logic\n",
    "    assign stall = load_use_hazard;\n",
    "    \n",
    "    // Pipeline control\n",
    "    assign pc_write = !stall;\n",
    "    assign if_id_write = !stall;\n",
    "    assign id_ex_flush = stall || control_hazard;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "99743571",
   "metadata": {},
   "source": [
    "#### Complete System Integration Example"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "09e044aa",
   "metadata": {},
   "source": [
    "##### Simple SoC (System on Chip)\n",
    "\n",
    "```systemverilog\n",
    "// Simple SoC integrating CPU, memory, and peripherals\n",
    "module simple_soc #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // GPIO\n",
    "    input logic [15:0] gpio_in,\n",
    "    output logic [15:0] gpio_out,\n",
    "    \n",
    "    // UART\n",
    "    input logic uart_rx,\n",
    "    output logic uart_tx,\n",
    "    \n",
    "    // External memory interface\n",
    "    output logic [ADDR_WIDTH-1:0] ext_mem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] ext_mem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] ext_mem_rdata,\n",
    "    output logic [3:0] ext_mem_be,\n",
    "    output logic ext_mem_we,\n",
    "    output logic ext_mem_req,\n",
    "    input logic ext_mem_ready\n",
    ");\n",
    "\n",
    "    // Memory map\n",
    "    localparam IMEM_BASE = 32'h0000_0000;\n",
    "    localparam IMEM_SIZE = 32'h0000_4000; // 16KB\n",
    "    localparam DMEM_BASE = 32'h0001_0000;\n",
    "    localparam DMEM_SIZE = 32'h0000_4000; // 16KB\n",
    "    localparam GPIO_BASE = 32'h4000_0000;\n",
    "    localparam UART_BASE = 32'h4000_1000;\n",
    "    localparam EXT_MEM_BASE = 32'h8000_0000;\n",
    "    \n",
    "    // CPU signals\n",
    "    logic [ADDR_WIDTH-1:0] cpu_imem_addr, cpu_dmem_addr;\n",
    "    logic [DATA_WIDTH-1:0] cpu_imem_data, cpu_dmem_wdata, cpu_dmem_rdata;\n",
    "    logic [3:0] cpu_dmem_be;\n",
    "    logic cpu_dmem_we, cpu_imem_req, cpu_dmem_req;\n",
    "    \n",
    "    // Memory select signals\n",
    "    logic sel_imem, sel_dmem, sel_gpio, sel_uart, sel_ext_mem;\n",
    "    \n",
    "    // Address decode\n",
    "    always_comb begin\n",
    "        sel_imem = (cpu_imem_addr >= IMEM_BASE) && \n",
    "                  (cpu_imem_addr < IMEM_BASE + IMEM_SIZE);\n",
    "        sel_dmem = (cpu_dmem_addr >= DMEM_BASE) && \n",
    "                  (cpu_dmem_addr < DMEM_BASE + DMEM_SIZE);\n",
    "        sel_gpio = (cpu_dmem_addr >= GPIO_BASE) && \n",
    "                  (cpu_dmem_addr < GPIO_BASE + 32'h1000);\n",
    "        sel_uart = (cpu_dmem_addr >= UART_BASE) && \n",
    "                  (cpu_dmem_addr < UART_BASE + 32'h1000);\n",
    "        sel_ext_mem = (cpu_dmem_addr >= EXT_MEM_BASE);\n",
    "    end\n",
    "    \n",
    "    // CPU instantiation\n",
    "    riscv_core cpu (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .imem_addr(cpu_imem_addr),\n",
    "        .imem_data(cpu_imem_data),\n",
    "        .imem_req(cpu_imem_req),\n",
    "        .dmem_addr(cpu_dmem_addr),\n",
    "        .dmem_wdata(cpu_dmem_wdata),\n",
    "        .dmem_rdata(cpu_dmem_rdata),\n",
    "        .dmem_be(cpu_dmem_be),\n",
    "        .dmem_we(cpu_dmem_we),\n",
    "        .dmem_req(cpu_dmem_req)\n",
    "    );\n",
    "    \n",
    "    // Instruction memory\n",
    "    logic [DATA_WIDTH-1:0] imem_rdata;\n",
    "    \n",
    "    dual_port_ram #(\n",
    "        .ADDR_WIDTH(12),\n",
    "        .DATA_WIDTH(DATA_WIDTH)\n",
    "    ) instruction_memory (\n",
    "        .clk_a(clk),\n",
    "        .addr_a(cpu_imem_addr[13:2]),\n",
    "        .data_in_a('0),\n",
    "        .byte_en_a('0),\n",
    "        .we_a(1'b0),\n",
    "        .en_a(sel_imem),\n",
    "        .data_out_a(imem_rdata),\n",
    "        .clk_b(clk),\n",
    "        .addr_b('0),\n",
    "        .data_in_b('0),\n",
    "        .byte_en_b('0),\n",
    "        .we_b(1'b0),\n",
    "        .en_b(1'b0),\n",
    "        .data_out_b()\n",
    "    );\n",
    "    \n",
    "    // Data memory\n",
    "    logic [DATA_WIDTH-1:0] dmem_rdata;\n",
    "    \n",
    "    dual_port_ram #(\n",
    "        .ADDR_WIDTH(12),\n",
    "        .DATA_WIDTH(DATA_WIDTH)\n",
    "    ) data_memory (\n",
    "        .clk_a(clk),\n",
    "        .addr_a(cpu_dmem_addr[13:2]),\n",
    "        .data_in_a(cpu_dmem_wdata),\n",
    "        .byte_en_a(cpu_dmem_be),\n",
    "        .we_a(cpu_dmem_we && sel_dmem),\n",
    "        .en_a(sel_dmem),\n",
    "        .data_out_a(dmem_rdata),\n",
    "        .clk_b(clk),\n",
    "        .addr_b('0),\n",
    "        .data_in_b('0),\n",
    "        .byte_en_b('0),\n",
    "        .we_b(1'b0),\n",
    "        .en_b(1'b0),\n",
    "        .data_out_b()\n",
    "    );\n",
    "    \n",
    "    // GPIO controller\n",
    "    logic [DATA_WIDTH-1:0] gpio_rdata;\n",
    "    \n",
    "    gpio_controller gpio_ctrl (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .addr(cpu_dmem_addr[3:2]),\n",
    "        .wdata(cpu_dmem_wdata),\n",
    "        .rdata(gpio_rdata),\n",
    "        .we(cpu_dmem_we && sel_gpio),\n",
    "        .en(sel_gpio),\n",
    "        .gpio_in(gpio_in),\n",
    "        .gpio_out(gpio_out)\n",
    "    );\n",
    "    \n",
    "    // UART controller\n",
    "    logic [DATA_WIDTH-1:0] uart_rdata;\n",
    "    \n",
    "    uart_controller uart_ctrl (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .addr(cpu_dmem_addr[3:2]),\n",
    "        .wdata(cpu_dmem_wdata),\n",
    "        .rdata(uart_rdata),\n",
    "        .we(cpu_dmem_we && sel_uart),\n",
    "        .en(sel_uart),\n",
    "        .uart_rx(uart_rx),\n",
    "        .uart_tx(uart_tx)\n",
    "    );\n",
    "    \n",
    "    // Data multiplexer\n",
    "    always_comb begin\n",
    "        if (sel_dmem) begin\n",
    "            cpu_dmem_rdata = dmem_rdata;\n",
    "        end else if (sel_gpio) begin\n",
    "            cpu_dmem_rdata = gpio_rdata;\n",
    "        end else if (sel_uart) begin\n",
    "            cpu_dmem_rdata = uart_rdata;\n",
    "        end else if (sel_ext_mem) begin\n",
    "            cpu_dmem_rdata = ext_mem_rdata;\n",
    "        end else begin\n",
    "            cpu_dmem_rdata = '0;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign cpu_imem_data = sel_imem ? imem_rdata : '0;\n",
    "    \n",
    "    // External memory interface\n",
    "    assign ext_mem_addr = cpu_dmem_addr;\n",
    "    assign ext_mem_wdata = cpu_dmem_wdata;\n",
    "    assign ext_mem_be = cpu_dmem_be;\n",
    "    assign ext_mem_we = cpu_dmem_we && sel_ext_mem;\n",
    "    assign ext_mem_req = cpu_dmem_req && sel_ext_mem;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a34d124e",
   "metadata": {},
   "source": [
    "#### Best Practices and Design Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb91c543",
   "metadata": {},
   "source": [
    "##### Design Principles\n",
    "\n",
    "1. **Modularity**: Break complex designs into smaller, manageable modules\n",
    "2. **Parameterization**: Use parameters to make designs configurable and reusable\n",
    "3. **Clock Domain Crossing**: Properly handle signals crossing different clock domains\n",
    "4. **Reset Strategy**: Implement consistent reset strategies across all modules\n",
    "5. **Naming Conventions**: Use clear, consistent naming for signals and modules"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8e509ba4",
   "metadata": {},
   "source": [
    "##### Performance Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Example of optimized design patterns\n",
    "\n",
    "// 1. Pipeline critical paths\n",
    "module optimized_multiplier #(\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic valid_in,\n",
    "    output logic [2*WIDTH-1:0] product,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "    // Pipeline stages for large multiplier\n",
    "    logic [WIDTH-1:0] a_reg1, b_reg1;\n",
    "    logic [2*WIDTH-1:0] partial_product;\n",
    "    logic valid_reg1, valid_reg2;\n",
    "    \n",
    "    // Stage 1: Register inputs\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            a_reg1 <= '0;\n",
    "            b_reg1 <= '0;\n",
    "            valid_reg1 <= 1'b0;\n",
    "        end else begin\n",
    "            a_reg1 <= a;\n",
    "            b_reg1 <= b;\n",
    "            valid_reg1 <= valid_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 2: Multiplication\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            partial_product <= '0;\n",
    "            valid_reg2 <= 1'b0;\n",
    "        end else begin\n",
    "            partial_product <= a_reg1 * b_reg1;\n",
    "            valid_reg2 <= valid_reg1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 3: Output\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            product <= '0;\n",
    "            valid_out <= 1'b0;\n",
    "        end else begin\n",
    "            product <= partial_product;\n",
    "            valid_out <= valid_reg2;\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// 2. Resource sharing\n",
    "module shared_alu #(\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [WIDTH-1:0] operand_a, operand_b,\n",
    "    input logic [1:0] operation,\n",
    "    input logic enable,\n",
    "    output logic [WIDTH-1:0] result\n",
    ");\n",
    "\n",
    "    // Shared ALU for multiple operations\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            result <= '0;\n",
    "        end else if (enable) begin\n",
    "            case (operation)\n",
    "                2'b00: result <= operand_a + operand_b;\n",
    "                2'b01: result <= operand_a - operand_b;\n",
    "                2'b10: result <= operand_a & operand_b;\n",
    "                2'b11: result <= operand_a | operand_b;\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01af0ed6",
   "metadata": {},
   "source": [
    "##### Verification Considerations\n",
    "\n",
    "When designing these components, consider:\n",
    "\n",
    "1. **Testability**: Include test modes and observability points\n",
    "2. **Assertions**: Add SystemVerilog assertions for critical properties\n",
    "3. **Coverage**: Ensure all code paths and corner cases are testable\n",
    "4. **Formal Verification**: Design with formal verification in mind"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5208120d",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter demonstrated practical SystemVerilog implementations across various domains:\n",
    "\n",
    "- **Combinational Logic**: ALU, encoders, and barrel shifters showing advanced combinational design techniques\n",
    "- **Sequential Logic**: Counters and state machines with real-world UART example\n",
    "- **Memory Systems**: Dual-port RAM and FIFO implementations with proper handling of memory interfaces\n",
    "- **Bus Protocols**: AXI4-Lite master showing industry-standard communication protocols\n",
    "- **Processor Components**: RISC-V core, cache controller, and pipeline management demonstrating complex digital systems\n",
    "\n",
    "Each example incorporates SystemVerilog best practices including parameterization, proper clocking, reset handling, and modular design. These examples serve as templates for developing robust, scalable digital systems in real-world applications."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ae0b960a",
   "metadata": {},
   "source": [
    "### Chapter 21: Verification Examples\n",
    "\n",
    "This chapter provides comprehensive verification examples using SystemVerilog, demonstrating industry-standard verification methodologies and best practices."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e629863e",
   "metadata": {},
   "source": [
    "#### Testbench for ALU\n",
    "\n",
    "Let's start with a complete testbench for an Arithmetic Logic Unit (ALU) that demonstrates stimulus generation, checking, and coverage collection."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "027b2fd2",
   "metadata": {},
   "source": [
    "##### ALU Design Under Test (DUT)\n",
    "\n",
    "```systemverilog\n",
    "module alu #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input  logic [WIDTH-1:0] a,\n",
    "    input  logic [WIDTH-1:0] b,\n",
    "    input  logic [3:0]       op,\n",
    "    output logic [WIDTH-1:0] result,\n",
    "    output logic             zero,\n",
    "    output logic             overflow,\n",
    "    output logic             carry\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        {carry, result} = '0;\n",
    "        overflow = 1'b0;\n",
    "        \n",
    "        case (op)\n",
    "            4'b0000: {carry, result} = a + b;           // ADD\n",
    "            4'b0001: {carry, result} = a - b;           // SUB\n",
    "            4'b0010: result = a & b;                    // AND\n",
    "            4'b0011: result = a | b;                    // OR\n",
    "            4'b0100: result = a ^ b;                    // XOR\n",
    "            4'b0101: result = ~a;                       // NOT\n",
    "            4'b0110: {carry, result} = {1'b0, a} << 1; // SHL\n",
    "            4'b0111: result = a >> 1;                   // SHR\n",
    "            4'b1000: result = (a < b) ? 1 : 0;         // SLT\n",
    "            default: result = '0;\n",
    "        endcase\n",
    "        \n",
    "        zero = (result == 0);\n",
    "        \n",
    "        // Overflow detection for addition/subtraction\n",
    "        if (op == 4'b0000) // ADD\n",
    "            overflow = (a[WIDTH-1] == b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else if (op == 4'b0001) // SUB\n",
    "            overflow = (a[WIDTH-1] != b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1176ceeb",
   "metadata": {},
   "source": [
    "##### Comprehensive ALU Testbench\n",
    "\n",
    "```systemverilog\n",
    "class alu_transaction;\n",
    "    rand logic [7:0] a;\n",
    "    rand logic [7:0] b;\n",
    "    rand logic [3:0] op;\n",
    "    \n",
    "    logic [7:0] result;\n",
    "    logic       zero;\n",
    "    logic       overflow;\n",
    "    logic       carry;\n",
    "    \n",
    "    // Constraints\n",
    "    constraint op_dist {\n",
    "        op dist {\n",
    "            4'b0000 := 20, // ADD\n",
    "            4'b0001 := 20, // SUB\n",
    "            4'b0010 := 10, // AND\n",
    "            4'b0011 := 10, // OR\n",
    "            4'b0100 := 10, // XOR\n",
    "            4'b0101 := 10, // NOT\n",
    "            4'b0110 := 10, // SHL\n",
    "            4'b0111 := 10, // SHR\n",
    "            4'b1000 := 10  // SLT\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint operand_dist {\n",
    "        a dist {\n",
    "            8'h00       := 5,\n",
    "            8'hFF       := 5,\n",
    "            [8'h01:8'hFE] := 90\n",
    "        };\n",
    "        b dist {\n",
    "            8'h00       := 5,\n",
    "            8'hFF       := 5,\n",
    "            [8'h01:8'hFE] := 90\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    // Display function\n",
    "    function void display(string prefix = \"\");\n",
    "        $display(\"%s a=%02h, b=%02h, op=%b, result=%02h, z=%b, ov=%b, c=%b\",\n",
    "                 prefix, a, b, op, result, zero, overflow, carry);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class alu_driver;\n",
    "    virtual alu_if vif;\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    \n",
    "    function new(virtual alu_if vif, mailbox #(alu_transaction) gen2drv);\n",
    "        this.vif = vif;\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            gen2drv.get(trans);\n",
    "            drive_transaction(trans);\n",
    "            #1ns; // Small delay for signal propagation\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task drive_transaction(alu_transaction trans);\n",
    "        vif.a <= trans.a;\n",
    "        vif.b <= trans.b;\n",
    "        vif.op <= trans.op;\n",
    "        @(posedge vif.clk);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class alu_monitor;\n",
    "    virtual alu_if vif;\n",
    "    mailbox #(alu_transaction) mon2chk;\n",
    "    \n",
    "    function new(virtual alu_if vif, mailbox #(alu_transaction) mon2chk);\n",
    "        this.vif = vif;\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            trans = new();\n",
    "            trans.a = vif.a;\n",
    "            trans.b = vif.b;\n",
    "            trans.op = vif.op;\n",
    "            trans.result = vif.result;\n",
    "            trans.zero = vif.zero;\n",
    "            trans.overflow = vif.overflow;\n",
    "            trans.carry = vif.carry;\n",
    "            mon2chk.put(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class alu_scoreboard;\n",
    "    mailbox #(alu_transaction) mon2chk;\n",
    "    int pass_count = 0;\n",
    "    int fail_count = 0;\n",
    "    \n",
    "    function new(mailbox #(alu_transaction) mon2chk);\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            mon2chk.get(trans);\n",
    "            check_result(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task check_result(alu_transaction trans);\n",
    "        logic [8:0] expected_result;\n",
    "        logic expected_zero, expected_overflow, expected_carry;\n",
    "        \n",
    "        case (trans.op)\n",
    "            4'b0000: begin // ADD\n",
    "                {expected_carry, expected_result[7:0]} = trans.a + trans.b;\n",
    "                expected_overflow = (trans.a[7] == trans.b[7]) && \n",
    "                                  (expected_result[7] != trans.a[7]);\n",
    "            end\n",
    "            4'b0001: begin // SUB\n",
    "                {expected_carry, expected_result[7:0]} = trans.a - trans.b;\n",
    "                expected_overflow = (trans.a[7] != trans.b[7]) && \n",
    "                                  (expected_result[7] != trans.a[7]);\n",
    "            end\n",
    "            4'b0010: begin expected_result[7:0] = trans.a & trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0011: begin expected_result[7:0] = trans.a | trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0100: begin expected_result[7:0] = trans.a ^ trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0101: begin expected_result[7:0] = ~trans.a; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0110: begin {expected_carry, expected_result[7:0]} = {1'b0, trans.a} << 1; expected_overflow = 0; end\n",
    "            4'b0111: begin expected_result[7:0] = trans.a >> 1; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b1000: begin expected_result[7:0] = (trans.a < trans.b) ? 1 : 0; expected_carry = 0; expected_overflow = 0; end\n",
    "            default: begin expected_result[7:0] = 0; expected_carry = 0; expected_overflow = 0; end\n",
    "        endcase\n",
    "        \n",
    "        expected_zero = (expected_result[7:0] == 0);\n",
    "        \n",
    "        if (trans.result === expected_result[7:0] && \n",
    "            trans.zero === expected_zero && \n",
    "            trans.overflow === expected_overflow && \n",
    "            trans.carry === expected_carry) begin\n",
    "            pass_count++;\n",
    "            trans.display(\"PASS: \");\n",
    "        end else begin\n",
    "            fail_count++;\n",
    "            trans.display(\"FAIL: \");\n",
    "            $display(\"      Expected: result=%02h, z=%b, ov=%b, c=%b\", \n",
    "                     expected_result[7:0], expected_zero, expected_overflow, expected_carry);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== ALU Testbench Results ===\");\n",
    "        $display(\"PASS: %0d\", pass_count);\n",
    "        $display(\"FAIL: %0d\", fail_count);\n",
    "        $display(\"TOTAL: %0d\", pass_count + fail_count);\n",
    "        if (fail_count == 0)\n",
    "            $display(\" ALL TESTS PASSED \");\n",
    "        else\n",
    "            $display(\" %0d TESTS FAILED \", fail_count);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class alu_generator;\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    int num_trans = 1000;\n",
    "    \n",
    "    function new(mailbox #(alu_transaction) gen2drv);\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        repeat(num_trans) begin\n",
    "            trans = new();\n",
    "            assert(trans.randomize()) else $fatal(\"Randomization failed\");\n",
    "            gen2drv.put(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "interface alu_if(input logic clk);\n",
    "    logic [7:0] a;\n",
    "    logic [7:0] b;\n",
    "    logic [3:0] op;\n",
    "    logic [7:0] result;\n",
    "    logic       zero;\n",
    "    logic       overflow;\n",
    "    logic       carry;\n",
    "endinterface\n",
    "\n",
    "// Coverage\n",
    "covergroup alu_cg @(posedge alu_if.clk);\n",
    "    option.per_instance = 1;\n",
    "    \n",
    "    cp_a: coverpoint alu_if.a {\n",
    "        bins zero = {8'h00};\n",
    "        bins max = {8'hFF};\n",
    "        bins low = {[8'h01:8'h7F]};\n",
    "        bins high = {[8'h80:8'hFE]};\n",
    "    }\n",
    "    \n",
    "    cp_b: coverpoint alu_if.b {\n",
    "        bins zero = {8'h00};\n",
    "        bins max = {8'hFF};\n",
    "        bins low = {[8'h01:8'h7F]};\n",
    "        bins high = {[8'h80:8'hFE]};\n",
    "    }\n",
    "    \n",
    "    cp_op: coverpoint alu_if.op {\n",
    "        bins add = {4'b0000};\n",
    "        bins sub = {4'b0001};\n",
    "        bins and_op = {4'b0010};\n",
    "        bins or_op = {4'b0011};\n",
    "        bins xor_op = {4'b0100};\n",
    "        bins not_op = {4'b0101};\n",
    "        bins shl = {4'b0110};\n",
    "        bins shr = {4'b0111};\n",
    "        bins slt = {4'b1000};\n",
    "    }\n",
    "    \n",
    "    cp_flags: coverpoint {alu_if.zero, alu_if.overflow, alu_if.carry} {\n",
    "        bins no_flags = {3'b000};\n",
    "        bins zero_only = {3'b100};\n",
    "        bins carry_only = {3'b001};\n",
    "        bins overflow_only = {3'b010};\n",
    "        bins zero_carry = {3'b101};\n",
    "        bins zero_overflow = {3'b110};\n",
    "        bins carry_overflow = {3'b011};\n",
    "        bins all_flags = {3'b111};\n",
    "    }\n",
    "    \n",
    "    // Cross coverage\n",
    "    cross_op_flags: cross cp_op, cp_flags;\n",
    "endgroup\n",
    "\n",
    "module alu_testbench();\n",
    "    logic clk = 0;\n",
    "    always #5ns clk = ~clk;\n",
    "    \n",
    "    alu_if aif(clk);\n",
    "    alu_cg cg = new();\n",
    "    \n",
    "    alu #(.WIDTH(8)) dut (\n",
    "        .a(aif.a),\n",
    "        .b(aif.b),\n",
    "        .op(aif.op),\n",
    "        .result(aif.result),\n",
    "        .zero(aif.zero),\n",
    "        .overflow(aif.overflow),\n",
    "        .carry(aif.carry)\n",
    "    );\n",
    "    \n",
    "    initial begin\n",
    "        mailbox #(alu_transaction) gen2drv = new();\n",
    "        mailbox #(alu_transaction) mon2chk = new();\n",
    "        \n",
    "        alu_generator gen = new(gen2drv);\n",
    "        alu_driver drv = new(aif, gen2drv);\n",
    "        alu_monitor mon = new(aif, mon2chk);\n",
    "        alu_scoreboard sb = new(mon2chk);\n",
    "        \n",
    "        fork\n",
    "            gen.run();\n",
    "            drv.run();\n",
    "            mon.run();\n",
    "            sb.run();\n",
    "        join_any\n",
    "        \n",
    "        #100ns; // Allow final transactions to complete\n",
    "        sb.report();\n",
    "        $display(\"Coverage: %.2f%%\", cg.get_coverage());\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e1d82a0e",
   "metadata": {},
   "source": [
    "#### Memory Controller Verification\n",
    "\n",
    "Memory controllers require sophisticated verification to ensure correct data integrity, timing, and protocol compliance."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "825f1090",
   "metadata": {},
   "source": [
    "##### Memory Controller Interface\n",
    "\n",
    "```systemverilog\n",
    "interface mem_ctrl_if(input logic clk, rst_n);\n",
    "    // CPU Interface\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "    \n",
    "    // Memory Interface\n",
    "    logic [31:0] mem_addr;\n",
    "    logic [31:0] mem_wdata;\n",
    "    logic [31:0] mem_rdata;\n",
    "    logic        mem_we;\n",
    "    logic        mem_re;\n",
    "    logic        mem_ready;\n",
    "    \n",
    "    // Control signals\n",
    "    logic        refresh_req;\n",
    "    logic        refresh_ack;\n",
    "    \n",
    "    modport cpu (\n",
    "        output addr, wdata, we, re, valid,\n",
    "        input  rdata, ready\n",
    "    );\n",
    "    \n",
    "    modport mem (\n",
    "        input  mem_addr, mem_wdata, mem_we, mem_re,\n",
    "        output mem_rdata, mem_ready\n",
    "    );\n",
    "    \n",
    "    modport ctrl (\n",
    "        input  addr, wdata, we, re, valid, mem_rdata, mem_ready, refresh_req,\n",
    "        output rdata, ready, mem_addr, mem_wdata, mem_we, mem_re, refresh_ack\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "class mem_transaction;\n",
    "    typedef enum {READ, WRITE, REFRESH} trans_type_e;\n",
    "    \n",
    "    rand trans_type_e trans_type;\n",
    "    rand logic [31:0] addr;\n",
    "    rand logic [31:0] data;\n",
    "    rand int          delay;\n",
    "    \n",
    "    logic [31:0] expected_data;\n",
    "    logic        error;\n",
    "    time         start_time;\n",
    "    time         end_time;\n",
    "    \n",
    "    constraint addr_align { addr[1:0] == 2'b00; } // Word aligned\n",
    "    constraint delay_range { delay inside {[0:10]}; }\n",
    "    constraint trans_dist {\n",
    "        trans_type dist {\n",
    "            READ    := 40,\n",
    "            WRITE   := 40,\n",
    "            REFRESH := 5\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    function void display(string prefix = \"\");\n",
    "        $display(\"%s [%0t] Type=%s, Addr=%08h, Data=%08h, Delay=%0d\", \n",
    "                 prefix, $time, trans_type.name(), addr, data, delay);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class mem_model;\n",
    "    logic [31:0] memory [logic [31:0]];\n",
    "    \n",
    "    function void write(logic [31:0] addr, logic [31:0] data);\n",
    "        memory[addr] = data;\n",
    "        $display(\"[MEM_MODEL] Write: Addr=%08h, Data=%08h\", addr, data);\n",
    "    endfunction\n",
    "    \n",
    "    function logic [31:0] read(logic [31:0] addr);\n",
    "        if (memory.exists(addr)) begin\n",
    "            $display(\"[MEM_MODEL] Read: Addr=%08h, Data=%08h\", addr, memory[addr]);\n",
    "            return memory[addr];\n",
    "        end else begin\n",
    "            $display(\"[MEM_MODEL] Read: Addr=%08h, Data=XXXXXXXX (uninitialized)\", addr);\n",
    "            return 32'hXXXXXXXX;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void clear();\n",
    "        memory.delete();\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class mem_driver;\n",
    "    virtual mem_ctrl_if.cpu vif;\n",
    "    mailbox #(mem_transaction) gen2drv;\n",
    "    mem_model mem_ref;\n",
    "    \n",
    "    function new(virtual mem_ctrl_if.cpu vif, mailbox #(mem_transaction) gen2drv, mem_model mem_ref);\n",
    "        this.vif = vif;\n",
    "        this.gen2drv = gen2drv;\n",
    "        this.mem_ref = mem_ref;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        mem_transaction trans;\n",
    "        forever begin\n",
    "            gen2drv.get(trans);\n",
    "            case (trans.trans_type)\n",
    "                mem_transaction::READ: drive_read(trans);\n",
    "                mem_transaction::WRITE: drive_write(trans);\n",
    "                mem_transaction::REFRESH: drive_refresh(trans);\n",
    "            endcase\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task drive_write(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        \n",
    "        @(posedge vif.clk);\n",
    "        vif.addr <= trans.addr;\n",
    "        vif.wdata <= trans.data;\n",
    "        vif.we <= 1'b1;\n",
    "        vif.valid <= 1'b1;\n",
    "        \n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        vif.we <= 1'b0;\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        // Update reference model\n",
    "        mem_ref.write(trans.addr, trans.data);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"WRITE: \");\n",
    "    endtask\n",
    "    \n",
    "    task drive_read(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        \n",
    "        @(posedge vif.clk);\n",
    "        vif.addr <= trans.addr;\n",
    "        vif.re <= 1'b1;\n",
    "        vif.valid <= 1'b1;\n",
    "        \n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        trans.data = vif.rdata;\n",
    "        vif.re <= 1'b0;\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        trans.expected_data = mem_ref.read(trans.addr);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"READ:  \");\n",
    "    endtask\n",
    "    \n",
    "    task drive_refresh(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        // Refresh is typically handled by the controller internally\n",
    "        repeat(trans.delay) @(posedge vif.clk);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"REFRESH: \");\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class mem_scoreboard;\n",
    "    mailbox #(mem_transaction) mon2chk;\n",
    "    int read_pass = 0, read_fail = 0;\n",
    "    int write_count = 0;\n",
    "    real avg_latency = 0;\n",
    "    int total_latency = 0;\n",
    "    \n",
    "    function new(mailbox #(mem_transaction) mon2chk);\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        mem_transaction trans;\n",
    "        forever begin\n",
    "            mon2chk.get(trans);\n",
    "            check_transaction(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task check_transaction(mem_transaction trans);\n",
    "        int latency = (trans.end_time - trans.start_time) / 1ns;\n",
    "        total_latency += latency;\n",
    "        \n",
    "        case (trans.trans_type)\n",
    "            mem_transaction::READ: begin\n",
    "                if (trans.data === trans.expected_data) begin\n",
    "                    read_pass++;\n",
    "                    $display(\"READ PASS: Addr=%08h, Data=%08h, Latency=%0d ns\", \n",
    "                             trans.addr, trans.data, latency);\n",
    "                end else begin\n",
    "                    read_fail++;\n",
    "                    $display(\"READ FAIL: Addr=%08h, Got=%08h, Expected=%08h\", \n",
    "                             trans.addr, trans.data, trans.expected_data);\n",
    "                end\n",
    "            end\n",
    "            mem_transaction::WRITE: begin\n",
    "                write_count++;\n",
    "                $display(\"WRITE: Addr=%08h, Data=%08h, Latency=%0d ns\", \n",
    "                         trans.addr, trans.data, latency);\n",
    "            end\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== Memory Controller Test Results ===\");\n",
    "        $display(\"Reads  - Pass: %0d, Fail: %0d\", read_pass, read_fail);\n",
    "        $display(\"Writes - Count: %0d\", write_count);\n",
    "        if (read_pass + write_count > 0)\n",
    "            avg_latency = real'(total_latency) / real'(read_pass + write_count);\n",
    "        $display(\"Average Latency: %.1f ns\", avg_latency);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c619396a",
   "metadata": {},
   "source": [
    "#### Bus Protocol Checker\n",
    "\n",
    "Protocol checkers verify that bus transactions follow the specified protocol rules."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "57d3e154",
   "metadata": {},
   "source": [
    "##### AXI4-Lite Protocol Checker\n",
    "\n",
    "```systemverilog\n",
    "class axi4_lite_checker;\n",
    "    virtual axi4_lite_if vif;\n",
    "    \n",
    "    // Protocol violation counters\n",
    "    int addr_phase_violations = 0;\n",
    "    int data_phase_violations = 0;\n",
    "    int handshake_violations = 0;\n",
    "    \n",
    "    function new(virtual axi4_lite_if vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        fork\n",
    "            check_write_address_channel();\n",
    "            check_write_data_channel();\n",
    "            check_write_response_channel();\n",
    "            check_read_address_channel();\n",
    "            check_read_data_channel();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    // Write Address Channel Checks\n",
    "    task check_write_address_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: AWVALID once asserted, must remain high until AWREADY\n",
    "            if (vif.awvalid && !vif.awready) begin\n",
    "                logic prev_awvalid = vif.awvalid;\n",
    "                logic [31:0] prev_awaddr = vif.awaddr;\n",
    "                logic [2:0] prev_awprot = vif.awprot;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (!vif.awvalid) begin\n",
    "                    $error(\"AXI4-Lite Violation: AWVALID deasserted before AWREADY\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "                \n",
    "                if (vif.awvalid && (vif.awaddr !== prev_awaddr || vif.awprot !== prev_awprot)) begin\n",
    "                    $error(\"AXI4-Lite Violation: AW signals changed while AWVALID high\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Check: Address alignment\n",
    "            if (vif.awvalid && vif.awaddr[1:0] !== 2'b00) begin\n",
    "                $error(\"AXI4-Lite Violation: Unaligned address %08h\", vif.awaddr);\n",
    "                addr_phase_violations++;\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Write Data Channel Checks\n",
    "    task check_write_data_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: WVALID stability\n",
    "            if (vif.wvalid && !vif.wready) begin\n",
    "                logic [31:0] prev_wdata = vif.wdata;\n",
    "                logic [3:0] prev_wstrb = vif.wstrb;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.wvalid && (vif.wdata !== prev_wdata || vif.wstrb !== prev_wstrb)) begin\n",
    "                    $error(\"AXI4-Lite Violation: W signals changed while WVALID high\");\n",
    "                    data_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Check: Write strobe validity\n",
    "            if (vif.wvalid) begin\n",
    "                for (int i = 0; i < 4; i++) begin\n",
    "                    if (vif.wstrb[i] && vif.wdata[i*8+7:i*8] === 8'hXX) begin\n",
    "                        $warning(\"Write data contains X when strobe is active for byte %0d\", i);\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Write Response Channel Checks\n",
    "    task check_write_response_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: BVALID stability\n",
    "            if (vif.bvalid && !vif.bready) begin\n",
    "                logic [1:0] prev_bresp = vif.bresp;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.bvalid && vif.bresp !== prev_bresp) begin\n",
    "                    $error(\"AXI4-Lite Violation: BRESP changed while BVALID high\");\n",
    "                    handshake_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Read Address Channel Checks\n",
    "    task check_read_address_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Similar checks as write address channel\n",
    "            if (vif.arvalid && !vif.arready) begin\n",
    "                logic [31:0] prev_araddr = vif.araddr;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.arvalid && vif.araddr !== prev_araddr) begin\n",
    "                    $error(\"AXI4-Lite Violation: ARADDR changed while ARVALID high\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Read Data Channel Checks\n",
    "    task check_read_data_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: RVALID stability\n",
    "            if (vif.rvalid && !vif.rready) begin\n",
    "                logic [31:0] prev_rdata = vif.rdata;\n",
    "                logic [1:0] prev_rresp = vif.rresp;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.rvalid && (vif.rdata !== prev_rdata || vif.rresp !== prev_rresp)) begin\n",
    "                    $error(\"AXI4-Lite Violation: R signals changed while RVALID high\");\n",
    "                    data_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== AXI4-Lite Protocol Checker Results ===\");\n",
    "        $display(\"Address Phase Violations: %0d\", addr_phase_violations);\n",
    "        $display(\"Data Phase Violations: %0d\", data_phase_violations);\n",
    "        $display(\"Handshake Violations: %0d\", handshake_violations);\n",
    "        \n",
    "        int total_violations = addr_phase_violations + data_phase_violations + handshake_violations;\n",
    "        if (total_violations == 0)\n",
    "            $display(\" NO PROTOCOL VIOLATIONS DETECTED \");\n",
    "        else\n",
    "            $display(\" %0d TOTAL PROTOCOL VIOLATIONS \", total_violations);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b57925a4",
   "metadata": {},
   "source": [
    "#### Coverage-Driven Test Scenarios\n",
    "\n",
    "Coverage-driven verification ensures comprehensive testing by measuring what has been tested and directing stimulus generation toward untested scenarios."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3934cfeb",
   "metadata": {},
   "source": [
    "##### Functional Coverage Example\n",
    "\n",
    "```systemverilog\n",
    "class cache_coverage;\n",
    "    // Cache parameters\n",
    "    parameter CACHE_SIZE = 1024;\n",
    "    parameter LINE_SIZE = 64;\n",
    "    parameter ASSOCIATIVITY = 4;\n",
    "    \n",
    "    // Coverage variables\n",
    "    logic [31:0] addr;\n",
    "    logic        hit;\n",
    "    logic        miss;\n",
    "    logic [1:0]  cache_state; // 00=Invalid, 01=Shared, 10=Exclusive, 11=Modified\n",
    "    logic [2:0]  operation;   // 000=Read, 001=Write, 010=Prefetch, etc.\n",
    "    \n",
    "    covergroup cache_cg @(posedge clk);\n",
    "        option.per_instance = 1;\n",
    "        option.name = \"cache_coverage\";\n",
    "        \n",
    "        // Basic operation coverage\n",
    "        cp_operation: coverpoint operation {\n",
    "            bins read = {3'b000};\n",
    "            bins write = {3'b001};\n",
    "            bins prefetch = {3'b010};\n",
    "            bins flush = {3'b011};\n",
    "            bins invalidate = {3'b100};\n",
    "        }\n",
    "        \n",
    "        // Cache state coverage\n",
    "        cp_state: coverpoint cache_state {\n",
    "            bins invalid = {2'b00};\n",
    "            bins shared = {2'b01};\n",
    "            bins exclusive = {2'b10};\n",
    "            bins modified = {2'b11};\n",
    "        }\n",
    "        \n",
    "        // Hit/Miss coverage\n",
    "        cp_hit_miss: coverpoint {hit, miss} {\n",
    "            bins hit_only = {2'b10};\n",
    "            bins miss_only = {2'b01};\n",
    "            illegal_bins both = {2'b11};\n",
    "            ignore_bins neither = {2'b00};\n",
    "        }\n",
    "        \n",
    "        // Address coverage - focus on cache line boundaries\n",
    "        cp_address: coverpoint addr[11:6] { // Cache line index\n",
    "            bins low_lines[] = {[0:15]};\n",
    "            bins mid_lines[] = {[16:47]};\n",
    "            bins high_lines[] = {[48:63]};\n",
    "        }\n",
    "        \n",
    "        // Cache set coverage\n",
    "        cp_cache_set: coverpoint addr[7:6] {\n",
    "            bins set[] = {[0:3]};\n",
    "        }\n",
    "        \n",
    "        // Cross coverage for state transitions\n",
    "        cross_state_op: cross cp_state, cp_operation {\n",
    "            bins read_hits = binsof(cp_operation) intersect {3'b000} && \n",
    "                           binsof(cp_state) intersect {2'b01, 2'b10, 2'b11};\n",
    "                           \n",
    "            bins write_hits = binsof(cp_operation) intersect {3'b001} && \n",
    "                            binsof(cp_state) intersect {2'b10, 2'b11};\n",
    "                            \n",
    "            bins cold_misses = binsof(cp_operation) intersect {3'b000, 3'b001} && \n",
    "                             binsof(cp_state) intersect {2'b00};\n",
    "                             \n",
    "            ignore_bins invalid_write = binsof(cp_operation) intersect {3'b001} && \n",
    "                                       binsof(cp_state) intersect {2'b00};\n",
    "        }\n",
    "        \n",
    "        // Transition coverage\n",
    "        cp_state_transitions: coverpoint cache_state {\n",
    "            bins invalid_to_shared = (2'b00 => 2'b01);\n",
    "            bins invalid_to_exclusive = (2'b00 => 2'b10);\n",
    "            bins shared_to_modified = (2'b01 => 2'b11);\n",
    "            bins exclusive_to_modified = (2'b10 => 2'b11);\n",
    "            bins modified_to_invalid = (2'b11 => 2'b00);\n",
    "            bins shared_to_invalid = (2'b01 => 2'b00);\n",
    "            bins exclusive_to_invalid = (2'b10 => 2'b00);\n",
    "        }\n",
    "        \n",
    "        // Address pattern coverage\n",
    "        cp_addr_patterns: coverpoint addr {\n",
    "            bins sequential[] = (addr[31:2] => addr[31:2] + 1);\n",
    "            bins stride_2[] = (addr[31:2] => addr[31:2] + 2);\n",
    "            bins stride_4[] = (addr[31:2] => addr[31:2] + 4);\n",
    "            bins random_access = default;\n",
    "        }\n",
    "        \n",
    "        // Bandwidth utilization coverage\n",
    "        cp_bandwidth: coverpoint get_bandwidth_utilization() {\n",
    "            bins low = {[0:25]};\n",
    "            bins medium = {[26:75]};\n",
    "            bins high = {[76:100]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    function int get_bandwidth_utilization();\n",
    "        // Implementation specific - measure actual bandwidth vs theoretical max\n",
    "        return $urandom_range(0, 100);\n",
    "    endfunction\n",
    "    \n",
    "    cache_cg cg;\n",
    "    \n",
    "    function new();\n",
    "        cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    function void sample(logic [31:0] addr_in, logic hit_in, logic miss_in, \n",
    "                        logic [1:0] state_in, logic [2:0] op_in);\n",
    "        addr = addr_in;\n",
    "        hit = hit_in;\n",
    "        miss = miss_in;\n",
    "        cache_state = state_in;\n",
    "        operation = op_in;\n",
    "        cg.sample();\n",
    "    endfunction\n",
    "    \n",
    "    function real get_coverage();\n",
    "        return cg.get_coverage();\n",
    "    endfunction\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== Cache Functional Coverage Report ===\");\n",
    "        $display(\"Overall Coverage: %.2f%%\", cg.get_coverage());\n",
    "        $display(\"Operation Coverage: %.2f%%\", cg.cp_operation.get_coverage());\n",
    "        $display(\"State Coverage: %.2f%%\", cg.cp_state.get_coverage());\n",
    "        $display(\"Hit/Miss Coverage: %.2f%%\", cg.cp_hit_miss.get_coverage());\n",
    "        $display(\"Cross Coverage: %.2f%%\", cg.cross_state_op.get_coverage());\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Coverage-driven test generator\n",
    "class coverage_driven_generator;\n",
    "    cache_coverage cov;\n",
    "    mailbox #(cache_transaction) gen2drv;\n",
    "    int target_coverage = 95;\n",
    "    int max_iterations = 10000;\n",
    "    \n",
    "    function new(cache_coverage cov, mailbox #(cache_transaction) gen2drv);\n",
    "        this.cov = cov;\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        cache_transaction trans;\n",
    "        int iteration = 0;\n",
    "        \n",
    "        while (cov.get_coverage() < target_coverage && iteration < max_iterations) begin\n",
    "            trans = new();\n",
    "            \n",
    "            // Bias randomization toward uncovered scenarios\n",
    "            if (cov.cg.cp_operation.get_coverage() < 90) begin\n",
    "                // Focus on less covered operations\n",
    "                trans.constraint_mode(0);\n",
    "                trans.operation_bias.constraint_mode(1);\n",
    "            end\n",
    "            \n",
    "            if (cov.cg.cross_state_op.get_coverage() < 80) begin\n",
    "                // Focus on uncovered state/operation combinations\n",
    "                trans.state_bias.constraint_mode(1);\n",
    "            end\n",
    "            \n",
    "            assert(trans.randomize()) else $fatal(\"Randomization failed\");\n",
    "            gen2drv.put(trans);\n",
    "            \n",
    "            iteration++;\n",
    "            if (iteration % 100 == 0) begin\n",
    "                $display(\"Iteration %0d: Coverage = %.2f%%\", iteration, cov.get_coverage());\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        $display(\"Coverage-driven generation complete:\");\n",
    "        $display(\"Final coverage: %.2f%% after %0d iterations\", cov.get_coverage(), iteration);\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "60d71410",
   "metadata": {},
   "source": [
    "#### Assertion-Based Verification\n",
    "\n",
    "SystemVerilog Assertions (SVA) provide a powerful way to specify and verify design properties directly in the design or testbench."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4972046e",
   "metadata": {},
   "source": [
    "##### Comprehensive SVA Examples\n",
    "\n",
    "```systemverilog\n",
    "module fifo_assertions #(\n",
    "    parameter DEPTH = 16,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic wr_en,\n",
    "    input logic rd_en,\n",
    "    input logic [WIDTH-1:0] wr_data,\n",
    "    input logic [WIDTH-1:0] rd_data,\n",
    "    input logic full,\n",
    "    input logic empty,\n",
    "    input logic [$clog2(DEPTH):0] count\n",
    ");\n",
    "\n",
    "    // Basic protocol assertions\n",
    "    \n",
    "    // Assert: Reset behavior\n",
    "    property reset_behavior;\n",
    "        @(posedge clk) !rst_n |-> ##1 (empty && !full && count == 0);\n",
    "    endproperty\n",
    "    assert_reset: assert property (reset_behavior)\n",
    "        else $error(\"FIFO reset behavior violation at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Full and empty are mutually exclusive\n",
    "    property full_empty_exclusive;\n",
    "        @(posedge clk) !(full && empty);\n",
    "    endproperty\n",
    "    assert_full_empty: assert property (full_empty_exclusive)\n",
    "        else $error(\"FIFO full and empty both asserted at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count consistency with full/empty flags\n",
    "    property count_consistency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (count == 0) <-> empty;\n",
    "    endproperty\n",
    "    assert_count_empty: assert property (count_consistency)\n",
    "        else $error(\"Count/empty inconsistency: count=%0d, empty=%b at time %0t\", \n",
    "                   count, empty, $time);\n",
    "    \n",
    "    property count_full_consistency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (count == DEPTH) <-> full;\n",
    "    endproperty\n",
    "    assert_count_full: assert property (count_full_consistency)\n",
    "        else $error(\"Count/full inconsistency: count=%0d, full=%b at time %0t\", \n",
    "                   count, full, $time);\n",
    "    \n",
    "    // Assert: No write when full\n",
    "    property no_write_when_full;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        full |-> !wr_en;\n",
    "    endproperty\n",
    "    assert_no_write_full: assert property (no_write_when_full)\n",
    "        else $error(\"Write attempted when FIFO full at time %0t\", $time);\n",
    "    \n",
    "    // Assert: No read when empty\n",
    "    property no_read_when_empty;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        empty |-> !rd_en;\n",
    "    endproperty\n",
    "    assert_no_read_empty: assert property (no_read_when_empty)\n",
    "        else $error(\"Read attempted when FIFO empty at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count increment on write (when not full)\n",
    "    property count_increment_write;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && !full && !rd_en) |=> (count == $past(count) + 1);\n",
    "    endproperty\n",
    "    assert_count_inc: assert property (count_increment_write)\n",
    "        else $error(\"Count did not increment on write at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count decrement on read (when not empty)\n",
    "    property count_decrement_read;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (rd_en && !empty && !wr_en) |=> (count == $past(count) - 1);\n",
    "    endproperty\n",
    "    assert_count_dec: assert property (count_decrement_read)\n",
    "        else $error(\"Count did not decrement on read at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Simultaneous read/write keeps count stable\n",
    "    property count_stable_rd_wr;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && rd_en && !full && !empty) |=> (count == $past(count));\n",
    "    endproperty\n",
    "    assert_count_stable: assert property (count_stable_rd_wr)\n",
    "        else $error(\"Count not stable during simultaneous read/write at time %0t\", $time);\n",
    "    \n",
    "    // Data integrity assertion using associative array\n",
    "    logic [WIDTH-1:0] shadow_fifo [$];\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (!rst_n) begin\n",
    "            shadow_fifo.delete();\n",
    "        end else begin\n",
    "            // Track writes\n",
    "            if (wr_en && !full) begin\n",
    "                shadow_fifo.push_back(wr_data);\n",
    "            end\n",
    "            \n",
    "            // Check reads\n",
    "            if (rd_en && !empty) begin\n",
    "                logic [WIDTH-1:0] expected_data;\n",
    "                expected_data = shadow_fifo.pop_front();\n",
    "                \n",
    "                immediate assert (rd_data === expected_data)\n",
    "                    else $error(\"Data integrity violation: expected=%08h, got=%08h at time %0t\",\n",
    "                               expected_data, rd_data, $time);\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Liveness properties\n",
    "    \n",
    "    // Assert: Eventually empty after reset\n",
    "    property eventually_empty_after_reset;\n",
    "        @(posedge clk) $fell(rst_n) |-> ##[1:100] empty;\n",
    "    endproperty\n",
    "    assert_eventually_empty: assert property (eventually_empty_after_reset)\n",
    "        else $error(\"FIFO did not become empty within 100 cycles of reset\");\n",
    "    \n",
    "    // Assert: Data will eventually be read if FIFO is not empty\n",
    "    property data_eventually_read;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (!empty && !rd_en) |-> ##[1:50] (rd_en || empty);\n",
    "    endproperty\n",
    "    assert_data_read: assert property (data_eventually_read)\n",
    "        else $warning(\"Data remained unread for extended period\");\n",
    "    \n",
    "    // Coverage properties\n",
    "    cover_full: cover property (@(posedge clk) full);\n",
    "    cover_empty: cover property (@(posedge clk) empty);\n",
    "    cover_simultaneous_rd_wr: cover property (@(posedge clk) wr_en && rd_en);\n",
    "    cover_half_full: cover property (@(posedge clk) count == DEPTH/2);\n",
    "    \n",
    "    // Sequence-based assertions\n",
    "    \n",
    "    sequence write_sequence;\n",
    "        wr_en && !full;\n",
    "    endsequence\n",
    "    \n",
    "    sequence read_sequence;\n",
    "        rd_en && !empty;\n",
    "    endsequence\n",
    "    \n",
    "    // Assert: After 3 consecutive writes, count increases by 3\n",
    "    property three_writes_count;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (write_sequence ##1 write_sequence ##1 write_sequence) |=>\n",
    "        (count >= $past(count, 3) + 3);\n",
    "    endproperty\n",
    "    assert_three_writes: assert property (three_writes_count);\n",
    "    \n",
    "    // Performance assertions\n",
    "    \n",
    "    // Assert: Maximum latency for read after write\n",
    "    property write_read_latency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && !full && empty) |-> ##[1:5] rd_en;\n",
    "    endproperty\n",
    "    assert_wr_rd_latency: assert property (write_read_latency)\n",
    "        else $warning(\"Read latency exceeded 5 cycles after write to empty FIFO\");\n",
    "    \n",
    "    // Formal verification properties\n",
    "    \n",
    "    // Assume: Valid clock\n",
    "    assume_clock: assume property (@(posedge clk) 1);\n",
    "    \n",
    "    // Assume: Reset duration\n",
    "    assume_reset: assume property ($rose(rst_n) |-> $past(!rst_n, 2));\n",
    "    \n",
    "    // Assume: No X/Z values on control signals\n",
    "    assume_no_x_wr_en: assume property (@(posedge clk) !$isunknown(wr_en));\n",
    "    assume_no_x_rd_en: assume property (@(posedge clk) !$isunknown(rd_en));\n",
    "    \n",
    "endmodule\n",
    "\n",
    "// Bus protocol assertions\n",
    "interface axi_assertions_if(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    axi4_lite_if.monitor axi\n",
    ");\n",
    "\n",
    "    // Write address channel assertions\n",
    "    property awvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && !axi.awready) |=> axi.awvalid;\n",
    "    endproperty\n",
    "    assert_awvalid_stable: assert property (awvalid_stable)\n",
    "        else $error(\"AWVALID not stable during handshake\");\n",
    "    \n",
    "    property aw_signals_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && !axi.awready) |=> \n",
    "        ($stable(axi.awaddr) && $stable(axi.awprot));\n",
    "    endproperty\n",
    "    assert_aw_stable: assert property (aw_signals_stable)\n",
    "        else $error(\"AW channel signals changed during handshake\");\n",
    "    \n",
    "    // Write data channel assertions\n",
    "    property wvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.wvalid && !axi.wready) |=> axi.wvalid;\n",
    "    endproperty\n",
    "    assert_wvalid_stable: assert property (wvalid_stable);\n",
    "    \n",
    "    property w_signals_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.wvalid && !axi.wready) |=> \n",
    "        ($stable(axi.wdata) && $stable(axi.wstrb));\n",
    "    endproperty\n",
    "    assert_w_stable: assert property (w_signals_stable);\n",
    "    \n",
    "    // Write response channel assertions\n",
    "    property bvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.bvalid && !axi.bready) |=> axi.bvalid;\n",
    "    endproperty\n",
    "    assert_bvalid_stable: assert property (bvalid_stable);\n",
    "    \n",
    "    // Transaction ordering assertions\n",
    "    property write_ordering;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && axi.awready) ##1 (axi.wvalid && axi.wready) |->\n",
    "        ##[1:10] (axi.bvalid && axi.bready);\n",
    "    endproperty\n",
    "    assert_write_order: assert property (write_ordering)\n",
    "        else $error(\"Write response not received within expected time\");\n",
    "    \n",
    "    // Deadlock prevention\n",
    "    property no_deadlock;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        always ##[1:100] (!axi.awvalid || axi.awready) && \n",
    "                         (!axi.wvalid || axi.wready) &&\n",
    "                         (!axi.arvalid || axi.arready);\n",
    "    endproperty\n",
    "    assert_no_deadlock: assert property (no_deadlock)\n",
    "        else $error(\"Potential deadlock detected - signals stuck\");\n",
    "    \n",
    "    // Coverage for interesting scenarios\n",
    "    cover_write_burst: cover property (\n",
    "        @(posedge clk) (axi.awvalid && axi.awready) ##1 (axi.wvalid && axi.wready)\n",
    "    );\n",
    "    \n",
    "    cover_back_to_back_writes: cover property (\n",
    "        @(posedge clk) (axi.bvalid && axi.bready) ##1 (axi.awvalid && axi.awready)\n",
    "    );\n",
    "    \n",
    "    cover_simultaneous_read_write: cover property (\n",
    "        @(posedge clk) (axi.awvalid && axi.arvalid)\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01bbfcef",
   "metadata": {},
   "source": [
    "#### Complete Verification Environment Example\n",
    "\n",
    "Here's a complete verification environment that ties together all the concepts:\n",
    "\n",
    "```systemverilog\n",
    "// Top-level verification environment\n",
    "class complete_verification_env;\n",
    "    // Environment components\n",
    "    alu_generator gen;\n",
    "    alu_driver drv;\n",
    "    alu_monitor mon;\n",
    "    alu_scoreboard sb;\n",
    "    cache_coverage cov;\n",
    "    axi4_lite_checker protocol_chk;\n",
    "    \n",
    "    // Communication\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    mailbox #(alu_transaction) mon2sb;\n",
    "    \n",
    "    // Virtual interfaces\n",
    "    virtual alu_if alu_vif;\n",
    "    virtual axi4_lite_if axi_vif;\n",
    "    \n",
    "    // Configuration\n",
    "    verification_config cfg;\n",
    "    \n",
    "    function new(virtual alu_if alu_vif, virtual axi4_lite_if axi_vif);\n",
    "        this.alu_vif = alu_vif;\n",
    "        this.axi_vif = axi_vif;\n",
    "        \n",
    "        // Create mailboxes\n",
    "        gen2drv = new();\n",
    "        mon2sb = new();\n",
    "        \n",
    "        // Create components\n",
    "        gen = new(gen2drv);\n",
    "        drv = new(alu_vif, gen2drv);\n",
    "        mon = new(alu_vif, mon2sb);\n",
    "        sb = new(mon2sb);\n",
    "        cov = new();\n",
    "        protocol_chk = new(axi_vif);\n",
    "        \n",
    "        // Configuration\n",
    "        cfg = new();\n",
    "    endfunction\n",
    "    \n",
    "    task run_test();\n",
    "        $display(\"=== Starting Verification Environment ===\");\n",
    "        \n",
    "        fork\n",
    "            gen.run();\n",
    "            drv.run();\n",
    "            mon.run();\n",
    "            sb.run();\n",
    "            protocol_chk.run();\n",
    "            timeout_watchdog();\n",
    "        join_any\n",
    "        \n",
    "        // Wait for completion and report\n",
    "        #1000ns;\n",
    "        report_results();\n",
    "    endtask\n",
    "    \n",
    "    task timeout_watchdog();\n",
    "        #(cfg.timeout_ns * 1ns);\n",
    "        $display(\" TIMEOUT: Test exceeded %0d ns \", cfg.timeout_ns);\n",
    "        $finish;\n",
    "    endtask\n",
    "    \n",
    "    task report_results();\n",
    "        $display(\"\\n\" + \"=\"*50);\n",
    "        $display(\"VERIFICATION RESULTS SUMMARY\");\n",
    "        $display(\"=\"*50);\n",
    "        \n",
    "        sb.report();\n",
    "        cov.report();\n",
    "        protocol_chk.report();\n",
    "        \n",
    "        // Overall pass/fail determination\n",
    "        bit overall_pass = (sb.fail_count == 0) && \n",
    "                          (protocol_chk.addr_phase_violations == 0) &&\n",
    "                          (protocol_chk.data_phase_violations == 0) &&\n",
    "                          (protocol_chk.handshake_violations == 0) &&\n",
    "                          (cov.get_coverage() >= cfg.min_coverage);\n",
    "        \n",
    "        $display(\"\\n\" + \"=\"*30);\n",
    "        if (overall_pass) begin\n",
    "            $display(\" VERIFICATION PASSED \");\n",
    "        end else begin\n",
    "            $display(\" VERIFICATION FAILED \");\n",
    "        end\n",
    "        $display(\"=\"*30);\n",
    "        \n",
    "        $finish;\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class verification_config;\n",
    "    int num_transactions = 1000;\n",
    "    int timeout_ns = 100000;\n",
    "    real min_coverage = 90.0;\n",
    "    bit enable_assertions = 1;\n",
    "    bit enable_coverage = 1;\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Verification Configuration:\");\n",
    "        $display(\"  Transactions: %0d\", num_transactions);\n",
    "        $display(\"  Timeout: %0d ns\", timeout_ns);\n",
    "        $display(\"  Min Coverage: %.1f%%\", min_coverage);\n",
    "        $display(\"  Assertions: %s\", enable_assertions ? \"ON\" : \"OFF\");\n",
    "        $display(\"  Coverage: %s\", enable_coverage ? \"ON\" : \"OFF\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Top-level testbench module\n",
    "module complete_testbench();\n",
    "    logic clk = 0;\n",
    "    logic rst_n = 0;\n",
    "    \n",
    "    always #5ns clk = ~clk;\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        #100ns rst_n = 1;\n",
    "    end\n",
    "    \n",
    "    // Interfaces\n",
    "    alu_if alu_vif(clk, rst_n);\n",
    "    axi4_lite_if axi_vif(clk, rst_n);\n",
    "    \n",
    "    // DUT instances\n",
    "    alu #(.WIDTH(8)) alu_dut (\n",
    "        .a(alu_vif.a),\n",
    "        .b(alu_vif.b),\n",
    "        .op(alu_vif.op),\n",
    "        .result(alu_vif.result),\n",
    "        .zero(alu_vif.zero),\n",
    "        .overflow(alu_vif.overflow),\n",
    "        .carry(alu_vif.carry)\n",
    "    );\n",
    "    \n",
    "    // Assertion bindings\n",
    "    bind alu_dut alu_assertions alu_assert_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .a(a),\n",
    "        .b(b),\n",
    "        .op(op),\n",
    "        .result(result),\n",
    "        .zero(zero),\n",
    "        .overflow(overflow),\n",
    "        .carry(carry)\n",
    "    );\n",
    "    \n",
    "    // Verification environment\n",
    "    complete_verification_env env;\n",
    "    \n",
    "    initial begin\n",
    "        env = new(alu_vif, axi_vif);\n",
    "        env.cfg.display();\n",
    "        env.run_test();\n",
    "    end\n",
    "    \n",
    "    // Dump waves for debugging\n",
    "    initial begin\n",
    "        $dumpfile(\"verification.vcd\");\n",
    "        $dumpvars(0, complete_testbench);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c4bad59b",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter provides comprehensive examples of SystemVerilog verification techniques, including:\n",
    "\n",
    "1. **Complete ALU testbench** with transaction-level modeling, driver, monitor, and scoreboard\n",
    "2. **Memory controller verification** with sophisticated protocol checking and reference modeling\n",
    "3. **Bus protocol checkers** using SVA for AXI4-Lite compliance verification\n",
    "4. **Coverage-driven verification** with functional coverage and directed test generation\n",
    "5. **Assertion-based verification** with comprehensive property specifications\n",
    "6. **Complete verification environment** that integrates all components\n",
    "\n",
    "These examples demonstrate industry-standard verification methodologies and can be adapted for various design verification projects. The code shows proper use of SystemVerilog OOP features, interfaces, assertions, and coverage constructs to create robust and maintainable verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "39bb29d4",
   "metadata": {},
   "source": [
    "### Chapter 22: Debugging and Best Practices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "078f09ba",
   "metadata": {},
   "source": [
    "#### Common Coding Mistakes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1536297e",
   "metadata": {},
   "source": [
    "##### Clock Domain Crossing (CDC) Issues\n",
    "\n",
    "**Problem:** Improper handling of signals crossing clock domains can cause metastability.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Direct signal crossing without synchronization\n",
    "module bad_cdc (\n",
    "    input clk_a, clk_b, rst_n,\n",
    "    input data_a,\n",
    "    output logic data_b\n",
    ");\n",
    "    always_ff @(posedge clk_b or negedge rst_n) begin\n",
    "        if (!rst_n) data_b <= 1'b0;\n",
    "        else data_b <= data_a;  // Metastability risk!\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// GOOD: Proper synchronization\n",
    "module good_cdc (\n",
    "    input clk_a, clk_b, rst_n,\n",
    "    input data_a,\n",
    "    output logic data_b\n",
    ");\n",
    "    logic sync_ff1, sync_ff2;\n",
    "    \n",
    "    always_ff @(posedge clk_b or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            sync_ff1 <= 1'b0;\n",
    "            sync_ff2 <= 1'b0;\n",
    "        end else begin\n",
    "            sync_ff1 <= data_a;\n",
    "            sync_ff2 <= sync_ff1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign data_b = sync_ff2;\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "786bd736",
   "metadata": {},
   "source": [
    "##### Blocking vs Non-blocking Assignments\n",
    "\n",
    "**Problem:** Mixing blocking and non-blocking assignments incorrectly.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Race conditions and simulation/synthesis mismatch\n",
    "always_ff @(posedge clk) begin\n",
    "    a = b;      // Blocking - executes immediately\n",
    "    c <= a;     // Non-blocking - scheduled for end of time step\n",
    "end\n",
    "\n",
    "// GOOD: Consistent use of non-blocking for sequential logic\n",
    "always_ff @(posedge clk) begin\n",
    "    a <= b;     // All non-blocking\n",
    "    c <= a;     // Uses previous value of 'a'\n",
    "end\n",
    "\n",
    "// GOOD: Blocking for combinational logic\n",
    "always_comb begin\n",
    "    temp = a & b;\n",
    "    result = temp | c;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0aa2043",
   "metadata": {},
   "source": [
    "##### Incomplete Sensitivity Lists\n",
    "\n",
    "**Problem:** Missing signals in sensitivity lists can cause simulation issues.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Incomplete sensitivity list\n",
    "always @(a) begin  // Missing 'b' in sensitivity list\n",
    "    if (sel)\n",
    "        out = a;\n",
    "    else\n",
    "        out = b;   // Changes to 'b' won't trigger the block\n",
    "end\n",
    "\n",
    "// GOOD: Complete sensitivity list or use always_comb\n",
    "always_comb begin\n",
    "    if (sel)\n",
    "        out = a;\n",
    "    else\n",
    "        out = b;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d8b87ddb",
   "metadata": {},
   "source": [
    "##### Latch Inference\n",
    "\n",
    "**Problem:** Unintentional latch creation due to incomplete case statements.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Creates latches\n",
    "always_comb begin\n",
    "    case (sel)\n",
    "        2'b00: out = a;\n",
    "        2'b01: out = b;\n",
    "        // Missing cases cause latch inference\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// GOOD: Complete case statement\n",
    "always_comb begin\n",
    "    case (sel)\n",
    "        2'b00: out = a;\n",
    "        2'b01: out = b;\n",
    "        2'b10: out = c;\n",
    "        default: out = d;  // Always include default\n",
    "    endcase\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fef83272",
   "metadata": {},
   "source": [
    "##### Reset Strategy Issues\n",
    "\n",
    "**Problem:** Inconsistent or incomplete reset handling.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Incomplete reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        counter <= 0;\n",
    "        // Missing reset for 'flag' - creates mixed reset domains\n",
    "    end else begin\n",
    "        counter <= counter + 1;\n",
    "        flag <= (counter == 10);\n",
    "    end\n",
    "end\n",
    "\n",
    "// GOOD: Complete reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        counter <= 0;\n",
    "        flag <= 1'b0;\n",
    "    end else begin\n",
    "        counter <= counter + 1;\n",
    "        flag <= (counter == 10);\n",
    "    end\n",
    "end\n",
    "```\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5b9aad8d",
   "metadata": {},
   "source": [
    "#### Debugging Techniques"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c95aec5b",
   "metadata": {},
   "source": [
    "##### Assertion-Based Verification\n",
    "\n",
    "Use SystemVerilog Assertions (SVA) to catch design errors early.\n",
    "\n",
    "```systemverilog\n",
    "module fifo_with_assertions #(\n",
    "    parameter DEPTH = 8,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input clk, rst_n,\n",
    "    input push, pop,\n",
    "    input [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out,\n",
    "    output logic full, empty\n",
    ");\n",
    "    \n",
    "    logic [$clog2(DEPTH):0] count;\n",
    "    \n",
    "    // Functional assertions\n",
    "    assert property (@(posedge clk) disable iff (!rst_n)\n",
    "        push && full |-> !push)\n",
    "        else $error(\"Push attempted when FIFO is full\");\n",
    "    \n",
    "    assert property (@(posedge clk) disable iff (!rst_n)\n",
    "        pop && empty |-> !pop)\n",
    "        else $error(\"Pop attempted when FIFO is empty\");\n",
    "    \n",
    "    // Cover properties to ensure scenarios are tested\n",
    "    cover property (@(posedge clk) disable iff (!rst_n)\n",
    "        $rose(full));\n",
    "    \n",
    "    cover property (@(posedge clk) disable iff (!rst_n)\n",
    "        $rose(empty));\n",
    "        \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8773c822",
   "metadata": {},
   "source": [
    "##### Debug Probes and Monitors\n",
    "\n",
    "Create reusable debug components for complex designs.\n",
    "\n",
    "```systemverilog\n",
    "// Debug monitor for AXI transactions\n",
    "module axi_debug_monitor #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input clk, rst_n,\n",
    "    // AXI interface\n",
    "    input [ADDR_WIDTH-1:0] awaddr,\n",
    "    input awvalid, awready,\n",
    "    input [DATA_WIDTH-1:0] wdata,\n",
    "    input wvalid, wready,\n",
    "    input bvalid, bready\n",
    ");\n",
    "    \n",
    "    // Transaction tracking\n",
    "    int write_count = 0;\n",
    "    int outstanding_writes = 0;\n",
    "    \n",
    "    // Monitor write address channel\n",
    "    always @(posedge clk) begin\n",
    "        if (awvalid && awready) begin\n",
    "            $display(\"Time %0t: Write Address: 0x%h\", $time, awaddr);\n",
    "            outstanding_writes++;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Monitor write data channel\n",
    "    always @(posedge clk) begin\n",
    "        if (wvalid && wready) begin\n",
    "            $display(\"Time %0t: Write Data: 0x%h\", $time, wdata);\n",
    "            write_count++;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Monitor write response\n",
    "    always @(posedge clk) begin\n",
    "        if (bvalid && bready) begin\n",
    "            outstanding_writes--;\n",
    "            $display(\"Time %0t: Write Complete, Outstanding: %0d\", \n",
    "                    $time, outstanding_writes);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Deadlock detection\n",
    "    always @(posedge clk) begin\n",
    "        if (outstanding_writes > 0) begin\n",
    "            static int timeout_counter = 0;\n",
    "            timeout_counter++;\n",
    "            if (timeout_counter > 1000) begin\n",
    "                $error(\"Potential deadlock detected: %0d outstanding writes\", \n",
    "                       outstanding_writes);\n",
    "            end\n",
    "        end else begin\n",
    "            timeout_counter = 0;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cfec1f4a",
   "metadata": {},
   "source": [
    "##### Waveform Analysis Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Testbench with comprehensive waveform dumping\n",
    "module tb_processor;\n",
    "    \n",
    "    // DUT signals\n",
    "    logic clk, rst_n;\n",
    "    logic [31:0] instruction, pc;\n",
    "    \n",
    "    processor dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        // Configure waveform dumping\n",
    "        $dumpfile(\"processor_waves.vcd\");\n",
    "        $dumpvars(0, tb_processor);\n",
    "        \n",
    "        // Add specific signal groups for easier analysis\n",
    "        $dumpvars(1, dut.cpu_core);\n",
    "        $dumpvars(1, dut.cache);\n",
    "        $dumpvars(1, dut.memory_controller);\n",
    "        \n",
    "        // Test sequence\n",
    "        reset_sequence();\n",
    "        run_test_program();\n",
    "        \n",
    "        #1000 $finish;\n",
    "    end\n",
    "    \n",
    "    // Generate clock\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Reset sequence\n",
    "    task reset_sequence();\n",
    "        rst_n = 0;\n",
    "        repeat(10) @(posedge clk);\n",
    "        rst_n = 1;\n",
    "        $display(\"Reset complete at time %0t\", $time);\n",
    "    endtask\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "43f2fa71",
   "metadata": {},
   "source": [
    "##### Debugging with $display and $monitor\n",
    "\n",
    "```systemverilog\n",
    "module debug_example;\n",
    "    \n",
    "    // Use hierarchical $display for complex designs\n",
    "    task debug_transaction(string phase, int id, logic [31:0] addr);\n",
    "        $display(\"[%0t] %s: Transaction %0d, Address: 0x%h\", \n",
    "                $time, phase, id, addr);\n",
    "    endtask\n",
    "    \n",
    "    // Conditional debugging\n",
    "    parameter DEBUG_LEVEL = 2;\n",
    "    \n",
    "    task debug_print(int level, string msg);\n",
    "        if (level <= DEBUG_LEVEL) begin\n",
    "            $display(\"[DEBUG L%0d] %s\", level, msg);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // State machine debugging\n",
    "    typedef enum {IDLE, ACTIVE, WAIT, DONE} state_t;\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (current_state != next_state) begin\n",
    "            $display(\"State transition: %s -> %s\", \n",
    "                    current_state.name(), next_state.name());\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "61a3dbdc",
   "metadata": {},
   "source": [
    "#### Simulation and Synthesis Considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29974c45",
   "metadata": {},
   "source": [
    "##### Simulation vs Synthesis Differences\n",
    "\n",
    "Understanding constructs that behave differently in simulation and synthesis.\n",
    "\n",
    "```systemverilog\n",
    "// Timing-sensitive code - simulation only\n",
    "module timing_sensitive_bad;\n",
    "    logic clk, data, output_reg;\n",
    "    \n",
    "    // BAD: Timing-dependent code\n",
    "    always @(posedge clk) begin\n",
    "        output_reg <= data;\n",
    "        #1 data <= ~data;  // Delay - simulation only\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Synthesizable equivalent\n",
    "module timing_proper;\n",
    "    logic clk, data, output_reg;\n",
    "    logic data_delayed;\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        output_reg <= data;\n",
    "        data_delayed <= ~data;\n",
    "    end\n",
    "    \n",
    "    assign data = data_delayed;\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f6a241d",
   "metadata": {},
   "source": [
    "##### Synthesis Attributes and Pragmas\n",
    "\n",
    "```systemverilog\n",
    "module synthesis_attributes;\n",
    "    \n",
    "    // Synthesis attributes for optimization\n",
    "    (* keep *) logic important_signal;\n",
    "    (* dont_touch *) logic debug_signal;\n",
    "    \n",
    "    // RAM inference with attributes\n",
    "    (* ram_style = \"block\" *) logic [31:0] memory [0:1023];\n",
    "    \n",
    "    // Clock domain crossing attribute\n",
    "    (* async_reg = \"true\" *) logic sync_ff1, sync_ff2;\n",
    "    \n",
    "    // FSM encoding\n",
    "    (* fsm_encoding = \"one_hot\" *)\n",
    "    typedef enum logic [3:0] {\n",
    "        IDLE   = 4'b0001,\n",
    "        ACTIVE = 4'b0010,\n",
    "        WAIT   = 4'b0100,\n",
    "        DONE   = 4'b1000\n",
    "    } state_t;\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a7341393",
   "metadata": {},
   "source": [
    "##### Simulation-Only Constructs\n",
    "\n",
    "```systemverilog\n",
    "module simulation_constructs;\n",
    "    \n",
    "    `ifdef SIMULATION\n",
    "        // Simulation-only code\n",
    "        initial begin\n",
    "            $timeformat(-9, 2, \" ns\", 10);\n",
    "            $display(\"Simulation started\");\n",
    "        end\n",
    "        \n",
    "        // Assertion for simulation\n",
    "        assert property (@(posedge clk) req |-> ##[1:3] ack)\n",
    "            else $error(\"Handshake protocol violation\");\n",
    "            \n",
    "    `endif\n",
    "    \n",
    "    // Synthesis pragma\n",
    "    // synthesis translate_off\n",
    "    always @(posedge clk) begin\n",
    "        if ($time > 10000) begin\n",
    "            $display(\"Long simulation detected\");\n",
    "        end\n",
    "    end\n",
    "    // synthesis translate_on\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3dca691b",
   "metadata": {},
   "source": [
    "#### Coding Style Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9ecd2630",
   "metadata": {},
   "source": [
    "##### Naming Conventions\n",
    "\n",
    "```systemverilog\n",
    "// Consistent naming conventions\n",
    "module memory_controller (\n",
    "    // Clock and reset (lowercase with underscores)\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    \n",
    "    // Interface signals (descriptive names)\n",
    "    input  logic        read_enable,\n",
    "    input  logic        write_enable,\n",
    "    input  logic [31:0] address,\n",
    "    input  logic [31:0] write_data,\n",
    "    output logic [31:0] read_data,\n",
    "    output logic        ready,\n",
    "    \n",
    "    // Bus interface (prefix for grouping)\n",
    "    output logic        mem_req,\n",
    "    output logic [31:0] mem_addr,\n",
    "    input  logic        mem_ack\n",
    ");\n",
    "\n",
    "    // Internal signals (clear, descriptive names)\n",
    "    logic        internal_busy;\n",
    "    logic [31:0] address_register;\n",
    "    logic [31:0] data_buffer;\n",
    "    \n",
    "    // State machine (enumerated type with meaningful names)\n",
    "    typedef enum logic [1:0] {\n",
    "        IDLE_STATE,\n",
    "        READ_STATE,\n",
    "        WRITE_STATE,\n",
    "        WAIT_STATE\n",
    "    } controller_state_t;\n",
    "    \n",
    "    controller_state_t current_state, next_state;\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18c93e96",
   "metadata": {},
   "source": [
    "##### Code Organization and Structure\n",
    "\n",
    "```systemverilog\n",
    "// Well-structured module template\n",
    "module template_module #(\n",
    "    // Parameters first, with default values\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter int DEPTH = 1024,\n",
    "    parameter bit ENABLE_DEBUG = 1'b0\n",
    ")(\n",
    "    // Port list organized by function\n",
    "    // Clock and reset first\n",
    "    input  logic                    clk,\n",
    "    input  logic                    rst_n,\n",
    "    \n",
    "    // Control signals\n",
    "    input  logic                    enable,\n",
    "    input  logic                    start,\n",
    "    output logic                    done,\n",
    "    output logic                    error,\n",
    "    \n",
    "    // Data interface\n",
    "    input  logic [WIDTH-1:0]        data_in,\n",
    "    output logic [WIDTH-1:0]        data_out,\n",
    "    input  logic                    valid_in,\n",
    "    output logic                    valid_out,\n",
    "    \n",
    "    // Memory interface\n",
    "    output logic [$clog2(DEPTH)-1:0] mem_addr,\n",
    "    output logic [WIDTH-1:0]        mem_data,\n",
    "    output logic                    mem_we\n",
    ");\n",
    "\n",
    "    // Local parameters\n",
    "    localparam int ADDR_WIDTH = $clog2(DEPTH);\n",
    "    \n",
    "    // Type definitions\n",
    "    typedef struct packed {\n",
    "        logic [WIDTH-1:0] data;\n",
    "        logic             valid;\n",
    "        logic             error;\n",
    "    } data_packet_t;\n",
    "    \n",
    "    // Internal signal declarations (grouped by function)\n",
    "    // Control signals\n",
    "    logic controller_enable;\n",
    "    logic operation_complete;\n",
    "    \n",
    "    // Data path signals\n",
    "    data_packet_t input_packet, output_packet;\n",
    "    logic [WIDTH-1:0] processed_data;\n",
    "    \n",
    "    // Memory interface signals\n",
    "    logic [ADDR_WIDTH-1:0] memory_address;\n",
    "    logic memory_write_enable;\n",
    "    \n",
    "    // Continuous assignments\n",
    "    assign data_out = output_packet.data;\n",
    "    assign valid_out = output_packet.valid;\n",
    "    \n",
    "    // Sequential logic blocks\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            // Reset logic\n",
    "        end else begin\n",
    "            // Main sequential logic\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Combinational logic blocks\n",
    "    always_comb begin\n",
    "        // Combinational logic\n",
    "    end\n",
    "    \n",
    "    // Generate blocks for parameterized structures\n",
    "    generate\n",
    "        if (ENABLE_DEBUG) begin : gen_debug\n",
    "            // Debug logic\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "653991f4",
   "metadata": {},
   "source": [
    "##### Documentation Standards\n",
    "\n",
    "```systemverilog\n",
    "/**\n",
    " * Memory Controller Module\n",
    " * \n",
    " * Description:\n",
    " *   This module implements a memory controller with configurable width\n",
    " *   and depth. It provides a simple read/write interface with handshaking.\n",
    " * \n",
    " * Parameters:\n",
    " *   WIDTH       - Data width in bits (default: 32)\n",
    " *   DEPTH       - Memory depth in words (default: 1024)\n",
    " *   ENABLE_ECC  - Enable error correction (default: 0)\n",
    " * \n",
    " * Interfaces:\n",
    " *   - CPU Interface: Simple read/write with ready/valid handshaking\n",
    " *   - Memory Interface: Standard memory interface with address/data/control\n",
    " * \n",
    " * Author: Design Team\n",
    " * Date: 2024-01-15\n",
    " * Version: 1.2\n",
    " */\n",
    "module memory_controller #(\n",
    "    parameter int WIDTH = 32,        ///< Data bus width\n",
    "    parameter int DEPTH = 1024,      ///< Memory depth in words\n",
    "    parameter bit ENABLE_ECC = 1'b0  ///< Enable ECC protection\n",
    ")(\n",
    "    input  logic clk,                ///< System clock\n",
    "    input  logic rst_n,              ///< Active-low async reset\n",
    "    \n",
    "    // CPU Interface\n",
    "    input  logic        cpu_req,     ///< CPU request signal\n",
    "    input  logic        cpu_we,      ///< CPU write enable (1=write, 0=read)\n",
    "    input  logic [31:0] cpu_addr,    ///< CPU address\n",
    "    input  logic [31:0] cpu_wdata,   ///< CPU write data\n",
    "    output logic [31:0] cpu_rdata,   ///< CPU read data\n",
    "    output logic        cpu_ready    ///< CPU ready signal\n",
    ");\n",
    "\n",
    "    // Implementation details...\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6dd9f6ee",
   "metadata": {},
   "source": [
    "#### Performance Optimization"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cf538eb1",
   "metadata": {},
   "source": [
    "##### Pipeline Design Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Efficient pipeline design\n",
    "module optimized_pipeline #(\n",
    "    parameter int STAGES = 4,\n",
    "    parameter int WIDTH = 32\n",
    ")(\n",
    "    input  logic clk, rst_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    input  logic valid_in,\n",
    "    output logic [WIDTH-1:0] data_out,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "    // Pipeline registers\n",
    "    logic [WIDTH-1:0] stage_data [STAGES-1:0];\n",
    "    logic             stage_valid [STAGES-1:0];\n",
    "    \n",
    "    // Optimized pipeline with generate\n",
    "    generate\n",
    "        for (genvar i = 0; i < STAGES; i++) begin : gen_stages\n",
    "            always_ff @(posedge clk or negedge rst_n) begin\n",
    "                if (!rst_n) begin\n",
    "                    stage_data[i] <= '0;\n",
    "                    stage_valid[i] <= 1'b0;\n",
    "                end else begin\n",
    "                    if (i == 0) begin\n",
    "                        stage_data[i] <= data_in;\n",
    "                        stage_valid[i] <= valid_in;\n",
    "                    end else begin\n",
    "                        stage_data[i] <= stage_data[i-1];\n",
    "                        stage_valid[i] <= stage_valid[i-1];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Processing logic for each stage\n",
    "            if (i == 1) begin : stage1_process\n",
    "                // Stage 1 specific processing\n",
    "            end else if (i == 2) begin : stage2_process\n",
    "                // Stage 2 specific processing\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    assign data_out = stage_data[STAGES-1];\n",
    "    assign valid_out = stage_valid[STAGES-1];\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "05ecf64c",
   "metadata": {},
   "source": [
    "##### Resource Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Efficient resource usage\n",
    "module resource_optimized #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int FIFO_DEPTH = 16\n",
    ")(\n",
    "    input logic clk, rst_n,\n",
    "    input logic push, pop,\n",
    "    input logic [DATA_WIDTH-1:0] data_in,\n",
    "    output logic [DATA_WIDTH-1:0] data_out,\n",
    "    output logic full, empty\n",
    ");\n",
    "\n",
    "    // Use power-of-2 depth for efficient address generation\n",
    "    localparam int ADDR_WIDTH = $clog2(FIFO_DEPTH);\n",
    "    \n",
    "    // Memory array\n",
    "    logic [DATA_WIDTH-1:0] memory [FIFO_DEPTH-1:0];\n",
    "    \n",
    "    // Efficient pointer management\n",
    "    logic [ADDR_WIDTH:0] write_ptr, read_ptr;  // Extra bit for full/empty detection\n",
    "    \n",
    "    // Optimized full/empty detection\n",
    "    assign full = (write_ptr == {~read_ptr[ADDR_WIDTH], read_ptr[ADDR_WIDTH-1:0]});\n",
    "    assign empty = (write_ptr == read_ptr);\n",
    "    \n",
    "    // Memory operations\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (push && !full) begin\n",
    "            memory[write_ptr[ADDR_WIDTH-1:0]] <= data_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            write_ptr <= '0;\n",
    "            read_ptr <= '0;\n",
    "        end else begin\n",
    "            if (push && !full) write_ptr <= write_ptr + 1;\n",
    "            if (pop && !empty) read_ptr <= read_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign data_out = memory[read_ptr[ADDR_WIDTH-1:0]];\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "53455616",
   "metadata": {},
   "source": [
    "##### Timing Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Timing-optimized design\n",
    "module timing_optimized (\n",
    "    input logic clk, rst_n,\n",
    "    input logic [31:0] a, b, c, d,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "    // Pipeline complex operations\n",
    "    logic [31:0] stage1_result, stage2_result;\n",
    "    \n",
    "    // Stage 1: Parallel operations\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            stage1_result <= '0;\n",
    "        end else begin\n",
    "            stage1_result <= a + b;  // First addition\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 2: Use previous result\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            stage2_result <= '0;\n",
    "        end else begin\n",
    "            stage2_result <= stage1_result + (c * d);  // Multiply in parallel\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign result = stage2_result;\n",
    "    \n",
    "endmodule\n",
    "\n",
    "// Alternative: Fully combinational with careful timing\n",
    "module timing_balanced (\n",
    "    input logic clk, rst_n,\n",
    "    input logic [15:0] a, b, c, d,  // Reduced width for timing\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "    // Break critical path with intermediate signals\n",
    "    logic [31:0] mult_result, add_result;\n",
    "    \n",
    "    always_comb begin\n",
    "        mult_result = c * d;        // Parallel multiply\n",
    "        add_result = a + b;         // Parallel add\n",
    "        result = mult_result + add_result;  // Final add\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2739029e",
   "metadata": {},
   "source": [
    "##### Power Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Power-optimized design\n",
    "module power_optimized #(\n",
    "    parameter int WIDTH = 32\n",
    ")(\n",
    "    input logic clk, rst_n,\n",
    "    input logic enable,\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    // Clock gating for power savings\n",
    "    logic gated_clk;\n",
    "    \n",
    "    // Clock gate (use vendor-specific cells in real designs)\n",
    "    assign gated_clk = clk & enable;\n",
    "    \n",
    "    // Registers with clock gating\n",
    "    logic [WIDTH-1:0] data_reg;\n",
    "    \n",
    "    always_ff @(posedge gated_clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            data_reg <= '0;\n",
    "        end else begin\n",
    "            data_reg <= data_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Power-aware multiplexing\n",
    "    always_comb begin\n",
    "        if (enable) begin\n",
    "            data_out = data_reg;\n",
    "        end else begin\n",
    "            data_out = '0;  // Drive to known state to reduce switching\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3750f50e",
   "metadata": {},
   "source": [
    "#### Best Practices Summary\n",
    "\n",
    "1. **Design for Testability**: Include debug hooks and assertion monitors\n",
    "2. **Use Consistent Coding Style**: Follow naming conventions and code organization\n",
    "3. **Optimize for Target Technology**: Consider FPGA vs ASIC differences\n",
    "4. **Plan for Reusability**: Parameterize designs and use proper interfaces\n",
    "5. **Document Thoroughly**: Include clear comments and interface descriptions\n",
    "6. **Verify Early and Often**: Use assertions and comprehensive testbenches\n",
    "7. **Consider Power and Timing**: Design with constraints in mind from the start\n",
    "8. **Use Modern SystemVerilog Features**: Interfaces, packages, and proper data types\n",
    "\n",
    "These practices will help you write robust, maintainable, and efficient SystemVerilog code that works reliably in both simulation and synthesis environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "30dff807",
   "metadata": {},
   "source": [
    "### Chapter 23: Integration with Other Languages\n",
    "\n",
    "Modern hardware design and verification environments often require integration between multiple languages and methodologies. SystemVerilog provides several mechanisms to interface with other languages, enabling designers and verification engineers to leverage existing code, libraries, and specialized tools."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f0448bd8",
   "metadata": {},
   "source": [
    "#### SystemVerilog and VHDL Integration"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "33aa5e0b",
   "metadata": {},
   "source": [
    "##### Mixed-Language Design Challenges\n",
    "\n",
    "SystemVerilog and VHDL have different paradigms and data types, making integration challenging but necessary in many projects.\n",
    "\n",
    "**Key Differences:**\n",
    "- **Type Systems**: VHDL has strong typing; SystemVerilog is more flexible\n",
    "- **Time Resolution**: Different default time units and precision\n",
    "- **Signal Semantics**: VHDL signals vs SystemVerilog nets/variables\n",
    "- **Initialization**: Different default initialization behaviors"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a664b75d",
   "metadata": {},
   "source": [
    "##### Interface Strategies\n",
    "\n",
    "**1. Wrapper-Based Approach**\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog wrapper for VHDL component\n",
    "module vhdl_wrapper #(\n",
    "    parameter DATA_WIDTH = 8\n",
    ")(\n",
    "    input  logic clk,\n",
    "    input  logic rst_n,\n",
    "    input  logic [DATA_WIDTH-1:0] data_in,\n",
    "    input  logic valid_in,\n",
    "    output logic [DATA_WIDTH-1:0] data_out,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "// Type conversion and signal mapping\n",
    "logic clk_vhdl;\n",
    "logic rst_vhdl;\n",
    "logic [DATA_WIDTH-1:0] data_in_vhdl;\n",
    "logic valid_in_vhdl;\n",
    "logic [DATA_WIDTH-1:0] data_out_vhdl;\n",
    "logic valid_out_vhdl;\n",
    "\n",
    "// Signal assignments with proper polarity\n",
    "assign clk_vhdl = clk;\n",
    "assign rst_vhdl = ~rst_n;  // Active high for VHDL\n",
    "assign data_in_vhdl = data_in;\n",
    "assign valid_in_vhdl = valid_in;\n",
    "assign data_out = data_out_vhdl;\n",
    "assign valid_out = valid_out_vhdl;\n",
    "\n",
    "// VHDL component instantiation\n",
    "vhdl_processor #(\n",
    "    .DATA_WIDTH(DATA_WIDTH)\n",
    ") u_vhdl_proc (\n",
    "    .clk(clk_vhdl),\n",
    "    .rst(rst_vhdl),\n",
    "    .data_in(data_in_vhdl),\n",
    "    .valid_in(valid_in_vhdl),\n",
    "    .data_out(data_out_vhdl),\n",
    "    .valid_out(valid_out_vhdl)\n",
    ");\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**2. Interface-Based Integration**\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog interface for VHDL communication\n",
    "interface mixed_lang_if #(parameter DATA_WIDTH = 8);\n",
    "    logic clk;\n",
    "    logic rst_n;\n",
    "    logic [DATA_WIDTH-1:0] data;\n",
    "    logic valid;\n",
    "    logic ready;\n",
    "    \n",
    "    // Modports for different components\n",
    "    modport sv_master (\n",
    "        output clk, rst_n, data, valid,\n",
    "        input ready\n",
    "    );\n",
    "    \n",
    "    modport vhdl_slave (\n",
    "        input clk, rst_n, data, valid,\n",
    "        output ready\n",
    "    );\n",
    "    \n",
    "    // Convert SystemVerilog reset to VHDL convention\n",
    "    logic vhdl_rst;\n",
    "    assign vhdl_rst = ~rst_n;\n",
    "    \n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "938f4fce",
   "metadata": {},
   "source": [
    "##### Data Type Mapping\n",
    "\n",
    "```systemverilog\n",
    "// Utility package for SV-VHDL type conversion\n",
    "package sv_vhdl_types;\n",
    "    \n",
    "    // Convert SystemVerilog logic to VHDL std_logic equivalent\n",
    "    function automatic bit [7:0] logic_to_stdlogic(input logic [7:0] sv_val);\n",
    "        bit [7:0] result;\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            case (sv_val[i])\n",
    "                1'b0:    result[i] = 1'b0;\n",
    "                1'b1:    result[i] = 1'b1;\n",
    "                1'bx:    result[i] = 1'bx;\n",
    "                1'bz:    result[i] = 1'bz;\n",
    "                default: result[i] = 1'bx;\n",
    "            endcase\n",
    "        end\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    // Handle VHDL array types\n",
    "    typedef struct {\n",
    "        bit [31:0] data [0:15];\n",
    "        int length;\n",
    "    } vhdl_array_t;\n",
    "    \n",
    "endpackage\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e80067da",
   "metadata": {},
   "source": [
    "#### C/C++ Integration via DPI (Direct Programming Interface)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94b0306b",
   "metadata": {},
   "source": [
    "##### DPI Fundamentals\n",
    "\n",
    "DPI provides a standardized way to call C/C++ functions from SystemVerilog and vice versa.\n",
    "\n",
    "**Basic DPI Import:**\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog side - importing C functions\n",
    "module dpi_example;\n",
    "\n",
    "// Import C functions\n",
    "import \"DPI-C\" function int c_add(input int a, input int b);\n",
    "import \"DPI-C\" function void c_print_message(input string msg);\n",
    "import \"DPI-C\" function int c_file_operation(input string filename, \n",
    "                                           input string mode);\n",
    "\n",
    "// Import C function with context\n",
    "import \"DPI-C\" context function void c_callback_setup(input string name);\n",
    "\n",
    "initial begin\n",
    "    int result;\n",
    "    \n",
    "    // Call C function\n",
    "    result = c_add(10, 20);\n",
    "    $display(\"C function result: %0d\", result);\n",
    "    \n",
    "    // Pass string to C\n",
    "    c_print_message(\"Hello from SystemVerilog!\");\n",
    "    \n",
    "    // File operations\n",
    "    if (c_file_operation(\"test.txt\", \"r\") == 0) begin\n",
    "        $display(\"File opened successfully\");\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Corresponding C Code:**\n",
    "\n",
    "```c\n",
    "// C side implementation\n",
    "#include <stdio.h>\n",
    "#include <string.h>\n",
    "#include \"svdpi.h\"\n",
    "\n",
    "// Simple arithmetic function\n",
    "int c_add(int a, int b) {\n",
    "    return a + b;\n",
    "}\n",
    "\n",
    "// String handling function\n",
    "void c_print_message(const char* msg) {\n",
    "    printf(\"C received: %s\\n\", msg);\n",
    "}\n",
    "\n",
    "// File operation function\n",
    "int c_file_operation(const char* filename, const char* mode) {\n",
    "    FILE* fp = fopen(filename, mode);\n",
    "    if (fp != NULL) {\n",
    "        fclose(fp);\n",
    "        return 0;  // Success\n",
    "    }\n",
    "    return -1;  // Failure\n",
    "}\n",
    "\n",
    "// Context-aware function\n",
    "void c_callback_setup(const char* name) {\n",
    "    printf(\"Setting up callback for %s\\n\", name);\n",
    "    // Store context information\n",
    "}\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "233ec9c7",
   "metadata": {},
   "source": [
    "##### Advanced DPI Features\n",
    "\n",
    "**1. Array Passing:**\n",
    "\n",
    "```systemverilog\n",
    "module dpi_arrays;\n",
    "\n",
    "// Import C functions for array operations\n",
    "import \"DPI-C\" function void c_process_array(\n",
    "    input int size,\n",
    "    inout int array[]\n",
    ");\n",
    "\n",
    "import \"DPI-C\" function void c_matrix_multiply(\n",
    "    input int rows, input int cols,\n",
    "    input real matrix_a[],\n",
    "    input real matrix_b[],\n",
    "    output real result[]\n",
    ");\n",
    "\n",
    "initial begin\n",
    "    int data_array[10];\n",
    "    real matrix_a[4] = '{1.0, 2.0, 3.0, 4.0};\n",
    "    real matrix_b[4] = '{2.0, 0.0, 1.0, 2.0};\n",
    "    real result[4];\n",
    "    \n",
    "    // Initialize array\n",
    "    foreach (data_array[i]) data_array[i] = i * 2;\n",
    "    \n",
    "    // Process array in C\n",
    "    c_process_array(10, data_array);\n",
    "    \n",
    "    // Matrix operations\n",
    "    c_matrix_multiply(2, 2, matrix_a, matrix_b, result);\n",
    "    \n",
    "    // Display results\n",
    "    $display(\"Processed array: %p\", data_array);\n",
    "    $display(\"Matrix result: %p\", result);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**2. DPI Export (SystemVerilog to C):**\n",
    "\n",
    "```systemverilog\n",
    "// Export SystemVerilog functions to C\n",
    "export \"DPI-C\" function sv_callback;\n",
    "export \"DPI-C\" task sv_wait_cycles;\n",
    "\n",
    "// SystemVerilog functions callable from C\n",
    "function int sv_callback(input int value);\n",
    "    $display(\"SV callback called with value: %0d\", value);\n",
    "    return value * 2;\n",
    "endfunction\n",
    "\n",
    "task sv_wait_cycles(input int cycles);\n",
    "    repeat (cycles) @(posedge clk);\n",
    "endtask\n",
    "\n",
    "// Import C function that will call back to SV\n",
    "import \"DPI-C\" function void c_trigger_callback(input int initial_value);\n",
    "\n",
    "initial begin\n",
    "    c_trigger_callback(42);\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f1181d5",
   "metadata": {},
   "source": [
    "##### Complex Data Structures\n",
    "\n",
    "```systemverilog\n",
    "// Package for complex DPI data types\n",
    "package dpi_complex_types;\n",
    "\n",
    "// Packed struct for DPI\n",
    "typedef struct packed {\n",
    "    bit [31:0] address;\n",
    "    bit [7:0]  data;\n",
    "    bit [3:0]  command;\n",
    "    bit        valid;\n",
    "} transaction_t;\n",
    "\n",
    "// Unpacked struct (requires special handling)\n",
    "typedef struct {\n",
    "    string     name;\n",
    "    int        id;\n",
    "    real       timestamp;\n",
    "    bit [63:0] payload;\n",
    "} complex_struct_t;\n",
    "\n",
    "endpackage\n",
    "\n",
    "import dpi_complex_types::*;\n",
    "\n",
    "module dpi_complex;\n",
    "\n",
    "// Import functions for complex types\n",
    "import \"DPI-C\" function void c_process_transaction(\n",
    "    input transaction_t trans\n",
    ");\n",
    "\n",
    "import \"DPI-C\" function void c_handle_complex_struct(\n",
    "    input string name,\n",
    "    input int id,\n",
    "    input real timestamp,\n",
    "    input longint payload\n",
    ");\n",
    "\n",
    "initial begin\n",
    "    transaction_t trans;\n",
    "    complex_struct_t complex_data;\n",
    "    \n",
    "    // Initialize packed struct\n",
    "    trans.address = 32'hDEADBEEF;\n",
    "    trans.data = 8'hAA;\n",
    "    trans.command = 4'b1010;\n",
    "    trans.valid = 1'b1;\n",
    "    \n",
    "    // Send to C\n",
    "    c_process_transaction(trans);\n",
    "    \n",
    "    // Handle unpacked struct (pass members individually)\n",
    "    complex_data.name = \"Test Structure\";\n",
    "    complex_data.id = 123;\n",
    "    complex_data.timestamp = $realtime;\n",
    "    complex_data.payload = 64'hCAFEBABEDEADBEEF;\n",
    "    \n",
    "    c_handle_complex_struct(\n",
    "        complex_data.name,\n",
    "        complex_data.id,\n",
    "        complex_data.timestamp,\n",
    "        complex_data.payload\n",
    "    );\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e532fa70",
   "metadata": {},
   "source": [
    "#### SystemC Integration"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "26d89aac",
   "metadata": {},
   "source": [
    "##### SystemC-SystemVerilog Co-simulation\n",
    "\n",
    "SystemC provides transaction-level modeling capabilities that complement SystemVerilog's RTL and verification features.\n",
    "\n",
    "**SystemC Model:**\n",
    "\n",
    "```cpp\n",
    "// SystemC transaction-level model\n",
    "#include <systemc.h>\n",
    "#include <tlm.h>\n",
    "\n",
    "class memory_model : public sc_module, public tlm::tlm_fw_transport_if<> {\n",
    "private:\n",
    "    std::map<sc_uint<32>, sc_uint<32>> memory;\n",
    "    \n",
    "public:\n",
    "    tlm::tlm_target_socket<> socket;\n",
    "    \n",
    "    SC_CTOR(memory_model) : socket(\"socket\") {\n",
    "        socket.bind(*this);\n",
    "    }\n",
    "    \n",
    "    virtual tlm::tlm_sync_enum nb_transport_fw(\n",
    "        tlm::tlm_generic_payload& trans,\n",
    "        tlm::tlm_phase& phase,\n",
    "        sc_time& delay) {\n",
    "        \n",
    "        sc_uint<32> addr = trans.get_address();\n",
    "        unsigned char* data = trans.get_data_ptr();\n",
    "        \n",
    "        if (trans.get_command() == tlm::TLM_READ_COMMAND) {\n",
    "            *reinterpret_cast<sc_uint<32>*>(data) = memory[addr];\n",
    "        } else {\n",
    "            memory[addr] = *reinterpret_cast<sc_uint<32>*>(data);\n",
    "        }\n",
    "        \n",
    "        trans.set_response_status(tlm::TLM_OK_RESPONSE);\n",
    "        return tlm::TLM_COMPLETED;\n",
    "    }\n",
    "    \n",
    "    // Required interface methods\n",
    "    virtual void b_transport(tlm::tlm_generic_payload&, sc_time&) {}\n",
    "    virtual bool get_direct_mem_ptr(tlm::tlm_generic_payload&, tlm::tlm_dmi&) { return false; }\n",
    "    virtual unsigned int transport_dbg(tlm::tlm_generic_payload&) { return 0; }\n",
    "};\n",
    "```\n",
    "\n",
    "**SystemVerilog Interface to SystemC:**\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog wrapper for SystemC model\n",
    "module systemc_memory_wrapper #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input  logic clk,\n",
    "    input  logic rst_n,\n",
    "    \n",
    "    // Memory interface\n",
    "    input  logic [ADDR_WIDTH-1:0] addr,\n",
    "    input  logic [DATA_WIDTH-1:0] wdata,\n",
    "    output logic [DATA_WIDTH-1:0] rdata,\n",
    "    input  logic                  we,\n",
    "    input  logic                  re,\n",
    "    output logic                  ready\n",
    ");\n",
    "\n",
    "// DPI functions to communicate with SystemC\n",
    "import \"DPI-C\" function void sc_memory_write(\n",
    "    input int addr,\n",
    "    input int data\n",
    ");\n",
    "\n",
    "import \"DPI-C\" function int sc_memory_read(\n",
    "    input int addr\n",
    ");\n",
    "\n",
    "import \"DPI-C\" function void sc_memory_init();\n",
    "import \"DPI-C\" function void sc_memory_cleanup();\n",
    "\n",
    "// State tracking\n",
    "logic [DATA_WIDTH-1:0] read_data_reg;\n",
    "logic ready_reg;\n",
    "\n",
    "initial begin\n",
    "    sc_memory_init();\n",
    "end\n",
    "\n",
    "final begin\n",
    "    sc_memory_cleanup();\n",
    "end\n",
    "\n",
    "// Handle memory operations\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        read_data_reg <= '0;\n",
    "        ready_reg <= 1'b0;\n",
    "    end else begin\n",
    "        ready_reg <= 1'b0;\n",
    "        \n",
    "        if (we) begin\n",
    "            sc_memory_write(addr, wdata);\n",
    "            ready_reg <= 1'b1;\n",
    "        end else if (re) begin\n",
    "            read_data_reg <= sc_memory_read(addr);\n",
    "            ready_reg <= 1'b1;\n",
    "        end\n",
    "    end\n",
    "end\n",
    "\n",
    "assign rdata = read_data_reg;\n",
    "assign ready = ready_reg;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f994e6ca",
   "metadata": {},
   "source": [
    "##### Transaction-Level Modeling Bridge\n",
    "\n",
    "```systemverilog\n",
    "// TLM-style interface for SystemVerilog\n",
    "interface tlm_if #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n",
    "    \n",
    "    typedef enum {READ, WRITE} command_e;\n",
    "    \n",
    "    typedef struct {\n",
    "        command_e               command;\n",
    "        logic [ADDR_WIDTH-1:0] address;\n",
    "        logic [DATA_WIDTH-1:0] data;\n",
    "        logic [3:0]            byte_enable;\n",
    "        int                    length;\n",
    "    } transaction_t;\n",
    "    \n",
    "    typedef enum {UNINITIALIZED, BEGIN_REQ, END_REQ, BEGIN_RESP, END_RESP} phase_e;\n",
    "    \n",
    "    // Signals\n",
    "    transaction_t trans;\n",
    "    phase_e       phase;\n",
    "    logic         valid;\n",
    "    logic         ready;\n",
    "    \n",
    "    // Modports\n",
    "    modport initiator (\n",
    "        output trans, phase, valid,\n",
    "        input ready\n",
    "    );\n",
    "    \n",
    "    modport target (\n",
    "        input trans, phase, valid,\n",
    "        output ready\n",
    "    );\n",
    "    \n",
    "    // Tasks for transaction handling\n",
    "    task automatic send_transaction(input transaction_t t);\n",
    "        trans = t;\n",
    "        phase = BEGIN_REQ;\n",
    "        valid = 1'b1;\n",
    "        wait (ready);\n",
    "        @(posedge valid);\n",
    "    endtask\n",
    "    \n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d794bb91",
   "metadata": {},
   "source": [
    "#### Mixed-Language Simulation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e183655e",
   "metadata": {},
   "source": [
    "##### Simulation Flow Management\n",
    "\n",
    "```systemverilog\n",
    "// Top-level mixed-language testbench\n",
    "module mixed_language_tb;\n",
    "\n",
    "// Clock and reset generation\n",
    "logic clk = 0;\n",
    "logic rst_n = 0;\n",
    "\n",
    "always #5 clk = ~clk;\n",
    "\n",
    "initial begin\n",
    "    rst_n = 0;\n",
    "    #100 rst_n = 1;\n",
    "end\n",
    "\n",
    "// SystemVerilog DUT\n",
    "cpu_core u_cpu (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    // ... other connections\n",
    ");\n",
    "\n",
    "// VHDL memory subsystem (through wrapper)\n",
    "vhdl_memory_wrapper u_memory (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    // ... memory interface\n",
    ");\n",
    "\n",
    "// SystemC TLM model interface\n",
    "systemc_peripheral_wrapper u_peripheral (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    // ... peripheral interface\n",
    ");\n",
    "\n",
    "// C/C++ based checker\n",
    "import \"DPI-C\" function void c_protocol_checker_init();\n",
    "import \"DPI-C\" function int c_protocol_checker(\n",
    "    input int cycle,\n",
    "    input int addr,\n",
    "    input int data,\n",
    "    input int control\n",
    ");\n",
    "\n",
    "// Simulation control\n",
    "initial begin\n",
    "    c_protocol_checker_init();\n",
    "    \n",
    "    // Wait for reset deassertion\n",
    "    wait (rst_n);\n",
    "    repeat (10) @(posedge clk);\n",
    "    \n",
    "    // Run mixed-language simulation\n",
    "    fork\n",
    "        begin\n",
    "            // SystemVerilog stimulus\n",
    "            run_sv_stimulus();\n",
    "        end\n",
    "        begin\n",
    "            // Protocol checking\n",
    "            run_protocol_checks();\n",
    "        end\n",
    "        begin\n",
    "            // Performance monitoring\n",
    "            run_performance_monitor();\n",
    "        end\n",
    "    join_any\n",
    "    \n",
    "    $finish;\n",
    "end\n",
    "\n",
    "// SystemVerilog-specific tasks\n",
    "task run_sv_stimulus();\n",
    "    for (int i = 0; i < 1000; i++) begin\n",
    "        // Generate transactions\n",
    "        @(posedge clk);\n",
    "        // ... stimulus code\n",
    "    end\n",
    "endtask\n",
    "\n",
    "task run_protocol_checks();\n",
    "    forever begin\n",
    "        @(posedge clk);\n",
    "        if (rst_n) begin\n",
    "            int result = c_protocol_checker(\n",
    "                $time, \n",
    "                u_cpu.addr_out,\n",
    "                u_cpu.data_out,\n",
    "                u_cpu.control_out\n",
    "            );\n",
    "            if (result != 0) begin\n",
    "                $error(\"Protocol violation detected at time %t\", $time);\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endtask\n",
    "\n",
    "task run_performance_monitor();\n",
    "    // Performance monitoring code\n",
    "    forever begin\n",
    "        repeat (1000) @(posedge clk);\n",
    "        $display(\"Performance checkpoint at time %t\", $time);\n",
    "    end\n",
    "endtask\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c0eda37d",
   "metadata": {},
   "source": [
    "##### Cross-Language Debugging\n",
    "\n",
    "```systemverilog\n",
    "// Debug infrastructure for mixed-language simulation\n",
    "package mixed_debug_pkg;\n",
    "\n",
    "    // Debug levels\n",
    "    typedef enum {\n",
    "        DEBUG_OFF,\n",
    "        DEBUG_ERROR,\n",
    "        DEBUG_WARN,\n",
    "        DEBUG_INFO,\n",
    "        DEBUG_VERBOSE\n",
    "    } debug_level_e;\n",
    "    \n",
    "    // Debug message structure\n",
    "    typedef struct {\n",
    "        debug_level_e level;\n",
    "        string        source;\n",
    "        string        message;\n",
    "        time          timestamp;\n",
    "    } debug_msg_t;\n",
    "    \n",
    "    // Global debug control\n",
    "    debug_level_e global_debug_level = DEBUG_INFO;\n",
    "    \n",
    "    // Debug message function\n",
    "    function void debug_msg(\n",
    "        input debug_level_e level,\n",
    "        input string source,\n",
    "        input string message\n",
    "    );\n",
    "        if (level <= global_debug_level) begin\n",
    "            debug_msg_t msg;\n",
    "            msg.level = level;\n",
    "            msg.source = source;\n",
    "            msg.message = message;\n",
    "            msg.timestamp = $time;\n",
    "            \n",
    "            // Send to both SystemVerilog and C logging\n",
    "            $display(\"[%s] %s: %s @ %t\", \n",
    "                     level.name(), source, message, msg.timestamp);\n",
    "            \n",
    "            // Also send to C logger\n",
    "            c_debug_log(level, source, message, msg.timestamp);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Import C debug functions\n",
    "    import \"DPI-C\" function void c_debug_log(\n",
    "        input int level,\n",
    "        input string source,\n",
    "        input string message,\n",
    "        input longint timestamp\n",
    "    );\n",
    "    \n",
    "endpackage\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "97ed334e",
   "metadata": {},
   "source": [
    "#### Best Practices for Language Integration"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "068505bc",
   "metadata": {},
   "source": [
    "##### Design Guidelines\n",
    "\n",
    "```systemverilog\n",
    "// Configuration package for mixed-language projects\n",
    "package mixed_lang_config;\n",
    "\n",
    "    // Timing configuration\n",
    "    parameter time SV_TIME_UNIT = 1ns;\n",
    "    parameter time VHDL_TIME_UNIT = 1ns;\n",
    "    parameter time SC_TIME_UNIT = 1ns;\n",
    "    \n",
    "    // Interface standards\n",
    "    typedef struct {\n",
    "        logic clk;\n",
    "        logic rst_n;  // Active low reset for SV/SC\n",
    "        logic rst;    // Active high reset for VHDL\n",
    "    } std_clock_reset_t;\n",
    "    \n",
    "    // Data width standards\n",
    "    parameter int STD_DATA_WIDTH = 32;\n",
    "    parameter int STD_ADDR_WIDTH = 32;\n",
    "    \n",
    "    // Conversion utilities\n",
    "    function automatic logic vhdl_to_sv_reset(input logic vhdl_rst);\n",
    "        return ~vhdl_rst;\n",
    "    endfunction\n",
    "    \n",
    "    function automatic logic sv_to_vhdl_reset(input logic sv_rst_n);\n",
    "        return ~sv_rst_n;\n",
    "    endfunction\n",
    "    \n",
    "endpackage\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f5709828",
   "metadata": {},
   "source": [
    "##### Error Handling\n",
    "\n",
    "```systemverilog\n",
    "// Error handling for mixed-language environments\n",
    "class mixed_lang_error_handler;\n",
    "    \n",
    "    static int error_count = 0;\n",
    "    static int warning_count = 0;\n",
    "    \n",
    "    // Error reporting\n",
    "    static function void report_error(\n",
    "        string source,\n",
    "        string message\n",
    "    );\n",
    "        error_count++;\n",
    "        $error(\"[%s] %s\", source, message);\n",
    "        \n",
    "        // Also report to C layer\n",
    "        c_report_error(source, message);\n",
    "        \n",
    "        // Check for error threshold\n",
    "        if (error_count > 100) begin\n",
    "            $fatal(\"Too many errors, terminating simulation\");\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Warning reporting\n",
    "    static function void report_warning(\n",
    "        string source,\n",
    "        string message\n",
    "    );\n",
    "        warning_count++;\n",
    "        $warning(\"[%s] %s\", source, message);\n",
    "        c_report_warning(source, message);\n",
    "    endfunction\n",
    "    \n",
    "    // Summary\n",
    "    static function void print_summary();\n",
    "        $display(\"=== Mixed Language Simulation Summary ===\");\n",
    "        $display(\"Errors: %0d\", error_count);\n",
    "        $display(\"Warnings: %0d\", warning_count);\n",
    "        c_print_summary(error_count, warning_count);\n",
    "    endfunction\n",
    "    \n",
    "    // Import C error handling functions\n",
    "    import \"DPI-C\" function void c_report_error(\n",
    "        input string source, \n",
    "        input string message\n",
    "    );\n",
    "    \n",
    "    import \"DPI-C\" function void c_report_warning(\n",
    "        input string source, \n",
    "        input string message\n",
    "    );\n",
    "    \n",
    "    import \"DPI-C\" function void c_print_summary(\n",
    "        input int errors, \n",
    "        input int warnings\n",
    "    );\n",
    "    \n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dd818fcb",
   "metadata": {},
   "source": [
    "#### Performance Considerations\n",
    "\n",
    "When integrating multiple languages, consider these performance aspects:\n",
    "\n",
    "**Simulation Speed:**\n",
    "- DPI calls have overhead; minimize frequent calls\n",
    "- Use packed data structures for better performance\n",
    "- Consider using SystemVerilog interfaces for high-frequency communication\n",
    "\n",
    "**Memory Usage:**\n",
    "- Each language runtime has its own memory management\n",
    "- Be careful with string handling across language boundaries\n",
    "- Clean up resources properly in each language domain\n",
    "\n",
    "**Synchronization:**\n",
    "- Ensure proper time synchronization between different simulators\n",
    "- Use standard clock and reset domains\n",
    "- Be aware of different event scheduling semantics"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0267e7ff",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Integration with other languages enables SystemVerilog to leverage existing codebases and specialized tools. Key integration mechanisms include VHDL co-simulation through wrappers, DPI for C/C++ integration, SystemC for transaction-level modeling, and comprehensive mixed-language simulation frameworks. Success requires careful attention to data type conversion, timing synchronization, error handling, and performance optimization."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9f228b69",
   "metadata": {},
   "source": [
    "## Part VII: Advanced Topics"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0e6823c9",
   "metadata": {},
   "source": [
    "### Chapter 24: Formal Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0cc8f250",
   "metadata": {},
   "source": [
    "#### Introduction to Formal Verification\n",
    "\n",
    "Formal verification is a mathematical approach to proving the correctness of hardware designs. Unlike simulation-based verification, which tests specific scenarios, formal verification exhaustively checks all possible states and transitions of a design. SystemVerilog provides powerful constructs for formal verification through its assertion-based verification (ABV) capabilities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f144f05c",
   "metadata": {},
   "source": [
    "#### Property Specification Language\n",
    "\n",
    "SystemVerilog's property specification language allows you to express design requirements and constraints mathematically. Properties describe the expected behavior of your design over time."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4e2dfe51",
   "metadata": {},
   "source": [
    "##### Basic Property Syntax\n",
    "\n",
    "```systemverilog\n",
    "// Basic property structure\n",
    "property property_name;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    sequence_or_expression;\n",
    "endproperty\n",
    "\n",
    "// Simple property example\n",
    "property req_ack_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> ##[1:3] acknowledge;\n",
    "endproperty\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dc417151",
   "metadata": {},
   "source": [
    "##### Sequence Definitions\n",
    "\n",
    "Sequences are the building blocks of properties. They define patterns of signal behavior over time.\n",
    "\n",
    "```systemverilog\n",
    "// Basic sequence examples\n",
    "sequence req_seq;\n",
    "    @(posedge clk) request && !busy;\n",
    "endsequence\n",
    "\n",
    "sequence handshake_seq;\n",
    "    @(posedge clk) request ##1 grant ##1 acknowledge;\n",
    "endsequence\n",
    "\n",
    "// Sequence with repetition\n",
    "sequence burst_seq;\n",
    "    @(posedge clk) start ##1 (data_valid [*4]) ##1 end_burst;\n",
    "endsequence\n",
    "\n",
    "// Sequence with variable delay\n",
    "sequence delayed_response;\n",
    "    @(posedge clk) trigger ##[1:10] response;\n",
    "endsequence\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b95f734",
   "metadata": {},
   "source": [
    "##### Property Examples\n",
    "\n",
    "```systemverilog\n",
    "module formal_properties (\n",
    "    input logic clk, reset,\n",
    "    input logic request, grant, acknowledge,\n",
    "    input logic [7:0] data,\n",
    "    input logic valid, ready\n",
    ");\n",
    "\n",
    "// Property 1: Request should be followed by grant within 5 cycles\n",
    "property req_grant_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> ##[1:5] grant;\n",
    "endproperty\n",
    "\n",
    "// Property 2: Data stability during valid\n",
    "property data_stable_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(valid) |-> (data == $past(data)) throughout (valid [*1:$]);\n",
    "endproperty\n",
    "\n",
    "// Property 3: Mutual exclusion\n",
    "property mutex_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    not (request && grant);\n",
    "endproperty\n",
    "\n",
    "// Property 4: Pipeline behavior\n",
    "property pipeline_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    valid && ready |-> ##1 $past(data) == output_data;\n",
    "endproperty\n",
    "\n",
    "// Property 5: FIFO empty/full conditions\n",
    "property fifo_empty_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (read_ptr == write_ptr) |-> empty;\n",
    "endproperty\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ae460438",
   "metadata": {},
   "source": [
    "##### Advanced Property Constructs\n",
    "\n",
    "```systemverilog\n",
    "// Using implication operators\n",
    "property strong_implication;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    condition1 |-> condition2;  // Strong implication\n",
    "endproperty\n",
    "\n",
    "property weak_implication;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    condition1 |=> condition2;  // Weak implication (next cycle)\n",
    "endproperty\n",
    "\n",
    "// Using repetition operators\n",
    "property burst_transfer;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    start_burst |-> (data_valid [*8]) ##1 end_burst;\n",
    "endproperty\n",
    "\n",
    "// Using until operators\n",
    "property hold_until;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> (busy until grant);\n",
    "endproperty\n",
    "\n",
    "// Complex property with local variables\n",
    "property complex_counting;\n",
    "    int count;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (increment, count = counter_val) |-> ##[1:10] (decrement && counter_val == count - 1);\n",
    "endproperty\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "802b413e",
   "metadata": {},
   "source": [
    "#### Model Checking Concepts\n",
    "\n",
    "Model checking is the core technique used in formal verification. It systematically explores all possible states of a finite state system to verify properties."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0fb53799",
   "metadata": {},
   "source": [
    "##### State Space Exploration\n",
    "\n",
    "```systemverilog\n",
    "// Example: Traffic light controller for model checking\n",
    "module traffic_light_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic car_sensor, pedestrian_button,\n",
    "    output logic [1:0] light_state // 00=Red, 01=Yellow, 10=Green\n",
    ");\n",
    "\n",
    "typedef enum logic [1:0] {\n",
    "    RED = 2'b00,\n",
    "    YELLOW = 2'b01,\n",
    "    GREEN = 2'b10\n",
    "} light_t;\n",
    "\n",
    "light_t current_state, next_state;\n",
    "logic [3:0] timer;\n",
    "\n",
    "// State transition logic\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        RED: begin\n",
    "            if (timer >= 8 && car_sensor)\n",
    "                next_state = GREEN;\n",
    "            else\n",
    "                next_state = RED;\n",
    "        end\n",
    "        GREEN: begin\n",
    "            if (timer >= 12 || pedestrian_button)\n",
    "                next_state = YELLOW;\n",
    "            else\n",
    "                next_state = GREEN;\n",
    "        end\n",
    "        YELLOW: begin\n",
    "            if (timer >= 3)\n",
    "                next_state = RED;\n",
    "            else\n",
    "                next_state = YELLOW;\n",
    "        end\n",
    "        default: next_state = RED;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// State register and timer\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        current_state <= RED;\n",
    "        timer <= 0;\n",
    "    end else begin\n",
    "        current_state <= next_state;\n",
    "        if (current_state != next_state)\n",
    "            timer <= 0;\n",
    "        else\n",
    "            timer <= timer + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign light_state = current_state;\n",
    "\n",
    "// Formal properties for model checking\n",
    "property safety_no_direct_red_to_green;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (current_state == RED) |-> ##1 (current_state != GREEN);\n",
    "endproperty\n",
    "\n",
    "property liveness_eventually_green;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    car_sensor |-> ##[1:20] (current_state == GREEN);\n",
    "endproperty\n",
    "\n",
    "property pedestrian_priority;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (current_state == GREEN && pedestrian_button) |-> ##[1:4] (current_state == RED);\n",
    "endproperty\n",
    "\n",
    "// Assertions for model checking\n",
    "assert property (safety_no_direct_red_to_green);\n",
    "assert property (liveness_eventually_green);\n",
    "assert property (pedestrian_priority);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "370645e6",
   "metadata": {},
   "source": [
    "##### Invariant Properties\n",
    "\n",
    "```systemverilog\n",
    "// Example: FIFO with invariants\n",
    "module fifo_formal #(\n",
    "    parameter DEPTH = 8,\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input logic clk, reset,\n",
    "    input logic write_en, read_en,\n",
    "    input logic [WIDTH-1:0] write_data,\n",
    "    output logic [WIDTH-1:0] read_data,\n",
    "    output logic full, empty\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH-1:0];\n",
    "logic [$clog2(DEPTH):0] write_ptr, read_ptr;\n",
    "logic [$clog2(DEPTH):0] count;\n",
    "\n",
    "// FIFO implementation\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        write_ptr <= 0;\n",
    "        read_ptr <= 0;\n",
    "        count <= 0;\n",
    "    end else begin\n",
    "        if (write_en && !full) begin\n",
    "            memory[write_ptr[2:0]] <= write_data;\n",
    "            write_ptr <= write_ptr + 1;\n",
    "            count <= count + 1;\n",
    "        end\n",
    "        if (read_en && !empty) begin\n",
    "            read_ptr <= read_ptr + 1;\n",
    "            count <= count - 1;\n",
    "        end\n",
    "    end\n",
    "end\n",
    "\n",
    "assign read_data = memory[read_ptr[2:0]];\n",
    "assign full = (count == DEPTH);\n",
    "assign empty = (count == 0);\n",
    "\n",
    "// Invariant properties\n",
    "property fifo_count_invariant;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    count <= DEPTH;\n",
    "endproperty\n",
    "\n",
    "property full_empty_mutex;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    not (full && empty);\n",
    "endproperty\n",
    "\n",
    "property ptr_difference_invariant;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    ((write_ptr - read_ptr) & ((1 << ($clog2(DEPTH)+1)) - 1)) == count;\n",
    "endproperty\n",
    "\n",
    "// Data integrity property\n",
    "property data_integrity;\n",
    "    logic [WIDTH-1:0] stored_data;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (write_en && !full, stored_data = write_data) |-> \n",
    "    ##[1:DEPTH] (read_en && !empty && read_data == stored_data);\n",
    "endproperty\n",
    "\n",
    "assert property (fifo_count_invariant);\n",
    "assert property (full_empty_mutex);\n",
    "assert property (ptr_difference_invariant);\n",
    "assert property (data_integrity);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9238e57f",
   "metadata": {},
   "source": [
    "#### Bounded Model Checking\n",
    "\n",
    "Bounded Model Checking (BMC) is a formal verification technique that checks properties within a bounded time frame. It's particularly effective for finding bugs and counterexamples."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f4cd8e87",
   "metadata": {},
   "source": [
    "##### BMC Property Examples\n",
    "\n",
    "```systemverilog\n",
    "module processor_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [31:0] instruction,\n",
    "    input logic valid_instruction,\n",
    "    output logic [31:0] pc,\n",
    "    output logic stall, exception\n",
    ");\n",
    "\n",
    "// Processor state\n",
    "logic [31:0] program_counter;\n",
    "logic [2:0] pipeline_stage;\n",
    "logic hazard_detected;\n",
    "\n",
    "// Simple processor model\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        program_counter <= 32'h1000;\n",
    "        pipeline_stage <= 0;\n",
    "        hazard_detected <= 0;\n",
    "    end else begin\n",
    "        if (valid_instruction && !stall) begin\n",
    "            program_counter <= program_counter + 4;\n",
    "            pipeline_stage <= (pipeline_stage + 1) % 5;\n",
    "        end\n",
    "    end\n",
    "end\n",
    "\n",
    "assign pc = program_counter;\n",
    "assign stall = hazard_detected;\n",
    "\n",
    "// BMC properties with bounded time\n",
    "property pc_increment_bounded;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (valid_instruction && !stall) |-> ##1 (pc == $past(pc) + 4);\n",
    "endproperty\n",
    "\n",
    "property no_infinite_stall;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    stall |-> ##[1:10] !stall;  // Bounded to 10 cycles\n",
    "endproperty\n",
    "\n",
    "property exception_response_bounded;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    exception |-> ##[1:5] (pc == 32'h2000);  // Exception handler address\n",
    "endproperty\n",
    "\n",
    "// BMC with specific depth bounds\n",
    "property bounded_execution;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(valid_instruction) |-> ##[1:20] pipeline_stage == 0;\n",
    "endproperty\n",
    "\n",
    "assert property (pc_increment_bounded);\n",
    "assert property (no_infinite_stall);\n",
    "cover property (exception_response_bounded);\n",
    "assume property (bounded_execution);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3b41741",
   "metadata": {},
   "source": [
    "##### Cover Properties for BMC\n",
    "\n",
    "```systemverilog\n",
    "// Cover properties help ensure reachability\n",
    "module cache_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [31:0] address,\n",
    "    input logic read_req, write_req,\n",
    "    output logic hit, miss,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Cache states\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE, LOOKUP, REFILL, WRITEBACK\n",
    "} cache_state_t;\n",
    "\n",
    "cache_state_t state;\n",
    "logic [7:0] hit_count, miss_count;\n",
    "\n",
    "// Simplified cache behavior\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        state <= IDLE;\n",
    "        hit_count <= 0;\n",
    "        miss_count <= 0;\n",
    "    end else begin\n",
    "        case (state)\n",
    "            IDLE: if (read_req || write_req) state <= LOOKUP;\n",
    "            LOOKUP: begin\n",
    "                if (hit) begin\n",
    "                    state <= IDLE;\n",
    "                    hit_count <= hit_count + 1;\n",
    "                end else begin\n",
    "                    state <= REFILL;\n",
    "                    miss_count <= miss_count + 1;\n",
    "                end\n",
    "            end\n",
    "            REFILL: state <= IDLE;\n",
    "            WRITEBACK: state <= IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "// Cover properties to ensure all scenarios are reachable\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    hit_count > 10\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    miss_count > 5\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    state == REFILL ##1 state == IDLE\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (read_req ##1 hit) ##1 (write_req ##1 miss)\n",
    ");\n",
    "\n",
    "// Performance property\n",
    "property cache_efficiency;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (hit_count + miss_count > 0) |-> (hit_count * 100 / (hit_count + miss_count) >= 70);\n",
    "endproperty\n",
    "\n",
    "assert property (cache_efficiency);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eae42326",
   "metadata": {},
   "source": [
    "#### Formal Property Verification\n",
    "\n",
    "Formal Property Verification (FPV) uses mathematical proofs to verify that properties hold for all possible behaviors of a design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "80bb371a",
   "metadata": {},
   "source": [
    "##### Complete FPV Testbench Example\n",
    "\n",
    "```systemverilog\n",
    "module arbiter_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [3:0] request,\n",
    "    output logic [3:0] grant,\n",
    "    output logic [1:0] grant_id\n",
    ");\n",
    "\n",
    "// Round-robin arbiter implementation\n",
    "logic [1:0] last_grant;\n",
    "logic [3:0] masked_req;\n",
    "logic [3:0] higher_pri_reqs, lower_pri_reqs;\n",
    "\n",
    "always_comb begin\n",
    "    // Mask requests based on last grant\n",
    "    case (last_grant)\n",
    "        2'b00: masked_req = {request[3:1], 1'b0};\n",
    "        2'b01: masked_req = {request[3:2], 2'b00};\n",
    "        2'b10: masked_req = {request[3], 3'b000};\n",
    "        2'b11: masked_req = 4'b0000;\n",
    "    endcase\n",
    "    \n",
    "    higher_pri_reqs = masked_req;\n",
    "    lower_pri_reqs = request & ~masked_req;\n",
    "    \n",
    "    // Priority encoding\n",
    "    if (|higher_pri_reqs) begin\n",
    "        casez (higher_pri_reqs)\n",
    "            4'b???1: begin grant = 4'b0001; grant_id = 2'b00; end\n",
    "            4'b??10: begin grant = 4'b0010; grant_id = 2'b01; end\n",
    "            4'b?100: begin grant = 4'b0100; grant_id = 2'b10; end\n",
    "            4'b1000: begin grant = 4'b1000; grant_id = 2'b11; end\n",
    "            default: begin grant = 4'b0000; grant_id = 2'b00; end\n",
    "        endcase\n",
    "    end else if (|lower_pri_reqs) begin\n",
    "        casez (lower_pri_reqs)\n",
    "            4'b???1: begin grant = 4'b0001; grant_id = 2'b00; end\n",
    "            4'b??10: begin grant = 4'b0010; grant_id = 2'b01; end\n",
    "            4'b?100: begin grant = 4'b0100; grant_id = 2'b10; end\n",
    "            4'b1000: begin grant = 4'b1000; grant_id = 2'b11; end\n",
    "            default: begin grant = 4'b0000; grant_id = 2'b00; end\n",
    "        endcase\n",
    "    end else begin\n",
    "        grant = 4'b0000;\n",
    "        grant_id = 2'b00;\n",
    "    end\n",
    "end\n",
    "\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset)\n",
    "        last_grant <= 2'b11;  // Start from highest priority\n",
    "    else if (|grant)\n",
    "        last_grant <= grant_id;\n",
    "end\n",
    "\n",
    "// Formal properties for complete verification\n",
    "\n",
    "// Property 1: Mutual exclusion - only one grant at a time\n",
    "property mutual_exclusion;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $onehot0(grant);\n",
    "endproperty\n",
    "\n",
    "// Property 2: Grant only when requested\n",
    "property grant_requires_request;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    grant |-> (grant & request);\n",
    "endproperty\n",
    "\n",
    "// Property 3: No grant without request\n",
    "property no_grant_without_request;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (request == 4'b0000) |-> (grant == 4'b0000);\n",
    "endproperty\n",
    "\n",
    "// Property 4: Fairness - each requester eventually gets grant\n",
    "property fairness_req0;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[0] |-> ##[1:8] grant[0];\n",
    "endproperty\n",
    "\n",
    "property fairness_req1;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[1] |-> ##[1:8] grant[1];\n",
    "endproperty\n",
    "\n",
    "property fairness_req2;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[2] |-> ##[1:8] grant[2];\n",
    "endproperty\n",
    "\n",
    "property fairness_req3;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[3] |-> ##[1:8] grant[3];\n",
    "endproperty\n",
    "\n",
    "// Property 5: Grant ID consistency\n",
    "property grant_id_consistency;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    grant[0] |-> (grant_id == 2'b00) and\n",
    "    grant[1] |-> (grant_id == 2'b01) and\n",
    "    grant[2] |-> (grant_id == 2'b10) and\n",
    "    grant[3] |-> (grant_id == 2'b11);\n",
    "endproperty\n",
    "\n",
    "// Property 6: Round-robin ordering\n",
    "property round_robin_order;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (grant[0] && request[1]) |-> ##[1:4] grant[1];\n",
    "endproperty\n",
    "\n",
    "// Assumptions for FPV\n",
    "assume property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request != 4'b0000  // At least one request present\n",
    ");\n",
    "\n",
    "// Assertions\n",
    "assert property (mutual_exclusion);\n",
    "assert property (grant_requires_request);\n",
    "assert property (no_grant_without_request);\n",
    "assert property (fairness_req0);\n",
    "assert property (fairness_req1);\n",
    "assert property (fairness_req2);\n",
    "assert property (fairness_req3);\n",
    "assert property (grant_id_consistency);\n",
    "assert property (round_robin_order);\n",
    "\n",
    "// Cover properties for corner cases\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request == 4'b1111 ##1 grant == 4'b0001\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(request[3]) ##1 grant[3]\n",
    ");\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "691f1439",
   "metadata": {},
   "source": [
    "##### Formal Verification Flow\n",
    "\n",
    "```systemverilog\n",
    "// Bind statement to connect formal properties to design\n",
    "bind arbiter arbiter_formal formal_check (\n",
    "    .clk(clk),\n",
    "    .reset(reset),\n",
    "    .request(request),\n",
    "    .grant(grant),\n",
    "    .grant_id(grant_id)\n",
    ");\n",
    "\n",
    "// Formal verification configuration\n",
    "module formal_config;\n",
    "    \n",
    "    // Clock and reset assumptions\n",
    "    always @(posedge clk) begin\n",
    "        assume (reset == 0);  // Assume reset is deasserted after initial\n",
    "    end\n",
    "    \n",
    "    // Environmental constraints\n",
    "    assume property (\n",
    "        @(posedge clk)\n",
    "        $stable(request) || $countones($changed(request)) <= 2\n",
    "    );\n",
    "    \n",
    "    // Bounded proof depth\n",
    "    initial begin\n",
    "        $assertkill;  // Kill assertions after specified time\n",
    "        #1000000;     // Run for 1M time units\n",
    "        $finish;\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2918a9e7",
   "metadata": {},
   "source": [
    "#### Best Practices for Formal Verification\n",
    "\n",
    "1. **Start Simple**: Begin with basic safety properties before complex liveness properties\n",
    "2. **Use Assumptions**: Constrain the input space to realistic scenarios\n",
    "3. **Incremental Verification**: Add properties gradually and verify each step\n",
    "4. **Cover Properties**: Ensure your properties can actually be triggered\n",
    "5. **Bounded Proofs**: Use appropriate bounds for BMC to balance completeness and performance\n",
    "6. **Modular Approach**: Verify individual modules before system-level integration"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "69f55add",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Formal verification in SystemVerilog provides powerful capabilities for exhaustive design verification:\n",
    "\n",
    "- **Property Specification Language** enables precise expression of design requirements\n",
    "- **Model Checking** systematically explores all possible design states\n",
    "- **Bounded Model Checking** provides efficient verification within time bounds\n",
    "- **Formal Property Verification** uses mathematical proofs for complete verification\n",
    "\n",
    "These techniques complement traditional simulation-based verification and are essential for critical design validation where exhaustive verification is required.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0f44b314",
   "metadata": {},
   "source": [
    "### Chapter 25: Low Power Design Features"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4ee52e4e",
   "metadata": {},
   "source": [
    "#### Introduction to Low Power Design\n",
    "\n",
    "Low power design has become crucial in modern semiconductor design due to:\n",
    "- Battery-powered devices requiring extended operation\n",
    "- Thermal management in high-performance processors\n",
    "- Energy efficiency regulations and environmental concerns\n",
    "- Cost reduction through lower power consumption\n",
    "\n",
    "SystemVerilog provides several features and methodologies to support low power design verification and implementation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4938f5f3",
   "metadata": {},
   "source": [
    "#### Power-Aware Simulation\n",
    "\n",
    "Power-aware simulation enables verification of power management features during functional verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "675efb52",
   "metadata": {},
   "source": [
    "##### Basic Power-Aware Constructs\n",
    "\n",
    "```systemverilog\n",
    "// Power domain declaration\n",
    "module cpu_core (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_enable,\n",
    "    // ... other signals\n",
    ");\n",
    "\n",
    "// Power state variables\n",
    "logic power_on;\n",
    "logic retention_mode;\n",
    "\n",
    "// Power state control\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        power_on <= 1'b0;\n",
    "        retention_mode <= 1'b0;\n",
    "    end else begin\n",
    "        power_on <= power_enable;\n",
    "        retention_mode <= !power_enable && retention_signal;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Conditional simulation based on power state\n",
    "always_comb begin\n",
    "    if (!power_on) begin\n",
    "        // Power-off behavior\n",
    "        cpu_outputs = 'x;  // Unknown state\n",
    "    end else if (retention_mode) begin\n",
    "        // Retention mode - maintain critical state\n",
    "        cpu_outputs = retained_values;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        cpu_outputs = normal_operation_outputs;\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "33d2b99a",
   "metadata": {},
   "source": [
    "##### Power State Modeling\n",
    "\n",
    "```systemverilog\n",
    "// Power state enumeration\n",
    "typedef enum logic [2:0] {\n",
    "    POWER_OFF     = 3'b000,\n",
    "    POWER_ON      = 3'b001,\n",
    "    RETENTION     = 3'b010,\n",
    "    SLEEP_LIGHT   = 3'b011,\n",
    "    SLEEP_DEEP    = 3'b100\n",
    "} power_state_t;\n",
    "\n",
    "class power_manager;\n",
    "    power_state_t current_state;\n",
    "    power_state_t next_state;\n",
    "    \n",
    "    // Power transition methods\n",
    "    function void request_power_down();\n",
    "        case (current_state)\n",
    "            POWER_ON: next_state = SLEEP_LIGHT;\n",
    "            SLEEP_LIGHT: next_state = SLEEP_DEEP;\n",
    "            SLEEP_DEEP: next_state = POWER_OFF;\n",
    "            default: next_state = current_state;\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    function void request_power_up();\n",
    "        case (current_state)\n",
    "            POWER_OFF: next_state = RETENTION;\n",
    "            RETENTION: next_state = POWER_ON;\n",
    "            SLEEP_DEEP: next_state = SLEEP_LIGHT;\n",
    "            SLEEP_LIGHT: next_state = POWER_ON;\n",
    "            default: next_state = current_state;\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    // Power state transition\n",
    "    task apply_power_transition();\n",
    "        current_state = next_state;\n",
    "        $display(\"Power state changed to: %s\", current_state.name());\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b3f51d7d",
   "metadata": {},
   "source": [
    "#### Unified Power Format (UPF)\n",
    "\n",
    "UPF is an IEEE standard (1801) for specifying power intent in electronic designs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "418d704b",
   "metadata": {},
   "source": [
    "##### UPF Basic Commands\n",
    "\n",
    "```systemverilog\n",
    "// UPF commands are typically in separate .upf files\n",
    "// but can be embedded in SystemVerilog for simulation\n",
    "\n",
    "// Create power domain\n",
    "create_power_domain TOP\n",
    "create_power_domain CPU -elements {cpu_inst}\n",
    "create_power_domain GPU -elements {gpu_inst}\n",
    "\n",
    "// Create supply network\n",
    "create_supply_net VDD -domain TOP\n",
    "create_supply_net VDD_CPU -domain CPU  \n",
    "create_supply_net VDD_GPU -domain GPU\n",
    "create_supply_net VSS -domain TOP\n",
    "\n",
    "// Create supply ports\n",
    "create_supply_port VDD -domain TOP -direction in\n",
    "create_supply_port VDD_CPU -domain CPU -direction in\n",
    "create_supply_port VSS -domain TOP -direction in\n",
    "\n",
    "// Connect supply network\n",
    "connect_supply_net VDD -ports VDD\n",
    "connect_supply_net VDD_CPU -ports VDD_CPU\n",
    "connect_supply_net VSS -ports VSS\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5cfb7eb",
   "metadata": {},
   "source": [
    "##### UPF Power States\n",
    "\n",
    "```systemverilog\n",
    "// Define power states for domains\n",
    "add_power_state TOP.primary -state {\n",
    "    -name ON -logic_expr {VDD == 1'b1 && VSS == 1'b0}\n",
    "}\n",
    "\n",
    "add_power_state CPU.primary -state {\n",
    "    -name ON -logic_expr {VDD_CPU == 1'b1}\n",
    "} -state {\n",
    "    -name OFF -logic_expr {VDD_CPU == 1'b0}\n",
    "} -state {\n",
    "    -name RETENTION -logic_expr {VDD_CPU == 1'b0 && retention_supply == 1'b1}\n",
    "}\n",
    "\n",
    "// Power state transitions\n",
    "create_power_state_group CPU_states -states {CPU.primary.ON CPU.primary.OFF CPU.primary.RETENTION}\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8f4a3fb8",
   "metadata": {},
   "source": [
    "##### Integrating UPF with SystemVerilog\n",
    "\n",
    "```systemverilog\n",
    "module power_aware_cpu (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic vdd_cpu,\n",
    "    input logic retention_supply,\n",
    "    input logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Power state detection\n",
    "logic power_good;\n",
    "logic retention_mode;\n",
    "\n",
    "assign power_good = vdd_cpu;\n",
    "assign retention_mode = !vdd_cpu && retention_supply;\n",
    "\n",
    "// Retention registers\n",
    "logic [31:0] retention_data;\n",
    "\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        retention_data <= '0;\n",
    "    end else if (power_good && !retention_mode) begin\n",
    "        retention_data <= data_in;  // Store in retention during normal operation\n",
    "    end\n",
    "    // Retain value during retention_mode\n",
    "end\n",
    "\n",
    "// Output logic with power awareness\n",
    "always_comb begin\n",
    "    if (!power_good && !retention_mode) begin\n",
    "        data_out = 'x;  // Unknown when powered off\n",
    "    end else if (retention_mode) begin\n",
    "        data_out = retention_data;  // Output retained value\n",
    "    end else begin\n",
    "        data_out = data_in;  // Normal operation\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a23c56cb",
   "metadata": {},
   "source": [
    "#### Power Domains and Islands\n",
    "\n",
    "Power domains allow different parts of a design to be powered independently."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "afb751fb",
   "metadata": {},
   "source": [
    "##### Power Domain Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Power domain interface\n",
    "interface power_domain_if;\n",
    "    logic vdd;\n",
    "    logic vss;\n",
    "    logic enable;\n",
    "    logic retention;\n",
    "    logic isolation;\n",
    "    \n",
    "    modport master (\n",
    "        output vdd, vss, enable, retention, isolation\n",
    "    );\n",
    "    \n",
    "    modport slave (\n",
    "        input vdd, vss, enable, retention, isolation\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "// Power island module\n",
    "module power_island #(\n",
    "    parameter DOMAIN_NAME = \"DEFAULT\"\n",
    ")(\n",
    "    power_domain_if.slave pwr_if,\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    // Functional interfaces\n",
    "    input logic [31:0] data_in,\n",
    "    output logic [31:0] data_out,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "// Power state logic\n",
    "logic domain_active;\n",
    "logic retention_active;\n",
    "\n",
    "assign domain_active = pwr_if.vdd && pwr_if.enable;\n",
    "assign retention_active = pwr_if.retention && !domain_active;\n",
    "\n",
    "// Isolation logic\n",
    "logic [31:0] isolated_data_out;\n",
    "logic isolated_valid_out;\n",
    "\n",
    "always_comb begin\n",
    "    if (pwr_if.isolation) begin\n",
    "        isolated_data_out = '0;  // Or specific isolation value\n",
    "        isolated_valid_out = 1'b0;\n",
    "    end else begin\n",
    "        isolated_data_out = internal_data_out;\n",
    "        isolated_valid_out = internal_valid_out;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign data_out = isolated_data_out;\n",
    "assign valid_out = isolated_valid_out;\n",
    "\n",
    "// Internal logic with power awareness\n",
    "logic [31:0] internal_data_out;\n",
    "logic internal_valid_out;\n",
    "logic [31:0] retention_register;\n",
    "\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        retention_register <= '0;\n",
    "        internal_data_out <= '0;\n",
    "        internal_valid_out <= 1'b0;\n",
    "    end else if (domain_active) begin\n",
    "        // Normal operation\n",
    "        internal_data_out <= data_in + 1;  // Example processing\n",
    "        internal_valid_out <= 1'b1;\n",
    "        retention_register <= data_in;  // Save for retention\n",
    "    end else if (retention_active) begin\n",
    "        // Retention mode\n",
    "        internal_data_out <= retention_register;\n",
    "        internal_valid_out <= 1'b0;\n",
    "    end else begin\n",
    "        // Powered down\n",
    "        internal_data_out <= 'x;\n",
    "        internal_valid_out <= 1'bx;\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e23d9cc5",
   "metadata": {},
   "source": [
    "##### Power Controller\n",
    "\n",
    "```systemverilog\n",
    "module power_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_request,\n",
    "    input logic [2:0] target_domain,\n",
    "    power_domain_if.master cpu_domain,\n",
    "    power_domain_if.master gpu_domain,\n",
    "    power_domain_if.master mem_domain\n",
    ");\n",
    "\n",
    "// Power sequencing state machine\n",
    "typedef enum logic [3:0] {\n",
    "    IDLE,\n",
    "    POWER_UP_SEQ1,\n",
    "    POWER_UP_SEQ2,\n",
    "    POWER_UP_SEQ3,\n",
    "    ACTIVE,\n",
    "    POWER_DOWN_SEQ1,\n",
    "    POWER_DOWN_SEQ2,\n",
    "    POWER_DOWN_SEQ3,\n",
    "    POWERED_DOWN\n",
    "} power_seq_state_t;\n",
    "\n",
    "power_seq_state_t current_state, next_state;\n",
    "\n",
    "// Domain selection\n",
    "power_domain_if selected_domain;\n",
    "\n",
    "always_comb begin\n",
    "    case (target_domain)\n",
    "        3'b001: selected_domain = cpu_domain;\n",
    "        3'b010: selected_domain = gpu_domain;\n",
    "        3'b100: selected_domain = mem_domain;\n",
    "        default: selected_domain = cpu_domain;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Power sequencing FSM\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n)\n",
    "        current_state <= POWERED_DOWN;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = current_state;\n",
    "    \n",
    "    case (current_state)\n",
    "        IDLE: begin\n",
    "            if (power_request)\n",
    "                next_state = POWER_UP_SEQ1;\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ1: begin\n",
    "            next_state = POWER_UP_SEQ2;  // Enable isolation\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ2: begin\n",
    "            next_state = POWER_UP_SEQ3;  // Apply power\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ3: begin\n",
    "            next_state = ACTIVE;  // Remove isolation\n",
    "        end\n",
    "        \n",
    "        ACTIVE: begin\n",
    "            if (!power_request)\n",
    "                next_state = POWER_DOWN_SEQ1;\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ1: begin\n",
    "            next_state = POWER_DOWN_SEQ2;  // Enable isolation\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ2: begin\n",
    "            next_state = POWER_DOWN_SEQ3;  // Enable retention\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ3: begin\n",
    "            next_state = POWERED_DOWN;  // Remove power\n",
    "        end\n",
    "        \n",
    "        POWERED_DOWN: begin\n",
    "            if (power_request)\n",
    "                next_state = IDLE;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Control signal generation\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        selected_domain.vdd <= 1'b0;\n",
    "        selected_domain.enable <= 1'b0;\n",
    "        selected_domain.isolation <= 1'b1;\n",
    "        selected_domain.retention <= 1'b0;\n",
    "    end else begin\n",
    "        case (current_state)\n",
    "            POWER_UP_SEQ1: begin\n",
    "                selected_domain.isolation <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_UP_SEQ2: begin\n",
    "                selected_domain.vdd <= 1'b1;\n",
    "                selected_domain.enable <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_UP_SEQ3: begin\n",
    "                selected_domain.isolation <= 1'b0;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ1: begin\n",
    "                selected_domain.isolation <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ2: begin\n",
    "                selected_domain.retention <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ3: begin\n",
    "                selected_domain.vdd <= 1'b0;\n",
    "                selected_domain.enable <= 1'b0;\n",
    "            end\n",
    "            \n",
    "            POWERED_DOWN: begin\n",
    "                selected_domain.retention <= 1'b0;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8bc8a821",
   "metadata": {},
   "source": [
    "#### Clock and Power Gating\n",
    "\n",
    "Clock and power gating are essential techniques for reducing dynamic and static power consumption."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ceb51969",
   "metadata": {},
   "source": [
    "##### Clock Gating Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Clock gating cell\n",
    "module clock_gate (\n",
    "    input logic clk_in,\n",
    "    input logic enable,\n",
    "    input logic test_enable,  // For DFT\n",
    "    output logic clk_out\n",
    ");\n",
    "\n",
    "// Latch to avoid glitches\n",
    "logic enable_latched;\n",
    "\n",
    "// Latch enable signal on negative edge to avoid glitches\n",
    "always_latch begin\n",
    "    if (!clk_in)\n",
    "        enable_latched <= enable || test_enable;\n",
    "end\n",
    "\n",
    "// Gated clock output\n",
    "assign clk_out = clk_in && enable_latched;\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Usage in a module\n",
    "module cpu_with_clock_gating (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic cpu_enable,\n",
    "    input logic fpu_enable,\n",
    "    input logic cache_enable,\n",
    "    input logic [31:0] instruction,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Gated clocks\n",
    "logic cpu_clk, fpu_clk, cache_clk;\n",
    "\n",
    "// Clock gating instances\n",
    "clock_gate cpu_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(cpu_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(cpu_clk)\n",
    ");\n",
    "\n",
    "clock_gate fpu_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(fpu_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(fpu_clk)\n",
    ");\n",
    "\n",
    "clock_gate cache_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(cache_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(cache_clk)\n",
    ");\n",
    "\n",
    "// Functional units using gated clocks\n",
    "cpu_core cpu_inst (\n",
    "    .clk(cpu_clk),\n",
    "    .reset_n(reset_n),\n",
    "    .instruction(instruction),\n",
    "    .result(result)\n",
    ");\n",
    "\n",
    "// Additional modules would use their respective gated clocks\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "727d0ed3",
   "metadata": {},
   "source": [
    "##### Advanced Clock Gating with Power Management\n",
    "\n",
    "```systemverilog\n",
    "// Hierarchical clock gating controller\n",
    "module clock_gate_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic global_enable,\n",
    "    input logic [7:0] unit_active,  // Activity indicators\n",
    "    input logic [7:0] force_enable, // Force enable for debug\n",
    "    output logic [7:0] clock_enables\n",
    ");\n",
    "\n",
    "// Activity detection and filtering\n",
    "logic [7:0] activity_filtered;\n",
    "logic [3:0] idle_counter [8];\n",
    "\n",
    "// Activity filtering to prevent unnecessary clock switching\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < 8; i++) begin : activity_filter\n",
    "        always_ff @(posedge clk or negedge reset_n) begin\n",
    "            if (!reset_n) begin\n",
    "                idle_counter[i] <= '0;\n",
    "                activity_filtered[i] <= 1'b0;\n",
    "            end else begin\n",
    "                if (unit_active[i]) begin\n",
    "                    idle_counter[i] <= '0;\n",
    "                    activity_filtered[i] <= 1'b1;\n",
    "                end else if (idle_counter[i] < 4'hF) begin\n",
    "                    idle_counter[i] <= idle_counter[i] + 1;\n",
    "                    if (idle_counter[i] == 4'h3) // 4 cycle delay\n",
    "                        activity_filtered[i] <= 1'b0;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "// Final clock enable generation\n",
    "always_comb begin\n",
    "    for (int j = 0; j < 8; j++) begin\n",
    "        clock_enables[j] = global_enable && \n",
    "                          (activity_filtered[j] || force_enable[j]);\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6c188eba",
   "metadata": {},
   "source": [
    "##### Power Gating Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Power switch controller\n",
    "module power_switch_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_down_req,\n",
    "    input logic power_up_req,\n",
    "    output logic power_switch_enable,\n",
    "    output logic isolation_enable,\n",
    "    output logic retention_enable,\n",
    "    output logic power_good\n",
    ");\n",
    "\n",
    "typedef enum logic [2:0] {\n",
    "    POWERED_ON,\n",
    "    ISOLATING,\n",
    "    RETAINING,\n",
    "    POWERING_DOWN,\n",
    "    POWERED_OFF,\n",
    "    POWERING_UP,\n",
    "    RESTORING\n",
    "} power_state_t;\n",
    "\n",
    "power_state_t current_state, next_state;\n",
    "logic [7:0] delay_counter;\n",
    "\n",
    "// State machine for power gating sequence\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        current_state <= POWERED_OFF;\n",
    "        delay_counter <= '0;\n",
    "    end else begin\n",
    "        current_state <= next_state;\n",
    "        if (next_state != current_state)\n",
    "            delay_counter <= '0;\n",
    "        else\n",
    "            delay_counter <= delay_counter + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = current_state;\n",
    "    \n",
    "    case (current_state)\n",
    "        POWERED_ON: begin\n",
    "            if (power_down_req)\n",
    "                next_state = ISOLATING;\n",
    "        end\n",
    "        \n",
    "        ISOLATING: begin\n",
    "            if (delay_counter >= 8'd2)  // Wait 2 cycles\n",
    "                next_state = RETAINING;\n",
    "        end\n",
    "        \n",
    "        RETAINING: begin\n",
    "            if (delay_counter >= 8'd2)\n",
    "                next_state = POWERING_DOWN;\n",
    "        end\n",
    "        \n",
    "        POWERING_DOWN: begin\n",
    "            if (delay_counter >= 8'd10)  // Wait for power to stabilize\n",
    "                next_state = POWERED_OFF;\n",
    "        end\n",
    "        \n",
    "        POWERED_OFF: begin\n",
    "            if (power_up_req)\n",
    "                next_state = POWERING_UP;\n",
    "        end\n",
    "        \n",
    "        POWERING_UP: begin\n",
    "            if (delay_counter >= 8'd10)\n",
    "                next_state = RESTORING;\n",
    "        end\n",
    "        \n",
    "        RESTORING: begin\n",
    "            if (delay_counter >= 8'd2)\n",
    "                next_state = POWERED_ON;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output control signals\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        POWERED_ON: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b0;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        ISOLATING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        RETAINING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        POWERING_DOWN, POWERED_OFF: begin\n",
    "            power_switch_enable = 1'b0;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b0;\n",
    "        end\n",
    "        \n",
    "        POWERING_UP: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b0;\n",
    "        end\n",
    "        \n",
    "        RESTORING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "808ad6e9",
   "metadata": {},
   "source": [
    "#### Power-Aware Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "be588def",
   "metadata": {},
   "source": [
    "##### Power-Aware Testbench\n",
    "\n",
    "```systemverilog\n",
    "class power_aware_testbench;\n",
    "    \n",
    "    // Virtual interfaces\n",
    "    virtual power_domain_if pwr_vif;\n",
    "    virtual clock_if clk_vif;\n",
    "    \n",
    "    // Power scenarios\n",
    "    typedef enum {\n",
    "        NORMAL_OPERATION,\n",
    "        POWER_CYCLE,\n",
    "        RETENTION_TEST,\n",
    "        ISOLATION_TEST,\n",
    "        CLOCK_GATING_TEST\n",
    "    } power_test_scenario_t;\n",
    "    \n",
    "    // Test execution\n",
    "    task run_power_test(power_test_scenario_t scenario);\n",
    "        case (scenario)\n",
    "            NORMAL_OPERATION: run_normal_operation();\n",
    "            POWER_CYCLE: run_power_cycle_test();\n",
    "            RETENTION_TEST: run_retention_test();\n",
    "            ISOLATION_TEST: run_isolation_test();\n",
    "            CLOCK_GATING_TEST: run_clock_gating_test();\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    // Power cycle test\n",
    "    task run_power_cycle_test();\n",
    "        $display(\"Starting power cycle test\");\n",
    "        \n",
    "        // Initialize with power on\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        pwr_vif.enable <= 1'b1;\n",
    "        pwr_vif.isolation <= 1'b0;\n",
    "        \n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        // Power down sequence\n",
    "        $display(\"Powering down...\");\n",
    "        pwr_vif.isolation <= 1'b1;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.retention <= 1'b1;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.vdd <= 1'b0;\n",
    "        pwr_vif.enable <= 1'b0;\n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        // Power up sequence\n",
    "        $display(\"Powering up...\");\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        pwr_vif.enable <= 1'b1;\n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.retention <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.isolation <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        $display(\"Power cycle test completed\");\n",
    "    endtask\n",
    "    \n",
    "    // Retention test\n",
    "    task run_retention_test();\n",
    "        logic [31:0] test_data = 32'hDEADBEEF;\n",
    "        logic [31:0] read_data;\n",
    "        \n",
    "        $display(\"Starting retention test\");\n",
    "        \n",
    "        // Write data during normal operation\n",
    "        write_data(test_data);\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data mismatch before retention\");\n",
    "        \n",
    "        // Enter retention mode\n",
    "        enter_retention_mode();\n",
    "        \n",
    "        // Try to read during retention\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data lost during retention\");\n",
    "        \n",
    "        // Exit retention mode\n",
    "        exit_retention_mode();\n",
    "        \n",
    "        // Verify data after retention\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data lost after retention\");\n",
    "        \n",
    "        $display(\"Retention test completed\");\n",
    "    endtask\n",
    "    \n",
    "    // Helper tasks\n",
    "    task write_data(input logic [31:0] data);\n",
    "        // Implementation depends on DUT interface\n",
    "    endtask\n",
    "    \n",
    "    function logic [31:0] read_data();\n",
    "        // Implementation depends on DUT interface\n",
    "        return 32'h0;\n",
    "    endfunction\n",
    "    \n",
    "    task enter_retention_mode();\n",
    "        pwr_vif.retention <= 1'b1;\n",
    "        pwr_vif.vdd <= 1'b0;\n",
    "        repeat(5) @(posedge clk_vif.clk);\n",
    "    endtask\n",
    "    \n",
    "    task exit_retention_mode();\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        repeat(5) @(posedge clk_vif.clk);\n",
    "        pwr_vif.retention <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2b9adab9",
   "metadata": {},
   "source": [
    "#### Best Practices for Low Power Design\n",
    "\n",
    "1. **Power Planning**: Plan power domains early in the design phase\n",
    "2. **Verification Strategy**: Include power-aware verification from the start\n",
    "3. **Clock Gating**: Implement fine-grained clock gating for maximum power savings\n",
    "4. **Retention Strategy**: Carefully select what state needs to be retained\n",
    "5. **Isolation**: Properly isolate powered-down domains\n",
    "6. **Power Sequencing**: Implement proper power-up/down sequences\n",
    "7. **Tool Integration**: Use UPF for tool compatibility across the design flow"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "647e9af3",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Low power design features in SystemVerilog enable:\n",
    "- Power-aware simulation and verification\n",
    "- UPF integration for power intent specification\n",
    "- Power domain and island implementation\n",
    "- Clock and power gating techniques\n",
    "- Comprehensive verification of power management features\n",
    "\n",
    "These features are essential for modern low-power semiconductor design, enabling battery-operated devices and energy-efficient systems."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "784fc6b3",
   "metadata": {},
   "source": [
    "### Chapter 26: SystemVerilog for Synthesis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d102cf7b",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "Synthesis is the process of converting RTL (Register Transfer Level) code into a gate-level netlist that can be implemented in hardware. Understanding which SystemVerilog constructs are synthesizable and how to write efficient RTL code is crucial for successful digital design. This chapter covers the essential aspects of writing synthesizable SystemVerilog code."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9886c396",
   "metadata": {},
   "source": [
    "#### Synthesizable vs. Non-Synthesizable Constructs"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b7c2505",
   "metadata": {},
   "source": [
    "##### Synthesizable Constructs\n",
    "\n",
    "**Basic Data Types:**\n",
    "```systemverilog\n",
    "// Synthesizable data types\n",
    "logic [31:0] data_reg;\n",
    "logic        enable;\n",
    "logic [7:0]  counter;\n",
    "bit   [15:0] address;\n",
    "\n",
    "// Arrays (with limitations)\n",
    "logic [7:0] memory [0:255];  // Small memories\n",
    "logic [3:0] lookup_table [0:15];\n",
    "```\n",
    "\n",
    "**Always Blocks:**\n",
    "```systemverilog\n",
    "// Synthesizable always blocks\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        counter <= 8'b0;\n",
    "    else if (enable)\n",
    "        counter <= counter + 1;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    sum = a + b;\n",
    "    carry_out = (a & b) | ((a ^ b) & carry_in);\n",
    "end\n",
    "```\n",
    "\n",
    "**Control Structures:**\n",
    "```systemverilog\n",
    "// If-else statements\n",
    "always_comb begin\n",
    "    if (select == 2'b00)\n",
    "        mux_out = input_a;\n",
    "    else if (select == 2'b01)\n",
    "        mux_out = input_b;\n",
    "    else if (select == 2'b10)\n",
    "        mux_out = input_c;\n",
    "    else\n",
    "        mux_out = input_d;\n",
    "end\n",
    "\n",
    "// Case statements\n",
    "always_comb begin\n",
    "    case (opcode)\n",
    "        3'b000: alu_out = a + b;\n",
    "        3'b001: alu_out = a - b;\n",
    "        3'b010: alu_out = a & b;\n",
    "        3'b011: alu_out = a | b;\n",
    "        default: alu_out = 32'b0;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// For loops (with constant bounds)\n",
    "always_comb begin\n",
    "    parity = 1'b0;\n",
    "    for (int i = 0; i < 32; i++) begin\n",
    "        parity = parity ^ data[i];\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9c587719",
   "metadata": {},
   "source": [
    "##### Non-Synthesizable Constructs\n",
    "\n",
    "**Timing Control:**\n",
    "```systemverilog\n",
    "// Non-synthesizable - delays\n",
    "#10 data = new_value;\n",
    "data <= #5 new_value;\n",
    "\n",
    "// Non-synthesizable - wait statements\n",
    "wait (ready == 1'b1);\n",
    "@(posedge clk);  // Outside of always blocks\n",
    "```\n",
    "\n",
    "**System Tasks and Functions:**\n",
    "```systemverilog\n",
    "// Non-synthesizable system tasks\n",
    "$display(\"Value = %d\", data);\n",
    "$monitor(\"clock = %b\", clk);\n",
    "$random();\n",
    "$time;\n",
    "$finish;\n",
    "```\n",
    "\n",
    "**Advanced Data Types:**\n",
    "```systemverilog\n",
    "// Non-synthesizable constructs\n",
    "real    floating_point;\n",
    "string  text_data;\n",
    "class   my_class;\n",
    "mailbox data_mailbox;\n",
    "semaphore resource_sem;\n",
    "\n",
    "// Dynamic arrays\n",
    "int dynamic_array[];\n",
    "```\n",
    "\n",
    "**File I/O:**\n",
    "```systemverilog\n",
    "// Non-synthesizable file operations\n",
    "int file_handle;\n",
    "file_handle = $fopen(\"data.txt\", \"r\");\n",
    "$fread(data, file_handle);\n",
    "$fclose(file_handle);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "375fb04a",
   "metadata": {},
   "source": [
    "#### RTL Coding Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aa75e9d4",
   "metadata": {},
   "source": [
    "##### Clock and Reset Guidelines\n",
    "\n",
    "**Single Clock Domain:**\n",
    "```systemverilog\n",
    "// Good practice - single clock domain\n",
    "module counter (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        enable,\n",
    "    output logic [7:0]  count\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        count <= 8'b0;\n",
    "    else if (enable)\n",
    "        count <= count + 1;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Proper Reset Usage:**\n",
    "```systemverilog\n",
    "// Asynchronous reset, synchronous deassertion\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        // Reset all registers\n",
    "        state <= IDLE;\n",
    "        counter <= 8'b0;\n",
    "        data_valid <= 1'b0;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        case (state)\n",
    "            IDLE: if (start) state <= ACTIVE;\n",
    "            ACTIVE: begin\n",
    "                counter <= counter + 1;\n",
    "                if (counter == 8'hFF)\n",
    "                    state <= DONE;\n",
    "            end\n",
    "            DONE: if (ack) state <= IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "68e50add",
   "metadata": {},
   "source": [
    "##### Combinational Logic Guidelines\n",
    "\n",
    "**Avoid Latches:**\n",
    "```systemverilog\n",
    "// Bad - creates latches\n",
    "always_comb begin\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "    // Missing else clause creates latch\n",
    "end\n",
    "\n",
    "// Good - no latches\n",
    "always_comb begin\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "    else\n",
    "        output_data = previous_data;\n",
    "end\n",
    "\n",
    "// Better - default assignment\n",
    "always_comb begin\n",
    "    output_data = previous_data;  // Default\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "end\n",
    "```\n",
    "\n",
    "**Complete Case Statements:**\n",
    "```systemverilog\n",
    "// Good practice with default\n",
    "always_comb begin\n",
    "    case (state)\n",
    "        2'b00: next_state = 2'b01;\n",
    "        2'b01: next_state = 2'b10;\n",
    "        2'b10: next_state = 2'b11;\n",
    "        2'b11: next_state = 2'b00;\n",
    "        default: next_state = 2'b00;  // Prevents latches\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Using unique case for synthesis optimization\n",
    "always_comb begin\n",
    "    unique case (state)\n",
    "        2'b00: next_state = 2'b01;\n",
    "        2'b01: next_state = 2'b10;\n",
    "        2'b10: next_state = 2'b11;\n",
    "        2'b11: next_state = 2'b00;\n",
    "    endcase\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7dd3fa06",
   "metadata": {},
   "source": [
    "##### State Machine Coding\n",
    "\n",
    "**Template for FSM:**\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE    = 3'b000,\n",
    "    START   = 3'b001,\n",
    "    PROCESS = 3'b010,\n",
    "    WAIT    = 3'b011,\n",
    "    DONE    = 3'b100\n",
    "} state_t;\n",
    "\n",
    "module fsm_example (\n",
    "    input  logic    clk,\n",
    "    input  logic    rst_n,\n",
    "    input  logic    start,\n",
    "    input  logic    data_ready,\n",
    "    output logic    busy,\n",
    "    output logic    complete\n",
    ");\n",
    "\n",
    "state_t current_state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        current_state <= IDLE;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic\n",
    "always_comb begin\n",
    "    next_state = current_state;  // Default assignment\n",
    "    case (current_state)\n",
    "        IDLE: \n",
    "            if (start) next_state = START;\n",
    "        START: \n",
    "            next_state = PROCESS;\n",
    "        PROCESS: \n",
    "            if (data_ready) next_state = WAIT;\n",
    "        WAIT: \n",
    "            next_state = DONE;\n",
    "        DONE: \n",
    "            next_state = IDLE;\n",
    "        default: \n",
    "            next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic\n",
    "always_comb begin\n",
    "    busy = (current_state != IDLE) && (current_state != DONE);\n",
    "    complete = (current_state == DONE);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b781ed95",
   "metadata": {},
   "source": [
    "#### Timing and Area Considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d72d17f5",
   "metadata": {},
   "source": [
    "##### Critical Path Optimization\n",
    "\n",
    "**Pipeline Insertion:**\n",
    "```systemverilog\n",
    "// Non-pipelined - long critical path\n",
    "module multiplier_comb (\n",
    "    input  logic [15:0] a, b,\n",
    "    output logic [31:0] product\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    product = a * b;  // Long combinational path\n",
    "end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Pipelined version - shorter critical path\n",
    "module multiplier_pipe (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [15:0] a, b,\n",
    "    output logic [31:0] product\n",
    ");\n",
    "\n",
    "logic [15:0] a_reg, b_reg;\n",
    "logic [31:0] mult_result;\n",
    "\n",
    "// Input registers\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        a_reg <= 16'b0;\n",
    "        b_reg <= 16'b0;\n",
    "    end else begin\n",
    "        a_reg <= a;\n",
    "        b_reg <= b;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Multiplication\n",
    "always_comb begin\n",
    "    mult_result = a_reg * b_reg;\n",
    "end\n",
    "\n",
    "// Output register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        product <= 32'b0;\n",
    "    else\n",
    "        product <= mult_result;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Operator Inference:**\n",
    "```systemverilog\n",
    "// Synthesis tools infer appropriate operators\n",
    "module arithmetic_units (\n",
    "    input  logic        clk,\n",
    "    input  logic [31:0] a, b,\n",
    "    output logic [31:0] sum,\n",
    "    output logic [31:0] difference,\n",
    "    output logic [63:0] product,\n",
    "    output logic [31:0] quotient\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    sum <= a + b;        // Adder\n",
    "    difference <= a - b;  // Subtractor\n",
    "    product <= a * b;    // Multiplier\n",
    "    quotient <= a / b;   // Divider (use carefully)\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "074d819c",
   "metadata": {},
   "source": [
    "##### Resource Sharing\n",
    "\n",
    "**Manual Resource Sharing:**\n",
    "```systemverilog\n",
    "module shared_adder (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        sel,\n",
    "    input  logic [31:0] a, b, c, d,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "logic [31:0] operand1, operand2;\n",
    "\n",
    "// Multiplexer for resource sharing\n",
    "always_comb begin\n",
    "    if (sel) begin\n",
    "        operand1 = a;\n",
    "        operand2 = b;\n",
    "    end else begin\n",
    "        operand1 = c;\n",
    "        operand2 = d;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Shared adder\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        result <= 32'b0;\n",
    "    else\n",
    "        result <= operand1 + operand2;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d6ef1e41",
   "metadata": {},
   "source": [
    "##### Memory Inference\n",
    "\n",
    "**BRAM Inference:**\n",
    "```systemverilog\n",
    "module inferred_bram (\n",
    "    input  logic        clk,\n",
    "    input  logic        we,\n",
    "    input  logic [9:0]  addr,\n",
    "    input  logic [31:0] din,\n",
    "    output logic [31:0] dout\n",
    ");\n",
    "\n",
    "logic [31:0] memory [0:1023];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we)\n",
    "        memory[addr] <= din;\n",
    "    dout <= memory[addr];\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Distributed RAM Inference:**\n",
    "```systemverilog\n",
    "module inferred_dist_ram (\n",
    "    input  logic       clk,\n",
    "    input  logic       we,\n",
    "    input  logic [7:0] addr,\n",
    "    input  logic [7:0] din,\n",
    "    output logic [7:0] dout\n",
    ");\n",
    "\n",
    "logic [7:0] memory [0:255];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we)\n",
    "        memory[addr] <= din;\n",
    "end\n",
    "\n",
    "assign dout = memory[addr];  // Asynchronous read\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "404bc5dd",
   "metadata": {},
   "source": [
    "#### Synthesis Tool Considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "927e0cf1",
   "metadata": {},
   "source": [
    "##### Synthesis Directives\n",
    "\n",
    "**Synthesis Attributes:**\n",
    "```systemverilog\n",
    "module synthesis_attributes (\n",
    "    input  logic        clk,\n",
    "    input  logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Keep intermediate signals for debugging\n",
    "(* keep = \"true\" *) logic [31:0] intermediate;\n",
    "\n",
    "// Don't touch this logic during optimization\n",
    "(* dont_touch = \"true\" *) logic important_signal;\n",
    "\n",
    "// RAM style specification\n",
    "(* ram_style = \"block\" *) logic [31:0] block_ram [0:1023];\n",
    "(* ram_style = \"distributed\" *) logic [7:0] dist_ram [0:255];\n",
    "\n",
    "// FSM encoding\n",
    "typedef enum logic [2:0] {\n",
    "    STATE_A = 3'b001,\n",
    "    STATE_B = 3'b010,\n",
    "    STATE_C = 3'b100\n",
    "} (* fsm_encoding = \"one_hot\" *) state_enum_t;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bfa41b2c",
   "metadata": {},
   "source": [
    "##### Synthesis Pragmas\n",
    "\n",
    "**Tool-Specific Directives:**\n",
    "```systemverilog\n",
    "module pragma_examples (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [31:0] a, b,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Xilinx-specific pragmas\n",
    "// synthesis translate_off\n",
    "initial begin\n",
    "    $display(\"This code is ignored during synthesis\");\n",
    "end\n",
    "// synthesis translate_on\n",
    "\n",
    "// Parallel case directive\n",
    "always_comb begin\n",
    "    // synthesis parallel_case\n",
    "    case (select)\n",
    "        2'b00: result = a;\n",
    "        2'b01: result = b;\n",
    "        2'b10: result = a + b;\n",
    "        2'b11: result = a - b;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Full case directive\n",
    "always_comb begin\n",
    "    // synthesis full_case\n",
    "    case (mode)\n",
    "        2'b00: operation = ADD;\n",
    "        2'b01: operation = SUB;\n",
    "        2'b10: operation = AND;\n",
    "        2'b11: operation = OR;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "37f41707",
   "metadata": {},
   "source": [
    "##### Design for Testability\n",
    "\n",
    "**Scan Chain Insertion:**\n",
    "```systemverilog\n",
    "module testable_design (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic       scan_enable,\n",
    "    input  logic       scan_in,\n",
    "    output logic       scan_out,\n",
    "    input  logic [7:0] data_in,\n",
    "    output logic [7:0] data_out\n",
    ");\n",
    "\n",
    "logic [7:0] reg_chain [0:3];\n",
    "\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < 4; i++) begin : reg_gen\n",
    "        always_ff @(posedge clk or negedge rst_n) begin\n",
    "            if (!rst_n)\n",
    "                reg_chain[i] <= 8'b0;\n",
    "            else if (scan_enable)\n",
    "                reg_chain[i] <= (i == 0) ? {7'b0, scan_in} : \n",
    "                                reg_chain[i-1];\n",
    "            else\n",
    "                reg_chain[i] <= (i == 0) ? data_in : \n",
    "                                reg_chain[i-1];\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "assign data_out = reg_chain[3];\n",
    "assign scan_out = reg_chain[3][7];\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "25b3c14e",
   "metadata": {},
   "source": [
    "#### Best Practices for Synthesis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b618d5f2",
   "metadata": {},
   "source": [
    "##### Code Structure\n",
    "\n",
    "**Hierarchical Design:**\n",
    "```systemverilog\n",
    "// Top-level module\n",
    "module processor_top (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [31:0] instruction,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Instantiate submodules\n",
    "alu u_alu (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    .a(operand_a),\n",
    "    .b(operand_b),\n",
    "    .op(alu_op),\n",
    "    .result(alu_result)\n",
    ");\n",
    "\n",
    "register_file u_regfile (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    .read_addr1(rs1),\n",
    "    .read_addr2(rs2),\n",
    "    .write_addr(rd),\n",
    "    .write_data(write_data),\n",
    "    .write_enable(reg_we),\n",
    "    .read_data1(operand_a),\n",
    "    .read_data2(operand_b)\n",
    ");\n",
    "\n",
    "control_unit u_control (\n",
    "    .instruction(instruction),\n",
    "    .alu_op(alu_op),\n",
    "    .reg_we(reg_we),\n",
    "    .rs1(rs1),\n",
    "    .rs2(rs2),\n",
    "    .rd(rd)\n",
    ");\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3d6bf30d",
   "metadata": {},
   "source": [
    "##### Naming Conventions\n",
    "\n",
    "```systemverilog\n",
    "module naming_example (\n",
    "    // Clock and reset\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,     // Active low reset\n",
    "    \n",
    "    // Control signals\n",
    "    input  logic        enable_i,  // Input enable\n",
    "    output logic        valid_o,   // Output valid\n",
    "    output logic        ready_o,   // Output ready\n",
    "    \n",
    "    // Data signals\n",
    "    input  logic [31:0] data_i,    // Input data\n",
    "    output logic [31:0] data_o,    // Output data\n",
    "    \n",
    "    // Internal signals use descriptive names\n",
    "    logic [31:0] processed_data;\n",
    "    logic        processing_complete;\n",
    "    logic [3:0]  state_counter;\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "667a730d",
   "metadata": {},
   "source": [
    "##### Performance Optimization\n",
    "\n",
    "**Clock Gating:**\n",
    "```systemverilog\n",
    "module clock_gated_register (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        enable,\n",
    "    input  logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "logic gated_clk;\n",
    "\n",
    "// Clock gating cell (tool-specific)\n",
    "// Usually inferred by synthesis tools\n",
    "assign gated_clk = clk & enable;\n",
    "\n",
    "always_ff @(posedge gated_clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        data_out <= 32'b0;\n",
    "    else\n",
    "        data_out <= data_in;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ac7b81ef",
   "metadata": {},
   "source": [
    "#### Common Synthesis Issues and Solutions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad2aa875",
   "metadata": {},
   "source": [
    "##### Timing Issues\n",
    "\n",
    "**Setup Time Violations:**\n",
    "```systemverilog\n",
    "// Problem: Long combinational path\n",
    "always_ff @(posedge clk) begin\n",
    "    result <= ((a + b) * c) - (d & e);  // Long path\n",
    "end\n",
    "\n",
    "// Solution: Pipeline the operation\n",
    "logic [31:0] stage1_add, stage1_and;\n",
    "logic [31:0] stage2_mult;\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    // Stage 1\n",
    "    stage1_add <= a + b;\n",
    "    stage1_and <= d & e;\n",
    "    \n",
    "    // Stage 2\n",
    "    stage2_mult <= stage1_add * c;\n",
    "    \n",
    "    // Stage 3\n",
    "    result <= stage2_mult - stage1_and;\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "61036030",
   "metadata": {},
   "source": [
    "##### Area Issues\n",
    "\n",
    "**Reducing Logic Usage:**\n",
    "```systemverilog\n",
    "// Inefficient: Multiple comparators\n",
    "always_comb begin\n",
    "    if (data == 8'h00 || data == 8'h01 || data == 8'h02 || data == 8'h03)\n",
    "        category = 2'b00;\n",
    "    else if (data == 8'h04 || data == 8'h05 || data == 8'h06 || data == 8'h07)\n",
    "        category = 2'b01;\n",
    "    // ... more conditions\n",
    "end\n",
    "\n",
    "// Efficient: Use bit slicing\n",
    "always_comb begin\n",
    "    case (data[7:2])\n",
    "        6'b000000: category = 2'b00;  // 0x00-0x03\n",
    "        6'b000001: category = 2'b01;  // 0x04-0x07\n",
    "        6'b000010: category = 2'b10;  // 0x08-0x0B\n",
    "        default:   category = 2'b11;\n",
    "    endcase\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5f55499f",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Writing synthesizable SystemVerilog code requires understanding the distinction between behavioral and structural descriptions. Key guidelines include using proper clocking and reset strategies, avoiding latches through complete case coverage, implementing efficient state machines, and considering timing and area constraints. Synthesis tools provide various optimization opportunities through proper coding practices and strategic use of synthesis directives. Following these guidelines ensures that your SystemVerilog designs can be successfully synthesized into efficient hardware implementations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "52e4a291",
   "metadata": {},
   "source": [
    "## Appendices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fc03770d",
   "metadata": {},
   "source": [
    "### Appendix A: SystemVerilog Keywords Reference\n",
    "\n",
    "This appendix provides a comprehensive reference of SystemVerilog keywords, organized by category for easy navigation and understanding."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6d7a51dc",
   "metadata": {},
   "source": [
    "#### Data Types and Variables\n",
    "\n",
    "SystemVerilog significantly enhances the data modeling capabilities of traditional Verilog by introducing a rich set of data types and more flexible variable declaration mechanisms. Understanding these fundamental building blocks is crucial for effective hardware design, verification, and system-level modeling."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d229ab97",
   "metadata": {},
   "source": [
    "##### Basic Data Types\n",
    "- **`bit`** - Single-bit data type (0 or 1)\n",
    "- **`logic`** - Four-state data type (0, 1, X, Z)\n",
    "- **`reg`** - Legacy register type (four-state)\n",
    "- **`wire`** - Net type for connecting components\n",
    "- **`byte`** - 8-bit signed integer\n",
    "- **`shortint`** - 16-bit signed integer\n",
    "- **`int`** - 32-bit signed integer\n",
    "- **`longint`** - 64-bit signed integer\n",
    "- **`integer`** - 32-bit signed integer (legacy)\n",
    "- **`time`** - 64-bit unsigned integer for time values\n",
    "- **`real`** - Double-precision floating-point\n",
    "- **`shortreal`** - Single-precision floating-point\n",
    "- **`realtime`** - Real-time variable type"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b68d60ca",
   "metadata": {},
   "source": [
    "##### Packed and Unpacked Arrays\n",
    "- **`packed`** - Specifies packed array/structure\n",
    "- **`unpacked`** - Specifies unpacked array/structure (default)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "275bd322",
   "metadata": {},
   "source": [
    "##### Variable Declaration Modifiers\n",
    "- **`automatic`** - Automatic variable storage\n",
    "- **`static`** - Static variable storage\n",
    "- **`const`** - Constant declaration\n",
    "- **`var`** - Explicit variable declaration\n",
    "- **`parameter`** - Compile-time constant\n",
    "- **`localparam`** - Local parameter (not overridable)\n",
    "- **`specparam`** - Specify block parameter"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f24b6927",
   "metadata": {},
   "source": [
    "#### Structures and User-Defined Types\n",
    "\n",
    "SystemVerilog structures and user-defined types enable designers to create custom data models that mirror real-world hardware interfaces and complex data packets. These powerful constructs transform how we organize and manipulate related data elements in both RTL design and verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e1b6905f",
   "metadata": {},
   "source": [
    "##### Structure and Union Keywords\n",
    "- **`struct`** - Structure declaration\n",
    "- **`union`** - Union declaration\n",
    "- **`tagged`** - Tagged union\n",
    "- **`enum`** - Enumerated type\n",
    "- **`typedef`** - Type definition"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "55714313",
   "metadata": {},
   "source": [
    "##### Structure Modifiers\n",
    "- **`packed`** - Packed structure/union\n",
    "- **`signed`** - Signed data type\n",
    "- **`unsigned`** - Unsigned data type"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a7db7d79",
   "metadata": {},
   "source": [
    "#### Classes and Object-Oriented Programming\n",
    "\n",
    "SystemVerilog classes bring object-oriented programming capabilities to hardware verification, enabling encapsulation, inheritance, and polymorphism for creating reusable and scalable testbench components. This paradigm revolutionizes verification methodology by allowing complex test environments to be built using modular, maintainable, and extensible code structures."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "542b451a",
   "metadata": {},
   "source": [
    "##### Class Declaration\n",
    "- **`class`** - Class declaration\n",
    "- **`endclass`** - End of class declaration\n",
    "- **`extends`** - Class inheritance\n",
    "- **`implements`** - Interface implementation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "335c5156",
   "metadata": {},
   "source": [
    "##### Class Members and Methods\n",
    "- **`function`** - Function declaration\n",
    "- **`endfunction`** - End of function\n",
    "- **`task`** - Task declaration\n",
    "- **`endtask`** - End of task\n",
    "- **`new`** - Constructor method\n",
    "- **`this`** - Reference to current object\n",
    "- **`super`** - Reference to parent class"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "301fae61",
   "metadata": {},
   "source": [
    "##### Access Control\n",
    "- **`local`** - Local class member\n",
    "- **`protected`** - Protected class member\n",
    "- **`public`** - Public class member (default)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "53ed06f5",
   "metadata": {},
   "source": [
    "##### Method Qualifiers\n",
    "- **`virtual`** - Virtual method\n",
    "- **`pure`** - Pure virtual method\n",
    "- **`extern`** - External method declaration\n",
    "- **`static`** - Static method/property"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "23da74ad",
   "metadata": {},
   "source": [
    "#### Interfaces and Modports\n",
    "\n",
    "SystemVerilog interfaces provide a structured way to group related signals and define communication protocols between modules, eliminating the tedious and error-prone process of connecting individual wires. Modports within interfaces specify directional views and access permissions, enabling clean separation of concerns and reusable protocol definitions across different design components."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d51e9a53",
   "metadata": {},
   "source": [
    "##### Interface Keywords\n",
    "- **`interface`** - Interface declaration\n",
    "- **`endinterface`** - End of interface\n",
    "- **`modport`** - Module port specification\n",
    "- **`clocking`** - Clocking block\n",
    "- **`endclocking`** - End of clocking block"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "68854fb1",
   "metadata": {},
   "source": [
    "##### Interface Connection\n",
    "- **`import`** - Import interface tasks/functions\n",
    "- **`export`** - Export interface tasks/functions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cfaa6148",
   "metadata": {},
   "source": [
    "#### Modules and Programs\n",
    "\n",
    "SystemVerilog modules remain the fundamental building blocks for synthesizable hardware design, providing structural hierarchy and behavioral modeling capabilities for digital circuits. Programs complement modules by offering a dedicated construct for testbench code with enhanced scheduling semantics and better separation between design under test and verification environment."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b5f55ba3",
   "metadata": {},
   "source": [
    "##### Module Keywords\n",
    "- **`module`** - Module declaration\n",
    "- **`endmodule`** - End of module\n",
    "- **`program`** - Program block\n",
    "- **`endprogram`** - End of program\n",
    "- **`package`** - Package declaration\n",
    "- **`endpackage`** - End of package"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "79670582",
   "metadata": {},
   "source": [
    "##### Port Declarations\n",
    "- **`input`** - Input port\n",
    "- **`output`** - Output port\n",
    "- **`inout`** - Bidirectional port\n",
    "- **`ref`** - Reference port (pass by reference)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6dfaf160",
   "metadata": {},
   "source": [
    "#### Control Flow Statements\n",
    "\n",
    "SystemVerilog control flow statements govern the execution order and decision-making logic in both synthesizable hardware designs and verification testbenches, ranging from basic conditional statements to advanced loop constructs. These constructs enable designers to create complex behavioral models, state machines, and algorithmic processes that accurately represent real-world digital system functionality."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a7887f0",
   "metadata": {},
   "source": [
    "##### Conditional Statements\n",
    "- **`if`** - Conditional statement\n",
    "- **`else`** - Alternative condition\n",
    "- **`case`** - Case statement\n",
    "- **`casex`** - Case with X/Z wildcards\n",
    "- **`casez`** - Case with Z wildcards\n",
    "- **`default`** - Default case\n",
    "- **`endcase`** - End of case statement\n",
    "- **`unique`** - Unique case modifier\n",
    "- **`priority`** - Priority case modifier"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9e11cbb2",
   "metadata": {},
   "source": [
    "##### Loop Statements\n",
    "- **`for`** - For loop\n",
    "- **`while`** - While loop\n",
    "- **`do`** - Do-while loop\n",
    "- **`foreach`** - Foreach loop\n",
    "- **`repeat`** - Repeat loop\n",
    "- **`forever`** - Infinite loop"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "81b62378",
   "metadata": {},
   "source": [
    "##### Loop Control\n",
    "- **`break`** - Break from loop\n",
    "- **`continue`** - Continue to next iteration\n",
    "- **`return`** - Return from function/task"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad932433",
   "metadata": {},
   "source": [
    "#### Procedural Blocks\n",
    "\n",
    "SystemVerilog procedural blocks define regions of code that execute based on specific triggers such as clock edges, signal changes, or simulation events, forming the foundation for both combinational and sequential logic modeling. These blocks, including always_comb, always_ff, and always procedures, provide precise control over when and how behavioral code executes in hardware designs and testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5233d534",
   "metadata": {},
   "source": [
    "##### Always Blocks\n",
    "- **`always`** - Always procedural block\n",
    "- **`always_comb`** - Combinational always block\n",
    "- **`always_ff`** - Flip-flop always block\n",
    "- **`always_latch`** - Latch always block"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a4137632",
   "metadata": {},
   "source": [
    "##### Initial and Final\n",
    "- **`initial`** - Initial procedural block\n",
    "- **`final`** - Final procedural block"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f941b65",
   "metadata": {},
   "source": [
    "##### Generate Blocks\n",
    "- **`generate`** - Generate block\n",
    "- **`endgenerate`** - End of generate block\n",
    "- **`genvar`** - Generate variable"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ddb0c227",
   "metadata": {},
   "source": [
    "#### Timing and Events\n",
    "\n",
    "SystemVerilog timing and event mechanisms control the precise scheduling and synchronization of operations in simulation, enabling accurate modeling of real-world hardware timing relationships and signal dependencies. These constructs provide sophisticated control over when actions occur, from simple delays and clock-based timing to complex inter-process communication and synchronization patterns essential for verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0d5670f",
   "metadata": {},
   "source": [
    "##### Event Control\n",
    "- **`@`** - Event control operator\n",
    "- **`wait`** - Wait statement\n",
    "- **`wait_order`** - Wait for events in order\n",
    "- **`##`** - Cycle delay operator\n",
    "- **`#`** - Time delay operator"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "84855428",
   "metadata": {},
   "source": [
    "##### Edge Detection\n",
    "- **`posedge`** - Positive edge\n",
    "- **`negedge`** - Negative edge\n",
    "- **`edge`** - Any edge"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef6e4bb1",
   "metadata": {},
   "source": [
    "##### Event Types\n",
    "- **`event`** - Event data type\n",
    "- **`triggered`** - Event triggered check"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d3d8ac04",
   "metadata": {},
   "source": [
    "#### Assertions and Verification\n",
    "\n",
    "SystemVerilog assertions provide a declarative way to specify and automatically check design properties and protocol compliance, transforming verification from reactive debugging to proactive property-based validation. These powerful constructs enable designers to embed formal specifications directly into their code, creating self-documenting designs that continuously monitor for violations during simulation and formal verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3835a37",
   "metadata": {},
   "source": [
    "##### Assertion Keywords\n",
    "- **`assert`** - Immediate assertion\n",
    "- **`assume`** - Assumption\n",
    "- **`cover`** - Coverage point\n",
    "- **`restrict`** - Restriction\n",
    "- **`expect`** - Expectation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd1440fd",
   "metadata": {},
   "source": [
    "##### Property and Sequence\n",
    "- **`property`** - Property declaration\n",
    "- **`endproperty`** - End of property\n",
    "- **`sequence`** - Sequence declaration\n",
    "- **`endsequence`** - End of sequence"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "686da0e4",
   "metadata": {},
   "source": [
    "##### Temporal Operators\n",
    "- **`not`** - Logical not\n",
    "- **`and`** - Logical and\n",
    "- **`or`** - Logical or\n",
    "- **`implies`** - Implication operator\n",
    "- **`iff`** - If and only if\n",
    "- **`throughout`** - Throughout operator\n",
    "- **`within`** - Within operator\n",
    "- **`intersect`** - Intersect operator\n",
    "- **`first_match`** - First match operator"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "81ab1ecb",
   "metadata": {},
   "source": [
    "#### Randomization and Constraints\n",
    "\n",
    "SystemVerilog randomization capabilities enable automatic generation of diverse test stimuli through constrained random testing, dramatically improving verification coverage and bug detection compared to directed testing approaches. Constraint blocks provide sophisticated control over random value generation, allowing designers to create realistic test scenarios that respect protocol requirements, boundary conditions, and complex interdependencies between variables."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e6580864",
   "metadata": {},
   "source": [
    "##### Random Variables\n",
    "- **`rand`** - Random variable\n",
    "- **`randc`** - Random cyclic variable"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "00ebdcbe",
   "metadata": {},
   "source": [
    "##### Constraint Blocks\n",
    "- **`constraint`** - Constraint block\n",
    "- **`solve`** - Solve order specification\n",
    "- **`before`** - Solve before constraint"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3c4a5728",
   "metadata": {},
   "source": [
    "##### Randomization Methods\n",
    "- **`randomize`** - Randomization method\n",
    "- **`srandom`** - Set random seed"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a7ae544b",
   "metadata": {},
   "source": [
    "##### Distribution Keywords\n",
    "- **`dist`** - Distribution constraint\n",
    "- **`inside`** - Inside constraint"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aa3d7a16",
   "metadata": {},
   "source": [
    "#### Coverage\n",
    "\n",
    "SystemVerilog coverage mechanisms provide quantitative metrics to measure verification completeness by tracking which design features, states, and scenarios have been exercised during testing. These powerful constructs include functional coverage for user-defined verification goals and code coverage for structural analysis, enabling verification teams to identify testing gaps and achieve comprehensive design validation with measurable confidence."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a1b8dcb4",
   "metadata": {},
   "source": [
    "##### Covergroup Keywords\n",
    "- **`covergroup`** - Coverage group declaration\n",
    "- **`endgroup`** - End of coverage group\n",
    "- **`coverpoint`** - Coverage point\n",
    "- **`cross`** - Cross coverage\n",
    "- **`bins`** - Coverage bins\n",
    "- **`ignore_bins`** - Ignore bins\n",
    "- **`illegal_bins`** - Illegal bins"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5dffaa62",
   "metadata": {},
   "source": [
    "##### Coverage Options\n",
    "- **`option`** - Coverage option\n",
    "- **`type_option`** - Type option for coverage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d62af55f",
   "metadata": {},
   "source": [
    "#### DPI (Direct Programming Interface)\n",
    "\n",
    "SystemVerilog DPI enables seamless integration between SystemVerilog code and external programming languages like C/C++, allowing designers to leverage existing software libraries, algorithms, and system-level models within verification environments. This powerful interface provides bidirectional communication capabilities, enabling complex mathematical computations, file operations, and legacy code integration that would be impractical or impossible to implement purely in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cdf14be4",
   "metadata": {},
   "source": [
    "##### DPI Keywords\n",
    "- **`export`** - Export DPI function\n",
    "- **`import`** - Import DPI function\n",
    "- **`dpi`** - DPI declaration\n",
    "- **`context`** - DPI context"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cdda8b22",
   "metadata": {},
   "source": [
    "#### Specify Blocks and Timing\n",
    "\n",
    "SystemVerilog specify blocks provide precise timing annotation capabilities for modeling real hardware delays, setup/hold times, and path delays essential for accurate timing simulation and static timing analysis. These constructs enable designers to create timing-aware models that accurately represent propagation delays, timing constraints, and performance characteristics of actual silicon implementations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fa0619a4",
   "metadata": {},
   "source": [
    "##### Specify Block\n",
    "- **`specify`** - Specify block\n",
    "- **`endspecify`** - End of specify block\n",
    "- **`specparam`** - Specify parameter"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cd086761",
   "metadata": {},
   "source": [
    "##### Path Declarations\n",
    "- **`$setup`** - Setup timing check\n",
    "- **`$hold`** - Hold timing check\n",
    "- **`$width`** - Width timing check\n",
    "- **`$period`** - Period timing check"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb7a02cb",
   "metadata": {},
   "source": [
    "#### System Tasks and Functions (Keywords)\n",
    "\n",
    "SystemVerilog system tasks and functions provide built-in utilities for essential simulation operations including display output, file I/O, memory management, and simulation control, forming the foundation for testbench development and debugging. These predefined constructs, identified by the dollar sign prefix ($), offer standardized interfaces for common verification tasks such as value monitoring, random number generation, and simulation time management."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2a9e7e49",
   "metadata": {},
   "source": [
    "##### Simulation Control\n",
    "- **`$finish`** - Finish simulation\n",
    "- **`$stop`** - Stop simulation\n",
    "- **`$exit`** - Exit simulation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "027c07e5",
   "metadata": {},
   "source": [
    "##### Display and File I/O\n",
    "- **`$display`** - Display formatted output\n",
    "- **`$write`** - Write formatted output\n",
    "- **`$monitor`** - Monitor variables\n",
    "- **`$strobe`** - Strobe values"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "df492c65",
   "metadata": {},
   "source": [
    "#### Compiler Directives\n",
    "\n",
    "SystemVerilog compiler directives provide preprocessing instructions that control compilation behavior, enabling conditional compilation, macro definitions, file inclusion, and configuration management across different simulation and synthesis environments. These backtick-prefixed commands allow designers to create portable, configurable code that adapts to different tools, target technologies, and verification scenarios without manual source code modification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96f43359",
   "metadata": {},
   "source": [
    "##### Preprocessor Directives\n",
    "- **`` `define``** - Define macro\n",
    "- **`` `undef``** - Undefine macro\n",
    "- **`` `ifdef``** - Conditional compilation\n",
    "- **`` `ifndef``** - Negative conditional compilation\n",
    "- **`` `else``** - Else for conditional compilation\n",
    "- **`` `elsif``** - Else-if for conditional compilation\n",
    "- **`` `endif``** - End conditional compilation\n",
    "- **`` `include``** - Include file\n",
    "- **`` `timescale``** - Time scale directive"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "84f03ee8",
   "metadata": {},
   "source": [
    "##### Configuration Directives\n",
    "- **`` `celldefine``** - Cell definition start\n",
    "- **`` `endcelldefine``** - Cell definition end\n",
    "- **`` `default_nettype``** - Default net type\n",
    "- **`` `resetall``** - Reset all directives"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea0dc68b",
   "metadata": {},
   "source": [
    "#### Miscellaneous Keywords\n",
    "\n",
    "SystemVerilog miscellaneous keywords encompass specialized language constructs and reserved words that serve specific purposes in advanced design and verification scenarios, including package management, bind statements, and configuration utilities. These diverse keywords provide essential functionality for complex SystemVerilog projects, enabling sophisticated design organization, cross-module connections, and tool-specific optimizations that don't fit into other major language categories."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bb918c12",
   "metadata": {},
   "source": [
    "##### Special Keywords\n",
    "- **`begin`** - Begin block\n",
    "- **`end`** - End block\n",
    "- **`fork`** - Fork parallel processes\n",
    "- **`join`** - Join all processes\n",
    "- **`join_any`** - Join any process\n",
    "- **`join_none`** - Join no processes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ed23830a",
   "metadata": {},
   "source": [
    "##### Strength and Drive\n",
    "- **`supply0`** - Supply 0 strength\n",
    "- **`supply1`** - Supply 1 strength\n",
    "- **`strong0`** - Strong 0 drive\n",
    "- **`strong1`** - Strong 1 drive\n",
    "- **`pull0`** - Pull down\n",
    "- **`pull1`** - Pull up\n",
    "- **`weak0`** - Weak 0 drive\n",
    "- **`weak1`** - Weak 1 drive\n",
    "- **`highz0`** - High impedance 0\n",
    "- **`highz1`** - High impedance 1"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c48abf4a",
   "metadata": {},
   "source": [
    "##### Gate Primitives\n",
    "- **`and`** - AND gate\n",
    "- **`or`** - OR gate\n",
    "- **`not`** - NOT gate\n",
    "- **`nand`** - NAND gate\n",
    "- **`nor`** - NOR gate\n",
    "- **`xor`** - XOR gate\n",
    "- **`xnor`** - XNOR gate\n",
    "- **`buf`** - Buffer\n",
    "- **`bufif0`** - Tri-state buffer (active low)\n",
    "- **`bufif1`** - Tri-state buffer (active high)\n",
    "- **`notif0`** - Tri-state inverter (active low)\n",
    "- **`notif1`** - Tri-state inverter (active high)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5635d5f",
   "metadata": {},
   "source": [
    "##### Configuration and Binding\n",
    "- **`config`** - Configuration declaration\n",
    "- **`endconfig`** - End configuration\n",
    "- **`design`** - Design specification\n",
    "- **`liblist`** - Library list\n",
    "- **`library`** - Library specification\n",
    "- **`use`** - Use clause\n",
    "- **`bind`** - Bind statement"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd42b567",
   "metadata": {},
   "source": [
    "#### Reserved Words (Context-Dependent)\n",
    "\n",
    "These keywords have special meaning in specific contexts:\n",
    "\n",
    "- **`alias`** - Net alias declaration\n",
    "- **`cell`** - Cell instance\n",
    "- **`checker`** - Checker declaration\n",
    "- **`endchecker`** - End checker\n",
    "- **`eventually`** - Eventually operator\n",
    "- **`global`** - Global clocking\n",
    "- **`iff`** - If and only if\n",
    "- **`implies`** - Implies operator\n",
    "- **`interconnect`** - Interconnect net type\n",
    "- **`nettype`** - User-defined net type\n",
    "- **`nexttime`** - Next time operator\n",
    "- **`s_always`** - Strong always operator\n",
    "- **`s_eventually`** - Strong eventually operator\n",
    "- **`s_nexttime`** - Strong next time operator\n",
    "- **`s_until`** - Strong until operator\n",
    "- **`s_until_with`** - Strong until with operator\n",
    "- **`soft`** - Soft constraint\n",
    "- **`strong`** - Strong operator\n",
    "- **`until`** - Until operator\n",
    "- **`until_with`** - Until with operator\n",
    "- **`untyped`** - Untyped reference\n",
    "- **`weak`** - Weak operator"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c622fa1f",
   "metadata": {},
   "source": [
    "#### Usage Notes\n",
    "\n",
    "1. **Case Sensitivity**: All SystemVerilog keywords are case-sensitive and must be written in lowercase.\n",
    "2. **Reserved Status**: These keywords cannot be used as identifiers (variable names, module names, etc.) in your code.\n",
    "3. **Context Dependency**: Some keywords have different meanings depending on the context in which they are used.\n",
    "4. **Version Compatibility**: Some keywords are specific to SystemVerilog and not available in traditional Verilog.\n",
    "5. **Tool Support**: Not all tools support every SystemVerilog keyword. Check your tool's documentation for supported features.\n",
    "\n",
    "This reference provides a comprehensive overview of SystemVerilog keywords. For detailed usage examples and syntax, refer to the main sections of this tutorial and the IEEE 1800 SystemVerilog standard."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aacc5395",
   "metadata": {},
   "source": [
    "### Appendix B: Built-in System Tasks and Functions\n",
    "\n",
    "SystemVerilog provides numerous built-in system tasks and functions that enable debugging, file I/O, simulation control, and various utility operations. This appendix serves as a comprehensive reference for these essential tools.\n",
    "\n",
    "#### B.1 Display and Output Tasks\n",
    "\n",
    "##### B.1.1 Basic Display Tasks\n",
    "\n",
    "**$display**\n",
    "- **Syntax**: `$display(format_string, arguments...)`\n",
    "- **Purpose**: Prints formatted text followed by newline\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "$display(\"Counter value: %d at time %t\", counter, $time);\n",
    "```\n",
    "\n",
    "**$write**\n",
    "- **Syntax**: `$write(format_string, arguments...)`\n",
    "- **Purpose**: Prints formatted text without newline\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "$write(\"Processing... \");\n",
    "$write(\"Done\\n\");\n",
    "```\n",
    "\n",
    "**$strobe**\n",
    "- **Syntax**: `$strobe(format_string, arguments...)`\n",
    "- **Purpose**: Displays values at end of current time step\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "always @(posedge clk) begin\n",
    "    data <= new_data;\n",
    "    $strobe(\"Final data value: %h\", data);\n",
    "end\n",
    "```\n",
    "\n",
    "**$monitor**\n",
    "- **Syntax**: `$monitor(format_string, arguments...)`\n",
    "- **Purpose**: Continuously monitors and displays when variables change\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "initial $monitor(\"Time: %t, Reset: %b, Clock: %b\", $time, reset, clk);\n",
    "```\n",
    "\n",
    "##### B.1.2 Format Specifiers\n",
    "\n",
    "| Specifier | Description | Example |\n",
    "|-----------|-------------|---------|\n",
    "| %b, %B | Binary | `$display(\"%b\", 8'b10110101);` |\n",
    "| %o, %O | Octal | `$display(\"%o\", 32'h1A2B);` |\n",
    "| %d, %D | Decimal | `$display(\"%d\", counter);` |\n",
    "| %h, %H | Hexadecimal | `$display(\"%h\", address);` |\n",
    "| %c, %C | Character | `$display(\"%c\", 8'h41);` // Prints 'A' |\n",
    "| %s, %S | String | `$display(\"%s\", \"Hello\");` |\n",
    "| %t, %T | Time | `$display(\"%t\", $time);` |\n",
    "| %f, %F | Real | `$display(\"%f\", 3.14159);` |\n",
    "| %e, %E | Exponential | `$display(\"%e\", 1.23e-4);` |\n",
    "| %g, %G | General | `$display(\"%g\", real_val);` |\n",
    "\n",
    "##### B.1.3 Advanced Display Control\n",
    "\n",
    "**$displayb, $displayh, $displayo**\n",
    "- Default binary, hex, or octal display\n",
    "```systemverilog\n",
    "$displayb(data);  // Binary display\n",
    "$displayh(data);  // Hexadecimal display\n",
    "$displayo(data);  // Octal display\n",
    "```\n",
    "\n",
    "**$monitoron / $monitoroff**\n",
    "- Control monitor task execution\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $monitor(\"Signal: %b\", sig);\n",
    "    #100 $monitoroff;  // Stop monitoring\n",
    "    #200 $monitoron;   // Resume monitoring\n",
    "end\n",
    "```\n",
    "\n",
    "#### B.2 File I/O System Tasks\n",
    "\n",
    "##### B.2.1 File Operations\n",
    "\n",
    "**$fopen**\n",
    "- **Syntax**: `file_handle = $fopen(\"filename\", \"mode\")`\n",
    "- **Modes**: \"r\" (read), \"w\" (write), \"a\" (append)\n",
    "- **Example**:\n",
    "```systemverilog\n",
    "integer file_handle;\n",
    "initial begin\n",
    "    file_handle = $fopen(\"output.txt\", \"w\");\n",
    "    if (file_handle == 0) begin\n",
    "        $display(\"Error: Could not open file\");\n",
    "        $finish;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "**$fclose**\n",
    "- **Syntax**: `$fclose(file_handle)`\n",
    "- **Purpose**: Closes file and releases handle\n",
    "```systemverilog\n",
    "$fclose(file_handle);\n",
    "```\n",
    "\n",
    "**$fflush**\n",
    "- **Syntax**: `$fflush(file_handle)`\n",
    "- **Purpose**: Forces write buffer flush\n",
    "```systemverilog\n",
    "$fflush(file_handle);  // Flush specific file\n",
    "$fflush();             // Flush all open files\n",
    "```\n",
    "\n",
    "##### B.2.2 File Writing Tasks\n",
    "\n",
    "**$fwrite, $fdisplay**\n",
    "- **Syntax**: Similar to $write/$display but with file handle\n",
    "```systemverilog\n",
    "$fdisplay(file_handle, \"Data: %h\", data_value);\n",
    "$fwrite(file_handle, \"Partial line... \");\n",
    "```\n",
    "\n",
    "**$fstrobe, $fmonitor**\n",
    "- File versions of $strobe and $monitor\n",
    "```systemverilog\n",
    "$fstrobe(file_handle, \"End of cycle: %d\", result);\n",
    "$fmonitor(file_handle, \"Clock: %b, Data: %h\", clk, data);\n",
    "```\n",
    "\n",
    "##### B.2.3 File Reading Tasks\n",
    "\n",
    "**$fread**\n",
    "- **Syntax**: `count = $fread(variable, file_handle)`\n",
    "- **Purpose**: Reads binary data\n",
    "```systemverilog\n",
    "reg [7:0] buffer[0:255];\n",
    "integer bytes_read;\n",
    "bytes_read = $fread(buffer, file_handle);\n",
    "```\n",
    "\n",
    "**$fscanf**\n",
    "- **Syntax**: `count = $fscanf(file_handle, format, variables...)`\n",
    "- **Purpose**: Formatted file input\n",
    "```systemverilog\n",
    "integer addr, data, count;\n",
    "count = $fscanf(file_handle, \"%h %h\", addr, data);\n",
    "```\n",
    "\n",
    "**$fgetc**\n",
    "- **Syntax**: `char = $fgetc(file_handle)`\n",
    "- **Purpose**: Reads single character\n",
    "```systemverilog\n",
    "integer char;\n",
    "char = $fgetc(file_handle);\n",
    "if (char != -1) // Check for EOF\n",
    "    $display(\"Character: %c\", char);\n",
    "```\n",
    "\n",
    "**$fgets**\n",
    "- **Syntax**: `count = $fgets(string_var, file_handle)`\n",
    "- **Purpose**: Reads line into string\n",
    "```systemverilog\n",
    "reg [8*80:1] line;\n",
    "integer result;\n",
    "result = $fgets(line, file_handle);\n",
    "```\n",
    "\n",
    "##### B.2.4 Memory Loading Tasks\n",
    "\n",
    "**$readmemh / $readmemb**\n",
    "- **Syntax**: `$readmemh(\"filename\", memory_array [, start_addr] [, end_addr])`\n",
    "- **Purpose**: Loads hex/binary data into memory array\n",
    "```systemverilog\n",
    "reg [31:0] rom[0:1023];\n",
    "initial $readmemh(\"program.hex\", rom);\n",
    "\n",
    "reg [7:0] pattern[0:255];\n",
    "initial $readmemb(\"test_pattern.dat\", pattern, 16, 63);\n",
    "```\n",
    "\n",
    "#### B.3 Simulation Control Tasks\n",
    "\n",
    "##### B.3.1 Simulation Termination\n",
    "\n",
    "**$finish**\n",
    "- **Syntax**: `$finish[(exit_code)]`\n",
    "- **Purpose**: Terminates simulation normally\n",
    "```systemverilog\n",
    "initial begin\n",
    "    #1000;\n",
    "    $display(\"Simulation completed successfully\");\n",
    "    $finish(0);  // Exit with code 0\n",
    "end\n",
    "```\n",
    "\n",
    "**$stop**\n",
    "- **Syntax**: `$stop[(exit_code)]`\n",
    "- **Purpose**: Suspends simulation (interactive mode)\n",
    "```systemverilog\n",
    "always @(error_condition) begin\n",
    "    if (error_condition) begin\n",
    "        $display(\"Error detected - stopping simulation\");\n",
    "        $stop;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "**$exit**\n",
    "- **Syntax**: `$exit[(exit_code)]`\n",
    "- **Purpose**: Immediate simulation termination\n",
    "```systemverilog\n",
    "if (fatal_error) begin\n",
    "    $display(\"Fatal error - exiting immediately\");\n",
    "    $exit(1);\n",
    "end\n",
    "```\n",
    "\n",
    "##### B.3.2 Time Control\n",
    "\n",
    "**$time**\n",
    "- **Purpose**: Returns current simulation time\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $display(\"Current time: %t\", $time);\n",
    "end\n",
    "```\n",
    "\n",
    "**$realtime**\n",
    "- **Purpose**: Returns current time as real number\n",
    "```systemverilog\n",
    "real current_time;\n",
    "current_time = $realtime;\n",
    "```\n",
    "\n",
    "**$stime**\n",
    "- **Purpose**: Returns lower 32 bits of simulation time\n",
    "```systemverilog\n",
    "integer time_low;\n",
    "time_low = $stime;\n",
    "```\n",
    "\n",
    "#### B.4 String Manipulation Functions\n",
    "\n",
    "##### B.4.1 String Formatting\n",
    "\n",
    "**$sformat**\n",
    "- **Syntax**: `$sformat(string_var, format, arguments...)`\n",
    "- **Purpose**: Formatted string creation\n",
    "```systemverilog\n",
    "string result;\n",
    "$sformat(result, \"Value: %d, Address: %h\", data, addr);\n",
    "```\n",
    "\n",
    "**$sformatf**\n",
    "- **Syntax**: `string_result = $sformatf(format, arguments...)`\n",
    "- **Purpose**: Returns formatted string\n",
    "```systemverilog\n",
    "string message;\n",
    "message = $sformatf(\"Error at time %t: Code %d\", $time, error_code);\n",
    "```\n",
    "\n",
    "##### B.4.2 String Analysis\n",
    "\n",
    "**$sscanf**\n",
    "- **Syntax**: `count = $sscanf(string, format, variables...)`\n",
    "- **Purpose**: Parse formatted string\n",
    "```systemverilog\n",
    "string input = \"0x1A2B 42\";\n",
    "integer addr, data, count;\n",
    "count = $sscanf(input, \"%h %d\", addr, data);\n",
    "```\n",
    "\n",
    "#### B.5 Math Functions\n",
    "\n",
    "##### B.5.1 Arithmetic Functions\n",
    "\n",
    "**$sqrt, $pow, $exp, $log, $log10**\n",
    "```systemverilog\n",
    "real result;\n",
    "result = $sqrt(16.0);    // Returns 4.0\n",
    "result = $pow(2.0, 3.0); // Returns 8.0\n",
    "result = $exp(1.0);      // Returns e\n",
    "result = $log(2.718);    // Natural log\n",
    "result = $log10(100.0);  // Returns 2.0\n",
    "```\n",
    "\n",
    "##### B.5.2 Trigonometric Functions\n",
    "\n",
    "**$sin, $cos, $tan, $asin, $acos, $atan, $atan2**\n",
    "```systemverilog\n",
    "real angle = 3.14159 / 4.0;  // 45 degrees in radians\n",
    "real sine_val = $sin(angle);\n",
    "real cosine_val = $cos(angle);\n",
    "real tangent_val = $tan(angle);\n",
    "real arc_tan = $atan2(1.0, 1.0);  // Returns /4\n",
    "```\n",
    "\n",
    "##### B.5.3 Utility Math Functions\n",
    "\n",
    "**$ceil, $floor, $round**\n",
    "```systemverilog\n",
    "real value = 3.7;\n",
    "real ceiling = $ceil(value);   // Returns 4.0\n",
    "real floor_val = $floor(value); // Returns 3.0\n",
    "real rounded = $round(value);   // Returns 4.0\n",
    "```\n",
    "\n",
    "**$abs**\n",
    "```systemverilog\n",
    "real negative = -5.5;\n",
    "real absolute = $abs(negative);  // Returns 5.5\n",
    "```\n",
    "\n",
    "#### B.6 Random Number Functions\n",
    "\n",
    "##### B.6.1 Basic Random Functions\n",
    "\n",
    "**$random**\n",
    "- **Syntax**: `value = $random[(seed)]`\n",
    "- **Purpose**: Returns 32-bit signed random number\n",
    "```systemverilog\n",
    "integer rand_val;\n",
    "integer seed = 1;\n",
    "rand_val = $random(seed);\n",
    "```\n",
    "\n",
    "**$urandom**\n",
    "- **Syntax**: `value = $urandom[(seed)]`\n",
    "- **Purpose**: Returns 32-bit unsigned random number\n",
    "```systemverilog\n",
    "bit [31:0] unsigned_rand;\n",
    "unsigned_rand = $urandom();\n",
    "```\n",
    "\n",
    "##### B.6.2 Range-Limited Random\n",
    "\n",
    "**$urandom_range**\n",
    "- **Syntax**: `value = $urandom_range(max [, min])`\n",
    "- **Purpose**: Returns random number in specified range\n",
    "```systemverilog\n",
    "integer dice_roll;\n",
    "dice_roll = $urandom_range(6, 1);  // Returns 1-6\n",
    "\n",
    "integer percentage;\n",
    "percentage = $urandom_range(100);  // Returns 0-100\n",
    "```\n",
    "\n",
    "#### B.7 Bit Manipulation Functions\n",
    "\n",
    "##### B.7.1 Bit Counting\n",
    "\n",
    "**$countbits**\n",
    "- **Syntax**: `count = $countbits(value, bit_value [, bit_value...])`\n",
    "- **Purpose**: Counts specified bit values\n",
    "```systemverilog\n",
    "logic [7:0] data = 8'b10110101;\n",
    "int ones = $countbits(data, '1);        // Returns 5\n",
    "int zeros = $countbits(data, '0);       // Returns 3\n",
    "int x_z = $countbits(data, 'x, 'z);     // Count X and Z states\n",
    "```\n",
    "\n",
    "**$countones**\n",
    "- **Syntax**: `count = $countones(value)`\n",
    "- **Purpose**: Counts number of 1 bits\n",
    "```systemverilog\n",
    "logic [15:0] word = 16'hA5C3;\n",
    "int population = $countones(word);  // Count set bits\n",
    "```\n",
    "\n",
    "##### B.7.2 Bit Operations\n",
    "\n",
    "**$onehot, $onehot0**\n",
    "- **Syntax**: `result = $onehot(value)` / `result = $onehot0(value)`\n",
    "- **Purpose**: Checks for one-hot encoding\n",
    "```systemverilog\n",
    "logic [7:0] select = 8'b00001000;\n",
    "bit is_onehot = $onehot(select);   // Returns 1 (true)\n",
    "bit is_onehot0 = $onehot0(8'b0);  // Returns 1 (allows all zeros)\n",
    "```\n",
    "\n",
    "**$isunknown**\n",
    "- **Syntax**: `result = $isunknown(value)`\n",
    "- **Purpose**: Checks for X or Z states\n",
    "```systemverilog\n",
    "logic [3:0] test_val = 4'b10xz;\n",
    "bit has_unknown = $isunknown(test_val);  // Returns 1\n",
    "```\n",
    "\n",
    "#### B.8 Array Query Functions\n",
    "\n",
    "##### B.8.1 Array Information\n",
    "\n",
    "**$dimensions, $size**\n",
    "```systemverilog\n",
    "int matrix[4][8][16];\n",
    "int dim_count = $dimensions(matrix);     // Returns 3\n",
    "int total_size = $size(matrix);         // Returns 512\n",
    "\n",
    "// Per-dimension sizes\n",
    "int dim1_size = $size(matrix, 1);       // Returns 4\n",
    "int dim2_size = $size(matrix, 2);       // Returns 8\n",
    "int dim3_size = $size(matrix, 3);       // Returns 16\n",
    "```\n",
    "\n",
    "**$left, $right, $low, $high**\n",
    "```systemverilog\n",
    "logic [15:8] word;\n",
    "int left_bound = $left(word);   // Returns 15\n",
    "int right_bound = $right(word); // Returns 8\n",
    "int low_bound = $low(word);     // Returns 8\n",
    "int high_bound = $high(word);   // Returns 15\n",
    "```\n",
    "\n",
    "**$increment**\n",
    "```systemverilog\n",
    "logic [7:0] byte_array;\n",
    "int step = $increment(byte_array);  // Returns 1 for [7:0], -1 for [0:7]\n",
    "```\n",
    "\n",
    "#### B.9 System Information Functions\n",
    "\n",
    "##### B.9.1 Simulation Environment\n",
    "\n",
    "**$test$plusargs**\n",
    "- **Syntax**: `result = $test$plusargs(\"string\")`\n",
    "- **Purpose**: Tests for command-line plus arguments\n",
    "```systemverilog\n",
    "if ($test$plusargs(\"VERBOSE\")) begin\n",
    "    $display(\"Verbose mode enabled\");\n",
    "end\n",
    "```\n",
    "\n",
    "**$value$plusargs**\n",
    "- **Syntax**: `result = $value$plusargs(\"format+string\", variable)`\n",
    "- **Purpose**: Gets value from plus arguments\n",
    "```systemverilog\n",
    "integer timeout_val;\n",
    "if ($value$plusargs(\"TIMEOUT=%d\", timeout_val)) begin\n",
    "    $display(\"Timeout set to %d\", timeout_val);\n",
    "end\n",
    "```\n",
    "\n",
    "##### B.9.2 Environment Access\n",
    "\n",
    "**$getenv**\n",
    "- **Syntax**: `string_result = $getenv(\"variable_name\")`\n",
    "- **Purpose**: Gets environment variable value\n",
    "```systemverilog\n",
    "string home_dir;\n",
    "home_dir = $getenv(\"HOME\");\n",
    "if (home_dir != \"\")\n",
    "    $display(\"Home directory: %s\", home_dir);\n",
    "```\n",
    "\n",
    "#### B.10 Coverage System Tasks\n",
    "\n",
    "##### B.10.1 Coverage Control\n",
    "\n",
    "**$get_coverage, $set_coverage_db_name**\n",
    "```systemverilog\n",
    "// Set coverage database name\n",
    "$set_coverage_db_name(\"my_coverage.ucdb\");\n",
    "\n",
    "// Get coverage percentage\n",
    "real coverage_percent;\n",
    "coverage_percent = $get_coverage();\n",
    "$display(\"Coverage: %.2f%%\", coverage_percent);\n",
    "```\n",
    "\n",
    "**$coverage_control**\n",
    "```systemverilog\n",
    "// Enable/disable coverage collection\n",
    "$coverage_control(1);  // Enable\n",
    "$coverage_control(0);  // Disable\n",
    "```\n",
    "\n",
    "#### B.11 Assertion System Tasks\n",
    "\n",
    "##### B.11.1 Assertion Control\n",
    "\n",
    "**$assertoff, $asserton**\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $assertoff;  // Disable all assertions\n",
    "    #1000;\n",
    "    $asserton;   // Re-enable all assertions\n",
    "end\n",
    "```\n",
    "\n",
    "**$assertkill**\n",
    "```systemverilog\n",
    "// Kill all pending assertions\n",
    "$assertkill;\n",
    "```\n",
    "\n",
    "#### B.12 Severity System Tasks\n",
    "\n",
    "##### B.12.1 Message Severity\n",
    "\n",
    "**$fatal, $error, $warning, $info**\n",
    "```systemverilog\n",
    "// Different severity levels\n",
    "$fatal(1, \"Critical error: System failure at %t\", $time);\n",
    "$error(\"Calculation error: Division by zero\");\n",
    "$warning(\"Deprecated feature used\");\n",
    "$info(\"Simulation milestone reached\");\n",
    "```\n",
    "\n",
    "#### B.13 Usage Examples and Best Practices\n",
    "\n",
    "##### B.13.1 Comprehensive Testbench Example\n",
    "\n",
    "```systemverilog\n",
    "module testbench;\n",
    "    logic clk, reset;\n",
    "    logic [31:0] data_in, data_out;\n",
    "    integer file_handle, test_count;\n",
    "    string test_name;\n",
    "    \n",
    "    // DUT instantiation\n",
    "    my_dut dut(.*);\n",
    "    \n",
    "    // Clock generation\n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    // Test sequence\n",
    "    initial begin\n",
    "        // Initialize\n",
    "        test_count = 0;\n",
    "        file_handle = $fopen(\"results.log\", \"w\");\n",
    "        \n",
    "        if (file_handle == 0) begin\n",
    "            $fatal(1, \"Cannot open log file\");\n",
    "        end\n",
    "        \n",
    "        // Check for command line arguments\n",
    "        if ($test$plusargs(\"VERBOSE\")) begin\n",
    "            $display(\"Verbose logging enabled\");\n",
    "        end\n",
    "        \n",
    "        // Load test patterns\n",
    "        $readmemh(\"test_vectors.hex\", test_patterns);\n",
    "        \n",
    "        // Run tests\n",
    "        reset = 1;\n",
    "        repeat(5) @(posedge clk);\n",
    "        reset = 0;\n",
    "        \n",
    "        for (int i = 0; i < $size(test_patterns); i++) begin\n",
    "            run_test(test_patterns[i]);\n",
    "        end\n",
    "        \n",
    "        // Final report\n",
    "        $fdisplay(file_handle, \"Tests completed: %d\", test_count);\n",
    "        $display(\"Coverage: %.2f%%\", $get_coverage());\n",
    "        \n",
    "        $fclose(file_handle);\n",
    "        $finish(0);\n",
    "    end\n",
    "    \n",
    "    // Test execution task\n",
    "    task run_test(input [31:0] pattern);\n",
    "        test_count++;\n",
    "        test_name = $sformatf(\"Test_%d\", test_count);\n",
    "        \n",
    "        @(posedge clk);\n",
    "        data_in = pattern;\n",
    "        \n",
    "        @(posedge clk);\n",
    "        $fdisplay(file_handle, \"%s: Input=%h, Output=%h, Time=%t\", \n",
    "                 test_name, data_in, data_out, $time);\n",
    "        \n",
    "        // Check for unknown states\n",
    "        if ($isunknown(data_out)) begin\n",
    "            $warning(\"Unknown output detected in %s\", test_name);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Monitor critical signals\n",
    "    initial begin\n",
    "        $monitor(\"Time: %t, Reset: %b, Data: %h\", $time, reset, data_out);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### B.13.2 Best Practices Summary\n",
    "\n",
    "1. **File Handling**: Always check file handle validity after $fopen\n",
    "2. **Memory Management**: Close files with $fclose to prevent resource leaks\n",
    "3. **Error Handling**: Use appropriate severity levels ($fatal, $error, $warning, $info)\n",
    "4. **Random Testing**: Seed random number generators for reproducible results\n",
    "5. **Coverage**: Monitor coverage metrics throughout simulation\n",
    "6. **Debugging**: Use $strobe for end-of-cycle value checking\n",
    "7. **String Operations**: Leverage $sformatf for dynamic message creation\n",
    "8. **Environment**: Check command-line arguments for test configuration\n",
    "\n",
    "This comprehensive reference covers the essential built-in system tasks and functions available in SystemVerilog, providing both syntax details and practical usage examples for effective verification and debugging."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "efe9078d",
   "metadata": {},
   "source": [
    "### Appendix C: Compiler Directives\n",
    "\n",
    "Compiler directives in SystemVerilog are special commands that control the compilation process and provide instructions to the simulator or synthesis tool. They begin with a backtick (`) and are processed before the actual SystemVerilog code compilation.\n",
    "\n",
    "#### C.1 Text Substitution Directives\n",
    "\n",
    "##### `define and `undef\n",
    "\n",
    "The `define directive creates text macros that can be used throughout the design.\n",
    "\n",
    "```systemverilog\n",
    "// Basic macro definition\n",
    "`define WIDTH 32\n",
    "`define DEPTH 1024\n",
    "\n",
    "// Macro with parameters\n",
    "`define MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "`define MIN(a,b) ((a) < (b) ? (a) : (b))\n",
    "\n",
    "// Using macros\n",
    "module memory_block;\n",
    "    logic [`WIDTH-1:0] data [`DEPTH-1:0];\n",
    "    \n",
    "    initial begin\n",
    "        int val1 = 10, val2 = 20;\n",
    "        int maximum = `MAX(val1, val2);\n",
    "        int minimum = `MIN(val1, val2);\n",
    "        $display(\"Max: %0d, Min: %0d\", maximum, minimum);\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Undefine macro\n",
    "`undef WIDTH\n",
    "`undef MAX\n",
    "```\n",
    "\n",
    "##### Multi-line Macros\n",
    "\n",
    "```systemverilog\n",
    "// Multi-line macro definition\n",
    "`define CLOCK_GEN(clk_name, period) \\\n",
    "    initial clk_name = 0; \\\n",
    "    always #(period/2) clk_name = ~clk_name;\n",
    "\n",
    "// Usage\n",
    "module testbench;\n",
    "    logic clk;\n",
    "    `CLOCK_GEN(clk, 10)\n",
    "    \n",
    "    initial begin\n",
    "        #100 $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `ifdef, `ifndef, `else, `elsif, `endif\n",
    "\n",
    "Conditional compilation directives allow selective compilation of code.\n",
    "\n",
    "```systemverilog\n",
    "// Conditional compilation based on defines\n",
    "`define DEBUG_MODE\n",
    "`define SYNTHESIS\n",
    "\n",
    "module processor;\n",
    "    logic [31:0] instruction;\n",
    "    \n",
    "    `ifdef DEBUG_MODE\n",
    "        // Debug code - only included if DEBUG_MODE is defined\n",
    "        initial $display(\"Debug mode enabled\");\n",
    "        \n",
    "        always @(instruction) begin\n",
    "            $display(\"Instruction: %h\", instruction);\n",
    "        end\n",
    "    `endif\n",
    "    \n",
    "    `ifndef SYNTHESIS\n",
    "        // Simulation-only code\n",
    "        initial begin\n",
    "            $dumpfile(\"processor.vcd\");\n",
    "            $dumpvars(0, processor);\n",
    "        end\n",
    "    `else\n",
    "        // Synthesis-specific code\n",
    "        // synthesis translate_off\n",
    "        initial $display(\"Synthesis mode\");\n",
    "        // synthesis translate_on\n",
    "    `endif\n",
    "    \n",
    "    `ifdef FEATURE_A\n",
    "        // Feature A implementation\n",
    "        logic feature_a_enable;\n",
    "    `elsif FEATURE_B\n",
    "        // Feature B implementation\n",
    "        logic feature_b_enable;\n",
    "    `else\n",
    "        // Default implementation\n",
    "        logic default_enable;\n",
    "    `endif\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.2 File Inclusion Directives\n",
    "\n",
    "##### `include\n",
    "\n",
    "The `include directive inserts the contents of another file at the point of inclusion.\n",
    "\n",
    "```systemverilog\n",
    "// common_defines.sv\n",
    "`define BUS_WIDTH 32\n",
    "`define ADDR_WIDTH 16\n",
    "`define TRUE  1'b1\n",
    "`define FALSE 1'b0\n",
    "\n",
    "// main_module.sv\n",
    "`include \"common_defines.sv\"\n",
    "\n",
    "module cpu;\n",
    "    logic [`BUS_WIDTH-1:0] data_bus;\n",
    "    logic [`ADDR_WIDTH-1:0] address_bus;\n",
    "    logic enable = `TRUE;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.3 Compiler Control Directives\n",
    "\n",
    "##### `timescale\n",
    "\n",
    "Specifies the time unit and precision for simulation.\n",
    "\n",
    "```systemverilog\n",
    "// Format: `timescale <time_unit>/<time_precision>\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "module timing_example;\n",
    "    logic clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        #5.5 clk = 1;    // 5.5ns delay\n",
    "        #10.25 clk = 0;  // 10.25ns delay (rounded to 10.25ns)\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `default_nettype\n",
    "\n",
    "Controls the default net type for implicit declarations.\n",
    "\n",
    "```systemverilog\n",
    "// Default is 'wire'\n",
    "`default_nettype wire\n",
    "\n",
    "module default_wire_example;\n",
    "    // implicitly declares 'sig' as wire\n",
    "    assign sig = 1'b1;\n",
    "endmodule\n",
    "\n",
    "// Change default to 'none' to catch undeclared signals\n",
    "`default_nettype none\n",
    "\n",
    "module strict_example;\n",
    "    logic data;  // Must explicitly declare all signals\n",
    "    // assign undefined_sig = 1'b1;  // This would cause an error\n",
    "endmodule\n",
    "\n",
    "// Reset to default\n",
    "`default_nettype wire\n",
    "```\n",
    "\n",
    "##### `celldefine and `endcelldefine\n",
    "\n",
    "Mark modules as cell definitions for library characterization.\n",
    "\n",
    "```systemverilog\n",
    "`celldefine\n",
    "module and_gate(output y, input a, b);\n",
    "    assign y = a & b;\n",
    "endmodule\n",
    "`endcelldefine\n",
    "```\n",
    "\n",
    "#### C.4 Line Control Directives\n",
    "\n",
    "##### `line\n",
    "\n",
    "Provides line number and file name information for error reporting.\n",
    "\n",
    "```systemverilog\n",
    "`line 100 \"original_file.sv\" 1\n",
    "// Compiler will report this as line 100 of original_file.sv\n",
    "module line_control_example;\n",
    "    // This will be reported as line 102\n",
    "    logic [7:0] data;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### `__FILE__ and `__LINE__\n",
    "\n",
    "Predefined macros that expand to current file name and line number.\n",
    "\n",
    "```systemverilog\n",
    "module debug_info;\n",
    "    initial begin\n",
    "        $display(\"Current file: %s\", `__FILE__);\n",
    "        $display(\"Current line: %0d\", `__LINE__);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.5 Pragma Directives\n",
    "\n",
    "##### `pragma\n",
    "\n",
    "Provides tool-specific directives without affecting other tools.\n",
    "\n",
    "```systemverilog\n",
    "// Synthesis pragmas\n",
    "`pragma synthesis_off\n",
    "// This code is ignored during synthesis\n",
    "initial $display(\"Simulation only\");\n",
    "`pragma synthesis_on\n",
    "\n",
    "// Tool-specific pragmas\n",
    "`pragma translate_off\n",
    "// Ignored by specific tools\n",
    "`pragma translate_on\n",
    "```\n",
    "\n",
    "#### C.6 Advanced Macro Techniques\n",
    "\n",
    "##### Stringification and Token Concatenation\n",
    "\n",
    "```systemverilog\n",
    "// String conversion\n",
    "`define STRING(x) `\"x`\"\n",
    "`define DISPLAY_VAR(var) $display(`STRING(var) \" = %0d\", var)\n",
    "\n",
    "// Token concatenation\n",
    "`define CONCAT(a,b) a``b\n",
    "`define REG_DECLARE(name, width) logic [width-1:0] `CONCAT(name,_reg)\n",
    "\n",
    "module macro_advanced;\n",
    "    `REG_DECLARE(data, 8)    // Creates: logic [7:0] data_reg\n",
    "    `REG_DECLARE(addr, 16)   // Creates: logic [15:0] addr_reg\n",
    "    \n",
    "    initial begin\n",
    "        data_reg = 8'hAA;\n",
    "        `DISPLAY_VAR(data_reg)  // Displays: \"data_reg = 170\"\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Macro Arguments and Default Values\n",
    "\n",
    "```systemverilog\n",
    "// Macro with default parameters\n",
    "`define COUNTER(name, width=8, reset_val=0) \\\n",
    "    logic [width-1:0] name; \\\n",
    "    always_ff @(posedge clk or negedge rst_n) begin \\\n",
    "        if (!rst_n) name <= reset_val; \\\n",
    "        else name <= name + 1; \\\n",
    "    end\n",
    "\n",
    "module counter_example;\n",
    "    logic clk, rst_n;\n",
    "    \n",
    "    // Use defaults\n",
    "    `COUNTER(cnt1)              // 8-bit counter, reset to 0\n",
    "    \n",
    "    // Override width\n",
    "    `COUNTER(cnt2, 16)          // 16-bit counter, reset to 0\n",
    "    \n",
    "    // Override both\n",
    "    `COUNTER(cnt3, 12, 'hAAA)   // 12-bit counter, reset to 0xAAA\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.7 Debugging and Documentation Directives\n",
    "\n",
    "##### `begin_keywords and `end_keywords\n",
    "\n",
    "Specify SystemVerilog keyword version.\n",
    "\n",
    "```systemverilog\n",
    "`begin_keywords \"1800-2012\"\n",
    "// Use SystemVerilog-2012 keywords\n",
    "module sv2012_module;\n",
    "    // SystemVerilog-2012 specific features\n",
    "endmodule\n",
    "`end_keywords\n",
    "```\n",
    "\n",
    "##### Custom Assertion Macros\n",
    "\n",
    "```systemverilog\n",
    "// Assertion macros for verification\n",
    "`define ASSERT(condition, message) \\\n",
    "    assert(condition) else $error(\"ASSERTION FAILED: %s at %s:%0d\", \\\n",
    "                                  message, `__FILE__, `__LINE__)\n",
    "\n",
    "`define ASSERT_CLK(clk, condition, message) \\\n",
    "    assert property (@(posedge clk) condition) \\\n",
    "    else $error(\"ASSERTION FAILED: %s at %s:%0d\", \\\n",
    "                message, `__FILE__, `__LINE__)\n",
    "\n",
    "module assertion_example;\n",
    "    logic clk, reset_n, valid, ready;\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        `ASSERT(reset_n !== 1'bx, \"Reset signal is unknown\")\n",
    "        `ASSERT_CLK(clk, valid |-> ready, \"Ready must be high when valid\")\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.8 Best Practices for Compiler Directives\n",
    "\n",
    "##### Coding Standards\n",
    "\n",
    "```systemverilog\n",
    "// 1. Use meaningful macro names\n",
    "`define FIFO_DEPTH_SMALL  16\n",
    "`define FIFO_DEPTH_MEDIUM 64\n",
    "`define FIFO_DEPTH_LARGE  256\n",
    "\n",
    "// 2. Protect against multiple inclusions\n",
    "`ifndef _COMMON_DEFINES_SV_\n",
    "`define _COMMON_DEFINES_SV_\n",
    "\n",
    "// Common definitions here\n",
    "`define DATA_WIDTH 32\n",
    "\n",
    "`endif // _COMMON_DEFINES_SV_\n",
    "\n",
    "// 3. Use consistent naming conventions\n",
    "`define CFG_ENABLE_FEATURE_A\n",
    "`define CFG_DISABLE_DEBUG_MODE\n",
    "`define CFG_SET_TIMEOUT(val) val\n",
    "\n",
    "// 4. Document complex macros\n",
    "/**\n",
    " * CREATE_FSM - Creates a finite state machine template\n",
    " * @param fsm_name: Name of the FSM instance\n",
    " * @param state_type: Enumerated type for states\n",
    " * @param reset_state: Initial state after reset\n",
    " */\n",
    "`define CREATE_FSM(fsm_name, state_type, reset_state) \\\n",
    "    state_type fsm_name``_current, fsm_name``_next; \\\n",
    "    always_ff @(posedge clk or negedge rst_n) begin \\\n",
    "        if (!rst_n) fsm_name``_current <= reset_state; \\\n",
    "        else fsm_name``_current <= fsm_name``_next; \\\n",
    "    end\n",
    "```\n",
    "\n",
    "##### Common Pitfalls and Solutions\n",
    "\n",
    "```systemverilog\n",
    "// Pitfall 1: Macro argument side effects\n",
    "`define BAD_MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "// Problem: arguments evaluated multiple times\n",
    "\n",
    "`define GOOD_MAX(a,b) \\\n",
    "    function automatic int max_func; \\\n",
    "        int temp_a = a, temp_b = b; \\\n",
    "        max_func = (temp_a > temp_b) ? temp_a : temp_b; \\\n",
    "    endfunction : max_func\n",
    "\n",
    "// Pitfall 2: Missing parentheses in macro expressions\n",
    "`define BAD_MULTIPLY(a,b) a * b        // Precedence issues\n",
    "`define GOOD_MULTIPLY(a,b) ((a) * (b)) // Safe precedence\n",
    "\n",
    "// Pitfall 3: Macro scope pollution\n",
    "module macro_scope_example;\n",
    "    `define LOCAL_TEMP 42\n",
    "    // Use LOCAL_TEMP here\n",
    "    `undef LOCAL_TEMP  // Clean up after use\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### C.9 Tool-Specific Directives\n",
    "\n",
    "##### Synthesis Directives\n",
    "\n",
    "```systemverilog\n",
    "// Synthesis control\n",
    "`ifdef SYNTHESIS\n",
    "    // synthesis attribute keep_hierarchy \"true\"\n",
    "    // synthesis attribute dont_touch \"true\"\n",
    "`endif\n",
    "\n",
    "// Coverage directives\n",
    "`ifdef COVERAGE\n",
    "    // coverage off\n",
    "    initial $display(\"Coverage collection disabled for this block\");\n",
    "    // coverage on\n",
    "`endif\n",
    "```\n",
    "\n",
    "##### Simulation Directives\n",
    "\n",
    "```systemverilog\n",
    "// Simulation-specific optimizations\n",
    "`ifdef SIMULATION\n",
    "    `define SIM_DELAY #1\n",
    "    `define SIM_DISPLAY(msg) $display(\"[%0t] %s\", $time, msg)\n",
    "`else\n",
    "    `define SIM_DELAY\n",
    "    `define SIM_DISPLAY(msg)\n",
    "`endif\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Compiler directives are powerful tools that provide fine-grained control over the compilation and simulation process. Key points to remember:\n",
    "\n",
    "1. **Text Substitution**: Use `define for constants and parameterized macros\n",
    "2. **Conditional Compilation**: Leverage `ifdef family for configurable designs\n",
    "3. **File Management**: Use `include for modular code organization\n",
    "4. **Tool Control**: Apply `timescale, `default_nettype for simulation control\n",
    "5. **Best Practices**: Follow naming conventions, document complex macros, and avoid common pitfalls\n",
    "\n",
    "Proper use of compiler directives enhances code reusability, maintainability, and configurability while supporting different design flows and target technologies."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea978fea",
   "metadata": {},
   "source": [
    "### Appendix D: UVM Quick Reference\n",
    "\n",
    "#### UVM Base Classes Hierarchy\n",
    "\n",
    "##### Core Base Classes\n",
    "```systemverilog\n",
    "uvm_object\n",
    " uvm_transaction\n",
    " uvm_component\n",
    "    uvm_test\n",
    "    uvm_env\n",
    "    uvm_agent\n",
    "    uvm_monitor\n",
    "    uvm_driver\n",
    "    uvm_sequencer\n",
    "    uvm_scoreboard\n",
    " uvm_sequence_item\n",
    " uvm_sequence\n",
    "```\n",
    "\n",
    "#### UVM Macros Quick Reference\n",
    "\n",
    "##### Registration Macros\n",
    "```systemverilog\n",
    "// Component registration\n",
    "`uvm_component_utils(class_name)\n",
    "`uvm_component_utils_begin(class_name)\n",
    "`uvm_component_utils_end\n",
    "\n",
    "// Object registration\n",
    "`uvm_object_utils(class_name)\n",
    "`uvm_object_utils_begin(class_name)\n",
    "`uvm_object_utils_end\n",
    "\n",
    "// Field automation\n",
    "`uvm_field_int(field_name, flag)\n",
    "`uvm_field_string(field_name, flag)\n",
    "`uvm_field_object(field_name, flag)\n",
    "`uvm_field_array_int(field_name, flag)\n",
    "```\n",
    "\n",
    "##### Messaging Macros\n",
    "```systemverilog\n",
    "`uvm_info(ID, MSG, VERBOSITY)\n",
    "`uvm_warning(ID, MSG)\n",
    "`uvm_error(ID, MSG)\n",
    "`uvm_fatal(ID, MSG)\n",
    "\n",
    "// Verbosity levels\n",
    "UVM_NONE, UVM_LOW, UVM_MEDIUM, UVM_HIGH, UVM_FULL, UVM_DEBUG\n",
    "```\n",
    "\n",
    "##### Factory Macros\n",
    "```systemverilog\n",
    "// Type override\n",
    "`uvm_component_registry(class_name, \"string_name\")\n",
    "`uvm_object_registry(class_name, \"string_name\")\n",
    "\n",
    "// Creation\n",
    "`uvm_create(item)\n",
    "`uvm_create_on(item, seqr)\n",
    "`uvm_send(item)\n",
    "`uvm_send_pri(item, priority)\n",
    "```\n",
    "\n",
    "#### Common UVM Patterns\n",
    "\n",
    "##### Component Constructor Pattern\n",
    "```systemverilog\n",
    "class my_component extends uvm_component;\n",
    "  `uvm_component_utils(my_component)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Object Constructor Pattern\n",
    "```systemverilog\n",
    "class my_transaction extends uvm_sequence_item;\n",
    "  `uvm_object_utils(my_transaction)\n",
    "  \n",
    "  function new(string name = \"my_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Build Phase Pattern\n",
    "```systemverilog\n",
    "function void build_phase(uvm_phase phase);\n",
    "  super.build_phase(phase);\n",
    "  \n",
    "  // Configuration\n",
    "  if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", m_config))\n",
    "    `uvm_fatal(\"CONFIG\", \"Cannot get config\")\n",
    "    \n",
    "  // Component creation\n",
    "  m_agent = my_agent::type_id::create(\"m_agent\", this);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "##### Connect Phase Pattern\n",
    "```systemverilog\n",
    "function void connect_phase(uvm_phase phase);\n",
    "  super.connect_phase(phase);\n",
    "  \n",
    "  // Port connections\n",
    "  driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "  monitor.analysis_port.connect(scoreboard.analysis_export);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "#### UVM Phases\n",
    "\n",
    "##### Phase Execution Order\n",
    "1. **build_phase** - Component construction and configuration\n",
    "2. **connect_phase** - Port and export connections\n",
    "3. **end_of_elaboration_phase** - Final setup before simulation\n",
    "4. **start_of_simulation_phase** - Simulation start notifications\n",
    "5. **run_phase** - Main simulation execution (time-consuming)\n",
    "6. **extract_phase** - Data extraction from components\n",
    "7. **check_phase** - Checking and validation\n",
    "8. **report_phase** - Final reporting\n",
    "9. **final_phase** - Cleanup activities\n",
    "\n",
    "##### Phase Methods\n",
    "```systemverilog\n",
    "// Function phases (zero time)\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "virtual function void connect_phase(uvm_phase phase);\n",
    "virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "virtual function void start_of_simulation_phase(uvm_phase phase);\n",
    "virtual function void extract_phase(uvm_phase phase);\n",
    "virtual function void check_phase(uvm_phase phase);\n",
    "virtual function void report_phase(uvm_phase phase);\n",
    "virtual function void final_phase(uvm_phase phase);\n",
    "\n",
    "// Task phase (time-consuming)\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "```\n",
    "\n",
    "#### Configuration Database\n",
    "\n",
    "##### Setting Configuration\n",
    "```systemverilog\n",
    "// In test or higher level component\n",
    "uvm_config_db#(my_config)::set(this, \"env.agent*\", \"config\", cfg);\n",
    "uvm_config_db#(int)::set(this, \"*\", \"num_transactions\", 100);\n",
    "uvm_config_db#(virtual my_if)::set(null, \"*\", \"vif\", vif);\n",
    "```\n",
    "\n",
    "##### Getting Configuration\n",
    "```systemverilog\n",
    "// In component\n",
    "my_config cfg;\n",
    "if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", cfg))\n",
    "  `uvm_fatal(\"CONFIG\", \"Cannot get configuration\")\n",
    "\n",
    "virtual my_if vif;\n",
    "if (!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "  `uvm_fatal(\"VIF\", \"Cannot get virtual interface\")\n",
    "```\n",
    "\n",
    "#### Factory Operations\n",
    "\n",
    "##### Type Overrides\n",
    "```systemverilog\n",
    "// In test\n",
    "function void build_phase(uvm_phase phase);\n",
    "  // Override specific instance\n",
    "  factory.set_inst_override_by_type(base_test::get_type(),\n",
    "                                   extended_test::get_type(),\n",
    "                                   \"uvm_test_top\");\n",
    "  \n",
    "  // Override all instances of a type\n",
    "  factory.set_type_override_by_type(base_driver::get_type(),\n",
    "                                   extended_driver::get_type());\n",
    "endfunction\n",
    "```\n",
    "\n",
    "##### Object Creation\n",
    "```systemverilog\n",
    "// Using factory\n",
    "my_transaction tr = my_transaction::type_id::create(\"tr\");\n",
    "\n",
    "// Direct creation (bypasses factory)\n",
    "my_transaction tr = new(\"tr\");\n",
    "```\n",
    "\n",
    "#### Sequence Patterns\n",
    "\n",
    "##### Basic Sequence\n",
    "```systemverilog\n",
    "class my_sequence extends uvm_sequence#(my_transaction);\n",
    "  `uvm_object_utils(my_sequence)\n",
    "  \n",
    "  function new(string name = \"my_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    my_transaction req;\n",
    "    \n",
    "    repeat(10) begin\n",
    "      `uvm_create(req)\n",
    "      req.randomize();\n",
    "      `uvm_send(req)\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Virtual Sequence\n",
    "```systemverilog\n",
    "class my_virtual_sequence extends uvm_sequence;\n",
    "  `uvm_object_utils(my_virtual_sequence)\n",
    "  \n",
    "  my_sequencer seqr1, seqr2;\n",
    "  \n",
    "  virtual task body();\n",
    "    fork\n",
    "      begin\n",
    "        my_seq1 seq = my_seq1::type_id::create(\"seq\");\n",
    "        seq.start(seqr1);\n",
    "      end\n",
    "      begin\n",
    "        my_seq2 seq = my_seq2::type_id::create(\"seq\");\n",
    "        seq.start(seqr2);\n",
    "      end\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Analysis Components\n",
    "\n",
    "##### Analysis Port Declaration and Connection\n",
    "```systemverilog\n",
    "// In monitor\n",
    "uvm_analysis_port#(my_transaction) analysis_port;\n",
    "\n",
    "// In constructor\n",
    "analysis_port = new(\"analysis_port\", this);\n",
    "\n",
    "// In monitor's main task\n",
    "analysis_port.write(tr);\n",
    "\n",
    "// In connect phase of parent\n",
    "monitor.analysis_port.connect(scoreboard.analysis_export);\n",
    "```\n",
    "\n",
    "##### Scoreboard with Analysis Export\n",
    "```systemverilog\n",
    "class my_scoreboard extends uvm_scoreboard;\n",
    "  `uvm_component_utils(my_scoreboard)\n",
    "  \n",
    "  uvm_analysis_export#(my_transaction) analysis_export;\n",
    "  uvm_tlm_analysis_fifo#(my_transaction) analysis_fifo;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    analysis_export = new(\"analysis_export\", this);\n",
    "    analysis_fifo = new(\"analysis_fifo\", this);\n",
    "  endfunction\n",
    "  \n",
    "  function void connect_phase(uvm_phase phase);\n",
    "    analysis_export.connect(analysis_fifo.analysis_export);\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    my_transaction tr;\n",
    "    forever begin\n",
    "      analysis_fifo.get(tr);\n",
    "      // Process transaction\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Common UVM TLM Interfaces\n",
    "\n",
    "##### Blocking Interfaces\n",
    "```systemverilog\n",
    "// put/get interfaces\n",
    "uvm_blocking_put_port#(T)\n",
    "uvm_blocking_get_port#(T)\n",
    "uvm_blocking_peek_port#(T)\n",
    "\n",
    "// Transport interfaces  \n",
    "uvm_blocking_transport_port#(REQ, RSP)\n",
    "uvm_blocking_master_port#(REQ, RSP)\n",
    "uvm_blocking_slave_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "##### Non-blocking Interfaces\n",
    "```systemverilog\n",
    "// try_put/try_get interfaces\n",
    "uvm_nonblocking_put_port#(T)\n",
    "uvm_nonblocking_get_port#(T)\n",
    "uvm_nonblocking_peek_port#(T)\n",
    "\n",
    "// Non-blocking transport\n",
    "uvm_nonblocking_transport_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "##### Combined Interfaces\n",
    "```systemverilog\n",
    "// Blocking + Non-blocking\n",
    "uvm_put_port#(T)\n",
    "uvm_get_port#(T)\n",
    "uvm_peek_port#(T)\n",
    "uvm_transport_port#(REQ, RSP)\n",
    "```\n",
    "\n",
    "#### Synchronization and Communication\n",
    "\n",
    "##### Events\n",
    "```systemverilog\n",
    "// Declaring events\n",
    "uvm_event start_event;\n",
    "uvm_event_pool event_pool;\n",
    "\n",
    "// Using events\n",
    "start_event = event_pool.get(\"start_event\");\n",
    "start_event.wait_trigger();\n",
    "start_event.trigger();\n",
    "```\n",
    "\n",
    "##### Barriers\n",
    "```systemverilog\n",
    "// Creating barrier\n",
    "uvm_barrier barrier = new(\"barrier\", 3); // 3 participants\n",
    "\n",
    "// Waiting for barrier\n",
    "barrier.wait_for();\n",
    "```\n",
    "\n",
    "##### Callbacks\n",
    "```systemverilog\n",
    "// Define callback class\n",
    "class my_driver_cb extends uvm_callback;\n",
    "  virtual task pre_send(my_driver driver, my_transaction tr);\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "// Register callback in driver\n",
    "`uvm_register_cb(my_driver, my_driver_cb)\n",
    "\n",
    "// Use callback in driver\n",
    "`uvm_do_callbacks(my_driver, my_driver_cb, pre_send(this, tr))\n",
    "```\n",
    "\n",
    "#### Field Automation Flags\n",
    "\n",
    "##### Common Flags\n",
    "```systemverilog\n",
    "UVM_DEFAULT     // Default behavior (compare, copy, print, pack)\n",
    "UVM_ALL_ON      // All operations enabled\n",
    "UVM_NOPACK      // Exclude from pack/unpack\n",
    "UVM_NOCOMPARE   // Exclude from compare\n",
    "UVM_NOCOPY      // Exclude from copy\n",
    "UVM_NOPRINT     // Exclude from print\n",
    "UVM_DEC         // Print in decimal\n",
    "UVM_HEX         // Print in hexadecimal\n",
    "UVM_BIN         // Print in binary\n",
    "UVM_OCT         // Print in octal\n",
    "```\n",
    "\n",
    "#### Resource Database\n",
    "\n",
    "##### Setting Resources\n",
    "```systemverilog\n",
    "uvm_resource_db#(int)::set(\"*\", \"timeout\", 1000);\n",
    "uvm_resource_db#(string)::set(\"test\", \"mode\", \"regression\");\n",
    "```\n",
    "\n",
    "##### Getting Resources\n",
    "```systemverilog\n",
    "int timeout;\n",
    "if (uvm_resource_db#(int)::read_by_name(\"*\", \"timeout\", timeout))\n",
    "  `uvm_info(\"TIMEOUT\", $sformatf(\"Timeout set to %0d\", timeout), UVM_LOW)\n",
    "```\n",
    "\n",
    "#### Command Line Options\n",
    "\n",
    "##### UVM Command Line Arguments\n",
    "```bash\n",
    "# Verbosity control\n",
    "+UVM_VERBOSITY=UVM_HIGH\n",
    "+UVM_VERBOSITY=UVM_MEDIUM\n",
    "\n",
    "# Timeout\n",
    "+UVM_TIMEOUT=10000\n",
    "\n",
    "# Maximum errors\n",
    "+UVM_MAX_QUIT_COUNT=5\n",
    "\n",
    "# Configuration\n",
    "+uvm_set_config_int=*,timeout,5000\n",
    "+uvm_set_config_string=*,mode,debug\n",
    "\n",
    "# Factory overrides\n",
    "+uvm_set_type_override=base_test,extended_test\n",
    "+uvm_set_inst_override=uvm_test_top,base_test,extended_test\n",
    "```\n",
    "\n",
    "#### Debug and Reporting\n",
    "\n",
    "##### Factory Debug\n",
    "```systemverilog\n",
    "// Print factory configuration\n",
    "factory.print();\n",
    "\n",
    "// Print all registered types\n",
    "uvm_factory::get().print();\n",
    "```\n",
    "\n",
    "##### Topology Debug\n",
    "```systemverilog\n",
    "// Print testbench hierarchy\n",
    "uvm_top.print_topology();\n",
    "\n",
    "// Print configuration database\n",
    "uvm_config_db#(int)::dump();\n",
    "```\n",
    "\n",
    "##### Phase Debug\n",
    "```systemverilog\n",
    "// Set phase timeout\n",
    "uvm_top.set_timeout(10ms);\n",
    "\n",
    "// Print phase information\n",
    "uvm_phase::get_current_phase().print();\n",
    "```\n",
    "\n",
    "#### Memory and Register Model Integration\n",
    "\n",
    "##### Register Model Basic Usage\n",
    "```systemverilog\n",
    "// Declare register model\n",
    "my_reg_model reg_model;\n",
    "\n",
    "// Build phase\n",
    "reg_model = my_reg_model::type_id::create(\"reg_model\");\n",
    "reg_model.build();\n",
    "reg_model.configure(null, \"\");\n",
    "\n",
    "// Using register model\n",
    "uvm_status_e status;\n",
    "uvm_reg_data_t data;\n",
    "\n",
    "// Write register\n",
    "reg_model.my_reg.write(status, 32'hDEADBEEF);\n",
    "\n",
    "// Read register  \n",
    "reg_model.my_reg.read(status, data);\n",
    "```\n",
    "\n",
    "##### Memory Model Usage\n",
    "```systemverilog\n",
    "// Write to memory\n",
    "reg_model.my_mem.write(status, addr, data);\n",
    "\n",
    "// Read from memory\n",
    "reg_model.my_mem.read(status, addr, data);\n",
    "\n",
    "// Burst operations\n",
    "reg_model.my_mem.burst_write(status, addr, data_array);\n",
    "reg_model.my_mem.burst_read(status, addr, data_array);\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "*This quick reference covers the most commonly used UVM constructs and patterns. For detailed information, refer to the UVM User Guide and IEEE 1800.2 Standard.*"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bc3eee05",
   "metadata": {},
   "source": [
    "### Appendix E: Common Patterns and Idioms\n",
    "\n",
    "This appendix presents frequently used SystemVerilog patterns and idioms that experienced designers rely on for efficient, readable, and maintainable code.\n",
    "\n",
    "#### E.1 Clock and Reset Patterns\n",
    "\n",
    "##### E.1.1 Standard Synchronous Reset\n",
    "```systemverilog\n",
    "always_ff @(posedge clk) begin\n",
    "    if (rst_n == 1'b0) begin\n",
    "        // Reset all registers to known values\n",
    "        data_reg <= '0;\n",
    "        valid_reg <= 1'b0;\n",
    "        counter <= '0;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        if (enable) begin\n",
    "            data_reg <= data_in;\n",
    "            valid_reg <= valid_in;\n",
    "        end\n",
    "        counter <= counter + 1;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.1.2 Asynchronous Reset Pattern\n",
    "```systemverilog\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (rst_n == 1'b0) begin\n",
    "        data_reg <= '0;\n",
    "        state <= IDLE;\n",
    "    end else begin\n",
    "        data_reg <= next_data;\n",
    "        state <= next_state;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.1.3 Clock Domain Crossing (CDC) Pattern\n",
    "```systemverilog\n",
    "// Two-flop synchronizer\n",
    "logic [DATA_WIDTH-1:0] sync_ff1, sync_ff2;\n",
    "\n",
    "always_ff @(posedge dest_clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        sync_ff1 <= '0;\n",
    "        sync_ff2 <= '0;\n",
    "    end else begin\n",
    "        sync_ff1 <= async_data;\n",
    "        sync_ff2 <= sync_ff1;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign sync_data = sync_ff2;\n",
    "```\n",
    "\n",
    "#### E.2 Finite State Machine Patterns\n",
    "\n",
    "##### E.2.1 Three-Process FSM Pattern\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE    = 3'b001,\n",
    "    ACTIVE  = 3'b010,\n",
    "    DONE    = 3'b100\n",
    "} state_t;\n",
    "\n",
    "state_t state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        state <= IDLE;\n",
    "    else\n",
    "        state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic\n",
    "always_comb begin\n",
    "    next_state = state;\n",
    "    case (state)\n",
    "        IDLE: if (start) next_state = ACTIVE;\n",
    "        ACTIVE: if (done_condition) next_state = DONE;\n",
    "        DONE: if (ack) next_state = IDLE;\n",
    "        default: next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic\n",
    "always_comb begin\n",
    "    busy = (state != IDLE);\n",
    "    valid_out = (state == DONE);\n",
    "    data_out = (state == DONE) ? result_reg : '0;\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.2.2 One-Hot State Machine Pattern\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE_ST   = 3'b001,\n",
    "    PROC_ST   = 3'b010,\n",
    "    WAIT_ST   = 3'b100\n",
    "} onehot_state_t;\n",
    "\n",
    "onehot_state_t state, next_state;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        state <= IDLE_ST;\n",
    "    else\n",
    "        state <= next_state;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = '0;\n",
    "    unique case (1'b1)\n",
    "        state[0]: next_state = start ? PROC_ST : IDLE_ST;\n",
    "        state[1]: next_state = complete ? WAIT_ST : PROC_ST;\n",
    "        state[2]: next_state = timeout ? IDLE_ST : WAIT_ST;\n",
    "        default: next_state = IDLE_ST;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.3 Handshake and Flow Control Patterns\n",
    "\n",
    "##### E.3.1 Valid-Ready Handshake\n",
    "```systemverilog\n",
    "// Producer side\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        valid <= 1'b0;\n",
    "        data <= '0;\n",
    "    end else if (!valid || ready) begin\n",
    "        valid <= new_data_available;\n",
    "        data <= new_data_available ? next_data : data;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Consumer side\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        ready <= 1'b1;\n",
    "    end else begin\n",
    "        ready <= can_accept_data;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Data transfer occurs when both valid and ready are high\n",
    "assign transfer = valid && ready;\n",
    "```\n",
    "\n",
    "##### E.3.2 Credit-Based Flow Control\n",
    "```systemverilog\n",
    "parameter MAX_CREDITS = 8;\n",
    "logic [$clog2(MAX_CREDITS+1)-1:0] credit_count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        credit_count <= MAX_CREDITS;\n",
    "    end else begin\n",
    "        case ({send_data, receive_credit})\n",
    "            2'b01: credit_count <= credit_count + 1;\n",
    "            2'b10: credit_count <= credit_count - 1;\n",
    "            default: credit_count <= credit_count;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "assign can_send = (credit_count > 0);\n",
    "```\n",
    "\n",
    "#### E.4 FIFO and Buffer Patterns\n",
    "\n",
    "##### E.4.1 Synchronous FIFO Pattern\n",
    "```systemverilog\n",
    "parameter DEPTH = 16;\n",
    "parameter WIDTH = 32;\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH];\n",
    "logic [$clog2(DEPTH)-1:0] write_ptr, read_ptr;\n",
    "logic [$clog2(DEPTH):0] count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        write_ptr <= '0;\n",
    "        read_ptr <= '0;\n",
    "        count <= '0;\n",
    "    end else begin\n",
    "        case ({write_en && !full, read_en && !empty})\n",
    "            2'b01: begin // Read only\n",
    "                read_ptr <= read_ptr + 1;\n",
    "                count <= count - 1;\n",
    "            end\n",
    "            2'b10: begin // Write only\n",
    "                memory[write_ptr] <= write_data;\n",
    "                write_ptr <= write_ptr + 1;\n",
    "                count <= count + 1;\n",
    "            end\n",
    "            2'b11: begin // Read and write\n",
    "                memory[write_ptr] <= write_data;\n",
    "                write_ptr <= write_ptr + 1;\n",
    "                read_ptr <= read_ptr + 1;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "assign read_data = memory[read_ptr];\n",
    "assign full = (count == DEPTH);\n",
    "assign empty = (count == 0);\n",
    "```\n",
    "\n",
    "##### E.4.2 Gray Code Counter Pattern\n",
    "```systemverilog\n",
    "function automatic logic [WIDTH-1:0] bin_to_gray(input logic [WIDTH-1:0] bin);\n",
    "    return bin ^ (bin >> 1);\n",
    "endfunction\n",
    "\n",
    "function automatic logic [WIDTH-1:0] gray_to_bin(input logic [WIDTH-1:0] gray);\n",
    "    logic [WIDTH-1:0] bin;\n",
    "    bin[WIDTH-1] = gray[WIDTH-1];\n",
    "    for (int i = WIDTH-2; i >= 0; i--) begin\n",
    "        bin[i] = bin[i+1] ^ gray[i];\n",
    "    end\n",
    "    return bin;\n",
    "endfunction\n",
    "\n",
    "// Gray code counter\n",
    "logic [WIDTH-1:0] gray_count, next_gray;\n",
    "logic [WIDTH-1:0] bin_count;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        gray_count <= '0;\n",
    "    else if (enable)\n",
    "        gray_count <= next_gray;\n",
    "end\n",
    "\n",
    "assign bin_count = gray_to_bin(gray_count);\n",
    "assign next_gray = bin_to_gray(bin_count + 1);\n",
    "```\n",
    "\n",
    "#### E.5 Parameterization Patterns\n",
    "\n",
    "##### E.5.1 Generic Width Parameterization\n",
    "```systemverilog\n",
    "module generic_register #(\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter logic [WIDTH-1:0] RESET_VALUE = '0\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic enable,\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        data_out <= RESET_VALUE;\n",
    "    else if (enable)\n",
    "        data_out <= data_in;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### E.5.2 Interface-Based Parameterization\n",
    "```systemverilog\n",
    "interface bus_if #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n",
    "    logic [ADDR_WIDTH-1:0] addr;\n",
    "    logic [DATA_WIDTH-1:0] wdata, rdata;\n",
    "    logic valid, ready, write_en;\n",
    "    \n",
    "    modport master (\n",
    "        output addr, wdata, valid, write_en,\n",
    "        input rdata, ready\n",
    "    );\n",
    "    \n",
    "    modport slave (\n",
    "        input addr, wdata, valid, write_en,\n",
    "        output rdata, ready\n",
    "    );\n",
    "endinterface\n",
    "```\n",
    "\n",
    "#### E.6 Error Detection and Handling Patterns\n",
    "\n",
    "##### E.6.1 Parity Check Pattern\n",
    "```systemverilog\n",
    "function automatic logic calc_parity(input logic [WIDTH-1:0] data);\n",
    "    return ^data; // XOR reduction\n",
    "endfunction\n",
    "\n",
    "// Even parity generator\n",
    "assign parity_bit = calc_parity(data_word);\n",
    "\n",
    "// Parity checker\n",
    "logic parity_error;\n",
    "assign parity_error = calc_parity({data_word, received_parity}) != 1'b0;\n",
    "```\n",
    "\n",
    "##### E.6.2 Timeout Pattern\n",
    "```systemverilog\n",
    "parameter TIMEOUT_CYCLES = 1000;\n",
    "logic [$clog2(TIMEOUT_CYCLES+1)-1:0] timeout_counter;\n",
    "logic timeout_expired;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        timeout_counter <= '0;\n",
    "        timeout_expired <= 1'b0;\n",
    "    end else if (start_timer) begin\n",
    "        timeout_counter <= TIMEOUT_CYCLES;\n",
    "        timeout_expired <= 1'b0;\n",
    "    end else if (timeout_counter > 0) begin\n",
    "        timeout_counter <= timeout_counter - 1;\n",
    "        timeout_expired <= (timeout_counter == 1);\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.7 Memory Access Patterns\n",
    "\n",
    "##### E.7.1 Dual-Port RAM Pattern\n",
    "```systemverilog\n",
    "module dual_port_ram #(\n",
    "    parameter DEPTH = 1024,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    \n",
    "    // Port A\n",
    "    input logic [$clog2(DEPTH)-1:0] addr_a,\n",
    "    input logic [WIDTH-1:0] wdata_a,\n",
    "    output logic [WIDTH-1:0] rdata_a,\n",
    "    input logic we_a,\n",
    "    \n",
    "    // Port B\n",
    "    input logic [$clog2(DEPTH)-1:0] addr_b,\n",
    "    input logic [WIDTH-1:0] wdata_b,\n",
    "    output logic [WIDTH-1:0] rdata_b,\n",
    "    input logic we_b\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we_a) memory[addr_a] <= wdata_a;\n",
    "    if (we_b) memory[addr_b] <= wdata_b;\n",
    "end\n",
    "\n",
    "assign rdata_a = memory[addr_a];\n",
    "assign rdata_b = memory[addr_b];\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### E.7.2 Memory Initialization Pattern\n",
    "```systemverilog\n",
    "initial begin\n",
    "    // Initialize from file\n",
    "    $readmemh(\"init_data.hex\", memory);\n",
    "    \n",
    "    // Or initialize with pattern\n",
    "    for (int i = 0; i < DEPTH; i++) begin\n",
    "        memory[i] = i * 2;  // Example pattern\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.8 Assertion Patterns\n",
    "\n",
    "##### E.8.1 Protocol Checking Patterns\n",
    "```systemverilog\n",
    "// Valid-ready protocol check\n",
    "property valid_ready_protocol;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    valid && !ready |=> valid;\n",
    "endproperty\n",
    "assert_valid_stable: assert property(valid_ready_protocol);\n",
    "\n",
    "// Mutual exclusion check\n",
    "property mutex_check;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    !(signal_a && signal_b);\n",
    "endproperty\n",
    "assert_mutex: assert property(mutex_check);\n",
    "\n",
    "// FIFO overflow/underflow check\n",
    "property fifo_no_overflow;\n",
    "    @(posedge clk) disable iff (!rst_n)\n",
    "    full |-> !write_en;\n",
    "endproperty\n",
    "assert_no_overflow: assert property(fifo_no_overflow);\n",
    "```\n",
    "\n",
    "##### E.8.2 Coverage Patterns\n",
    "```systemverilog\n",
    "covergroup transaction_cg @(posedge clk);\n",
    "    cp_cmd: coverpoint command {\n",
    "        bins read_cmd = {READ};\n",
    "        bins write_cmd = {WRITE};\n",
    "        bins idle_cmd = {IDLE};\n",
    "    }\n",
    "    \n",
    "    cp_addr: coverpoint address {\n",
    "        bins low_addr = {[0:255]};\n",
    "        bins mid_addr = {[256:511]};\n",
    "        bins high_addr = {[512:1023]};\n",
    "    }\n",
    "    \n",
    "    cross_cmd_addr: cross cp_cmd, cp_addr;\n",
    "endgroup\n",
    "\n",
    "transaction_cg cg_inst = new();\n",
    "```\n",
    "\n",
    "#### E.9 Debug and Monitoring Patterns\n",
    "\n",
    "##### E.9.1 Performance Counter Pattern\n",
    "```systemverilog\n",
    "logic [31:0] cycle_counter, transaction_counter;\n",
    "logic [31:0] utilization_percent;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        cycle_counter <= '0;\n",
    "        transaction_counter <= '0;\n",
    "    end else begin\n",
    "        cycle_counter <= cycle_counter + 1;\n",
    "        if (transaction_active)\n",
    "            transaction_counter <= transaction_counter + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Calculate utilization (requires division, may need dedicated logic)\n",
    "assign utilization_percent = (transaction_counter * 100) / cycle_counter;\n",
    "```\n",
    "\n",
    "##### E.9.2 Debug Signal Multiplexing\n",
    "```systemverilog\n",
    "logic [7:0] debug_select;\n",
    "logic [31:0] debug_data;\n",
    "\n",
    "always_comb begin\n",
    "    case (debug_select)\n",
    "        8'd0: debug_data = state_register;\n",
    "        8'd1: debug_data = fifo_count;\n",
    "        8'd2: debug_data = error_flags;\n",
    "        8'd3: debug_data = performance_counter;\n",
    "        default: debug_data = 32'hDEADBEEF;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "#### E.10 Best Practices Summary\n",
    "\n",
    "##### E.10.1 Coding Style Idioms\n",
    "- Use `always_ff` for sequential logic, `always_comb` for combinational\n",
    "- Prefer non-blocking assignments (`<=`) in sequential blocks\n",
    "- Use blocking assignments (`=`) in combinational blocks\n",
    "- Initialize all registers in reset conditions\n",
    "- Use meaningful signal names and consistent naming conventions\n",
    "\n",
    "##### E.10.2 Common Anti-patterns to Avoid\n",
    "```systemverilog\n",
    "// DON'T: Mixed blocking and non-blocking in same block\n",
    "always_ff @(posedge clk) begin\n",
    "    a <= b;  // Non-blocking\n",
    "    c = d;   // Blocking - AVOID THIS MIX\n",
    "end\n",
    "\n",
    "// DON'T: Unregistered outputs from always_ff\n",
    "always_ff @(posedge clk) begin\n",
    "    temp_reg <= input_data;\n",
    "end\n",
    "assign output_data = temp_reg + 1;  // Better to register this too\n",
    "\n",
    "// DON'T: Multiple clocks in sensitivity list\n",
    "always_ff @(posedge clk1 or posedge clk2) begin  // AVOID\n",
    "    // Logic here\n",
    "end\n",
    "```\n",
    "\n",
    "##### E.10.3 Synthesis-Friendly Patterns\n",
    "- Use explicit widths for constants: `4'b0000` instead of `0`\n",
    "- Avoid latches by ensuring all paths assign to variables\n",
    "- Use case statements with default clauses\n",
    "- Prefer `unique case` and `priority case` for synthesis optimization\n",
    "- Keep critical paths short and well-defined\n",
    "\n",
    "This appendix serves as a quick reference for commonly used SystemVerilog patterns. These idioms represent battle-tested approaches that promote code reusability, maintainability, and synthesis efficiency."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4f1d20bd",
   "metadata": {},
   "source": [
    "### Appendix F: Tool-specific Considerations\n",
    "\n",
    "This appendix provides detailed guidance on working with SystemVerilog across different EDA tools, highlighting tool-specific features, limitations, and best practices.\n",
    "\n",
    "#### F.1 Simulation Tools\n",
    "\n",
    "##### F.1.1 Synopsys VCS\n",
    "\n",
    "**Key Features:**\n",
    "- Industry-leading SystemVerilog support\n",
    "- Advanced debugging capabilities with DVE\n",
    "- Comprehensive coverage analysis\n",
    "- Native UVM support\n",
    "\n",
    "**Tool-Specific Considerations:**\n",
    "\n",
    "**Compilation Options:**\n",
    "```bash\n",
    "# Basic compilation with SystemVerilog support\n",
    "vcs -sverilog -debug_access+all design.sv testbench.sv\n",
    "\n",
    "# With UVM support\n",
    "vcs -sverilog -ntb_opts uvm-1.2 +incdir+$UVM_HOME/src design.sv testbench.sv\n",
    "\n",
    "# Performance optimization\n",
    "vcs -sverilog -O3 -debug_access+dmptf design.sv testbench.sv\n",
    "```\n",
    "\n",
    "**DVE Debug Features:**\n",
    "- Interactive waveform debugging\n",
    "- Source code correlation\n",
    "- Advanced filtering and search\n",
    "- Memory and array visualization\n",
    "\n",
    "**Coverage Compilation:**\n",
    "```bash\n",
    "# Enable all coverage types\n",
    "vcs -sverilog -cm line+cond+fsm+branch+tgl+assert design.sv testbench.sv\n",
    "\n",
    "# Generate coverage reports\n",
    "urg -dir simv.vdb -report both\n",
    "```\n",
    "\n",
    "**VCS-Specific SystemVerilog Extensions:**\n",
    "```systemverilog\n",
    "// VCS pragmas for performance\n",
    "// synopsys translate_off\n",
    "// Debug-only code\n",
    "// synopsys translate_on\n",
    "\n",
    "// VCS-specific system tasks\n",
    "$vcs_version();  // Get VCS version\n",
    "$vcdpluson();    // Enable VCD dumping\n",
    "```\n",
    "\n",
    "##### F.1.2 Cadence Xcelium\n",
    "\n",
    "**Key Features:**\n",
    "- Multi-language simulation\n",
    "- Advanced power analysis\n",
    "- Comprehensive assertion support\n",
    "- Cloud-ready architecture\n",
    "\n",
    "**Tool-Specific Considerations:**\n",
    "\n",
    "**Compilation and Elaboration:**\n",
    "```bash\n",
    "# Three-step flow\n",
    "xmvlog -sv design.sv testbench.sv\n",
    "xmelab -access +rwc worklib.testbench\n",
    "xmsim worklib.testbench\n",
    "\n",
    "# Single-step flow\n",
    "xrun -sv -access +rwc design.sv testbench.sv\n",
    "```\n",
    "\n",
    "**Xcelium-Specific Features:**\n",
    "```systemverilog\n",
    "// Cadence-specific system tasks\n",
    "$cadence_version();\n",
    "$ncsim();\n",
    "\n",
    "// Power-aware simulation\n",
    "power_domain pd1;\n",
    "supply_net VDD, VSS;\n",
    "```\n",
    "\n",
    "**Coverage Analysis:**\n",
    "```bash\n",
    "# Enable coverage\n",
    "xrun -sv -coverage all -covoverwrite design.sv testbench.sv\n",
    "\n",
    "# Generate reports\n",
    "imc -exec coverage_report.tcl\n",
    "```\n",
    "\n",
    "##### F.1.3 Mentor Questa/ModelSim\n",
    "\n",
    "**Key Features:**\n",
    "- Mixed-language simulation\n",
    "- Dataflow debugging\n",
    "- Advanced waveform analysis\n",
    "- Integrated coverage\n",
    "\n",
    "**Tool-Specific Considerations:**\n",
    "\n",
    "**Compilation Commands:**\n",
    "```bash\n",
    "# SystemVerilog compilation\n",
    "vlog -sv design.sv testbench.sv\n",
    "\n",
    "# Optimization\n",
    "vopt +acc=npr top -o optimized_top\n",
    "\n",
    "# Simulation\n",
    "vsim optimized_top\n",
    "```\n",
    "\n",
    "**Questa-Specific System Tasks:**\n",
    "```systemverilog\n",
    "// Questa debugging features\n",
    "$psim();           // Print simulation info\n",
    "$stacktrace();     // Print call stack\n",
    "$typename(var);    // Get type information\n",
    "```\n",
    "\n",
    "**Waveform Configuration:**\n",
    "```tcl\n",
    "# TCL commands for waveform setup\n",
    "add wave -recursive /testbench/*\n",
    "configure wave -timelineunits ns\n",
    "run -all\n",
    "```\n",
    "\n",
    "##### F.1.4 Aldec Riviera-PRO\n",
    "\n",
    "**Key Features:**\n",
    "- Advanced mixed-signal simulation\n",
    "- Comprehensive SystemVerilog support\n",
    "- Integrated waveform viewer\n",
    "- Python scripting interface\n",
    "\n",
    "**Tool-Specific Considerations:**\n",
    "\n",
    "**Basic Simulation Flow:**\n",
    "```bash\n",
    "# Compilation\n",
    "vlib work\n",
    "vlog -sv2012 design.sv testbench.sv\n",
    "\n",
    "# Simulation\n",
    "vsim -gui testbench\n",
    "```\n",
    "\n",
    "**Riviera-PRO Extensions:**\n",
    "```systemverilog\n",
    "// Aldec-specific features\n",
    "$aldec_version();\n",
    "$riviera_info();\n",
    "```\n",
    "\n",
    "#### F.2 Synthesis Tools\n",
    "\n",
    "##### F.2.1 Synopsys Design Compiler\n",
    "\n",
    "**SystemVerilog Synthesis Considerations:**\n",
    "\n",
    "**Supported Constructs:**\n",
    "- Always blocks (combinational and sequential)\n",
    "- Interfaces (limited support)\n",
    "- Packed arrays and structures\n",
    "- Basic assertions (for formal verification)\n",
    "\n",
    "**Unsupported Constructs:**\n",
    "- Classes and objects\n",
    "- Dynamic arrays\n",
    "- Queues and associative arrays\n",
    "- Complex verification constructs\n",
    "\n",
    "**Synthesis Scripts:**\n",
    "```tcl\n",
    "# Design Compiler TCL script\n",
    "set_svf design.svf\n",
    "analyze -format sverilog {design.sv}\n",
    "elaborate top_module\n",
    "compile_ultra\n",
    "```\n",
    "\n",
    "**Synthesis Guidelines:**\n",
    "```systemverilog\n",
    "// Synthesizable SystemVerilog code\n",
    "module counter #(parameter WIDTH = 8)(\n",
    "    input  logic clk, rst_n,\n",
    "    input  logic enable,\n",
    "    output logic [WIDTH-1:0] count\n",
    ");\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n)\n",
    "            count <= '0;\n",
    "        else if (enable)\n",
    "            count <= count + 1;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### F.2.2 Cadence Genus\n",
    "\n",
    "**Key Features:**\n",
    "- Advanced SystemVerilog synthesis\n",
    "- Integrated physical synthesis\n",
    "- Power optimization\n",
    "- Concurrent timing optimization\n",
    "\n",
    "**Genus-Specific Considerations:**\n",
    "\n",
    "**Setup Commands:**\n",
    "```tcl\n",
    "# Genus synthesis flow\n",
    "set_db init_lib_search_path {lib_path}\n",
    "set_db init_hdl_search_path {rtl_path}\n",
    "read_libs timing.lib\n",
    "read_hdl -sv design.sv\n",
    "elaborate top_module\n",
    "```\n",
    "\n",
    "**SystemVerilog Support:**\n",
    "- Enhanced interface synthesis\n",
    "- Better packed structure handling\n",
    "- Advanced parameter support\n",
    "\n",
    "##### F.2.3 Intel Quartus Prime\n",
    "\n",
    "**FPGA-Specific Considerations:**\n",
    "\n",
    "**Project Setup:**\n",
    "```tcl\n",
    "# Quartus TCL commands\n",
    "project_new -overwrite project_name\n",
    "set_global_assignment -name FAMILY \"Stratix 10\"\n",
    "set_global_assignment -name SYSTEMVERILOG_FILE design.sv\n",
    "```\n",
    "\n",
    "**Intel-Specific Attributes:**\n",
    "```systemverilog\n",
    "// Intel FPGA attributes\n",
    "(* altera_attribute = \"-name KEEP_REGISTER ON\" *) \n",
    "logic keep_reg;\n",
    "\n",
    "// Memory inference\n",
    "(* ramstyle = \"M20K\" *) \n",
    "logic [31:0] memory [0:1023];\n",
    "```\n",
    "\n",
    "##### F.2.4 Xilinx Vivado\n",
    "\n",
    "**FPGA-Specific Considerations:**\n",
    "\n",
    "**Project Creation:**\n",
    "```tcl\n",
    "# Vivado TCL commands\n",
    "create_project project_name ./project\n",
    "add_files -fileset sources_1 design.sv\n",
    "set_property file_type SystemVerilog [get_files design.sv]\n",
    "```\n",
    "\n",
    "**Xilinx-Specific Attributes:**\n",
    "```systemverilog\n",
    "// Xilinx synthesis attributes\n",
    "(* KEEP = \"TRUE\" *) logic keep_signal;\n",
    "(* MARK_DEBUG = \"TRUE\" *) logic debug_signal;\n",
    "\n",
    "// Block RAM inference\n",
    "(* ram_style = \"block\" *) \n",
    "logic [31:0] bram [0:1023];\n",
    "```\n",
    "\n",
    "#### F.3 Formal Verification Tools\n",
    "\n",
    "##### F.3.1 Synopsys VC Formal\n",
    "\n",
    "**SystemVerilog Assertion Support:**\n",
    "```systemverilog\n",
    "// Formal verification properties\n",
    "property req_ack;\n",
    "    @(posedge clk) req |-> ##[1:5] ack;\n",
    "endproperty\n",
    "\n",
    "assert property (req_ack) else $error(\"Request not acknowledged\");\n",
    "```\n",
    "\n",
    "**VC Formal Setup:**\n",
    "```tcl\n",
    "# VC Formal TCL script\n",
    "analyze -sv design.sv properties.sv\n",
    "elaborate -top top_module\n",
    "clock clk\n",
    "reset rst_n\n",
    "prove -all\n",
    "```\n",
    "\n",
    "##### F.3.2 Cadence JasperGold\n",
    "\n",
    "**Advanced SVA Support:**\n",
    "```systemverilog\n",
    "// Complex temporal properties\n",
    "sequence req_seq;\n",
    "    req ##1 !req;\n",
    "endsequence\n",
    "\n",
    "property complex_prop;\n",
    "    @(posedge clk) req_seq |-> ##[2:10] ack;\n",
    "endproperty\n",
    "```\n",
    "\n",
    "#### F.4 Linting and Code Quality Tools\n",
    "\n",
    "##### F.4.1 Synopsys SpyGlass\n",
    "\n",
    "**SystemVerilog Linting Rules:**\n",
    "```systemverilog\n",
    "// SpyGlass waiver pragmas\n",
    "//spyglass disable_block W213\n",
    "// Code that triggers warning W213\n",
    "//spyglass enable_block W213\n",
    "```\n",
    "\n",
    "##### F.4.2 Real Intent Ascent Lint\n",
    "\n",
    "**Configuration Examples:**\n",
    "```tcl\n",
    "# Ascent Lint configuration\n",
    "set_option -set hdlin_sverilog_std 2012\n",
    "check_design -rule {SV_*}\n",
    "```\n",
    "\n",
    "#### F.5 Coverage Tools\n",
    "\n",
    "##### F.5.1 Synopsys VCS Coverage\n",
    "\n",
    "**Advanced Coverage Options:**\n",
    "```bash\n",
    "# Detailed coverage compilation\n",
    "vcs -sverilog -cm line+cond+fsm+branch+tgl+assert+group \\\n",
    "    -cm_hier coverage.cfg design.sv testbench.sv\n",
    "\n",
    "# Coverage refinement\n",
    "vcs -sverilog -cm_line -cm_report line design.sv testbench.sv\n",
    "```\n",
    "\n",
    "##### F.5.2 Cadence IMC\n",
    "\n",
    "**Coverage Database Management:**\n",
    "```tcl\n",
    "# IMC coverage analysis\n",
    "load_test test1.ucd\n",
    "load_test test2.ucd\n",
    "merge_tests -out merged.ucd test1 test2\n",
    "report_summary -detail -out coverage_report.txt\n",
    "```\n",
    "\n",
    "#### F.6 Tool Integration and Methodology\n",
    "\n",
    "##### F.6.1 Multi-Tool Flows\n",
    "\n",
    "**Handoff Considerations:**\n",
    "- File format compatibility (SystemVerilog 2012 vs 2017)\n",
    "- Parameter passing between tools\n",
    "- Constraint file formats\n",
    "- Coverage database formats\n",
    "\n",
    "**Example Multi-Tool Script:**\n",
    "```bash\n",
    "#!/bin/bash\n",
    "# Multi-tool verification flow\n",
    "\n",
    "# Lint check\n",
    "spyglass -tcl lint_run.tcl\n",
    "\n",
    "# Simulation\n",
    "vcs -sverilog -cm all design.sv testbench.sv\n",
    "./simv +ntb_random_seed=1\n",
    "\n",
    "# Synthesis check\n",
    "dc_shell -f synthesis_check.tcl\n",
    "\n",
    "# Coverage merge\n",
    "urg -dir *.vdb -report both\n",
    "```\n",
    "\n",
    "##### F.6.2 Tool-Agnostic Best Practices\n",
    "\n",
    "**Portable SystemVerilog Code:**\n",
    "```systemverilog\n",
    "// Use standard SystemVerilog constructs\n",
    "// Avoid tool-specific extensions unless necessary\n",
    "\n",
    "`ifndef SYNTHESIS\n",
    "    // Simulation-only code\n",
    "    initial begin\n",
    "        $display(\"Simulation starting\");\n",
    "    end\n",
    "`endif\n",
    "\n",
    "`ifdef FORMAL\n",
    "    // Formal verification properties\n",
    "    assert property (@(posedge clk) req |-> ack);\n",
    "`endif\n",
    "```\n",
    "\n",
    "**Configuration Management:**\n",
    "```systemverilog\n",
    "// Tool-specific parameters\n",
    "parameter int TOOL_SPECIFIC_PARAM = `ifdef VCS ? 1 :\n",
    "                                   `ifdef QUESTA ? 2 :\n",
    "                                   `ifdef XCELIUM ? 3 : 0;\n",
    "```\n",
    "\n",
    "##### F.6.3 Performance Optimization\n",
    "\n",
    "**General Guidelines:**\n",
    "1. **Compilation Performance:**\n",
    "   - Use incremental compilation when available\n",
    "   - Optimize include file usage\n",
    "   - Minimize unnecessary SystemVerilog features in RTL\n",
    "\n",
    "2. **Simulation Performance:**\n",
    "   - Use appropriate optimization levels\n",
    "   - Consider two-state vs four-state variables\n",
    "   - Optimize testbench code structure\n",
    "\n",
    "3. **Memory Usage:**\n",
    "   - Monitor memory consumption with large designs\n",
    "   - Use streaming operators for data processing\n",
    "   - Consider packed vs unpacked arrays\n",
    "\n",
    "**Tool-Specific Optimizations:**\n",
    "\n",
    "**VCS Performance:**\n",
    "```bash\n",
    "# VCS performance options\n",
    "vcs -sverilog +vcs+lic+wait -j8 -debug_access+dmptf design.sv\n",
    "```\n",
    "\n",
    "**Questa Optimization:**\n",
    "```bash\n",
    "# Questa performance tuning\n",
    "vopt +acc=npr -O5 top -o optimized_top\n",
    "```\n",
    "\n",
    "**Xcelium Efficiency:**\n",
    "```bash\n",
    "# Xcelium performance options\n",
    "xrun -sv -O3 -noaccess -input run.tcl design.sv\n",
    "```\n",
    "\n",
    "#### F.7 Debugging Strategies\n",
    "\n",
    "##### F.7.1 Tool-Specific Debug Features\n",
    "\n",
    "**VCS DVE:**\n",
    "- Interactive debugging\n",
    "- Schematic view\n",
    "- Memory browser\n",
    "- Assertion debugging\n",
    "\n",
    "**Questa Wave:**\n",
    "- Advanced waveform analysis\n",
    "- Compare functionality\n",
    "- Virtual objects\n",
    "- Dataflow tracking\n",
    "\n",
    "**Xcelium SimVision:**\n",
    "- Multi-domain debugging\n",
    "- Advanced scripting\n",
    "- Custom visualizations\n",
    "- Performance analysis\n",
    "\n",
    "##### F.7.2 Common Debug Scenarios\n",
    "\n",
    "**Interface Debug:**\n",
    "```systemverilog\n",
    "// Debug interface connections\n",
    "interface debug_if;\n",
    "    logic [31:0] data;\n",
    "    logic valid;\n",
    "    logic ready;\n",
    "    \n",
    "    // Debug properties\n",
    "    property data_stable;\n",
    "        @(posedge clk) valid && !ready |=> $stable(data);\n",
    "    endproperty\n",
    "    \n",
    "    `ifdef DEBUG\n",
    "        assert property (data_stable);\n",
    "    `endif\n",
    "endinterface\n",
    "```\n",
    "\n",
    "This comprehensive appendix provides tool-specific guidance for working with SystemVerilog across the major EDA tools in the industry. Each tool has its unique features and considerations that developers should understand for effective SystemVerilog development and verification.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "577db108",
   "metadata": {},
   "source": [
    "### Appendix G: Further Reading and Resources\n",
    "\n",
    "This appendix provides a comprehensive collection of resources to help you continue your SystemVerilog journey beyond this tutorial. Whether you're looking to deepen your understanding, explore advanced topics, or stay current with industry developments, these resources will serve as valuable references.\n",
    "\n",
    "#### Books and Publications\n",
    "\n",
    "##### Essential SystemVerilog Books\n",
    "\n",
    "**SystemVerilog for Verification** by Chris Spear and Greg Tumbush\n",
    "- The definitive guide to SystemVerilog verification methodologies\n",
    "- Comprehensive coverage of UVM (Universal Verification Methodology)\n",
    "- Practical examples and real-world verification scenarios\n",
    "- Essential for anyone serious about verification engineering\n",
    "\n",
    "**SystemVerilog for Design** by Stuart Sutherland, Simon Davidmann, and Peter Flake\n",
    "- Complete guide to using SystemVerilog for RTL design\n",
    "- Covers synthesis-friendly coding practices\n",
    "- Detailed explanations of SystemVerilog design constructs\n",
    "- Excellent for hardware designers transitioning from Verilog\n",
    "\n",
    "**Writing Testbenches using SystemVerilog** by Janick Bergeron\n",
    "- Focuses on functional verification methodologies\n",
    "- Coverage of assertion-based verification\n",
    "- Practical testbench architecture patterns\n",
    "- Industry-proven verification techniques\n",
    "\n",
    "**SystemVerilog Assertions and Functional Coverage** by Ashok B. Mehta\n",
    "- Deep dive into SystemVerilog assertions (SVA)\n",
    "- Comprehensive functional coverage methodology\n",
    "- Advanced verification planning techniques\n",
    "- Essential for verification engineers\n",
    "\n",
    "##### Advanced Topics and Specialized Books\n",
    "\n",
    "**Verification Methodology Manual (VMM)** by Janick Bergeron, Eduard Cerny, Alan Hunter, and Andrew Nightingale\n",
    "- Foundation for modern verification methodologies\n",
    "- Precursor to UVM development\n",
    "- Historical context for verification evolution\n",
    "- Advanced verification planning concepts\n",
    "\n",
    "**Advanced UVM** by Brian Hunter\n",
    "- Expert-level UVM topics and techniques\n",
    "- Performance optimization strategies\n",
    "- Complex verification scenarios\n",
    "- Industry best practices and patterns\n",
    "\n",
    "**Constrained Random Verification** by Various Authors\n",
    "- Advanced constraint solving techniques\n",
    "- Performance optimization for random generation\n",
    "- Complex scenario modeling\n",
    "- Coverage-driven verification strategies\n",
    "\n",
    "#### IEEE Standards and Specifications\n",
    "\n",
    "##### Primary Standards\n",
    "\n",
    "**IEEE 1800-2017: SystemVerilog Language Reference Manual (LRM)**\n",
    "- The official SystemVerilog language specification\n",
    "- Authoritative source for language semantics\n",
    "- Complete syntax and usage definitions\n",
    "- Essential reference for language details\n",
    "\n",
    "**IEEE 1800.2-2020: Universal Verification Methodology (UVM)**\n",
    "- Official UVM standard specification\n",
    "- Complete API reference and guidelines\n",
    "- Methodology best practices\n",
    "- Required reading for UVM development\n",
    "\n",
    "**IEEE 1364-2005: Verilog Hardware Description Language**\n",
    "- Foundation Verilog standard\n",
    "- Understanding SystemVerilog's heritage\n",
    "- Compatibility and migration guidelines\n",
    "- Historical context for language evolution\n",
    "\n",
    "##### Related Standards\n",
    "\n",
    "**IEEE 1647: e Language Reference Manual**\n",
    "- Alternative verification language\n",
    "- Comparison with SystemVerilog approaches\n",
    "- Industry verification landscape context\n",
    "\n",
    "**IEEE 1850: Property Specification Language (PSL)**\n",
    "- Formal property specification\n",
    "- Alternative to SystemVerilog assertions\n",
    "- Cross-language property development\n",
    "\n",
    "#### Online Resources and Websites\n",
    "\n",
    "##### Official and Standards Organizations\n",
    "\n",
    "**Accellera Systems Initiative** (www.accellera.org)\n",
    "- SystemVerilog working group updates\n",
    "- Standard development activities\n",
    "- Technical committee reports\n",
    "- Industry collaboration initiatives\n",
    "\n",
    "**IEEE Standards Association** (standards.ieee.org)\n",
    "- Official standard documents\n",
    "- Amendment and revision information\n",
    "- Standards development process\n",
    "- Public review documents\n",
    "\n",
    "##### Educational and Tutorial Websites\n",
    "\n",
    "**ASIC World SystemVerilog Tutorial** (www.asicworld.com)\n",
    "- Comprehensive online tutorials\n",
    "- Code examples and exercises\n",
    "- Progressive learning modules\n",
    "- Free educational content\n",
    "\n",
    "**ChipVerify SystemVerilog Tutorial** (www.chipverify.com)\n",
    "- Interactive learning modules\n",
    "- Practical examples and exercises\n",
    "- Design and verification focus\n",
    "- Regular content updates\n",
    "\n",
    "**EDA Playground** (www.edaplayground.com)\n",
    "- Online SystemVerilog simulator\n",
    "- Shareable code examples\n",
    "- Multiple simulator support\n",
    "- Community-contributed examples\n",
    "\n",
    "**HDLBits** (hdlbits.01xz.net)\n",
    "- Interactive HDL exercises\n",
    "- Progressive difficulty levels\n",
    "- Immediate feedback system\n",
    "- Practical coding practice\n",
    "\n",
    "##### Industry and Professional Resources\n",
    "\n",
    "**Verification Academy** (verificationacademy.com)\n",
    "- Comprehensive verification training\n",
    "- UVM and SystemVerilog courses\n",
    "- Industry expert presentations\n",
    "- Certification programs\n",
    "\n",
    "**DVCon (Design and Verification Conference)** (dvcon.org)\n",
    "- Annual verification conference\n",
    "- Technical papers and presentations\n",
    "- Industry trend analysis\n",
    "- Networking opportunities\n",
    "\n",
    "**Verification Horizons** (verificationacademy.com/verification-horizons)\n",
    "- Quarterly verification magazine\n",
    "- Technical articles and tutorials\n",
    "- Industry case studies\n",
    "- Expert insights and opinions\n",
    "\n",
    "#### Tools and Simulators\n",
    "\n",
    "##### Commercial EDA Tools\n",
    "\n",
    "**Synopsys VCS**\n",
    "- Industry-leading SystemVerilog simulator\n",
    "- Comprehensive verification platform\n",
    "- Advanced debugging capabilities\n",
    "- Performance optimization features\n",
    "\n",
    "**Cadence Xcelium**\n",
    "- Multi-language simulation platform\n",
    "- SystemVerilog and UVM support\n",
    "- Advanced verification features\n",
    "- Integrated debugging environment\n",
    "\n",
    "**Mentor Graphics Questa**\n",
    "- Comprehensive verification platform\n",
    "- SystemVerilog simulation and debug\n",
    "- Formal verification integration\n",
    "- Coverage analysis tools\n",
    "\n",
    "**Aldec Riviera-PRO**\n",
    "- Mixed-language simulation\n",
    "- SystemVerilog verification support\n",
    "- Integrated development environment\n",
    "- Cost-effective solution\n",
    "\n",
    "##### Open Source and Academic Tools\n",
    "\n",
    "**Verilator**\n",
    "- Open-source SystemVerilog simulator\n",
    "- High-performance simulation\n",
    "- C++ model generation\n",
    "- Academic and research use\n",
    "\n",
    "**Icarus Verilog**\n",
    "- Open-source Verilog/SystemVerilog simulator\n",
    "- Educational and hobbyist use\n",
    "- Basic SystemVerilog support\n",
    "- Community-driven development\n",
    "\n",
    "**GHDL**\n",
    "- Open-source VHDL simulator with SystemVerilog interfaces\n",
    "- Mixed-language simulation capabilities\n",
    "- Academic research tool\n",
    "\n",
    "#### Online Communities and Forums\n",
    "\n",
    "##### Professional Forums\n",
    "\n",
    "**Verification Guild** (verificationguild.com)\n",
    "- Professional verification community\n",
    "- Technical discussions and Q&A\n",
    "- Job opportunities and networking\n",
    "- Industry best practice sharing\n",
    "\n",
    "**Reddit r/FPGA** (reddit.com/r/FPGA)\n",
    "- Active FPGA and HDL community\n",
    "- SystemVerilog discussions\n",
    "- Project sharing and collaboration\n",
    "- Beginner-friendly environment\n",
    "\n",
    "**Stack Overflow SystemVerilog Tags**\n",
    "- Technical Q&A platform\n",
    "- Specific problem solving\n",
    "- Code review and debugging\n",
    "- Expert community responses\n",
    "\n",
    "##### Social and Professional Networks\n",
    "\n",
    "**LinkedIn SystemVerilog Groups**\n",
    "- Professional networking\n",
    "- Industry job opportunities\n",
    "- Technical discussion groups\n",
    "- Career development resources\n",
    "\n",
    "**IEEE Computer Society**\n",
    "- Professional development\n",
    "- Technical publications access\n",
    "- Conference and workshop information\n",
    "- Continuing education opportunities\n",
    "\n",
    "#### Conferences and Events\n",
    "\n",
    "##### Major Industry Conferences\n",
    "\n",
    "**DVCon (Design and Verification Conference)**\n",
    "- Annual verification-focused conference\n",
    "- Technical paper presentations\n",
    "- Industry expert panels\n",
    "- Networking opportunities\n",
    "- Multiple global locations\n",
    "\n",
    "**DAC (Design Automation Conference)**\n",
    "- Premier EDA industry conference\n",
    "- SystemVerilog tool exhibitions\n",
    "- Academic research presentations\n",
    "- Industry trend discussions\n",
    "\n",
    "**SNUG (Synopsys Users Group)**\n",
    "- Tool-specific technical conference\n",
    "- SystemVerilog methodology sessions\n",
    "- User experience sharing\n",
    "- Advanced technique presentations\n",
    "\n",
    "##### Regional and Specialized Events\n",
    "\n",
    "**DVCon Europe**\n",
    "- European verification conference\n",
    "- Regional industry focus\n",
    "- Technical presentations\n",
    "- Local networking opportunities\n",
    "\n",
    "**DVCon India**\n",
    "- Growing verification conference\n",
    "- Regional expertise sharing\n",
    "- Cost-effective participation\n",
    "- Emerging market insights\n",
    "\n",
    "**Various University Workshops**\n",
    "- Academic SystemVerilog courses\n",
    "- Research collaboration opportunities\n",
    "- Student competition events\n",
    "- Industry-academia partnerships\n",
    "\n",
    "#### Certification and Training Programs\n",
    "\n",
    "##### Professional Certifications\n",
    "\n",
    "**Cadence Verification Competency**\n",
    "- SystemVerilog and UVM proficiency\n",
    "- Industry-recognized certification\n",
    "- Practical skill assessment\n",
    "- Career advancement credential\n",
    "\n",
    "**Synopsys SystemVerilog Certification**\n",
    "- Tool-specific expertise validation\n",
    "- Comprehensive skill evaluation\n",
    "- Professional development support\n",
    "- Industry credibility enhancement\n",
    "\n",
    "**Mentor Graphics Verification Training**\n",
    "- Methodology-focused certification\n",
    "- Hands-on practical training\n",
    "- Expert instructor guidance\n",
    "- Real-world project experience\n",
    "\n",
    "##### Academic and Online Training\n",
    "\n",
    "**Coursera HDL Courses**\n",
    "- University-partnered programs\n",
    "- Flexible online learning\n",
    "- Certificate completion options\n",
    "- Structured learning paths\n",
    "\n",
    "**edX Digital Design Courses**\n",
    "- Academic institution partnerships\n",
    "- Self-paced learning options\n",
    "- Professional development focus\n",
    "- Industry-relevant curriculum\n",
    "\n",
    "**Verification Academy Training**\n",
    "- Comprehensive verification curriculum\n",
    "- SystemVerilog and UVM focus\n",
    "- Industry expert instruction\n",
    "- Practical hands-on exercises\n",
    "\n",
    "#### Research Papers and Academic Resources\n",
    "\n",
    "##### Key Research Areas\n",
    "\n",
    "**Formal Verification Integration**\n",
    "- SystemVerilog assertion research\n",
    "- Model checking advancements\n",
    "- Property specification techniques\n",
    "- Automated verification methods\n",
    "\n",
    "**Verification Methodology Evolution**\n",
    "- UVM advancement research\n",
    "- Next-generation methodologies\n",
    "- Verification productivity studies\n",
    "- Industry adoption analysis\n",
    "\n",
    "**Language Enhancement Studies**\n",
    "- SystemVerilog language evolution\n",
    "- Performance optimization research\n",
    "- Tool integration improvements\n",
    "- Standards development contributions\n",
    "\n",
    "##### Academic Institutions with Strong Programs\n",
    "\n",
    "**University of California, Berkeley**\n",
    "- Digital design and verification research\n",
    "- Open-source tool development\n",
    "- Industry collaboration projects\n",
    "- Graduate program excellence\n",
    "\n",
    "**MIT Computer Science and Artificial Intelligence Laboratory**\n",
    "- Formal verification research\n",
    "- Hardware security verification\n",
    "- Advanced methodology development\n",
    "- Industry partnership programs\n",
    "\n",
    "**Stanford University**\n",
    "- Digital systems design research\n",
    "- Verification automation studies\n",
    "- Industry collaboration initiatives\n",
    "- Innovation in verification techniques\n",
    "\n",
    "#### Staying Current with Industry Developments\n",
    "\n",
    "##### Regular Publications and Newsletters\n",
    "\n",
    "**EE Times**\n",
    "- Industry news and trends\n",
    "- Technology advancement reports\n",
    "- Market analysis and insights\n",
    "- Expert commentary and opinions\n",
    "\n",
    "**Electronic Design Magazine**\n",
    "- Technical articles and tutorials\n",
    "- Industry trend analysis\n",
    "- Product reviews and comparisons\n",
    "- Design methodology discussions\n",
    "\n",
    "**Verification Horizons Quarterly**\n",
    "- Verification-specific content\n",
    "- Technical deep-dive articles\n",
    "- Industry case studies\n",
    "- Methodology advancement reports\n",
    "\n",
    "##### Blogs and Technical Websites\n",
    "\n",
    "**Verification Gentleman's Blog**\n",
    "- Regular verification insights\n",
    "- SystemVerilog tips and techniques\n",
    "- Industry commentary\n",
    "- Personal experience sharing\n",
    "\n",
    "**ChipDev Blog**\n",
    "- Technical tutorials and guides\n",
    "- Design and verification focus\n",
    "- Code examples and explanations\n",
    "- Industry best practice sharing\n",
    "\n",
    "**ClueLogic Blog**\n",
    "- SystemVerilog and UVM content\n",
    "- Practical verification techniques\n",
    "- Real-world problem solutions\n",
    "- Expert insights and experiences\n",
    "\n",
    "#### Recommended Learning Path\n",
    "\n",
    "##### Beginner Level (0-6 months)\n",
    "1. Start with basic SystemVerilog syntax and constructs\n",
    "2. Practice with simple design examples\n",
    "3. Use online simulators for immediate feedback\n",
    "4. Join beginner-friendly online communities\n",
    "5. Complete structured online tutorials\n",
    "\n",
    "##### Intermediate Level (6-18 months)\n",
    "1. Study verification methodologies and UVM basics\n",
    "2. Work on moderate complexity verification projects\n",
    "3. Attend local workshops and training sessions\n",
    "4. Participate in online forums and discussions\n",
    "5. Begin reading industry publications\n",
    "\n",
    "##### Advanced Level (18+ months)\n",
    "1. Master advanced verification techniques\n",
    "2. Contribute to open-source projects\n",
    "3. Attend major industry conferences\n",
    "4. Pursue professional certifications\n",
    "5. Mentor others and share knowledge\n",
    "\n",
    "##### Continuous Learning\n",
    "- Subscribe to industry publications\n",
    "- Follow verification thought leaders\n",
    "- Participate in technical communities\n",
    "- Attend regular training updates\n",
    "- Stay current with standard revisions\n",
    "\n",
    "#### Conclusion\n",
    "\n",
    "The SystemVerilog and verification industry continues to evolve rapidly, with new methodologies, tools, and techniques emerging regularly. Success in this field requires continuous learning and active participation in the professional community. The resources listed in this appendix provide multiple pathways for deepening your expertise and staying current with industry developments.\n",
    "\n",
    "Remember that practical experience combined with theoretical knowledge creates the strongest foundation for SystemVerilog mastery. Use these resources to supplement your hands-on work, connect with industry professionals, and contribute to the growing verification community.\n",
    "\n",
    "Whether you're just beginning your SystemVerilog journey or looking to advance your existing skills, these resources offer pathways for growth at every level. The key is to remain curious, practice regularly, and engage with the broader verification community to maximize your learning and career development."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
