{
	"author": "Pierre Michaud",
	"booktitle": "Proceedings of the 10th International Conference on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2004",
	"dblpkey": "conf/hpca/Michaud04",
	"doi": "10.1109/HPCA.2004.10026",
	"isbn": "0-7695-2053-7",
	"pages": "186-197",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["exploit", "the", "cach", "capac", "of", "a", "singl", "chip", "multi", "core", "processor", "with", "execut", "migrat"],
	"tag": ["capacity", "execution", "manycore", "migration"],
	"title": "Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2004
}