Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  1 12:19:18 2022
| Host         : LAPTOP-6E9TDGFI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cputop_control_sets_placed.rpt
| Design       : cputop
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   102 |
| Unused register locations in slices containing registers |   344 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           49 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |             126 |           46 |
| Yes          | No                    | No                     |              58 |           22 |
| Yes          | No                    | Yes                    |             247 |           83 |
| Yes          | Yes                   | No                     |            1036 |          460 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Uart/inst/upg_inst/rdStat_BUFG         | Uart/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                     |                1 |              1 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                     |                1 |              1 |
|  seg7/display_number_reg[4]_i_2_n_1     |                                                                                                                    | seg7/display_number_reg[4]_i_3_n_1                                                                                          |                1 |              1 |
|  cpu_clk1/inst/clk_out1                 | debounce1/key_out_0                                                                                                |                                                                                                                             |                1 |              1 |
|  mem32/ram_i_1_n_1                      |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  if32/prgrom_i_1_n_1                    |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  Uart/inst/upg_inst/rdStat_BUFG         |                                                                                                                    | upg_rst                                                                                                                     |                1 |              2 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                1 |              3 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | Uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  seg7/display_number_reg[4]_i_2_n_1     |                                                                                                                    |                                                                                                                             |                1 |              4 |
| ~cpu_clk1/inst/clk_out1                 | if32/PC[31]_i_2_n_1                                                                                                | mem32/SR[0]                                                                                                                 |                2 |              4 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/s_axi_wdata                                                                                     | Uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                3 |              4 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[14][31]_0                                                                                        | if32/register_reg[14][9]                                                                                                    |                2 |              4 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[13][31]_0                                                                                        | if32/register_reg[13][14]_0                                                                                                 |                4 |              4 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[13][31]_0                                                                                        | if32/register_reg[13][15]_0                                                                                                 |                2 |              4 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[27][31]                                                                                          | if32/register_reg[27][1]_0                                                                                                  |                3 |              5 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[28][29]_0                                                                                        | if32/register_reg[28][1]                                                                                                    |                4 |              5 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[8][24]                                                                                           | if32/register_reg[8][10]                                                                                                    |                3 |              5 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[3][31]                                                                                           | if32/register_reg[3][6]                                                                                                     |                2 |              5 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | Uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | Uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[25][31]                                                                                          | if32/register_reg[25][3]                                                                                                    |                3 |              6 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[27][31]                                                                                          |                                                                                                                             |                4 |              6 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[11][31]                                                                                          |                                                                                                                             |                4 |              6 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[5][31]                                                                                           | if32/register_reg[5][6]                                                                                                     |                3 |              6 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[23][31]                                                                                          | if32/register_reg[23][3]                                                                                                    |                3 |              7 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[1][31]                                                                                           | if32/register_reg[1][3]_5                                                                                                   |                3 |              7 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[9][31]                                                                                           | if32/register_reg[9][3]                                                                                                     |                2 |              7 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[28][29]_0                                                                                        | if32/register_reg[28][9]                                                                                                    |                5 |              8 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | Uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  Uart/inst/upg_inst/rdStat_BUFG         | Uart/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                     |                3 |              8 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[13][31]_0                                                                                        | if32/register_reg[13][31]                                                                                                   |                2 |              8 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[14][31]_0                                                                                        | if32/register_reg[14][31]                                                                                                   |                2 |              8 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                2 |              8 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | Uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[23][31]                                                                                          | if32/register_reg[23][31]_0                                                                                                 |                3 |              8 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                5 |              8 |
|  Uart/inst/upg_inst/rdStat_BUFG         | Uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                2 |              9 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                     |                2 |             10 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[27][31]                                                                                          | if32/register_reg[27][2]                                                                                                    |                4 |             10 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[18][29]_0                                                                                        | if32/register_reg[18][2]                                                                                                    |                6 |             11 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[24][29]_0                                                                                        | if32/register_reg[24][2]                                                                                                    |                4 |             11 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[30][29]_0                                                                                        | if32/register_reg[30][2]                                                                                                    |                9 |             11 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[16][29]_0                                                                                        | if32/register_reg[16][2]                                                                                                    |                8 |             11 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[27][31]                                                                                          | if32/register_reg[27][27]                                                                                                   |                3 |             11 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[29][31]_0                                                                                        | if32/register_reg[29][31]                                                                                                   |                3 |             12 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[20][29]_0                                                                                        | if32/register_reg[20][2]                                                                                                    |                6 |             12 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[19][29]_0                                                                                        | if32/register_reg[19][2]                                                                                                    |                3 |             12 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[26][29]_0                                                                                        | if32/register_reg[26][2]                                                                                                    |                4 |             12 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[17][31]_0                                                                                        | if32/register_reg[17][31]                                                                                                   |                3 |             12 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[15][31]                                                                                          | if32/register_reg[15][3]                                                                                                    |                8 |             13 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[6][31]                                                                                           | if32/register_reg[6][3]                                                                                                     |                7 |             15 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                4 |             16 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | Uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                4 |             16 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[13][31]_0                                                                                        | if32/register_reg[13][0]                                                                                                    |                5 |             16 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[6][31]                                                                                           | if32/register_reg[6][0]                                                                                                     |                7 |             17 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[28][29]_0                                                                                        | if32/register_reg[28][29]                                                                                                   |                8 |             17 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[14][31]_0                                                                                        | if32/register_reg[14][0]                                                                                                    |                6 |             17 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[23][31]                                                                                          | if32/register_reg[23][0]                                                                                                    |                8 |             17 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[18][29]_0                                                                                        | if32/register_reg[18][29]                                                                                                   |                8 |             18 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[16][29]_0                                                                                        | if32/register_reg[16][29]                                                                                                   |                5 |             18 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[19][29]_0                                                                                        | if32/register_reg[19][29]                                                                                                   |                5 |             18 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[26][29]_0                                                                                        | if32/register_reg[26][29]                                                                                                   |                8 |             19 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[20][29]_0                                                                                        | if32/register_reg[20][29]                                                                                                   |               10 |             19 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[15][31]                                                                                          | if32/register_reg[15][0]                                                                                                    |                6 |             19 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[24][29]_0                                                                                        | if32/register_reg[24][29]                                                                                                   |                6 |             19 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[30][29]_0                                                                                        | if32/register_reg[30][29]                                                                                                   |               11 |             19 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    |                                                                                                                             |                7 |             20 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[29][31]_0                                                                                        | if32/register_reg[29][1]_0                                                                                                  |                9 |             20 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[17][31]_0                                                                                        | if32/register_reg[17][1]_0                                                                                                  |               11 |             20 |
|  seg7/clkout_reg_n_1                    |                                                                                                                    |                                                                                                                             |               10 |             21 |
|  cpu_clk1/inst/clk_out1                 |                                                                                                                    | debounce1/clear                                                                                                             |                6 |             21 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[5][31]                                                                                           | if32/register_reg[5][0]                                                                                                     |               11 |             24 |
| ~cpu_clk1/inst/clk_out1                 | if32/E[0]                                                                                                          | mem32/SR[0]                                                                                                                 |               11 |             24 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[1][31]                                                                                           | if32/register_reg[1][0]                                                                                                     |               11 |             25 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[3][31]                                                                                           | if32/register_reg[3][0]                                                                                                     |               11 |             25 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[9][31]                                                                                           | if32/register_reg[9][0]                                                                                                     |               15 |             25 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[25][31]                                                                                          | if32/register_reg[25][0]_0                                                                                                  |               14 |             26 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[11][31]                                                                                          | if32/register_reg[11][0]                                                                                                    |               10 |             26 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[8][24]                                                                                           | if32/register_reg[8][31]                                                                                                    |                9 |             27 |
| ~cpu_clk1/inst/clk_out1                 |                                                                                                                    | mem32/SR[0]                                                                                                                 |               12 |             28 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[31][31]                                                                                          | if32/register_reg[31][0]                                                                                                    |               23 |             30 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[21][31]                                                                                          | if32/register_reg[21][0]                                                                                                    |               11 |             31 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[2][31]                                                                                           | if32/register_reg[2][0]                                                                                                     |               13 |             31 |
|  cpu_clk1/inst/clk_out1                 |                                                                                                                    |                                                                                                                             |               16 |             31 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[7][31]                                                                                           | if32/register_reg[7][0]                                                                                                     |               16 |             31 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[22][29]                                                                                          | if32/register_reg[22][2]                                                                                                    |               22 |             31 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[4][31]                                                                                           | if32/register_reg[4][0]_0                                                                                                   |               14 |             31 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[12][31]                                                                                          | if32/register_reg[12][0]_1                                                                                                  |                9 |             32 |
| ~cpu_clk1/inst/clk_out1                 | if32/seg_out_reg[31]                                                                                               | mem32/SR[0]                                                                                                                 |               13 |             32 |
|  n_0_2519_BUFG                          |                                                                                                                    |                                                                                                                             |               12 |             32 |
| ~cpu_clk1/inst/clk_out1                 | if32/Next_PC1                                                                                                      |                                                                                                                             |                9 |             32 |
|  cpu_clk1/inst/clk_out1                 | if32/register_reg[10][31]                                                                                          | if32/register_reg[10][0]                                                                                                    |               10 |             32 |
|  Uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | upg_rst                                                                                                                     |               13 |             33 |
|  clk_in_IBUF_BUFG                       |                                                                                                                    | rst_in_IBUF                                                                                                                 |               12 |             34 |
|  Uart/inst/upg_inst/rdStat_BUFG         | Uart/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                     |                9 |             36 |
|  Uart/inst/upg_inst/rdStat_BUFG         | Uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                     |               21 |             47 |
|  Uart/inst/upg_inst/rdStat_BUFG         | Uart/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                     |               12 |             49 |
|  Uart/inst/upg_inst/rdStat_BUFG         | Uart/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                     |               21 |             56 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     8 |
| 5      |                     4 |
| 6      |                     6 |
| 7      |                     4 |
| 8      |                    10 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     5 |
| 12     |                     5 |
| 13     |                     1 |
| 15     |                     1 |
| 16+    |                    47 |
+--------+-----------------------+


