

================================================================
== Vitis HLS Report for 'md5_final_1_Pipeline_VITIS_LOOP_172_3'
================================================================
* Date:           Tue Jul 18 13:25:04 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        md5_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_172_3  |       22|       22|        11|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    732|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    165|    -|
|Register         |        -|    -|     307|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     307|    897|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln173_fu_208_p2        |         +|   0|  0|   71|          64|          64|
    |add_ln174_fu_242_p2        |         +|   0|  0|   71|          64|          64|
    |add_ln175_fu_264_p2        |         +|   0|  0|   71|          64|          64|
    |add_ln176_fu_283_p2        |         +|   0|  0|   71|          64|          64|
    |i_4_fu_220_p2              |         +|   0|  0|   11|           3|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln172_fu_172_p2       |      icmp|   0|  0|   13|           3|           4|
    |lshr_ln173_fu_198_p2       |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln174_fu_225_p2       |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln175_fu_299_p2       |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln176_fu_307_p2       |      lshr|   0|  0|  100|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |        or|   0|  0|    2|           1|           1|
    |ap_block_state5_io         |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln174_fu_233_p2        |       xor|   0|  0|    4|           3|           4|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  732|         403|         404|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|    3|          6|
    |gmem_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_blk_n_B                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |i_fu_66                           |   9|          2|    3|          6|
    |m_axi_gmem_AWADDR                 |  25|          5|   64|        320|
    |m_axi_gmem_WDATA                  |  25|          5|    8|         40|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 165|         35|   87|        393|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_1_reg_378               |  64|   0|   64|          0|
    |gmem_addr_2_reg_384               |  64|   0|   64|          0|
    |gmem_addr_3_reg_390               |  64|   0|   64|          0|
    |gmem_addr_reg_367                 |  64|   0|   64|          0|
    |i_3_reg_344                       |   3|   0|    3|          0|
    |i_fu_66                           |   3|   0|    3|          0|
    |icmp_ln172_reg_351                |   1|   0|    1|          0|
    |icmp_ln172_reg_351_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln173_1_reg_362             |   8|   0|    8|          0|
    |trunc_ln174_reg_373               |   8|   0|    8|          0|
    |trunc_ln175_reg_396               |   8|   0|    8|          0|
    |trunc_ln176_reg_401               |   8|   0|    8|          0|
    |zext_ln173_reg_355                |   2|   0|   32|         30|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 307|   0|  337|         30|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|ctx_state_0_ret1     |   in|   32|     ap_none|                       ctx_state_0_ret1|        scalar|
|hash                 |   in|   64|     ap_none|                                   hash|        scalar|
|ctx_state_1_ret1     |   in|   32|     ap_none|                       ctx_state_1_ret1|        scalar|
|ctx_state_2_ret1     |   in|   32|     ap_none|                       ctx_state_2_ret1|        scalar|
|ctx_state_3_ret1     |   in|   32|     ap_none|                       ctx_state_3_ret1|        scalar|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

