// Seed: 802889492
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = id_0;
  assign id_2 = id_1 - id_1;
  logic id_3;
  logic id_4, id_5, id_6;
  assign id_5 = 1;
  logic id_7;
  logic id_8;
  logic id_9 = 1, id_10, id_11;
endmodule : id_12
`timescale 1ps / 1ps
