===============================================================================
Module : \$unit::sys_defs.svh::testbench/rs_test.sv...@1570685757 
===============================================================================
SCORE  LINE   TOGGLE 
  0.00   0.00 --     

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/sys_defs.svh

Module self-instances :

SCORE LINE TOGGLE NAME 



-------------------------------------------------------------------------------
Line Coverage for Module : \$unit::sys_defs.svh::testbench/rs_test.sv...@1570685757 

             Line No.   Total   Covered  Percent
TOTAL                        2        0     0.00
ROUTINE             9        1        0     0.00
ROUTINE            10        1        0     0.00

FILE: /afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/testbench/rs_test.sv
8                       
9          0/1     ==>  import "DPI-C" function void print_stage(string div, int inst, int npc, int valid_inst);
10         0/1     ==>  import "DPI-C" function void print_select(int index,  int valid, int inst,  int npc, int fu_select, int op_select);

===============================================================================
Module : ps8
===============================================================================
SCORE  LINE   TOGGLE 
  0.00 --       0.00 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/ps.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 ps8  



-------------------------------------------------------------------------------
Toggle Coverage for Module : ps8
                Total Covered Percent 
Totals          6     0       0.00    
Total Bits      44    0       0.00    
Total Bits 0->1 22    0       0.00    
Total Bits 1->0 22    0       0.00    

                           
Ports          4  0 0.00   
Port Bits      36 0 0.00   
Port Bits 0->1 18 0 0.00   
Port Bits 1->0 18 0 0.00   

                            
Signals          2 0 0.00   
Signal Bits      8 0 0.00   
Signal Bits 0->1 4 0 0.00   
Signal Bits 1->0 4 0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[7:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[7:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] No     No          No          
sel[1:0] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
  0.00 --       0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 30.00  60.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 ps8  


Parent : 

none
----------------


Subtrees :

SCORE  LINE   TOGGLE NAME  
 30.00  60.00   0.00 psl   
 30.00  60.00   0.00 psr   
 30.00  60.00   0.00 pstop 



-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : pc_sel16
===============================================================================
SCORE  LINE   TOGGLE 
 28.99 --      28.99 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/ps.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME                                    
 26.19 --      26.19 testbench.tbp.issue_third.sel_small_pc  
 27.59 --      27.59 testbench.tbp.issue_second.sel_small_pc 
 27.87 --      27.87 testbench.tbp.issue_first.sel_small_pc  



-------------------------------------------------------------------------------
Toggle Coverage for Module : pc_sel16
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      1428  414     28.99   
Total Bits 0->1 714   220     30.81   
Total Bits 1->0 714   194     27.17   

                               
Ports          6    3   50.00  
Port Bits      1156 176 15.22  
Port Bits 0->1 578  101 17.47  
Port Bits 1->0 578  75  12.98  

                                
Signals          3   2   66.67  
Signal Bits      272 238 87.50  
Signal Bits 0->1 136 119 87.50  
Signal Bits 1->0 136 119 87.50  

Port Details
                             Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                     No     No          Yes         INPUT     
pc[0][4]                     No     No          Yes         INPUT     
pc[0][6]                     No     No          Yes         INPUT     
pc[1][3:2]                   No     No          Yes         INPUT     
pc[1][6]                     No     No          Yes         INPUT     
pc[2][3]                     No     No          Yes         INPUT     
pc[2][6]                     No     No          Yes         INPUT     
pc[3][2]                     No     No          Yes         INPUT     
pc[3][6]                     No     No          Yes         INPUT     
pc[4][6]                     No     No          Yes         INPUT     
pc[5][5:2]                   No     No          Yes         INPUT     
pc[6][2]                     Yes    Yes         Yes         INPUT     
pc[6][5:4]                   Yes    Yes         Yes         INPUT     
pc[7][5:4]                   No     No          Yes         INPUT     
pc[8][3]                     Yes    Yes         Yes         INPUT     
pc[8][4]                     No     No          Yes         INPUT     
pc[8][5]                     Yes    Yes         Yes         INPUT     
pc[8][6]                     No     No          Yes         INPUT     
pc[9][2]                     No     No          Yes         INPUT     
pc[9][5]                     No     No          Yes         INPUT     
pc[10][5:3]                  No     No          Yes         INPUT     
pc[11][4:2]                  Yes    Yes         Yes         INPUT     
pc[12][4:3]                  No     No          Yes         INPUT     
pc[13][3]                    Yes    Yes         Yes         INPUT     
pc[14][2]                    Yes    Yes         Yes         INPUT     
pc[15][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[15:0][31:0] No     No          No          INPUT     
req[15:0]                    Yes    Yes         Yes         INPUT     
en                           No     No          No          INPUT     
gnt[15:0]                    Yes    Yes         Yes         OUTPUT    
req_up                       Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                 No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[3:0]                    Yes    Yes         Yes         
pc_children[0][5:0]                  Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][27:0]                 Yes    Yes         Yes         
pc_children[2][27:0]                 Yes    Yes         Yes         
pc_children[3][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[3:0][31:0] No     No          No          
en_children[3:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 26.19 --      26.19 


Instance's subtree :

SCORE  LINE   TOGGLE 
 66.09  86.67  45.51 


Module : 

SCORE  LINE   TOGGLE NAME     
 28.99 --      28.99 pc_sel16 


Parent : 

SCORE  LINE   TOGGLE NAME        
 58.37  96.00  20.74 issue_third 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 64.36  85.19  43.53 sel0   
 62.41  77.78  47.03 sel1   
 70.13  92.59  47.66 sel2   
 53.05  77.78  28.33 sel3   
 92.90 100.00  85.79 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      1428  374     26.19   
Total Bits 0->1 714   200     28.01   
Total Bits 1->0 714   174     24.37   

                               
Ports          6    1   16.67  
Port Bits      1156 144 12.46  
Port Bits 0->1 578  85  14.71  
Port Bits 1->0 578  59  10.21  

                                
Signals          3   2   66.67  
Signal Bits      272 230 84.56  
Signal Bits 0->1 136 115 84.56  
Signal Bits 1->0 136 115 84.56  

Port Details
                             Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                     No     No          Yes         INPUT     
pc[0][4]                     No     No          Yes         INPUT     
pc[0][6]                     No     No          Yes         INPUT     
pc[1][3:2]                   No     No          Yes         INPUT     
pc[1][6]                     No     No          Yes         INPUT     
pc[2][3]                     No     No          Yes         INPUT     
pc[2][6]                     No     No          Yes         INPUT     
pc[3][2]                     No     No          Yes         INPUT     
pc[3][6]                     No     No          Yes         INPUT     
pc[4][6]                     No     No          Yes         INPUT     
pc[5][5:2]                   No     No          Yes         INPUT     
pc[6][2]                     Yes    Yes         Yes         INPUT     
pc[6][5:4]                   Yes    Yes         Yes         INPUT     
pc[7][5:4]                   No     No          Yes         INPUT     
pc[8][3]                     Yes    Yes         Yes         INPUT     
pc[8][4]                     No     No          Yes         INPUT     
pc[8][5]                     Yes    Yes         Yes         INPUT     
pc[8][6]                     No     No          Yes         INPUT     
pc[9][2]                     No     No          Yes         INPUT     
pc[9][5]                     No     No          Yes         INPUT     
pc[10][5:3]                  No     No          Yes         INPUT     
pc[11][4:2]                  Yes    Yes         Yes         INPUT     
pc[12][4:3]                  No     No          Yes         INPUT     
pc[13][3]                    Yes    Yes         Yes         INPUT     
pc[14][2]                    Yes    Yes         Yes         INPUT     
pc[15][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[15:0][31:0] No     No          No          INPUT     
req[0]                       Yes    Yes         Yes         INPUT     
req[1]                       No     No          No          INPUT     
req[2]                       Yes    Yes         Yes         INPUT     
req[3]                       No     No          No          INPUT     
req[4]                       Yes    Yes         Yes         INPUT     
req[5]                       No     No          No          INPUT     
req[8:6]                     Yes    Yes         Yes         INPUT     
req[9]                       No     No          No          INPUT     
req[11:10]                   Yes    Yes         Yes         INPUT     
req[14:12]                   No     No          No          INPUT     
req[15]                      Yes    Yes         Yes         INPUT     
en                           No     No          No          INPUT     
gnt[1:0]                     No     No          No          OUTPUT    
gnt[2]                       Yes    Yes         Yes         OUTPUT    
gnt[3]                       No     No          No          OUTPUT    
gnt[4]                       Yes    Yes         Yes         OUTPUT    
gnt[5]                       No     No          No          OUTPUT    
gnt[6]                       Yes    Yes         Yes         OUTPUT    
gnt[7]                       No     No          No          OUTPUT    
gnt[8]                       Yes    Yes         Yes         OUTPUT    
gnt[9]                       No     No          No          OUTPUT    
gnt[11:10]                   Yes    Yes         Yes         OUTPUT    
gnt[14:12]                   No     No          No          OUTPUT    
gnt[15]                      Yes    Yes         Yes         OUTPUT    
req_up                       Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                 No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[3:0]                    Yes    Yes         Yes         
pc_children[0][5:0]                  Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][27:0]                 Yes    Yes         Yes         
pc_children[2][3:0]                  Yes    Yes         Yes         
pc_children[2][27:5]                 Yes    Yes         Yes         
pc_children[3][1:0]                  Yes    Yes         Yes         
pc_children[3][4]                    Yes    Yes         Yes         
pc_children[3][27:6]                 Yes    Yes         Yes         
Other bits of pc_children[3:0][31:0] No     No          No          
en_children[3:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 27.59 --      27.59 


Instance's subtree :

SCORE  LINE   TOGGLE 
 68.66  88.15  49.17 


Module : 

SCORE  LINE   TOGGLE NAME     
 28.99 --      28.99 pc_sel16 


Parent : 

SCORE  LINE   TOGGLE NAME         
 60.91 100.00  21.81 issue_second 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 65.52  85.19  45.86 sel0   
 65.30  85.19  45.41 sel1   
 71.12  92.59  49.64 sel2   
 61.96  77.78  46.13 sel3   
 93.26 100.00  86.51 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      1428  394     27.59   
Total Bits 0->1 714   210     29.41   
Total Bits 1->0 714   184     25.77   

                               
Ports          6    1   16.67  
Port Bits      1156 160 13.84  
Port Bits 0->1 578  93  16.09  
Port Bits 1->0 578  67  11.59  

                                
Signals          3   2   66.67  
Signal Bits      272 234 86.03  
Signal Bits 0->1 136 117 86.03  
Signal Bits 1->0 136 117 86.03  

Port Details
                             Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                     No     No          Yes         INPUT     
pc[0][4]                     No     No          Yes         INPUT     
pc[0][6]                     No     No          Yes         INPUT     
pc[1][3:2]                   No     No          Yes         INPUT     
pc[1][6]                     No     No          Yes         INPUT     
pc[2][3]                     No     No          Yes         INPUT     
pc[2][6]                     No     No          Yes         INPUT     
pc[3][2]                     No     No          Yes         INPUT     
pc[3][6]                     No     No          Yes         INPUT     
pc[4][6]                     No     No          Yes         INPUT     
pc[5][5:2]                   No     No          Yes         INPUT     
pc[6][2]                     Yes    Yes         Yes         INPUT     
pc[6][5:4]                   Yes    Yes         Yes         INPUT     
pc[7][5:4]                   No     No          Yes         INPUT     
pc[8][3]                     Yes    Yes         Yes         INPUT     
pc[8][4]                     No     No          Yes         INPUT     
pc[8][5]                     Yes    Yes         Yes         INPUT     
pc[8][6]                     No     No          Yes         INPUT     
pc[9][2]                     No     No          Yes         INPUT     
pc[9][5]                     No     No          Yes         INPUT     
pc[10][5:3]                  No     No          Yes         INPUT     
pc[11][4:2]                  Yes    Yes         Yes         INPUT     
pc[12][4:3]                  No     No          Yes         INPUT     
pc[13][3]                    Yes    Yes         Yes         INPUT     
pc[14][2]                    Yes    Yes         Yes         INPUT     
pc[15][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[15:0][31:0] No     No          No          INPUT     
req[0]                       Yes    Yes         Yes         INPUT     
req[1]                       No     No          No          INPUT     
req[12:2]                    Yes    Yes         Yes         INPUT     
req[14:13]                   No     No          No          INPUT     
req[15]                      Yes    Yes         Yes         INPUT     
en                           No     No          No          INPUT     
gnt[0]                       Yes    Yes         Yes         OUTPUT    
gnt[1]                       No     No          No          OUTPUT    
gnt[3:2]                     Yes    Yes         Yes         OUTPUT    
gnt[4]                       No     No          No          OUTPUT    
gnt[7:5]                     Yes    Yes         Yes         OUTPUT    
gnt[8]                       No     No          No          OUTPUT    
gnt[12:9]                    Yes    Yes         Yes         OUTPUT    
gnt[14:13]                   No     No          No          OUTPUT    
gnt[15]                      Yes    Yes         Yes         OUTPUT    
req_up                       Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                 No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[3:0]                    Yes    Yes         Yes         
pc_children[0][5:0]                  Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][3:0]                  Yes    Yes         Yes         
pc_children[1][27:6]                 Yes    Yes         Yes         
pc_children[2][27:0]                 Yes    Yes         Yes         
pc_children[3][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[3:0][31:0] No     No          No          
en_children[3:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 27.87 --      27.87 


Instance's subtree :

SCORE  LINE   TOGGLE 
 69.00  88.15  49.86 


Module : 

SCORE  LINE   TOGGLE NAME     
 28.99 --      28.99 pc_sel16 


Parent : 

SCORE  LINE   TOGGLE NAME        
 56.83  94.00  19.66 issue_first 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 65.61  85.19  46.04 sel0   
 61.42  77.78  45.05 sel1   
 71.21  92.59  49.82 sel2   
 67.64  85.19  50.09 sel3   
 93.26 100.00  86.51 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      1428  398     27.87   
Total Bits 0->1 714   212     29.69   
Total Bits 1->0 714   186     26.05   

                               
Ports          6    2   33.33  
Port Bits      1156 164 14.19  
Port Bits 0->1 578  95  16.44  
Port Bits 1->0 578  69  11.94  

                                
Signals          3   2   66.67  
Signal Bits      272 234 86.03  
Signal Bits 0->1 136 117 86.03  
Signal Bits 1->0 136 117 86.03  

Port Details
                             Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                     No     No          Yes         INPUT     
pc[0][4]                     No     No          Yes         INPUT     
pc[0][6]                     No     No          Yes         INPUT     
pc[1][3:2]                   No     No          Yes         INPUT     
pc[1][6]                     No     No          Yes         INPUT     
pc[2][3]                     No     No          Yes         INPUT     
pc[2][6]                     No     No          Yes         INPUT     
pc[3][2]                     No     No          Yes         INPUT     
pc[3][6]                     No     No          Yes         INPUT     
pc[4][6]                     No     No          Yes         INPUT     
pc[5][5:2]                   No     No          Yes         INPUT     
pc[6][2]                     Yes    Yes         Yes         INPUT     
pc[6][5:4]                   Yes    Yes         Yes         INPUT     
pc[7][5:4]                   No     No          Yes         INPUT     
pc[8][3]                     Yes    Yes         Yes         INPUT     
pc[8][4]                     No     No          Yes         INPUT     
pc[8][5]                     Yes    Yes         Yes         INPUT     
pc[8][6]                     No     No          Yes         INPUT     
pc[9][2]                     No     No          Yes         INPUT     
pc[9][5]                     No     No          Yes         INPUT     
pc[10][5:3]                  No     No          Yes         INPUT     
pc[11][4:2]                  Yes    Yes         Yes         INPUT     
pc[12][4:3]                  No     No          Yes         INPUT     
pc[13][3]                    Yes    Yes         Yes         INPUT     
pc[14][2]                    Yes    Yes         Yes         INPUT     
pc[15][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[15:0][31:0] No     No          No          INPUT     
req[15:0]                    Yes    Yes         Yes         INPUT     
en                           No     No          No          INPUT     
gnt[1:0]                     Yes    Yes         Yes         OUTPUT    
gnt[4:2]                     No     No          No          OUTPUT    
gnt[5]                       Yes    Yes         Yes         OUTPUT    
gnt[6]                       No     No          No          OUTPUT    
gnt[8:7]                     Yes    Yes         Yes         OUTPUT    
gnt[9]                       No     No          No          OUTPUT    
gnt[10]                      Yes    Yes         Yes         OUTPUT    
gnt[11]                      No     No          No          OUTPUT    
gnt[15:12]                   Yes    Yes         Yes         OUTPUT    
req_up                       Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                 No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[3:0]                    Yes    Yes         Yes         
pc_children[0][5:0]                  Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][3:0]                  Yes    Yes         Yes         
pc_children[1][27:6]                 Yes    Yes         Yes         
pc_children[2][27:0]                 Yes    Yes         Yes         
pc_children[3][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[3:0][31:0] No     No          No          
en_children[3:0]                     Yes    Yes         Yes         


===============================================================================
Module : Issue_Select
===============================================================================
SCORE  LINE   TOGGLE 
 62.37 100.00  24.73 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/rs.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME                       
 56.83  94.00  19.66 testbench.tbp.issue_first  
 58.37  96.00  20.74 testbench.tbp.issue_third  
 60.91 100.00  21.81 testbench.tbp.issue_second 



-------------------------------------------------------------------------------
Line Coverage for Module : Issue_Select

             Line No.   Total   Covered  Percent
TOTAL                       50       50   100.00
ALWAYS             33        2        2   100.00
ALWAYS             44       14       14   100.00
ALWAYS             77        6        6   100.00
ALWAYS             87       28       28   100.00

32                      always_comb begin
33         1/1              for (int i = 0; i < `RSW; i++) begin
34         1/1                  pc_comb[i] = rs_entries[i].PC;
35                          end
36                      end
37                      
38                      wire alu_ready, ls_ready, mult_ready, branch_ready;
39                      assign alu_ready = fu_ready.alu_1 || fu_ready.alu_2 || fu_ready.alu_3;
40                      assign ls_ready = fu_ready.storeload_1 || fu_ready.storeload_2;
41                      assign mult_ready = fu_ready.mult_1 || fu_ready.mult_2;
42                      assign branch_ready = fu_ready.branch;
43                      always_comb begin
44         1/1              tag_ready = tag_ready_in;
45         1/1              for (int i = 0; i < 2**`RS; i++) begin
46         1/1                  if (~tag_ready_in[i] && rs_entries[i].valid && rs_entries[i].reg1_ready && rs_entries[i].reg2_ready) begin
47         1/1                      priority case(rs_entries[i].fu_sel)
48                                      ALU_1: begin
49         1/1                              if (alu_ready)
50         1/1                                  tag_ready[i] = 1'b1;
                        MISSING_ELSE
51                                      end
52                                      LS_1: begin
53         1/1                              if (ls_ready) begin
54         1/1                                  tag_ready[i] = 1'b1;
55                                          end
                        MISSING_ELSE
56                                      end
57                                      MULT_1: begin
58         1/1                              if (mult_ready) begin
59         1/1                                  tag_ready[i] = 1'b1;
60                                          end
                        MISSING_ELSE
61                                      end
62                                      BRANCH: begin
63         1/1                              if (branch_ready) begin
64         1/1                                  tag_ready[i] = 1'b1;
65                                          end
                        MISSING_ELSE
66                                      end
                   ==>  MISSING_DEFAULT
67                                  endcase
68                              end
69         1/1                  else if (tag_ready_in[i]) begin
70         1/1                      tag_ready[i] = 1'b0;
71                              end    
                        MISSING_ELSE
72                          end
73                      end
74                      FU_SELECT issue_fu;
75                      FU_SELECT issue_fu_og;
76                      always_comb begin
77         1/1              issue_fu_og = ALU_1;
78         1/1              fu_single_comb_next = fu_single_comb;
79         1/1              for(int i = 0; i<`RSW; i++) begin
80         1/1                  if (tag_ready_temp[i]==1) begin
81         1/1                      issue_fu_og = rs_entries[i].fu_sel;
82         1/1                      fu_single_comb_next[i] = issue_fu;
83                              end
                        MISSING_ELSE
84                          end
85                      end
86                      always_comb begin
87         1/1              fu_ready_next = fu_ready;
88         1/1              issue_fu = issue_fu_og;
89         1/1                  if(yes_issue) begin
90         1/1                      case (issue_fu_og)
91                                      ALU_1: begin
92         1/1                              if (fu_ready.alu_1 == 1'b1) begin
93         1/1                                  fu_ready_next.alu_1 = 1'b0;
94         1/1                                  issue_fu = ALU_1;
95                                          end
96         1/1                              else if (fu_ready.alu_2 == 1'b1) begin
97         1/1                                  fu_ready_next.alu_2 = 1'b0;
98         1/1                                  issue_fu = ALU_2;
99                                          end
100        1/1                              else if (fu_ready.alu_3 == 1'b1) begin
101        1/1                                  fu_ready_next.alu_3 = 1'b0;
102        1/1                                  issue_fu = ALU_3;
103                                         end
                        MISSING_ELSE
104                                     end
105                                     LS_1: begin
106        1/1                              if (fu_ready.storeload_1 == 1'b1) begin
107        1/1                                  fu_ready_next.storeload_1 = 1'b0;
108        1/1                                  issue_fu = LS_1;
109                                         end
110        1/1                              else if (fu_ready.storeload_2 == 1'b1) begin
111        1/1                                  fu_ready_next.storeload_2 = 1'b0;
112        1/1                                  issue_fu = LS_2;
113                                         end
                        MISSING_ELSE
114                                     end
115                                     MULT_1: begin
116        1/1                              if (fu_ready.mult_1 == 1'b1) begin
117        1/1                                  fu_ready_next.mult_1 = 1'b0;
118        1/1                                  issue_fu = MULT_1;
119                                         end
120        1/1                              else if (fu_ready.mult_2 == 1'b1) begin
121        1/1                                  fu_ready_next.mult_2 = 1'b0;
122        1/1                                  issue_fu = MULT_2;
123                                         end
                        MISSING_ELSE
124                                     end
125                                     BRANCH: begin
126        1/1                              if (fu_ready.branch == 1'b1) begin
127        1/1                                  fu_ready_next.branch = 1'b0;
128        1/1                                  issue_fu = BRANCH;
129                                         end
                        MISSING_ELSE
130                                     end
                   ==>  MISSING_DEFAULT
131                                 endcase
132                             end
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Module : Issue_Select
                Total Covered Percent 
Totals          30    27      90.00   
Total Bits      1302  322     24.73   
Total Bits 0->1 651   174     26.73   
Total Bits 1->0 651   148     22.73   

                              
Ports          19  18  94.74  
Port Bits      128 126 98.44  
Port Bits 0->1 64  63  98.44  
Port Bits 1->0 64  63  98.44  

                                 
Signals          11   9   81.82  
Signal Bits      1174 196 16.70  
Signal Bits 0->1 587  111 18.91  
Signal Bits 1->0 587  85  14.48  

Port Details
                          Toggle Toggle 1->0 Toggle 0->1 Direction 
tag_ready_in[3:0]         Yes    Yes         Yes         INPUT     
tag_ready_in[4]           No     No          No          INPUT     
tag_ready_in[15:5]        Yes    Yes         Yes         INPUT     
fu_ready.branch           Yes    Yes         Yes         INPUT     
fu_ready.mult_2           Yes    Yes         Yes         INPUT     
fu_ready.mult_1           Yes    Yes         Yes         INPUT     
fu_ready.storeload_2      Yes    Yes         Yes         INPUT     
fu_ready.storeload_1      Yes    Yes         Yes         INPUT     
fu_ready.alu_3            Yes    Yes         Yes         INPUT     
fu_ready.alu_2            Yes    Yes         Yes         INPUT     
fu_ready.alu_1            Yes    Yes         Yes         INPUT     
fu_ready_next.branch      Yes    Yes         Yes         OUTPUT    
fu_ready_next.mult_2      Yes    Yes         Yes         OUTPUT    
fu_ready_next.mult_1      Yes    Yes         Yes         OUTPUT    
fu_ready_next.storeload_2 Yes    Yes         Yes         OUTPUT    
fu_ready_next.storeload_1 Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_3       Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_2       Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_1       Yes    Yes         Yes         OUTPUT    
tag_ready_next[15:0]      Yes    Yes         Yes         OUTPUT    
tag_ready_separate[15:0]  Yes    Yes         Yes         OUTPUT    

Signal Details
                                  Toggle Toggle 1->0 Toggle 0->1 
yes_issue                         Yes    Yes         Yes         
tag_ready_temp[15:0]              Yes    Yes         Yes         
tag_ready[15:0]                   Yes    Yes         Yes         
pc_comb[0][2]                     No     No          Yes         
pc_comb[0][4]                     No     No          Yes         
pc_comb[0][6]                     No     No          Yes         
pc_comb[1][3:2]                   No     No          Yes         
pc_comb[1][6]                     No     No          Yes         
pc_comb[2][3]                     No     No          Yes         
pc_comb[2][6]                     No     No          Yes         
pc_comb[3][2]                     No     No          Yes         
pc_comb[3][6]                     No     No          Yes         
pc_comb[4][6]                     No     No          Yes         
pc_comb[5][5:2]                   No     No          Yes         
pc_comb[6][2]                     Yes    Yes         Yes         
pc_comb[6][5:4]                   Yes    Yes         Yes         
pc_comb[7][5:4]                   No     No          Yes         
pc_comb[8][3]                     Yes    Yes         Yes         
pc_comb[8][4]                     No     No          Yes         
pc_comb[8][5]                     Yes    Yes         Yes         
pc_comb[8][6]                     No     No          Yes         
pc_comb[9][2]                     No     No          Yes         
pc_comb[9][5]                     No     No          Yes         
pc_comb[10][5:3]                  No     No          Yes         
pc_comb[11][4:2]                  Yes    Yes         Yes         
pc_comb[12][4:3]                  No     No          Yes         
pc_comb[13][3]                    Yes    Yes         Yes         
pc_comb[14][2]                    Yes    Yes         Yes         
pc_comb[15][5:2]                  Yes    Yes         Yes         
Other bits of pc_comb[15:0][31:0] No     No          No          
pc_up_waste[27:0]                 Yes    Yes         Yes         
pc_up_waste[31:28]                No     No          No          
alu_ready                         Yes    Yes         Yes         
ls_ready                          Yes    Yes         Yes         
mult_ready                        Yes    Yes         Yes         
branch_ready                      Yes    Yes         Yes         
issue_fu[2:0]                     Yes    Yes         Yes         
issue_fu_og[2:0]                  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 56.83  94.00  19.66 


Instance's subtree :

SCORE  LINE   TOGGLE 
 67.42  89.73  45.11 


Module : 

SCORE  LINE   TOGGLE NAME         
 62.37 100.00  24.73 Issue_Select 


Parent : 

SCORE  LINE   TOGGLE NAME 
 87.58 100.00  75.17 tbp  


Subtrees :

SCORE  LINE   TOGGLE NAME         
 69.00  88.15  49.86 sel_small_pc 



-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first

             Line No.   Total   Covered  Percent
TOTAL                       50       47    94.00
ALWAYS             33        2        2   100.00
ALWAYS             44       14       13    92.86
ALWAYS             77        6        6   100.00
ALWAYS             87       28       26    92.86

32                      always_comb begin
33         1/1              for (int i = 0; i < `RSW; i++) begin
34         1/1                  pc_comb[i] = rs_entries[i].PC;
35                          end
36                      end
37                      
38                      wire alu_ready, ls_ready, mult_ready, branch_ready;
39                      assign alu_ready = fu_ready.alu_1 || fu_ready.alu_2 || fu_ready.alu_3;
40                      assign ls_ready = fu_ready.storeload_1 || fu_ready.storeload_2;
41                      assign mult_ready = fu_ready.mult_1 || fu_ready.mult_2;
42                      assign branch_ready = fu_ready.branch;
43                      always_comb begin
44         1/1              tag_ready = tag_ready_in;
45         1/1              for (int i = 0; i < 2**`RS; i++) begin
46         1/1                  if (~tag_ready_in[i] && rs_entries[i].valid && rs_entries[i].reg1_ready && rs_entries[i].reg2_ready) begin
47         1/1                      priority case(rs_entries[i].fu_sel)
48                                      ALU_1: begin
49         1/1                              if (alu_ready)
50         1/1                                  tag_ready[i] = 1'b1;
                        MISSING_ELSE
51                                      end
52                                      LS_1: begin
53         1/1                              if (ls_ready) begin
54         1/1                                  tag_ready[i] = 1'b1;
55                                          end
                        MISSING_ELSE
56                                      end
57                                      MULT_1: begin
58         1/1                              if (mult_ready) begin
59         1/1                                  tag_ready[i] = 1'b1;
60                                          end
                        MISSING_ELSE
61                                      end
62                                      BRANCH: begin
63         1/1                              if (branch_ready) begin
64         1/1                                  tag_ready[i] = 1'b1;
65                                          end
                        MISSING_ELSE
66                                      end
                   ==>  MISSING_DEFAULT
67                                  endcase
68                              end
69         1/1                  else if (tag_ready_in[i]) begin
70         0/1     ==>              tag_ready[i] = 1'b0;
71                              end    
                        MISSING_ELSE
72                          end
73                      end
74                      FU_SELECT issue_fu;
75                      FU_SELECT issue_fu_og;
76                      always_comb begin
77         1/1              issue_fu_og = ALU_1;
78         1/1              fu_single_comb_next = fu_single_comb;
79         1/1              for(int i = 0; i<`RSW; i++) begin
80         1/1                  if (tag_ready_temp[i]==1) begin
81         1/1                      issue_fu_og = rs_entries[i].fu_sel;
82         1/1                      fu_single_comb_next[i] = issue_fu;
83                              end
                        MISSING_ELSE
84                          end
85                      end
86                      always_comb begin
87         1/1              fu_ready_next = fu_ready;
88         1/1              issue_fu = issue_fu_og;
89         1/1                  if(yes_issue) begin
90         1/1                      case (issue_fu_og)
91                                      ALU_1: begin
92         1/1                              if (fu_ready.alu_1 == 1'b1) begin
93         1/1                                  fu_ready_next.alu_1 = 1'b0;
94         1/1                                  issue_fu = ALU_1;
95                                          end
96         1/1                              else if (fu_ready.alu_2 == 1'b1) begin
97         1/1                                  fu_ready_next.alu_2 = 1'b0;
98         1/1                                  issue_fu = ALU_2;
99                                          end
100        1/1                              else if (fu_ready.alu_3 == 1'b1) begin
101        1/1                                  fu_ready_next.alu_3 = 1'b0;
102        1/1                                  issue_fu = ALU_3;
103                                         end
                        MISSING_ELSE
104                                     end
105                                     LS_1: begin
106        1/1                              if (fu_ready.storeload_1 == 1'b1) begin
107        1/1                                  fu_ready_next.storeload_1 = 1'b0;
108        1/1                                  issue_fu = LS_1;
109                                         end
110        1/1                              else if (fu_ready.storeload_2 == 1'b1) begin
111        1/1                                  fu_ready_next.storeload_2 = 1'b0;
112        1/1                                  issue_fu = LS_2;
113                                         end
                   ==>  MISSING_ELSE
114                                     end
115                                     MULT_1: begin
116        1/1                              if (fu_ready.mult_1 == 1'b1) begin
117        1/1                                  fu_ready_next.mult_1 = 1'b0;
118        1/1                                  issue_fu = MULT_1;
119                                         end
120        1/1                              else if (fu_ready.mult_2 == 1'b1) begin
121        0/1     ==>                          fu_ready_next.mult_2 = 1'b0;
122        0/1     ==>                          issue_fu = MULT_2;
123                                         end
                        MISSING_ELSE
124                                     end
125                                     BRANCH: begin
126        1/1                              if (fu_ready.branch == 1'b1) begin
127        1/1                                  fu_ready_next.branch = 1'b0;
128        1/1                                  issue_fu = BRANCH;
129                                         end
                        MISSING_ELSE
130                                     end
                   ==>  MISSING_DEFAULT
131                                 endcase
132                             end
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first
                Total Covered Percent 
Totals          30    24      80.00   
Total Bits      1302  256     19.66   
Total Bits 0->1 651   141     21.66   
Total Bits 1->0 651   115     17.67   

                             
Ports          19  16 84.21  
Port Bits      128 72 56.25  
Port Bits 0->1 64  36 56.25  
Port Bits 1->0 64  36 56.25  

                                 
Signals          11   8   72.73  
Signal Bits      1174 184 15.67  
Signal Bits 0->1 587  105 17.89  
Signal Bits 1->0 587  79  13.46  

Port Details
                          Toggle Toggle 1->0 Toggle 0->1 Direction 
tag_ready_in[15:0]        No     No          No          INPUT     
fu_ready.branch           Yes    Yes         Yes         INPUT     
fu_ready.mult_2           Yes    Yes         Yes         INPUT     
fu_ready.mult_1           Yes    Yes         Yes         INPUT     
fu_ready.storeload_2      Yes    Yes         Yes         INPUT     
fu_ready.storeload_1      Yes    Yes         Yes         INPUT     
fu_ready.alu_3            Yes    Yes         Yes         INPUT     
fu_ready.alu_2            Yes    Yes         Yes         INPUT     
fu_ready.alu_1            Yes    Yes         Yes         INPUT     
fu_ready_next.branch      Yes    Yes         Yes         OUTPUT    
fu_ready_next.mult_2      Yes    Yes         Yes         OUTPUT    
fu_ready_next.mult_1      Yes    Yes         Yes         OUTPUT    
fu_ready_next.storeload_2 Yes    Yes         Yes         OUTPUT    
fu_ready_next.storeload_1 Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_3       Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_2       Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_1       Yes    Yes         Yes         OUTPUT    
tag_ready_next[1:0]       Yes    Yes         Yes         OUTPUT    
tag_ready_next[4:2]       No     No          No          OUTPUT    
tag_ready_next[5]         Yes    Yes         Yes         OUTPUT    
tag_ready_next[6]         No     No          No          OUTPUT    
tag_ready_next[8:7]       Yes    Yes         Yes         OUTPUT    
tag_ready_next[9]         No     No          No          OUTPUT    
tag_ready_next[10]        Yes    Yes         Yes         OUTPUT    
tag_ready_next[11]        No     No          No          OUTPUT    
tag_ready_next[15:12]     Yes    Yes         Yes         OUTPUT    
tag_ready_separate[1:0]   Yes    Yes         Yes         OUTPUT    
tag_ready_separate[4:2]   No     No          No          OUTPUT    
tag_ready_separate[5]     Yes    Yes         Yes         OUTPUT    
tag_ready_separate[6]     No     No          No          OUTPUT    
tag_ready_separate[8:7]   Yes    Yes         Yes         OUTPUT    
tag_ready_separate[9]     No     No          No          OUTPUT    
tag_ready_separate[10]    Yes    Yes         Yes         OUTPUT    
tag_ready_separate[11]    No     No          No          OUTPUT    
tag_ready_separate[15:12] Yes    Yes         Yes         OUTPUT    

Signal Details
                                  Toggle Toggle 1->0 Toggle 0->1 
yes_issue                         Yes    Yes         Yes         
tag_ready_temp[1:0]               Yes    Yes         Yes         
tag_ready_temp[4:2]               No     No          No          
tag_ready_temp[5]                 Yes    Yes         Yes         
tag_ready_temp[6]                 No     No          No          
tag_ready_temp[8:7]               Yes    Yes         Yes         
tag_ready_temp[9]                 No     No          No          
tag_ready_temp[10]                Yes    Yes         Yes         
tag_ready_temp[11]                No     No          No          
tag_ready_temp[15:12]             Yes    Yes         Yes         
tag_ready[15:0]                   Yes    Yes         Yes         
pc_comb[0][2]                     No     No          Yes         
pc_comb[0][4]                     No     No          Yes         
pc_comb[0][6]                     No     No          Yes         
pc_comb[1][3:2]                   No     No          Yes         
pc_comb[1][6]                     No     No          Yes         
pc_comb[2][3]                     No     No          Yes         
pc_comb[2][6]                     No     No          Yes         
pc_comb[3][2]                     No     No          Yes         
pc_comb[3][6]                     No     No          Yes         
pc_comb[4][6]                     No     No          Yes         
pc_comb[5][5:2]                   No     No          Yes         
pc_comb[6][2]                     Yes    Yes         Yes         
pc_comb[6][5:4]                   Yes    Yes         Yes         
pc_comb[7][5:4]                   No     No          Yes         
pc_comb[8][3]                     Yes    Yes         Yes         
pc_comb[8][4]                     No     No          Yes         
pc_comb[8][5]                     Yes    Yes         Yes         
pc_comb[8][6]                     No     No          Yes         
pc_comb[9][2]                     No     No          Yes         
pc_comb[9][5]                     No     No          Yes         
pc_comb[10][5:3]                  No     No          Yes         
pc_comb[11][4:2]                  Yes    Yes         Yes         
pc_comb[12][4:3]                  No     No          Yes         
pc_comb[13][3]                    Yes    Yes         Yes         
pc_comb[14][2]                    Yes    Yes         Yes         
pc_comb[15][5:2]                  Yes    Yes         Yes         
Other bits of pc_comb[15:0][31:0] No     No          No          
pc_up_waste[27:0]                 Yes    Yes         Yes         
pc_up_waste[31:28]                No     No          No          
alu_ready                         Yes    Yes         Yes         
ls_ready                          Yes    Yes         Yes         
mult_ready                        Yes    Yes         Yes         
branch_ready                      Yes    Yes         Yes         
issue_fu[2:0]                     Yes    Yes         Yes         
issue_fu_og[2:0]                  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 58.37  96.00  20.74 


Instance's subtree :

SCORE  LINE   TOGGLE 
 65.40  89.19  41.62 


Module : 

SCORE  LINE   TOGGLE NAME         
 62.37 100.00  24.73 Issue_Select 


Parent : 

SCORE  LINE   TOGGLE NAME 
 87.58 100.00  75.17 tbp  


Subtrees :

SCORE  LINE   TOGGLE NAME         
 66.09  86.67  45.51 sel_small_pc 



-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third

             Line No.   Total   Covered  Percent
TOTAL                       50       48    96.00
ALWAYS             33        2        2   100.00
ALWAYS             44       14       14   100.00
ALWAYS             77        6        6   100.00
ALWAYS             87       28       26    92.86

32                      always_comb begin
33         1/1              for (int i = 0; i < `RSW; i++) begin
34         1/1                  pc_comb[i] = rs_entries[i].PC;
35                          end
36                      end
37                      
38                      wire alu_ready, ls_ready, mult_ready, branch_ready;
39                      assign alu_ready = fu_ready.alu_1 || fu_ready.alu_2 || fu_ready.alu_3;
40                      assign ls_ready = fu_ready.storeload_1 || fu_ready.storeload_2;
41                      assign mult_ready = fu_ready.mult_1 || fu_ready.mult_2;
42                      assign branch_ready = fu_ready.branch;
43                      always_comb begin
44         1/1              tag_ready = tag_ready_in;
45         1/1              for (int i = 0; i < 2**`RS; i++) begin
46         1/1                  if (~tag_ready_in[i] && rs_entries[i].valid && rs_entries[i].reg1_ready && rs_entries[i].reg2_ready) begin
47         1/1                      priority case(rs_entries[i].fu_sel)
48                                      ALU_1: begin
49         1/1                              if (alu_ready)
50         1/1                                  tag_ready[i] = 1'b1;
                        MISSING_ELSE
51                                      end
52                                      LS_1: begin
53         1/1                              if (ls_ready) begin
54         1/1                                  tag_ready[i] = 1'b1;
55                                          end
                        MISSING_ELSE
56                                      end
57                                      MULT_1: begin
58         1/1                              if (mult_ready) begin
59         1/1                                  tag_ready[i] = 1'b1;
60                                          end
                        MISSING_ELSE
61                                      end
62                                      BRANCH: begin
63         1/1                              if (branch_ready) begin
64         1/1                                  tag_ready[i] = 1'b1;
65                                          end
                        MISSING_ELSE
66                                      end
                   ==>  MISSING_DEFAULT
67                                  endcase
68                              end
69         1/1                  else if (tag_ready_in[i]) begin
70         1/1                      tag_ready[i] = 1'b0;
71                              end    
                        MISSING_ELSE
72                          end
73                      end
74                      FU_SELECT issue_fu;
75                      FU_SELECT issue_fu_og;
76                      always_comb begin
77         1/1              issue_fu_og = ALU_1;
78         1/1              fu_single_comb_next = fu_single_comb;
79         1/1              for(int i = 0; i<`RSW; i++) begin
80         1/1                  if (tag_ready_temp[i]==1) begin
81         1/1                      issue_fu_og = rs_entries[i].fu_sel;
82         1/1                      fu_single_comb_next[i] = issue_fu;
83                              end
                        MISSING_ELSE
84                          end
85                      end
86                      always_comb begin
87         1/1              fu_ready_next = fu_ready;
88         1/1              issue_fu = issue_fu_og;
89         1/1                  if(yes_issue) begin
90         1/1                      case (issue_fu_og)
91                                      ALU_1: begin
92         1/1                              if (fu_ready.alu_1 == 1'b1) begin
93         1/1                                  fu_ready_next.alu_1 = 1'b0;
94         1/1                                  issue_fu = ALU_1;
95                                          end
96         1/1                              else if (fu_ready.alu_2 == 1'b1) begin
97         1/1                                  fu_ready_next.alu_2 = 1'b0;
98         1/1                                  issue_fu = ALU_2;
99                                          end
100        1/1                              else if (fu_ready.alu_3 == 1'b1) begin
101        1/1                                  fu_ready_next.alu_3 = 1'b0;
102        1/1                                  issue_fu = ALU_3;
103                                         end
                        MISSING_ELSE
104                                     end
105                                     LS_1: begin
106        1/1                              if (fu_ready.storeload_1 == 1'b1) begin
107        1/1                                  fu_ready_next.storeload_1 = 1'b0;
108        1/1                                  issue_fu = LS_1;
109                                         end
110        1/1                              else if (fu_ready.storeload_2 == 1'b1) begin
111        0/1     ==>                          fu_ready_next.storeload_2 = 1'b0;
112        0/1     ==>                          issue_fu = LS_2;
113                                         end
                        MISSING_ELSE
114                                     end
115                                     MULT_1: begin
116        1/1                              if (fu_ready.mult_1 == 1'b1) begin
117        1/1                                  fu_ready_next.mult_1 = 1'b0;
118        1/1                                  issue_fu = MULT_1;
119                                         end
120        1/1                              else if (fu_ready.mult_2 == 1'b1) begin
121        1/1                                  fu_ready_next.mult_2 = 1'b0;
122        1/1                                  issue_fu = MULT_2;
123                                         end
                        MISSING_ELSE
124                                     end
125                                     BRANCH: begin
126        1/1                              if (fu_ready.branch == 1'b1) begin
127        1/1                                  fu_ready_next.branch = 1'b0;
128        1/1                                  issue_fu = BRANCH;
129                                         end
                        MISSING_ELSE
130                                     end
                   ==>  MISSING_DEFAULT
131                                 endcase
132                             end
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third
                Total Covered Percent 
Totals          30    23      76.67   
Total Bits      1302  270     20.74   
Total Bits 0->1 651   148     22.73   
Total Bits 1->0 651   122     18.74   

                              
Ports          19  17  89.47  
Port Bits      128 108 84.38  
Port Bits 0->1 64  54  84.38  
Port Bits 1->0 64  54  84.38  

                                 
Signals          11   6   54.55  
Signal Bits      1174 162 13.80  
Signal Bits 0->1 587  94  16.01  
Signal Bits 1->0 587  68  11.58  

Port Details
                          Toggle Toggle 1->0 Toggle 0->1 Direction 
tag_ready_in[3:0]         Yes    Yes         Yes         INPUT     
tag_ready_in[4]           No     No          No          INPUT     
tag_ready_in[15:5]        Yes    Yes         Yes         INPUT     
fu_ready.branch           Yes    Yes         Yes         INPUT     
fu_ready.mult_2           Yes    Yes         Yes         INPUT     
fu_ready.mult_1           Yes    Yes         Yes         INPUT     
fu_ready.storeload_2      Yes    Yes         Yes         INPUT     
fu_ready.storeload_1      Yes    Yes         Yes         INPUT     
fu_ready.alu_3            Yes    Yes         Yes         INPUT     
fu_ready.alu_2            Yes    Yes         Yes         INPUT     
fu_ready.alu_1            Yes    Yes         Yes         INPUT     
fu_ready_next.branch      Yes    Yes         Yes         OUTPUT    
fu_ready_next.mult_2      Yes    Yes         Yes         OUTPUT    
fu_ready_next.mult_1      Yes    Yes         Yes         OUTPUT    
fu_ready_next.storeload_2 Yes    Yes         Yes         OUTPUT    
fu_ready_next.storeload_1 Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_3       Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_2       Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_1       Yes    Yes         Yes         OUTPUT    
tag_ready_next[15:0]      Yes    Yes         Yes         OUTPUT    
tag_ready_separate[1:0]   No     No          No          OUTPUT    
tag_ready_separate[2]     Yes    Yes         Yes         OUTPUT    
tag_ready_separate[3]     No     No          No          OUTPUT    
tag_ready_separate[4]     Yes    Yes         Yes         OUTPUT    
tag_ready_separate[5]     No     No          No          OUTPUT    
tag_ready_separate[6]     Yes    Yes         Yes         OUTPUT    
tag_ready_separate[7]     No     No          No          OUTPUT    
tag_ready_separate[8]     Yes    Yes         Yes         OUTPUT    
tag_ready_separate[9]     No     No          No          OUTPUT    
tag_ready_separate[11:10] Yes    Yes         Yes         OUTPUT    
tag_ready_separate[14:12] No     No          No          OUTPUT    
tag_ready_separate[15]    Yes    Yes         Yes         OUTPUT    

Signal Details
                                  Toggle Toggle 1->0 Toggle 0->1 
yes_issue                         Yes    Yes         Yes         
tag_ready_temp[1:0]               No     No          No          
tag_ready_temp[2]                 Yes    Yes         Yes         
tag_ready_temp[3]                 No     No          No          
tag_ready_temp[4]                 Yes    Yes         Yes         
tag_ready_temp[5]                 No     No          No          
tag_ready_temp[6]                 Yes    Yes         Yes         
tag_ready_temp[7]                 No     No          No          
tag_ready_temp[8]                 Yes    Yes         Yes         
tag_ready_temp[9]                 No     No          No          
tag_ready_temp[11:10]             Yes    Yes         Yes         
tag_ready_temp[14:12]             No     No          No          
tag_ready_temp[15]                Yes    Yes         Yes         
tag_ready[0]                      Yes    Yes         Yes         
tag_ready[1]                      No     No          No          
tag_ready[2]                      Yes    Yes         Yes         
tag_ready[3]                      No     No          No          
tag_ready[4]                      Yes    Yes         Yes         
tag_ready[5]                      No     No          No          
tag_ready[8:6]                    Yes    Yes         Yes         
tag_ready[9]                      No     No          No          
tag_ready[11:10]                  Yes    Yes         Yes         
tag_ready[14:12]                  No     No          No          
tag_ready[15]                     Yes    Yes         Yes         
pc_comb[0][2]                     No     No          Yes         
pc_comb[0][4]                     No     No          Yes         
pc_comb[0][6]                     No     No          Yes         
pc_comb[1][3:2]                   No     No          Yes         
pc_comb[1][6]                     No     No          Yes         
pc_comb[2][3]                     No     No          Yes         
pc_comb[2][6]                     No     No          Yes         
pc_comb[3][2]                     No     No          Yes         
pc_comb[3][6]                     No     No          Yes         
pc_comb[4][6]                     No     No          Yes         
pc_comb[5][5:2]                   No     No          Yes         
pc_comb[6][2]                     Yes    Yes         Yes         
pc_comb[6][5:4]                   Yes    Yes         Yes         
pc_comb[7][5:4]                   No     No          Yes         
pc_comb[8][3]                     Yes    Yes         Yes         
pc_comb[8][4]                     No     No          Yes         
pc_comb[8][5]                     Yes    Yes         Yes         
pc_comb[8][6]                     No     No          Yes         
pc_comb[9][2]                     No     No          Yes         
pc_comb[9][5]                     No     No          Yes         
pc_comb[10][5:3]                  No     No          Yes         
pc_comb[11][4:2]                  Yes    Yes         Yes         
pc_comb[12][4:3]                  No     No          Yes         
pc_comb[13][3]                    Yes    Yes         Yes         
pc_comb[14][2]                    Yes    Yes         Yes         
pc_comb[15][5:2]                  Yes    Yes         Yes         
Other bits of pc_comb[15:0][31:0] No     No          No          
pc_up_waste[27:0]                 Yes    Yes         Yes         
pc_up_waste[31:28]                No     No          No          
alu_ready                         Yes    Yes         Yes         
ls_ready                          Yes    Yes         Yes         
mult_ready                        Yes    Yes         Yes         
branch_ready                      Yes    Yes         Yes         
issue_fu[2:0]                     Yes    Yes         Yes         
issue_fu_og[0]                    Yes    Yes         Yes         
issue_fu_og[1]                    No     No          No          
issue_fu_og[2]                    Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 60.91 100.00  21.81 


Instance's subtree :

SCORE  LINE   TOGGLE 
 68.11  91.35  44.87 


Module : 

SCORE  LINE   TOGGLE NAME         
 62.37 100.00  24.73 Issue_Select 


Parent : 

SCORE  LINE   TOGGLE NAME 
 87.58 100.00  75.17 tbp  


Subtrees :

SCORE  LINE   TOGGLE NAME         
 68.66  88.15  49.17 sel_small_pc 



-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second

             Line No.   Total   Covered  Percent
TOTAL                       50       50   100.00
ALWAYS             33        2        2   100.00
ALWAYS             44       14       14   100.00
ALWAYS             77        6        6   100.00
ALWAYS             87       28       28   100.00

32                      always_comb begin
33         1/1              for (int i = 0; i < `RSW; i++) begin
34         1/1                  pc_comb[i] = rs_entries[i].PC;
35                          end
36                      end
37                      
38                      wire alu_ready, ls_ready, mult_ready, branch_ready;
39                      assign alu_ready = fu_ready.alu_1 || fu_ready.alu_2 || fu_ready.alu_3;
40                      assign ls_ready = fu_ready.storeload_1 || fu_ready.storeload_2;
41                      assign mult_ready = fu_ready.mult_1 || fu_ready.mult_2;
42                      assign branch_ready = fu_ready.branch;
43                      always_comb begin
44         1/1              tag_ready = tag_ready_in;
45         1/1              for (int i = 0; i < 2**`RS; i++) begin
46         1/1                  if (~tag_ready_in[i] && rs_entries[i].valid && rs_entries[i].reg1_ready && rs_entries[i].reg2_ready) begin
47         1/1                      priority case(rs_entries[i].fu_sel)
48                                      ALU_1: begin
49         1/1                              if (alu_ready)
50         1/1                                  tag_ready[i] = 1'b1;
                        MISSING_ELSE
51                                      end
52                                      LS_1: begin
53         1/1                              if (ls_ready) begin
54         1/1                                  tag_ready[i] = 1'b1;
55                                          end
                        MISSING_ELSE
56                                      end
57                                      MULT_1: begin
58         1/1                              if (mult_ready) begin
59         1/1                                  tag_ready[i] = 1'b1;
60                                          end
                        MISSING_ELSE
61                                      end
62                                      BRANCH: begin
63         1/1                              if (branch_ready) begin
64         1/1                                  tag_ready[i] = 1'b1;
65                                          end
                        MISSING_ELSE
66                                      end
                   ==>  MISSING_DEFAULT
67                                  endcase
68                              end
69         1/1                  else if (tag_ready_in[i]) begin
70         1/1                      tag_ready[i] = 1'b0;
71                              end    
                        MISSING_ELSE
72                          end
73                      end
74                      FU_SELECT issue_fu;
75                      FU_SELECT issue_fu_og;
76                      always_comb begin
77         1/1              issue_fu_og = ALU_1;
78         1/1              fu_single_comb_next = fu_single_comb;
79         1/1              for(int i = 0; i<`RSW; i++) begin
80         1/1                  if (tag_ready_temp[i]==1) begin
81         1/1                      issue_fu_og = rs_entries[i].fu_sel;
82         1/1                      fu_single_comb_next[i] = issue_fu;
83                              end
                        MISSING_ELSE
84                          end
85                      end
86                      always_comb begin
87         1/1              fu_ready_next = fu_ready;
88         1/1              issue_fu = issue_fu_og;
89         1/1                  if(yes_issue) begin
90         1/1                      case (issue_fu_og)
91                                      ALU_1: begin
92         1/1                              if (fu_ready.alu_1 == 1'b1) begin
93         1/1                                  fu_ready_next.alu_1 = 1'b0;
94         1/1                                  issue_fu = ALU_1;
95                                          end
96         1/1                              else if (fu_ready.alu_2 == 1'b1) begin
97         1/1                                  fu_ready_next.alu_2 = 1'b0;
98         1/1                                  issue_fu = ALU_2;
99                                          end
100        1/1                              else if (fu_ready.alu_3 == 1'b1) begin
101        1/1                                  fu_ready_next.alu_3 = 1'b0;
102        1/1                                  issue_fu = ALU_3;
103                                         end
                        MISSING_ELSE
104                                     end
105                                     LS_1: begin
106        1/1                              if (fu_ready.storeload_1 == 1'b1) begin
107        1/1                                  fu_ready_next.storeload_1 = 1'b0;
108        1/1                                  issue_fu = LS_1;
109                                         end
110        1/1                              else if (fu_ready.storeload_2 == 1'b1) begin
111        1/1                                  fu_ready_next.storeload_2 = 1'b0;
112        1/1                                  issue_fu = LS_2;
113                                         end
                        MISSING_ELSE
114                                     end
115                                     MULT_1: begin
116        1/1                              if (fu_ready.mult_1 == 1'b1) begin
117        1/1                                  fu_ready_next.mult_1 = 1'b0;
118        1/1                                  issue_fu = MULT_1;
119                                         end
120        1/1                              else if (fu_ready.mult_2 == 1'b1) begin
121        1/1                                  fu_ready_next.mult_2 = 1'b0;
122        1/1                                  issue_fu = MULT_2;
123                                         end
                        MISSING_ELSE
124                                     end
125                                     BRANCH: begin
126        1/1                              if (fu_ready.branch == 1'b1) begin
127        1/1                                  fu_ready_next.branch = 1'b0;
128        1/1                                  issue_fu = BRANCH;
129                                         end
                        MISSING_ELSE
130                                     end
                   ==>  MISSING_DEFAULT
131                                 endcase
132                             end
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second
                Total Covered Percent 
Totals          30    23      76.67   
Total Bits      1302  284     21.81   
Total Bits 0->1 651   155     23.81   
Total Bits 1->0 651   129     19.82   

                              
Ports          19  16  84.21  
Port Bits      128 104 81.25  
Port Bits 0->1 64  52  81.25  
Port Bits 1->0 64  52  81.25  

                                 
Signals          11   7   63.64  
Signal Bits      1174 180 15.33  
Signal Bits 0->1 587  103 17.55  
Signal Bits 1->0 587  77  13.12  

Port Details
                          Toggle Toggle 1->0 Toggle 0->1 Direction 
tag_ready_in[1:0]         Yes    Yes         Yes         INPUT     
tag_ready_in[4:2]         No     No          No          INPUT     
tag_ready_in[5]           Yes    Yes         Yes         INPUT     
tag_ready_in[6]           No     No          No          INPUT     
tag_ready_in[8:7]         Yes    Yes         Yes         INPUT     
tag_ready_in[9]           No     No          No          INPUT     
tag_ready_in[10]          Yes    Yes         Yes         INPUT     
tag_ready_in[11]          No     No          No          INPUT     
tag_ready_in[15:12]       Yes    Yes         Yes         INPUT     
fu_ready.branch           Yes    Yes         Yes         INPUT     
fu_ready.mult_2           Yes    Yes         Yes         INPUT     
fu_ready.mult_1           Yes    Yes         Yes         INPUT     
fu_ready.storeload_2      Yes    Yes         Yes         INPUT     
fu_ready.storeload_1      Yes    Yes         Yes         INPUT     
fu_ready.alu_3            Yes    Yes         Yes         INPUT     
fu_ready.alu_2            Yes    Yes         Yes         INPUT     
fu_ready.alu_1            Yes    Yes         Yes         INPUT     
fu_ready_next.branch      Yes    Yes         Yes         OUTPUT    
fu_ready_next.mult_2      Yes    Yes         Yes         OUTPUT    
fu_ready_next.mult_1      Yes    Yes         Yes         OUTPUT    
fu_ready_next.storeload_2 Yes    Yes         Yes         OUTPUT    
fu_ready_next.storeload_1 Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_3       Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_2       Yes    Yes         Yes         OUTPUT    
fu_ready_next.alu_1       Yes    Yes         Yes         OUTPUT    
tag_ready_next[3:0]       Yes    Yes         Yes         OUTPUT    
tag_ready_next[4]         No     No          No          OUTPUT    
tag_ready_next[15:5]      Yes    Yes         Yes         OUTPUT    
tag_ready_separate[0]     Yes    Yes         Yes         OUTPUT    
tag_ready_separate[1]     No     No          No          OUTPUT    
tag_ready_separate[3:2]   Yes    Yes         Yes         OUTPUT    
tag_ready_separate[4]     No     No          No          OUTPUT    
tag_ready_separate[7:5]   Yes    Yes         Yes         OUTPUT    
tag_ready_separate[8]     No     No          No          OUTPUT    
tag_ready_separate[12:9]  Yes    Yes         Yes         OUTPUT    
tag_ready_separate[14:13] No     No          No          OUTPUT    
tag_ready_separate[15]    Yes    Yes         Yes         OUTPUT    

Signal Details
                                  Toggle Toggle 1->0 Toggle 0->1 
yes_issue                         Yes    Yes         Yes         
tag_ready_temp[0]                 Yes    Yes         Yes         
tag_ready_temp[1]                 No     No          No          
tag_ready_temp[3:2]               Yes    Yes         Yes         
tag_ready_temp[4]                 No     No          No          
tag_ready_temp[7:5]               Yes    Yes         Yes         
tag_ready_temp[8]                 No     No          No          
tag_ready_temp[12:9]              Yes    Yes         Yes         
tag_ready_temp[14:13]             No     No          No          
tag_ready_temp[15]                Yes    Yes         Yes         
tag_ready[0]                      Yes    Yes         Yes         
tag_ready[1]                      No     No          No          
tag_ready[12:2]                   Yes    Yes         Yes         
tag_ready[14:13]                  No     No          No          
tag_ready[15]                     Yes    Yes         Yes         
pc_comb[0][2]                     No     No          Yes         
pc_comb[0][4]                     No     No          Yes         
pc_comb[0][6]                     No     No          Yes         
pc_comb[1][3:2]                   No     No          Yes         
pc_comb[1][6]                     No     No          Yes         
pc_comb[2][3]                     No     No          Yes         
pc_comb[2][6]                     No     No          Yes         
pc_comb[3][2]                     No     No          Yes         
pc_comb[3][6]                     No     No          Yes         
pc_comb[4][6]                     No     No          Yes         
pc_comb[5][5:2]                   No     No          Yes         
pc_comb[6][2]                     Yes    Yes         Yes         
pc_comb[6][5:4]                   Yes    Yes         Yes         
pc_comb[7][5:4]                   No     No          Yes         
pc_comb[8][3]                     Yes    Yes         Yes         
pc_comb[8][4]                     No     No          Yes         
pc_comb[8][5]                     Yes    Yes         Yes         
pc_comb[8][6]                     No     No          Yes         
pc_comb[9][2]                     No     No          Yes         
pc_comb[9][5]                     No     No          Yes         
pc_comb[10][5:3]                  No     No          Yes         
pc_comb[11][4:2]                  Yes    Yes         Yes         
pc_comb[12][4:3]                  No     No          Yes         
pc_comb[13][3]                    Yes    Yes         Yes         
pc_comb[14][2]                    Yes    Yes         Yes         
pc_comb[15][5:2]                  Yes    Yes         Yes         
Other bits of pc_comb[15:0][31:0] No     No          No          
pc_up_waste[27:0]                 Yes    Yes         Yes         
pc_up_waste[31:28]                No     No          No          
alu_ready                         Yes    Yes         Yes         
ls_ready                          Yes    Yes         Yes         
mult_ready                        Yes    Yes         Yes         
branch_ready                      Yes    Yes         Yes         
issue_fu[2:0]                     Yes    Yes         Yes         
issue_fu_og[2:0]                  Yes    Yes         Yes         


===============================================================================
Module : testbench
===============================================================================
SCORE  LINE   TOGGLE 
 71.91  99.38  44.44 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/testbench/rs_test.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME      
 71.91  99.38  44.44 testbench 



-------------------------------------------------------------------------------
Line Coverage for Module : testbench

             Line No.   Total   Covered  Percent
TOTAL                      644      640    99.38
ALWAYS             32        3        3   100.00
ROUTINE            42        5        1    20.00
ROUTINE            69       13       13   100.00
ROUTINE           103       11       11   100.00
ROUTINE           124        1        1   100.00
ROUTINE           130        5        5   100.00
ROUTINE           140        2        2   100.00
ROUTINE           150        3        3   100.00
ROUTINE           158        7        7   100.00
ROUTINE           174        7        7   100.00
ROUTINE           206       12       12   100.00
ROUTINE           256        2        2   100.00
ROUTINE           265        1        1   100.00
ALWAYS            270        3        3   100.00
INITIAL           277      569      569   100.00

31                          always begin
32         2/2          		#(`VERILOG_CLOCK_PERIOD/2.0);
33         1/1          		clock = ~clock;
34                      	end
35                      
36                          task check_value;
37                              input [63:0] value1;
38                              input [63:0] value2;
39                              input string note;
40                      
41                              begin
42         1/1                      if (value1 != value2) begin
43         0/1     ==>                  $display("Cycle %2d %s not match", cycle_count, note);
44         0/1     ==>                  $display("Value1: %2d, Value2: %2d", value1, value2);
45         0/1     ==>                  $display("@@@Failed.");
46         0/1     ==>                  $finish;
47                                  end
                        MISSING_ELSE
48                              end
49                          endtask
50                      
51                          task check_rs_entry;
52                              input integer rs_in_i;
53                      
54                              input valid;
55                              input FU_SELECT fu_sel;
56                              input OP_SELECT op_sel;
57                              input [`XLEN-1:0] npc;
58                              input [`XLEN-1:0] pc;
59                              input INST inst;
60                              input halt;
61                      
62                              input [`PR-1:0] dest_pr;
63                              input [`PR-1:0] reg1_pr;
64                              input reg1_ready;
65                              input [`PR-1:0] reg2_pr;
66                              input reg2_ready;
67                      
68                              begin
69         1/1                      check_value(rs_entries[rs_in_i].valid, valid, $sformatf("RS entry %2d valid", rs_in_i));
70         1/1                      if (valid) begin
71         1/1                          check_value(rs_entries[rs_in_i].fu_sel, fu_sel, $sformatf("RS entry %2d fu_sel", rs_in_i));
72         1/1                          check_value(rs_entries[rs_in_i].op_sel, op_sel, $sformatf("RS entry %2d op_sel", rs_in_i));
73         1/1                          check_value(rs_entries[rs_in_i].NPC, npc, $sformatf("RS entry %2d npc", rs_in_i));
74         1/1                          check_value(rs_entries[rs_in_i].PC, pc, $sformatf("RS entry %2d pc", rs_in_i));
75         1/1                          check_value(rs_entries[rs_in_i].inst, inst, $sformatf("RS entry %2d inst", rs_in_i));
76         1/1                          check_value(rs_entries[rs_in_i].halt, halt, $sformatf("RS entry %2d halt", rs_in_i));
77                      
78         1/1                          check_value(rs_entries[rs_in_i].dest_pr, dest_pr, $sformatf("RS entry %2d dest_pr", rs_in_i));
79         1/1                          check_value(rs_entries[rs_in_i].reg1_pr, reg1_pr, $sformatf("RS entry %2d reg1_pr", rs_in_i));
80         1/1                          check_value(rs_entries[rs_in_i].reg1_ready, reg1_ready, $sformatf("RS entry %2d reg1_ready", rs_in_i));
81         1/1                          check_value(rs_entries[rs_in_i].reg2_pr, reg2_pr, $sformatf("RS entry %2d reg2_pr", rs_in_i));
82         1/1                          check_value(rs_entries[rs_in_i].reg2_ready, reg2_ready, $sformatf("RS entry %2d reg2_ready", rs_in_i));
83                                  end
                        MISSING_ELSE
84                              end
85                          endtask
86                      
87                          task check_issue_inst;
88                              input integer issue_inst_i;
89                      
90                              input valid;
91                              input FU_SELECT fu_sel;
92                              input OP_SELECT op_sel;
93                              input [`XLEN-1:0] npc;
94                              input [`XLEN-1:0] pc;
95                              input INST inst;
96                              input halt;
97                      
98                              input [`PR-1:0] dest_pr;
99                              input [`PR-1:0] reg1_pr;
100                             input [`PR-1:0] reg2_pr;
101                     
102                             begin
103        1/1                      check_value(issue_insts[issue_inst_i].valid, valid, $sformatf("Issue insn %2d valid", issue_inst_i));
104                     
105        1/1                      if (valid) begin
106        1/1                          check_value(issue_insts[issue_inst_i].fu_sel, fu_sel, $sformatf("Issue insn %2d fu_sel", issue_inst_i));
107        1/1                          check_value(issue_insts[issue_inst_i].op_sel, op_sel, $sformatf("Issue insn %2d op_sel", issue_inst_i));
108        1/1                          check_value(issue_insts[issue_inst_i].NPC, npc, $sformatf("Issue insn %2d npc", issue_inst_i));
109        1/1                          check_value(issue_insts[issue_inst_i].PC, pc, $sformatf("Issue insn %2d pc", issue_inst_i));
110        1/1                          check_value(issue_insts[issue_inst_i].inst, inst, $sformatf("Issue insn %2d inst", issue_inst_i));
111        1/1                          check_value(issue_insts[issue_inst_i].halt, halt, $sformatf("Issue insn %2d halt", issue_inst_i));
112                     
113        1/1                          check_value(issue_insts[issue_inst_i].dest_pr, dest_pr, $sformatf("Issue insn %2d dest_pr", issue_inst_i));
114        1/1                          check_value(issue_insts[issue_inst_i].reg1_pr, reg1_pr, $sformatf("Issue insn %2d reg1_pr", issue_inst_i));
115        1/1                          check_value(issue_insts[issue_inst_i].reg2_pr, reg2_pr, $sformatf("Issue insn %2d reg2_pr", issue_inst_i));
116                                 end
                        MISSING_ELSE
117                             end
118                         endtask
119                     
120                         task check_rs_stall;
121                             input [2:0] true_stall;
122                     
123                             begin
124        1/1                      check_value(rs_stall, true_stall, "RS stall");
125                             end
126                         endtask
127                         
128                     
129                         task show_rs_table;
130        1/1                  $display("####### Cycle %d ##########", cycle_count);
131        1/1                  for(int i=2**`RS-1; i>=0; i--) begin  // For RS entry, it allocates from 15-0
132        1/1                      print_stage("*", rs_entries[i].fu_sel, rs_entries[i].NPC[31:0], rs_entries[i].valid);
133        1/1                      $display("dest_pr:%d reg1_pr:%d reg1_ready: %b reg2_pr:%d reg2_ready %b", rs_entries[i].dest_pr, rs_entries[i].reg1_pr, rs_entries[i].reg1_ready, rs_entries[i].reg2_pr, rs_entries[i].reg2_ready);
134                             end
135        1/1                  $display("structual_stall:%b", rs_stall);
136                         endtask; // show_rs_table
137                     
138                         task show_cdb;
139                             begin
140        1/1                      $display("=====   CDB_T   =====");
141        1/1                      $display("|  CDB_T  |  %d  |  %d  |  %d  |", cdb_t.t0, cdb_t.t1, cdb_t.t2);
142                             end
143                         endtask
144                     
145                         task set_cdb_packet;
146                             input [`PR-1:0] t0;
147                             input [`PR-1:0] t1;
148                             input [`PR-1:0] t2;
149                             begin
150        1/1                      cdb_t.t0 = t0;
151        1/1                      cdb_t.t1 = t1;
152        1/1                      cdb_t.t2 = t2;
153                             end
154                         endtask
155                     
156                         task show_rs_in;
157                             begin
158        1/1                      $display("=====   RS_IN Packet   =====");
159        1/1                      $display("| WAY |     inst    | fu_sel | op_sel  |");
160        1/1                      for (int i=0; i < 3; i++) begin
161        1/1                          print_select(i, rs_in[i].valid, rs_in[i].fu_sel, rs_in[i].NPC, rs_in[i].fu_sel, rs_in[i].op_sel);
162                                 end
163        1/1                      $display("| WAY | dest_pr | reg1_pr | reg1_ready | reg2_pr | reg2_ready |");
164        1/1                      for (int i=0; i < 3; i++) begin
165        1/1                          $display("|  %1d  |      %2d |      %2d |          %b |     %2d  |          %b |",
166                                         i, rs_in[i].dest_pr, rs_in[i].reg1_pr, rs_in[i].reg1_ready, rs_in[i].reg2_pr, rs_in[i].reg2_ready
167                                     );
168                                 end
169                             end
170                         endtask
171                     
172                         task show_rs_out;
173                             begin
174        1/1                      $display("=====   RS_S Packet   =====");
175        1/1                      $display("| WAY |     inst    | fu_sel | op_sel  |");
176        1/1                      for (int i=0; i < 3; i++) begin
177        1/1                          print_select(i, issue_insts[i].valid, issue_insts[i].fu_sel, issue_insts[i].NPC, issue_insts[i].fu_sel, issue_insts[i].op_sel);
178                                 end
179        1/1                      $display("| WAY | valid |    PC    | dest_pr | reg1_pr | reg2_pr |       inst | halt |");
180        1/1                      for (int i=0; i < 3; i++) begin
181        1/1                          $display("|  %1d  |     %b | %4h |      %2d |      %2d |     %2d  |",
182                                         i, issue_insts[i].valid, issue_insts[i].PC, issue_insts[i].dest_pr, issue_insts[i].reg1_pr, issue_insts[i].reg2_pr, issue_insts[i].inst, issue_insts[i].halt
183                                     );
184                                 end
185                             end
186                         endtask
187                     
188                         task set_rs_in_packet;
189                             input integer rs_in_i;
190                     
191                             input valid;
192                             input FU_SELECT fu_sel;
193                             input OP_SELECT op_sel;
194                             input [`XLEN-1:0] npc;
195                             input [`XLEN-1:0] pc;
196                             input INST inst;
197                             input halt;
198                     
199                             input [`PR-1:0] dest_pr;
200                             input [`PR-1:0] reg1_pr;
201                             input reg1_ready;
202                             input [`PR-1:0] reg2_pr;
203                             input reg2_ready;
204                     
205                             begin
206        1/1                      rs_in[rs_in_i].valid = valid;
207        1/1                      rs_in[rs_in_i].fu_sel = fu_sel;
208        1/1                      rs_in[rs_in_i].op_sel = op_sel;
209        1/1                      rs_in[rs_in_i].NPC = npc;
210        1/1                      rs_in[rs_in_i].PC = pc;
211        1/1                      rs_in[rs_in_i].inst = inst;
212        1/1                      rs_in[rs_in_i].halt = halt;
213        1/1                      rs_in[rs_in_i].dest_pr = dest_pr;
214        1/1                      rs_in[rs_in_i].reg1_pr = reg1_pr;
215        1/1                      rs_in[rs_in_i].reg1_ready = reg1_ready;
216        1/1                      rs_in[rs_in_i].reg2_pr = reg2_pr;
217        1/1                      rs_in[rs_in_i].reg2_ready = reg2_ready;
218                             end
219                         endtask
220                     
221                         task set_rs_entry;
222                             input integer rs_in_i;
223                     
224                             input valid;
225                             input FU_SELECT fu_sel;
226                             input OP_SELECT op_sel;
227                             input [`XLEN-1:0] npc;
228                             input [`XLEN-1:0] pc;
229                             input INST inst;
230                             input halt;
231                     
232                             input [`PR-1:0] dest_pr;
233                             input [`PR-1:0] reg1_pr;
234                             input reg1_ready;
235                             input [`PR-1:0] reg2_pr;
236                             input reg2_ready;
237                     
238                             begin
239                                 rs_debug[rs_in_i].valid = valid;
240                                 rs_debug[rs_in_i].fu_sel = fu_sel;
241                                 rs_debug[rs_in_i].op_sel = op_sel;
242                                 rs_debug[rs_in_i].NPC = npc;
243                                 rs_debug[rs_in_i].PC = pc;
244                                 rs_debug[rs_in_i].inst = inst;
245                                 rs_debug[rs_in_i].halt = halt;
246                                 rs_debug[rs_in_i].dest_pr = dest_pr;
247                                 rs_debug[rs_in_i].reg1_pr = reg1_pr;
248                                 rs_debug[rs_in_i].reg1_ready = reg1_ready;
249                                 rs_debug[rs_in_i].reg2_pr = reg2_pr;
250                                 rs_debug[rs_in_i].reg2_ready = reg2_ready;
251                             end
252                         endtask
253                     
254                         task show_fu_state;
255                             begin
256        1/1                      $display("=====   FU State   =====");
257        1/1                      $display("alu1: %b  alu2: %b  alu3: %b  sl1: %b  sl2: %b  mult1: %b  mult2: %b  branch: %b",
258                                     fu_ready.alu_1, fu_ready.alu_2, fu_ready.alu_3, fu_ready.storeload_1, fu_ready.storeload_2, fu_ready.mult_1, fu_ready.mult_2, fu_ready.branch);
259                             end
260                         endtask
261                     
262                         task set_fu_ready;
263                             input [7:0] ready_bits;
264                             begin
265        1/1                      fu_ready = ready_bits;
266                             end
267                         endtask
268                     
269                         always_ff@(posedge clock) begin
270        1/1                  if (reset)
271        1/1                      cycle_count <= 0;
272                             else 
273        1/1                      cycle_count <= cycle_count + 1;
274                         end
275                     
276                         initial begin
277        1/1                  $dumpvars;
278        1/1                  clock = 1'b0;
279        1/1                  reset = 1'b1;
280        1/1                  rs_debug = 0;
281        1/1                  cdb_t = 0;
282        2/2                  @(negedge clock);
283        1/1                  rs_in = 0;
284        1/1                  reset = 0;
285        1/1                  set_cdb_packet(0, 0, 0);
286        1/1                  set_fu_ready(8'b11111111);
287                             //A simple test for allocating
288        1/1                  set_rs_in_packet(2, 1, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
289        1/1                  set_rs_in_packet(1, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
290        1/1                  set_rs_in_packet(0, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
291                     
292        1/1                  check_issue_inst(0, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 2);
293        1/1                  check_issue_inst(1, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 2);
294        1/1                  check_issue_inst(2, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 2);
295                     
296        1/1                  check_rs_stall(3'b000);
297                     
298        1/1                  show_rs_table();
299        1/1                  show_rs_in();
300        1/1                  show_fu_state();
301        1/1                  show_cdb();
302        1/1                  show_rs_out();
303                     
304        2/2                  @(negedge clock);
305        1/1                  check_rs_entry(15, 1, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
306        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
307        1/1                  check_rs_entry(13, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
308        1/1                  check_rs_entry(12, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
309        1/1                  check_rs_entry(11, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
310        1/1                  check_rs_entry(10, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
311        1/1                  check_rs_entry(9, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
312        1/1                  check_rs_entry(8, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
313        1/1                  check_rs_entry(7, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
314        1/1                  check_rs_entry(6, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
315        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
316        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
317        1/1                  check_rs_entry(3, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
318        1/1                  check_rs_entry(2, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
319        1/1                  check_rs_entry(1, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
320        1/1                  check_rs_entry(0, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
321                             
322        1/1                  check_issue_inst(0, 1, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 2);
323        1/1                  check_issue_inst(1, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 2);
324        1/1                  check_issue_inst(2, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 2);
325                     
326        1/1                  check_rs_stall(3'b000);
327                     
328                     
329        1/1                  set_rs_in_packet(2, 1, LS_1, SLL, 16, 12, 32'h40418133, 0, 5, 3, 1, 2, 1);
330        1/1                  set_rs_in_packet(1, 1, ALU_1, ADD, 20, 16, 32'h00208033, 0, 6, 5, 1, 2, 1);
331        1/1                  set_rs_in_packet(0, 1, ALU_1, ADD, 24, 20, 32'h007302b3, 0, 7, 3, 1, 6, 1);
332                     
333        1/1                  show_rs_table();
334        1/1                  show_rs_in();
335        1/1                  show_fu_state();
336        1/1                  show_cdb();
337        1/1                  show_rs_out();
338                     
339        2/2                  @(posedge clock);
340        1/1                  set_fu_ready(8'b01111111);
341        2/2                  @(negedge clock);
342        1/1                  check_rs_entry(15, 1, LS_1, SLL, 16, 12, 32'h40418133, 0, 5, 3, 1, 2, 1);
343        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
344        1/1                  check_rs_entry(13, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
345        1/1                  check_rs_entry(12, 1, ALU_1, ADD, 20, 16, 32'h00208033, 0, 6, 5, 1, 2, 1);
346        1/1                  check_rs_entry(11, 1, ALU_1, ADD, 24, 20, 32'h007302b3, 0, 7, 3, 1, 6, 1);
347        1/1                  check_rs_entry(10, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
348        1/1                  check_rs_entry(9, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
349        1/1                  check_rs_entry(8, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
350        1/1                  check_rs_entry(7, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
351        1/1                  check_rs_entry(6, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
352        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
353        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
354        1/1                  check_rs_entry(3, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
355        1/1                  check_rs_entry(2, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
356        1/1                  check_rs_entry(1, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
357        1/1                  check_rs_entry(0, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
358                             
359        1/1                  check_issue_inst(0, 1, LS_1, SLL, 16, 12, 32'h40418133, 0, 5, 3, 2);
360        1/1                  check_issue_inst(1, 1, ALU_2, ADD, 20, 16, 32'h00208033, 0, 6, 5, 2);
361        1/1                  check_issue_inst(2, 1, ALU_3, ADD, 24, 20, 32'h007302b3, 0, 7, 3, 6);
362                     
363        1/1                  check_rs_stall(3'b000);
364                     
365                             
366        1/1                  set_rs_in_packet(2, 1, ALU_1, SUB, 20, 16, 32'h40418133, 0, 5, 3, 1, 2, 1);
367        1/1                  set_rs_in_packet(1, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 0, 2, 1);
368        1/1                  set_rs_in_packet(0, 1, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 0);
369                     
370        1/1                  show_rs_table();
371        1/1                  show_rs_in();
372        1/1                  show_fu_state();
373        1/1                  show_cdb();
374        1/1                  show_rs_out();
375        2/2                  @(posedge clock);
376        1/1                  set_fu_ready(8'b00001111);
377        2/2                  @(negedge clock);
378        1/1                  check_rs_entry(15, 1, ALU_1, SUB, 20, 16, 32'h40418133, 0, 5, 3, 1, 2, 1);
379        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
380        1/1                  check_rs_entry(13, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
381        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 0, 2, 1);
382        1/1                  check_rs_entry(11, 1, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 0);
383        1/1                  check_rs_entry(10, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
384        1/1                  check_rs_entry(9, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
385        1/1                  check_rs_entry(8, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
386        1/1                  check_rs_entry(7, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
387        1/1                  check_rs_entry(6, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
388        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
389        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
390        1/1                  check_rs_entry(3, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
391        1/1                  check_rs_entry(2, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
392        1/1                  check_rs_entry(1, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
393        1/1                  check_rs_entry(0, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
394                     
395        1/1                  check_issue_inst(0, 0, LS_1, SLL, 16, 12, 32'h40418133, 0, 5, 3, 2);
396        1/1                  check_issue_inst(1, 0, ALU_2, ADD, 20, 16, 32'h00208033, 0, 6, 5, 2);
397        1/1                  check_issue_inst(2, 0, ALU_3, ADD, 24, 20, 32'h007302b3, 0, 7, 3, 6);
398                     
399        1/1                  check_rs_stall(3'b000);
400                     
401        1/1                  set_rs_in_packet(2, 1, ALU_1, SUB, 36, 32, 32'h40418133, 0, 5, 3, 1, 2, 1);
402        1/1                  set_rs_in_packet(1, 1, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 0, 2, 1);
403        1/1                  set_rs_in_packet(0, 1, ALU_1, ADD, 44, 40, 32'h007302b3, 0, 7, 3, 1, 8, 0);
404                     
405        1/1                  show_rs_table();
406        1/1                  show_rs_in();
407        1/1                  show_fu_state();
408        1/1                  show_cdb();
409        1/1                  show_rs_out();
410        2/2                  @(posedge clock);
411        1/1                  set_fu_ready(8'b01001111);
412        2/2                  @(negedge clock);
413        1/1                  check_rs_entry(15, 1, ALU_1, SUB, 20, 16, 32'h40418133, 0, 5, 3, 1, 2, 1);
414        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
415        1/1                  check_rs_entry(13, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
416        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 0, 2, 1);
417        1/1                  check_rs_entry(11, 1, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 0);
418        1/1                  check_rs_entry(10, 1, ALU_1, SUB, 36, 32, 32'h40418133, 0, 5, 3, 1, 2, 1);
419        1/1                  check_rs_entry(9, 1, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 0, 2, 1);
420        1/1                  check_rs_entry(8, 1, ALU_1, ADD, 44, 40, 32'h007302b3, 0, 7, 3, 1, 8, 0);
421        1/1                  check_rs_entry(7, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
422        1/1                  check_rs_entry(6, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
423        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
424        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
425        1/1                  check_rs_entry(3, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
426        1/1                  check_rs_entry(2, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
427        1/1                  check_rs_entry(1, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
428        1/1                  check_rs_entry(0, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
429                     
430        1/1                  check_issue_inst(2, 0, ALU_2, SUB, 20, 16, 32'h40418133, 0, 5, 3, 2);
431        1/1                  check_issue_inst(1, 0, ALU_2, ADD, 20, 16, 32'h00208033, 0, 6, 5, 2);
432        1/1                  check_issue_inst(0, 1, ALU_2, SUB, 20, 16, 32'h40418133, 0, 5, 3, 2);
433                     
434        1/1                  check_rs_stall(3'b000);
435                     
436        1/1                  set_rs_in_packet(2, 1, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 0, 2, 1);
437        1/1                  set_rs_in_packet(1, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 0, 2, 1);
438        1/1                  set_rs_in_packet(0, 1, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 0);
439                     
440        1/1                  show_rs_table();
441        1/1                  show_rs_in();
442        1/1                  show_fu_state();
443        1/1                  show_cdb();
444        1/1                  show_rs_out();
445        2/2                  @(posedge clock);
446        1/1                  set_fu_ready(8'b10000000);
447        1/1                  set_cdb_packet(8, 0, 0);
448        2/2                  @(negedge clock);
449        1/1                  check_rs_entry(15, 1, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 0, 2, 1);
450        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
451        1/1                  check_rs_entry(13, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
452        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 0, 2, 1);
453        1/1                  check_rs_entry(11, 1, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 0);
454        1/1                  check_rs_entry(10, 1, ALU_1, SUB, 36, 32, 32'h40418133, 0, 5, 3, 1, 2, 1);
455        1/1                  check_rs_entry(9, 1, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 0, 2, 1);
456        1/1                  check_rs_entry(8, 1, ALU_1, ADD, 44, 40, 32'h007302b3, 0, 7, 3, 1, 8, 0);
457        1/1                  check_rs_entry(7, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 0, 2, 1);
458        1/1                  check_rs_entry(6, 1, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 0);
459        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
460        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
461        1/1                  check_rs_entry(3, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
462        1/1                  check_rs_entry(2, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
463        1/1                  check_rs_entry(1, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
464        1/1                  check_rs_entry(0, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
465                     
466        1/1                  check_issue_inst(2, 0, ALU_2, SUB, 20, 16, 32'h40418133, 0, 5, 3, 2);
467        1/1                  check_issue_inst(1, 0, ALU_2, ADD, 20, 16, 32'h00208033, 0, 6, 5, 2);
468        1/1                  check_issue_inst(0, 1, ALU_1, SUB, 36, 32, 32'h40418133, 0, 5, 3, 2);
469                     
470        1/1                  check_rs_stall(3'b000);
471                     
472        1/1                  set_rs_in_packet(2, 1, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 0, 2, 1);
473        1/1                  set_rs_in_packet(1, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 0, 2, 1);
474        1/1                  set_rs_in_packet(0, 1, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 0);
475                     
476        1/1                  show_rs_table();
477        1/1                  show_rs_in();
478        1/1                  show_fu_state();
479        1/1                  show_cdb();
480        1/1                  show_rs_out();
481        2/2                  @(posedge clock);
482        1/1                  set_fu_ready(8'b00001111);
483        1/1                  set_cdb_packet(0, 0, 0);
484        2/2                  @(negedge clock);
485        1/1                  check_rs_entry(15, 1, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 0, 2, 1);
486        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
487        1/1                  check_rs_entry(13, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
488        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 0, 2, 1);
489        1/1                  check_rs_entry(11, 1, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 0);
490        1/1                  check_rs_entry(10, 1, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 0, 2, 1);
491        1/1                  check_rs_entry(9, 1, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 0, 2, 1);
492        1/1                  check_rs_entry(8, 1, ALU_1, ADD, 44, 40, 32'h007302b3, 0, 7, 3, 1, 8, 1);
493        1/1                  check_rs_entry(7, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 0, 2, 1);
494        1/1                  check_rs_entry(6, 1, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 0);
495        1/1                  check_rs_entry(5, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 0, 2, 1);
496        1/1                  check_rs_entry(4, 1, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 0);
497        1/1                  check_rs_entry(3, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
498        1/1                  check_rs_entry(2, 0, ALU_1, SUB, 4, 0, 32'h40418133, 0, 5, 3, 1, 2, 1);
499        1/1                  check_rs_entry(1, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
500        1/1                  check_rs_entry(0, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
501                             
502        1/1                  check_issue_inst(2, 0, ALU_2, SUB, 20, 16, 32'h40418133, 0, 5, 3, 2);
503        1/1                  check_issue_inst(1, 0, ALU_2, ADD, 20, 16, 32'h00208033, 0, 6, 5, 2);
504        1/1                  check_issue_inst(0, 0, ALU_1, SUB, 36, 32, 32'h40418133, 0, 5, 3, 2);
505                     
506        1/1                  check_rs_stall(3'b000);
507                     
508        1/1                  set_rs_in_packet(2, 1, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 0, 2, 1);
509        1/1                  set_rs_in_packet(1, 1, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 0, 2, 1);
510        1/1                  set_rs_in_packet(0, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
511                     
512        1/1                  show_rs_table();
513        1/1                  show_rs_in();
514        1/1                  show_fu_state();
515        1/1                  show_cdb();
516        1/1                  show_rs_out();
517                     
518        2/2                  @(posedge clock);
519        1/1                  set_fu_ready(8'b11110000);
520        1/1                  set_cdb_packet(0, 6, 10);
521        2/2                  @(negedge clock);
522        1/1                  check_rs_entry(15, 1, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 0, 2, 1);
523        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
524        1/1                  check_rs_entry(13, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 0);
525        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 0, 2, 1);
526        1/1                  check_rs_entry(11, 1, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 0);
527        1/1                  check_rs_entry(10, 1, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 0, 2, 1);
528        1/1                  check_rs_entry(9, 1, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 0, 2, 1);
529        1/1                  check_rs_entry(8, 1, ALU_1, ADD, 44, 40, 32'h007302b3, 0, 7, 3, 1, 8, 1);
530        1/1                  check_rs_entry(7, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 0, 2, 1);
531        1/1                  check_rs_entry(6, 1, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 0);
532        1/1                  check_rs_entry(5, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 0, 2, 1);
533        1/1                  check_rs_entry(4, 1, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 0);
534        1/1                  check_rs_entry(3, 1, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 0, 2, 1);
535        1/1                  check_rs_entry(2, 1, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 0, 2, 1);
536        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
537        1/1                  check_rs_entry(0, 0, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
538                     
539        1/1                  check_issue_inst(2, 0, ALU_2, SUB, 20, 16, 32'h40418133, 0, 5, 3, 2);
540        1/1                  check_issue_inst(1, 0, ALU_2, ADD, 20, 16, 32'h00208033, 0, 6, 5, 2);
541        1/1                  check_issue_inst(0, 1, ALU_1, ADD, 44, 40, 32'h007302b3, 0, 7, 3, 8);
542                     
543        1/1                  check_rs_stall(3'b001);
544                     
545        1/1                  set_rs_in_packet(2, 1, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 0, 2, 1);
546        1/1                  set_rs_in_packet(1, 1, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 0, 2, 1);
547        1/1                  set_rs_in_packet(0, 0, BRANCH, ADD, 92, 88, 32'h007302b3, 0, 7, 3, 1, 16, 0);
548                     
549        1/1                  show_rs_table();
550        1/1                  show_rs_in();
551        1/1                  show_fu_state();
552        1/1                  show_cdb();
553        1/1                  show_rs_out();
554                     
555        2/2                  @(posedge clock);
556        1/1                  set_fu_ready(8'b11010111);
557        1/1                  set_cdb_packet(5, 15, 9);
558        2/2                  @(negedge clock);
559        1/1                  check_rs_entry(15, 1, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 0, 2, 1);
560        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 0, 2, 1);
561        1/1                  check_rs_entry(13, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
562        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 0, 2, 1);
563        1/1                  check_rs_entry(11, 1, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
564        1/1                  check_rs_entry(10, 1, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
565        1/1                  check_rs_entry(9, 1, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 0, 2, 1);
566        1/1                  check_rs_entry(8, 1, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 0, 2, 1);
567        1/1                  check_rs_entry(7, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 0, 2, 1);
568        1/1                  check_rs_entry(6, 1, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
569        1/1                  check_rs_entry(5, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 0, 2, 1);
570        1/1                  check_rs_entry(4, 1, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 0);
571        1/1                  check_rs_entry(3, 1, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 0, 2, 1);
572        1/1                  check_rs_entry(2, 1, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 0, 2, 1);
573        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
574        1/1                  check_rs_entry(0, 1, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 0, 2, 1);
575                     
576        1/1                  check_issue_inst(0, 1, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 6);
577        1/1                  check_issue_inst(1, 1, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 6);
578        1/1                  check_issue_inst(2, 1, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 6);
579                     
580        1/1                  check_rs_stall(3'b000);
581                     
582        1/1                  rs_in = 0;
583                     
584        1/1                  show_rs_table();
585        1/1                  show_rs_in();
586        1/1                  show_fu_state();
587        1/1                  show_cdb();
588        1/1                  show_rs_out();
589                     
590        2/2                  @(posedge clock);
591        1/1                  set_fu_ready(8'b01100011);
592        1/1                  set_cdb_packet(0, 17, 0);
593        2/2                  @(negedge clock);
594        1/1                  check_rs_entry(15, 1, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
595        1/1                  check_rs_entry(14, 1, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
596        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
597        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
598        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
599        1/1                  check_rs_entry(10, 1, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
600        1/1                  check_rs_entry(9, 1, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
601        1/1                  check_rs_entry(8, 1, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 0, 2, 1);
602        1/1                  check_rs_entry(7, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
603        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
604        1/1                  check_rs_entry(5, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 0, 2, 1);
605        1/1                  check_rs_entry(4, 1, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 0);
606        1/1                  check_rs_entry(3, 1, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 0, 2, 1);
607        1/1                  check_rs_entry(2, 1, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
608        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
609        1/1                  check_rs_entry(0, 1, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 0, 2, 1);
610                     
611                             // check_issue_inst(2, 1, ALU_3, ADD, 8, 4, 32'h00208033, 0, 6, 5, 2);
612                             // check_issue_inst(1, 1, ALU_2, ADD, 40, 36, 32'h00208033, 0, 6, 5, 2);
613                             // check_issue_inst(0, 1, MULT_2, SUB, 48, 44, 32'h40418133, 0, 5, 9, 2);
614                             // CHECK: Is this order expected?
615        1/1                  check_issue_inst(2, 1, MULT_2, SUB, 48, 44, 32'h40418133, 0, 5, 9, 2);
616        1/1                  check_issue_inst(0, 1, ALU_2, ADD, 8, 4, 32'h00208033, 0, 6, 5, 2);
617        1/1                  check_issue_inst(1, 1, ALU_3, ADD, 40, 36, 32'h00208033, 0, 6, 5, 2);
618                     
619        1/1                  check_rs_stall(3'b000);
620                     
621        1/1                  show_rs_table();
622        1/1                  show_rs_in();
623        1/1                  show_fu_state();
624        1/1                  show_cdb();
625        1/1                  show_rs_out();
626                     
627        2/2                  @(posedge clock);
628        1/1                  set_fu_ready(8'b01000100);
629        1/1                  set_cdb_packet(0, 14, 0);
630        2/2                  @(negedge clock);
631                     
632        1/1                  check_rs_entry(15, 0, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
633        1/1                  check_rs_entry(14, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
634        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
635        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
636        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
637        1/1                  check_rs_entry(10, 1, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
638        1/1                  check_rs_entry(9, 0, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
639        1/1                  check_rs_entry(8, 1, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 0, 2, 1);
640        1/1                  check_rs_entry(7, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
641        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
642        1/1                  check_rs_entry(5, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 0, 2, 1);
643        1/1                  check_rs_entry(4, 1, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 0);
644        1/1                  check_rs_entry(3, 1, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 0, 2, 1);
645        1/1                  check_rs_entry(2, 1, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
646        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
647        1/1                  check_rs_entry(0, 1, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 1, 2, 1);
648                     
649        1/1                  check_issue_inst(2, 0, MULT_2, SUB, 48, 44, 32'h40418133, 0, 5, 9, 2);
650        1/1                  check_issue_inst(0, 1, ALU_2, SUB, 60, 56, 32'h40418133, 0, 5, 10, 2);
651        1/1                  check_issue_inst(1, 1, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 2);
652                     
653        1/1                  check_rs_stall(3'b000);
654                     
655        1/1                  show_rs_table();
656        1/1                  show_rs_in();
657        1/1                  show_fu_state();
658        1/1                  show_cdb();
659        1/1                  show_rs_out();
660                     
661        2/2                  @(posedge clock);
662        1/1                  set_fu_ready(8'b00111110);
663        1/1                  set_cdb_packet(0, 13, 12);
664        2/2                  @(negedge clock);
665                     
666        1/1                  check_rs_entry(15, 0, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
667        1/1                  check_rs_entry(14, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
668        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
669        1/1                  check_rs_entry(12, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
670        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
671        1/1                  check_rs_entry(10, 0, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
672        1/1                  check_rs_entry(9, 0, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
673        1/1                  check_rs_entry(8, 1, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 1, 2, 1);
674        1/1                  check_rs_entry(7, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
675        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
676        1/1                  check_rs_entry(5, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 0, 2, 1);
677        1/1                  check_rs_entry(4, 1, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 0);
678        1/1                  check_rs_entry(3, 1, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 1, 2, 1);
679        1/1                  check_rs_entry(2, 0, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
680        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
681        1/1                  check_rs_entry(0, 1, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 1, 2, 1);
682                     
683        1/1                  check_issue_inst(0, 1, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 2);
684        1/1                  check_issue_inst(2, 1, MULT_2, SUB, 84, 80, 32'h40418133, 0, 5, 14, 2);
685        1/1                  check_issue_inst(1, 1, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 2);
686                     
687        1/1                  check_rs_stall(3'b000);
688                     
689        1/1                  show_rs_table();
690        1/1                  show_rs_in();
691        1/1                  show_fu_state();
692        1/1                  show_cdb();
693        1/1                  show_rs_out();
694                     
695        2/2                  @(posedge clock);
696        1/1                  set_fu_ready(8'b11101001);
697        1/1                  set_cdb_packet(0, 0, 0);
698        2/2                  @(negedge clock);
699                     
700        1/1                  check_rs_entry(15, 0, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
701        1/1                  check_rs_entry(14, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
702        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
703        1/1                  check_rs_entry(12, 0, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
704        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
705        1/1                  check_rs_entry(10, 0, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
706        1/1                  check_rs_entry(9, 0, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
707        1/1                  check_rs_entry(8, 0, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 1, 2, 1);
708        1/1                  check_rs_entry(7, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
709        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
710        1/1                  check_rs_entry(5, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 1, 2, 1);
711        1/1                  check_rs_entry(4, 1, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 1);
712        1/1                  check_rs_entry(3, 0, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 1, 2, 1);
713        1/1                  check_rs_entry(2, 0, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
714        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
715        1/1                  check_rs_entry(0, 1, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 1, 2, 1);
716                     
717        1/1                  check_issue_inst(0, 1, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 2);
718        1/1                  check_issue_inst(1, 1, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 2);
719        1/1                  check_issue_inst(2, 1, ALU_2, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 13);
720                     
721        1/1                  check_rs_stall(3'b000);
722                     
723        1/1                  show_rs_table();
724        1/1                  show_rs_in();
725        1/1                  show_fu_state();
726        1/1                  show_cdb();
727        1/1                  show_rs_out();
728                     
729        2/2                  @(posedge clock);
730        1/1                  set_fu_ready(8'b10011110);
731        1/1                  set_cdb_packet(0, 0, 0);
732        2/2                  @(negedge clock);
733                     
734        1/1                  check_rs_entry(15, 0, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
735        1/1                  check_rs_entry(14, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
736        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
737        1/1                  check_rs_entry(12, 0, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
738        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
739        1/1                  check_rs_entry(10, 0, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
740        1/1                  check_rs_entry(9, 0, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
741        1/1                  check_rs_entry(8, 0, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 1, 2, 1);
742        1/1                  check_rs_entry(7, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
743        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
744        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 1, 2, 1);
745        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 1);
746        1/1                  check_rs_entry(3, 0, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 1, 2, 1);
747        1/1                  check_rs_entry(2, 0, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
748        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
749        1/1                  check_rs_entry(0, 1, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 1, 2, 1);
750                     
751        1/1                  check_issue_inst(2, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 2);
752        1/1                  check_issue_inst(1, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 2);
753        1/1                  check_issue_inst(0, 1, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 2);
754                     
755        1/1                  check_rs_stall(3'b000);
756                     
757        1/1                  show_rs_table();
758        1/1                  show_rs_in();
759        1/1                  show_fu_state();
760        1/1                  show_cdb();
761        1/1                  show_rs_out();
762                     
763        2/2                  @(posedge clock);
764        1/1                  set_fu_ready(8'b11111111);
765        1/1                  set_cdb_packet(0, 16, 0);
766        2/2                  @(negedge clock);
767                     
768        1/1                  check_rs_entry(15, 0, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
769        1/1                  check_rs_entry(14, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
770        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
771        1/1                  check_rs_entry(12, 0, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
772        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
773        1/1                  check_rs_entry(10, 0, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
774        1/1                  check_rs_entry(9, 0, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
775        1/1                  check_rs_entry(8, 0, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 1, 2, 1);
776        1/1                  check_rs_entry(7, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
777        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
778        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 1, 2, 1);
779        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 1);
780        1/1                  check_rs_entry(3, 0, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 1, 2, 1);
781        1/1                  check_rs_entry(2, 0, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
782        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 0);
783        1/1                  check_rs_entry(0, 0, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 1, 2, 1);
784                     
785        1/1                  check_issue_inst(2, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 2);
786        1/1                  check_issue_inst(1, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 2);
787        1/1                  check_issue_inst(0, 0, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 2);
788                             
789        1/1                  check_rs_stall(3'b000);
790                     
791        1/1                  show_rs_table();
792        1/1                  show_rs_in();
793        1/1                  show_fu_state();
794        1/1                  show_cdb();
795        1/1                  show_rs_out();
796                     
797        2/2                  @(posedge clock);
798        1/1                  set_fu_ready(8'b11111111);
799        1/1                  set_cdb_packet(0, 0, 0);
800        2/2                  @(negedge clock);
801                     
802        1/1                  check_rs_entry(15, 0, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
803        1/1                  check_rs_entry(14, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
804        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
805        1/1                  check_rs_entry(12, 0, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
806        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
807        1/1                  check_rs_entry(10, 0, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
808        1/1                  check_rs_entry(9, 0, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
809        1/1                  check_rs_entry(8, 0, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 1, 2, 1);
810        1/1                  check_rs_entry(7, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
811        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
812        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 1, 2, 1);
813        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 1);
814        1/1                  check_rs_entry(3, 0, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 1, 2, 1);
815        1/1                  check_rs_entry(2, 0, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
816        1/1                  check_rs_entry(1, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 1);
817        1/1                  check_rs_entry(0, 0, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 1, 2, 1);
818                     
819        1/1                  check_issue_inst(2, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 2);
820        1/1                  check_issue_inst(1, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 2);
821        1/1                  check_issue_inst(0, 1, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 16);
822                             
823        1/1                  check_rs_stall(3'b000);
824                     
825        1/1                  show_rs_table();
826        1/1                  show_rs_in();
827        1/1                  show_fu_state();
828        1/1                  show_cdb();
829        1/1                  show_rs_out();
830                     
831        2/2                  @(posedge clock);
832        1/1                  set_fu_ready(8'b11111111);
833        1/1                  set_cdb_packet(0, 0, 0);
834        2/2                  @(negedge clock);
835                     
836        1/1                  check_rs_entry(15, 0, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
837        1/1                  check_rs_entry(14, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
838        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
839        1/1                  check_rs_entry(12, 0, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
840        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
841        1/1                  check_rs_entry(10, 0, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
842        1/1                  check_rs_entry(9, 0, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
843        1/1                  check_rs_entry(8, 0, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 1, 2, 1);
844        1/1                  check_rs_entry(7, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
845        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
846        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 1, 2, 1);
847        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 1);
848        1/1                  check_rs_entry(3, 0, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 1, 2, 1);
849        1/1                  check_rs_entry(2, 0, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
850        1/1                  check_rs_entry(1, 0, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 1);
851        1/1                  check_rs_entry(0, 0, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 1, 2, 1);
852                     
853        1/1                  check_issue_inst(2, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 2);
854        1/1                  check_issue_inst(1, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 2);
855        1/1                  check_issue_inst(0, 0, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 16);
856                     
857        1/1                  check_rs_stall(3'b000);
858                     
859        1/1                  show_rs_table();
860        1/1                  show_rs_in();
861        1/1                  show_fu_state();
862        1/1                  show_cdb();
863        1/1                  show_rs_out();
864                     
865        2/2                  @(posedge clock);
866        1/1                  set_fu_ready(8'b11111111);
867        1/1                  set_cdb_packet(12, 13, 2);
868        2/2                  @(negedge clock);
869                     
870        1/1                  check_rs_entry(15, 0, MULT_1, SUB, 48, 44, 32'h40418133, 0, 5, 9, 1, 2, 1);
871        1/1                  check_rs_entry(14, 0, ALU_1, ADD, 8, 4, 32'h00208033, 0, 6, 5, 1, 2, 1);
872        1/1                  check_rs_entry(13, 0, ALU_1, ADD, 12, 8, 32'h007302b3, 0, 7, 3, 1, 6, 1);
873        1/1                  check_rs_entry(12, 0, LS_1, SRL, 28, 24, 32'h00208033, 0, 6, 5, 1, 2, 1);
874        1/1                  check_rs_entry(11, 0, LS_1, ADD, 32, 28, 32'h007302b3, 0, 7, 3, 1, 6, 1);
875        1/1                  check_rs_entry(10, 0, ALU_1, SUB, 60, 56, 32'h40418133, 0, 5, 10, 1, 2, 1);
876        1/1                  check_rs_entry(9, 0, ALU_1, ADD, 40, 36, 32'h00208033, 0, 6, 5, 1, 2, 1);
877        1/1                  check_rs_entry(8, 0, MULT_1, SUB, 84, 80, 32'h40418133, 0, 5, 14, 1, 2, 1);
878        1/1                  check_rs_entry(7, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 1, 2, 1);
879        1/1                  check_rs_entry(6, 0, MULT_1, ADD, 56, 52, 32'h007302b3, 0, 7, 3, 1, 6, 1);
880        1/1                  check_rs_entry(5, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 1, 2, 1);
881        1/1                  check_rs_entry(4, 0, ALU_1, ADD, 68, 64, 32'h007302b3, 0, 7, 3, 1, 13, 1);
882        1/1                  check_rs_entry(3, 0, MULT_1, SUB, 72, 68, 32'h40418133, 0, 5, 14, 1, 2, 1);
883        1/1                  check_rs_entry(2, 0, MULT_1, ADD, 76, 72, 32'h00208033, 0, 6, 15, 1, 2, 1);
884        1/1                  check_rs_entry(1, 0, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 1, 16, 1);
885        1/1                  check_rs_entry(0, 0, MULT_1, ADD, 88, 84, 32'h00208033, 0, 6, 17, 1, 2, 1);
886                     
887        1/1                  check_issue_inst(2, 0, BRANCH, ADD, 52, 48, 32'h00208033, 0, 6, 5, 2);
888        1/1                  check_issue_inst(1, 0, ALU_1, ADD, 64, 60, 32'h00208033, 0, 6, 12, 2);
889        1/1                  check_issue_inst(0, 0, BRANCH, ADD, 80, 76, 32'h007302b3, 0, 7, 3, 16);
890                     
891        1/1                  check_rs_stall(3'b000);
892                     
893        1/1                  show_rs_table();
894        1/1                  show_rs_in();
895        1/1                  show_fu_state();
896        1/1                  show_cdb();
897        1/1                  show_rs_out();
898                     
899        1/1                  $display(" ");
900        1/1                  $display("----------Finished running testbench--------------");
901        1/1                  $display("@@@Passed.");
902        1/1                  $finish;

-------------------------------------------------------------------------------
Toggle Coverage for Module : testbench
                Total Covered Percent 
Totals          15    9       60.00   
Total Bits      126   56      44.44   
Total Bits 0->1 63    27      42.86   
Total Bits 1->0 63    29      46.03   

                               
Signals          15  9  60.00  
Signal Bits      126 56 44.44  
Signal Bits 0->1 63  27 42.86  
Signal Bits 1->0 63  29 46.03  

Signal Details
                     Toggle Toggle 1->0 Toggle 0->1 
clock                Yes    Yes         Yes         
reset                No     Yes         No          
cdb_t.t2[3:0]        Yes    Yes         Yes         
cdb_t.t2[5:4]        No     No          No          
cdb_t.t1[4:0]        Yes    Yes         Yes         
cdb_t.t1[5]          No     No          No          
cdb_t.t0[0]          Yes    Yes         Yes         
cdb_t.t0[1]          No     No          No          
cdb_t.t0[3:2]        Yes    Yes         Yes         
cdb_t.t0[5:4]        No     No          No          
fu_ready.branch      Yes    Yes         Yes         
fu_ready.mult_2      Yes    Yes         Yes         
fu_ready.mult_1      Yes    Yes         Yes         
fu_ready.storeload_2 Yes    Yes         Yes         
fu_ready.storeload_1 Yes    Yes         Yes         
fu_ready.alu_3       Yes    Yes         Yes         
fu_ready.alu_2       Yes    Yes         Yes         
fu_ready.alu_1       Yes    Yes         Yes         
rs_stall[0]          Yes    Yes         Yes         
rs_stall[2:1]        No     Yes         No          
cycle_count[3:0]     Yes    Yes         Yes         
cycle_count[4]       No     No          Yes         
cycle_count[31:5]    No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 71.91  99.38  44.44 


Instance's subtree :

SCORE  LINE   TOGGLE 
 70.65  94.96  46.34 


Module : 

SCORE  LINE   TOGGLE NAME      
 71.91  99.38  44.44 testbench 


Parent : 

none
----------------


Subtrees :

SCORE  LINE   TOGGLE NAME 
 69.29  92.23  46.35 tbp  



-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : RS
===============================================================================
SCORE  LINE   TOGGLE 
 87.58 100.00  75.17 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/rs.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME          
 87.58 100.00  75.17 testbench.tbp 



-------------------------------------------------------------------------------
Line Coverage for Module : RS

             Line No.   Total   Covered  Percent
TOTAL                       38       38   100.00
ALWAYS            174        2        2   100.00
ALWAYS            190        3        3   100.00
ALWAYS            205       12       12   100.00
ALWAYS            222        3        3   100.00
ALWAYS            259       18       18   100.00

173                     always_comb 
174        1/1              for(int i=0; i<`RSW; i++) begin
175        1/1                  entry_av[i] = issue_EN[i] | ~rs_entries[i].valid;
176                         end
177                     assign entry_av_after2 = entry_av & ~new_entry[2];
178                     assign entry_av_after1 = entry_av_after2 & ~new_entry[1];
179                     
180                     
181                     ps16 sel_av2(.req(entry_av), .en(1'b1), .gnt(new_entry[2]), .req_up(not_stall[2]));
182                     ps16 sel_av1(.req(entry_av_after2), .en(1'b1), .gnt(new_entry[1]), .req_up(not_stall[1]));
183                     ps16 sel_av0(.req(entry_av_after1), .en(1'b1), .gnt(new_entry[0]), .req_up(not_stall[0]));
184                     
185                     
186                     /* update ready tag while cdb_t broadcasts */
187                     logic [`RSW-1:0] reg1_ready_next;
188                     logic [`RSW-1:0] reg2_ready_next;
189                     always_comb begin
190        1/1              for(int i=0; i<`RSW; i++)begin
191        1/1                  reg1_ready_next[i] = rs_entries[i].reg1_pr==cdb_t.t0 ||
192                                                  rs_entries[i].reg1_pr==cdb_t.t1 ||
193                                                  rs_entries[i].reg1_pr==cdb_t.t2 ? 
194                                                  1'b1 : rs_entries[i].reg1_ready;
195        1/1                  reg2_ready_next[i] = rs_entries[i].reg2_pr==cdb_t.t0 ||
196                                                  rs_entries[i].reg2_pr==cdb_t.t1 ||
197                                                  rs_entries[i].reg2_pr==cdb_t.t2 ? 
198                                                  1'b1 : rs_entries[i].reg2_ready;
199                         end
200                     end
201                     
202                     /* allocate new entry & modify ready bit */ 
203                     RS_IN_PACKET [`RSW-1:0] rs_entries_next;
204                     always_comb begin
205        1/1              for(int i=0; i < `RSW; i++) begin
206        1/1                  if (new_entry[2][i])
207        1/1                      rs_entries_next[i] = rs_in[2];
208        1/1                  else if (new_entry[1][i])
209        1/1                      rs_entries_next[i] = rs_in[1];
210        1/1                  else if (new_entry[0][i])
211        1/1                      rs_entries_next[i] = rs_in[0];
212                             else begin
213        1/1                      rs_entries_next[i] = rs_entries[i];
214        1/1                      rs_entries_next[i].reg1_ready = reg1_ready_next[i];
215        1/1                      rs_entries_next[i].reg2_ready = reg2_ready_next[i];
216        2/2                      if (issue_EN[i]) rs_entries_next[i].valid = 0;
                        MISSING_ELSE
217                             end
218                         end
219                     end
220                     
221                     always_ff @(posedge clock) begin
222        1/1              if (reset)
223                         `ifndef IS_DEBUG
224                             rs_entries <= `SD 0; 
225                         `else
226        1/1                  rs_entries <= `SD rs_entries_debug;
227                         `endif
228                         else 
229        1/1                  rs_entries <= `SD rs_entries_next;
230                     end
231                     
232                     /***********End of allocate logic***********/
233                     
234                     RS_S_PACKET [2:0]   issue_insts_temp;
235                     
236                     /*****NEW*****/
237                     FU_STATE_PACKET fu_ready_one_to_two;
238                     FU_STATE_PACKET fu_ready_two_to_three;
239                     FU_STATE_PACKET fu_ready_waste;
240                     
241                     logic [`RSW-1:0] tag_ready_one_to_two;
242                     logic [`RSW-1:0] tag_ready_two_to_three;
243                     logic [`RSW-1:0] tag_ready_final;
244                     
245                     FU_SELECT [`RSW-1:0] fu_single_comb_one_to_two;
246                     FU_SELECT [`RSW-1:0] fu_single_comb_two_to_three;
247                     FU_SELECT [`RSW-1:0] fu_single_comb_final;
248                     
249                     logic [2:0][`RSW-1:0] tag_ready_separate;
250                     
251                     Issue_Select issue_first(.rs_entries(rs_entries), .tag_ready_in(`RSW'b0), .fu_ready(fu_ready), .fu_single_comb(48'b0), .fu_ready_next(fu_ready_one_to_two), .tag_ready_next(tag_ready_one_to_two), .fu_single_comb_next(fu_single_comb_one_to_two), .tag_ready_separate(tag_ready_separate[0]));
252                     
253                     Issue_Select issue_second(.rs_entries(rs_entries), .tag_ready_in(tag_ready_one_to_two), .fu_ready(fu_ready_one_to_two), .fu_single_comb(fu_single_comb_one_to_two), .fu_ready_next(fu_ready_two_to_three), .tag_ready_next(tag_ready_two_to_three), .fu_single_comb_next(fu_single_comb_two_to_three), .tag_ready_separate(tag_ready_separate[1]));
254                     
255                     Issue_Select issue_third(.rs_entries(rs_entries), .tag_ready_in(tag_ready_two_to_three), .fu_ready(fu_ready_two_to_three), .fu_single_comb(fu_single_comb_two_to_three), .fu_ready_next(fu_ready_waste), .tag_ready_next(tag_ready_final), .fu_single_comb_next(fu_single_comb_final), .tag_ready_separate(tag_ready_separate[2]));
256                     
257                     always_comb begin
258                         // Set the output based on which RS entries are going to be issued
259        1/1              issue_insts_temp[0].valid   = 1'b0;
260        1/1              issue_insts_temp[1].valid   = 1'b0;
261        1/1              issue_insts_temp[2].valid   = 1'b0;
262                     
263        1/1              for (int j = 0; j < 3; j++) begin
264        1/1                  for (int q = 0; q < `RSW; q++) begin
265        1/1                      if (tag_ready_separate[j][q]) begin
266        1/1                          issue_insts_temp[j].fu_sel  = fu_single_comb_final[q];
267        1/1                          issue_insts_temp[j].op_sel  = rs_entries[q].op_sel;
268        1/1                          issue_insts_temp[j].NPC     = rs_entries[q].NPC;
269        1/1                          issue_insts_temp[j].PC      = rs_entries[q].PC;
270        1/1                          issue_insts_temp[j].opa_select = rs_entries[q].opa_select;
271        1/1                          issue_insts_temp[j].opb_select = rs_entries[q].opb_select;
272        1/1                          issue_insts_temp[j].inst    = rs_entries[q].inst;
273        1/1                          issue_insts_temp[j].halt    = rs_entries[q].halt;
274        1/1                          issue_insts_temp[j].dest_pr = rs_entries[q].dest_pr;
275        1/1                          issue_insts_temp[j].reg1_pr = rs_entries[q].reg1_pr;
276        1/1                          issue_insts_temp[j].reg2_pr = rs_entries[q].reg2_pr;
277        1/1                          issue_insts_temp[j].valid   = rs_entries[q].valid;
278                                 end
                        MISSING_ELSE

-------------------------------------------------------------------------------
Toggle Coverage for Module : RS
                Total Covered Percent 
Totals          50    36      72.00   
Total Bits      596   448     75.17   
Total Bits 0->1 298   222     74.50   
Total Bits 1->0 298   226     75.84   

                            
Ports          14 9  64.29  
Port Bits      62 47 75.81  
Port Bits 0->1 31 22 70.97  
Port Bits 1->0 31 25 80.65  

                                
Signals          36  27  75.00  
Signal Bits      534 401 75.09  
Signal Bits 0->1 267 200 74.91  
Signal Bits 1->0 267 201 75.28  

Port Details
                     Toggle Toggle 1->0 Toggle 0->1 Direction 
clock                Yes    Yes         Yes         INPUT     
reset                No     Yes         No          INPUT     
cdb_t.t2[3:0]        Yes    Yes         Yes         INPUT     
cdb_t.t2[5:4]        No     No          No          INPUT     
cdb_t.t1[4:0]        Yes    Yes         Yes         INPUT     
cdb_t.t1[5]          No     No          No          INPUT     
cdb_t.t0[0]          Yes    Yes         Yes         INPUT     
cdb_t.t0[1]          No     No          No          INPUT     
cdb_t.t0[3:2]        Yes    Yes         Yes         INPUT     
cdb_t.t0[5:4]        No     No          No          INPUT     
fu_ready.branch      Yes    Yes         Yes         INPUT     
fu_ready.mult_2      Yes    Yes         Yes         INPUT     
fu_ready.mult_1      Yes    Yes         Yes         INPUT     
fu_ready.storeload_2 Yes    Yes         Yes         INPUT     
fu_ready.storeload_1 Yes    Yes         Yes         INPUT     
fu_ready.alu_3       Yes    Yes         Yes         INPUT     
fu_ready.alu_2       Yes    Yes         Yes         INPUT     
fu_ready.alu_1       Yes    Yes         Yes         INPUT     
struct_stall[0]      Yes    Yes         Yes         OUTPUT    
struct_stall[2:1]    No     Yes         No          OUTPUT    

Signal Details
                                            Toggle Toggle 1->0 Toggle 0->1 
new_entry[0][4:1]                           Yes    Yes         Yes         
new_entry[0][6]                             Yes    Yes         Yes         
new_entry[0][9:8]                           Yes    Yes         Yes         
new_entry[0][11]                            Yes    Yes         Yes         
new_entry[0][13]                            Yes    Yes         Yes         
new_entry[1][0]                             Yes    Yes         Yes         
new_entry[1][5:2]                           Yes    Yes         Yes         
new_entry[1][7]                             Yes    Yes         Yes         
new_entry[1][12:9]                          Yes    Yes         Yes         
new_entry[1][14]                            Yes    Yes         Yes         
new_entry[2][3]                             Yes    Yes         Yes         
new_entry[2][5]                             Yes    Yes         Yes         
new_entry[2][8]                             Yes    Yes         Yes         
new_entry[2][10]                            Yes    Yes         Yes         
new_entry[2][13]                            Yes    Yes         Yes         
new_entry[2][15]                            Yes    Yes         Yes         
Other bits of new_entry[2:0][15:0]          No     No          No          
issue_EN[15:0]                              Yes    Yes         Yes         
not_stall[0]                                Yes    Yes         Yes         
not_stall[2:1]                              No     No          Yes         
entry_av[15:0]                              Yes    Yes         Yes         
entry_av_after2[14:0]                       Yes    Yes         Yes         
entry_av_after2[15]                         No     No          No          
entry_av_after1[13:0]                       Yes    Yes         Yes         
entry_av_after1[15:14]                      No     No          No          
reg1_ready_next[0]                          Yes    Yes         Yes         
reg1_ready_next[1]                          No     No          No          
reg1_ready_next[3:2]                        Yes    Yes         Yes         
reg1_ready_next[4]                          No     No          No          
reg1_ready_next[5]                          Yes    Yes         Yes         
reg1_ready_next[6]                          No     No          No          
reg1_ready_next[10:7]                       Yes    Yes         Yes         
reg1_ready_next[11]                         No     No          No          
reg1_ready_next[12]                         Yes    Yes         Yes         
reg1_ready_next[13]                         No     Yes         No          
reg1_ready_next[15:14]                      Yes    Yes         Yes         
reg2_ready_next[0]                          No     No          No          
reg2_ready_next[1]                          Yes    Yes         Yes         
reg2_ready_next[3:2]                        No     No          No          
reg2_ready_next[4]                          Yes    Yes         Yes         
reg2_ready_next[5]                          No     No          No          
reg2_ready_next[6]                          Yes    Yes         Yes         
reg2_ready_next[7]                          No     No          No          
reg2_ready_next[8]                          Yes    Yes         Yes         
reg2_ready_next[10:9]                       No     No          No          
reg2_ready_next[11]                         Yes    Yes         Yes         
reg2_ready_next[12]                         No     No          No          
reg2_ready_next[13]                         Yes    Yes         Yes         
reg2_ready_next[15:14]                      No     Yes         No          
fu_ready_one_to_two.branch                  Yes    Yes         Yes         
fu_ready_one_to_two.mult_2                  Yes    Yes         Yes         
fu_ready_one_to_two.mult_1                  Yes    Yes         Yes         
fu_ready_one_to_two.storeload_2             Yes    Yes         Yes         
fu_ready_one_to_two.storeload_1             Yes    Yes         Yes         
fu_ready_one_to_two.alu_3                   Yes    Yes         Yes         
fu_ready_one_to_two.alu_2                   Yes    Yes         Yes         
fu_ready_one_to_two.alu_1                   Yes    Yes         Yes         
fu_ready_two_to_three.branch                Yes    Yes         Yes         
fu_ready_two_to_three.mult_2                Yes    Yes         Yes         
fu_ready_two_to_three.mult_1                Yes    Yes         Yes         
fu_ready_two_to_three.storeload_2           Yes    Yes         Yes         
fu_ready_two_to_three.storeload_1           Yes    Yes         Yes         
fu_ready_two_to_three.alu_3                 Yes    Yes         Yes         
fu_ready_two_to_three.alu_2                 Yes    Yes         Yes         
fu_ready_two_to_three.alu_1                 Yes    Yes         Yes         
fu_ready_waste.branch                       Yes    Yes         Yes         
fu_ready_waste.mult_2                       Yes    Yes         Yes         
fu_ready_waste.mult_1                       Yes    Yes         Yes         
fu_ready_waste.storeload_2                  Yes    Yes         Yes         
fu_ready_waste.storeload_1                  Yes    Yes         Yes         
fu_ready_waste.alu_3                        Yes    Yes         Yes         
fu_ready_waste.alu_2                        Yes    Yes         Yes         
fu_ready_waste.alu_1                        Yes    Yes         Yes         
tag_ready_one_to_two[1:0]                   Yes    Yes         Yes         
tag_ready_one_to_two[4:2]                   No     No          No          
tag_ready_one_to_two[5]                     Yes    Yes         Yes         
tag_ready_one_to_two[6]                     No     No          No          
tag_ready_one_to_two[8:7]                   Yes    Yes         Yes         
tag_ready_one_to_two[9]                     No     No          No          
tag_ready_one_to_two[10]                    Yes    Yes         Yes         
tag_ready_one_to_two[11]                    No     No          No          
tag_ready_one_to_two[15:12]                 Yes    Yes         Yes         
tag_ready_two_to_three[3:0]                 Yes    Yes         Yes         
tag_ready_two_to_three[4]                   No     No          No          
tag_ready_two_to_three[15:5]                Yes    Yes         Yes         
tag_ready_final[15:0]                       Yes    Yes         Yes         
tag_ready_separate[0][1:0]                  Yes    Yes         Yes         
tag_ready_separate[0][5]                    Yes    Yes         Yes         
tag_ready_separate[0][8:7]                  Yes    Yes         Yes         
tag_ready_separate[0][10]                   Yes    Yes         Yes         
tag_ready_separate[0][15:12]                Yes    Yes         Yes         
tag_ready_separate[1][0]                    Yes    Yes         Yes         
tag_ready_separate[1][3:2]                  Yes    Yes         Yes         
tag_ready_separate[1][7:5]                  Yes    Yes         Yes         
tag_ready_separate[1][12:9]                 Yes    Yes         Yes         
tag_ready_separate[1][15]                   Yes    Yes         Yes         
tag_ready_separate[2][2]                    Yes    Yes         Yes         
tag_ready_separate[2][4]                    Yes    Yes         Yes         
tag_ready_separate[2][6]                    Yes    Yes         Yes         
tag_ready_separate[2][8]                    Yes    Yes         Yes         
tag_ready_separate[2][11:10]                Yes    Yes         Yes         
tag_ready_separate[2][15]                   Yes    Yes         Yes         
Other bits of tag_ready_separate[2:0][15:0] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 87.58 100.00  75.17 


Instance's subtree :

SCORE  LINE   TOGGLE 
 69.29  92.23  46.35 


Module : 

SCORE  LINE   TOGGLE NAME 
 87.58 100.00  75.17 RS   


Parent : 

SCORE  LINE   TOGGLE NAME      
 71.91  99.38  44.44 testbench 


Subtrees :

SCORE  LINE   TOGGLE NAME         
 67.42  89.73  45.11 issue_first  
 68.11  91.35  44.87 issue_second 
 65.40  89.19  41.62 issue_third  
 90.76  99.33  82.18 sel_av0      
 93.39  98.67  88.12 sel_av1      
 81.94  84.67  79.21 sel_av2      



-------------------------------------------------------------------------------
Since this is the module's only instance, the coverage report is the same as for the module.
===============================================================================
Module : pc_sel4
===============================================================================
SCORE  LINE   TOGGLE 
 88.03 --      88.03 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/ps.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME                                           
 26.47 --      26.47 testbench.tbp.issue_third.sel_small_pc.sel3    
 38.24 --      38.24 testbench.tbp.issue_third.sel_small_pc.sel0    
 39.71 --      39.71 testbench.tbp.issue_first.sel_small_pc.sel1    
 40.13 --      40.13 testbench.tbp.issue_second.sel_small_pc.sel1   
 40.34 --      40.34 testbench.tbp.issue_first.sel_small_pc.sel0    
 40.34 --      40.34 testbench.tbp.issue_second.sel_small_pc.sel0   
 40.76 --      40.76 testbench.tbp.issue_second.sel_small_pc.sel3   
 41.39 --      41.39 testbench.tbp.issue_third.sel_small_pc.sel1    
 42.23 --      42.23 testbench.tbp.issue_third.sel_small_pc.sel2    
 43.91 --      43.91 testbench.tbp.issue_first.sel_small_pc.sel2    
 43.91 --      43.91 testbench.tbp.issue_second.sel_small_pc.sel2   
 44.12 --      44.12 testbench.tbp.issue_first.sel_small_pc.sel3    
 85.71 --      85.71 testbench.tbp.issue_third.sel_small_pc.seltop  
 86.55 --      86.55 testbench.tbp.issue_first.sel_small_pc.seltop  
 86.55 --      86.55 testbench.tbp.issue_second.sel_small_pc.seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Module : pc_sel4
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      476   419     88.03   
Total Bits 0->1 238   210     88.24   
Total Bits 1->0 238   209     87.82   

                              
Ports          6   4   66.67  
Port Bits      340 299 87.94  
Port Bits 0->1 170 150 88.24  
Port Bits 1->0 170 149 87.65  

                                
Signals          3   2   66.67  
Signal Bits      136 120 88.24  
Signal Bits 0->1 68  60  88.24  
Signal Bits 1->0 68  60  88.24  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:0]                  Yes    Yes         Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
pc[2][27:0]                 Yes    Yes         Yes         INPUT     
pc[3][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[3:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][27:0]                 Yes    Yes         Yes         
pc_children[1][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel3
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 26.47 --      26.47 


Instance's subtree :

SCORE  LINE   TOGGLE 
 53.05  77.78  28.33 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 26.19 --      26.19 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 55.87  77.78  33.96 sell   
 40.07  77.78   2.36 selr   
 65.30  77.78  52.83 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel3
                Total Covered Percent 
Totals          9     2       22.22   
Total Bits      476   126     26.47   
Total Bits 0->1 238   64      26.89   
Total Bits 1->0 238   62      26.05   

                             
Ports          6   2  33.33  
Port Bits      340 72 21.18  
Port Bits 0->1 170 37 21.76  
Port Bits 1->0 170 35 20.59  

                               
Signals          3   0  0.00   
Signal Bits      136 54 39.71  
Signal Bits 0->1 68  27 39.71  
Signal Bits 1->0 68  27 39.71  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][4:3]                  No     No          Yes         INPUT     
pc[1][3]                    Yes    Yes         Yes         INPUT     
pc[2][2]                    Yes    Yes         Yes         INPUT     
pc[3][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[2:0]                    No     No          No          INPUT     
req[3]                      Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[2:0]                    No     No          No          OUTPUT    
gnt[3]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[3:2]                  No     No          No          OUTPUT    
pc_up[4]                    Yes    Yes         Yes         OUTPUT    
pc_up[5]                    No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[0]                      No     No          No          
req_children[1]                      Yes    Yes         Yes         
pc_children[1][1:0]                  Yes    Yes         Yes         
pc_children[1][4]                    Yes    Yes         Yes         
pc_children[1][27:6]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[0]                       No     No          No          
en_children[1]                       Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel0
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 38.24 --      38.24 


Instance's subtree :

SCORE  LINE   TOGGLE 
 64.36  85.19  43.53 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 26.19 --      26.19 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 54.69  77.78  31.60 sell   
 53.75  77.78  29.72 selr   
 90.57 100.00  81.13 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel0
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      476   182     38.24   
Total Bits 0->1 238   96      40.34   
Total Bits 1->0 238   86      36.13   

                             
Ports          6   2  33.33  
Port Bits      340 74 21.76  
Port Bits 0->1 170 42 24.71  
Port Bits 1->0 170 32 18.82  

                                
Signals          3   1   33.33  
Signal Bits      136 108 79.41  
Signal Bits 0->1 68  54  79.41  
Signal Bits 1->0 68  54  79.41  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    No     No          Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][3:2]                  No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
pc[2][3]                    No     No          Yes         INPUT     
pc[2][6]                    No     No          Yes         INPUT     
pc[3][2]                    No     No          Yes         INPUT     
pc[3][6]                    No     No          Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
req[2]                      Yes    Yes         Yes         INPUT     
req[3]                      No     No          No          INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    No     No          No          OUTPUT    
gnt[2]                      Yes    Yes         Yes         OUTPUT    
gnt[3]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][1:0]                  Yes    Yes         Yes         
pc_children[0][3]                    Yes    Yes         Yes         
pc_children[0][5]                    Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][2:0]                  Yes    Yes         Yes         
pc_children[1][5:4]                  Yes    Yes         Yes         
pc_children[1][27:7]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[0]                       No     No          No          
en_children[1]                       Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel1
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 39.71 --      39.71 


Instance's subtree :

SCORE  LINE   TOGGLE 
 61.42  77.78  45.05 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.87 --      27.87 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 56.81  77.78  35.85 sell   
 43.34  55.56  31.13 selr   
 90.09 100.00  80.19 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel1
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      476   189     39.71   
Total Bits 0->1 238   98      41.18   
Total Bits 1->0 238   91      38.24   

                             
Ports          6   3  50.00  
Port Bits      340 81 23.82  
Port Bits 0->1 170 44 25.88  
Port Bits 1->0 170 37 21.76  

                                
Signals          3   2   66.67  
Signal Bits      136 108 79.41  
Signal Bits 0->1 68  54  79.41  
Signal Bits 1->0 68  54  79.41  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][6]                    No     No          Yes         INPUT     
pc[1][5:2]                  No     No          Yes         INPUT     
pc[2][2]                    Yes    Yes         Yes         INPUT     
pc[2][5:4]                  Yes    Yes         Yes         INPUT     
pc[3][5:4]                  No     No          Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
gnt[2]                      No     No          No          OUTPUT    
gnt[3]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:4]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][1:0]                  Yes    Yes         Yes         
pc_children[0][27:6]                 Yes    Yes         Yes         
pc_children[1][3:0]                  Yes    Yes         Yes         
pc_children[1][27:6]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel1
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 40.13 --      40.13 


Instance's subtree :

SCORE  LINE   TOGGLE 
 65.30  85.19  45.41 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.59 --      27.59 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 57.29  77.78  36.79 sell   
 54.45  77.78  31.13 selr   
 90.09 100.00  80.19 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel1
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      476   191     40.13   
Total Bits 0->1 238   99      41.60   
Total Bits 1->0 238   92      38.66   

                             
Ports          6   3  50.00  
Port Bits      340 83 24.41  
Port Bits 0->1 170 45 26.47  
Port Bits 1->0 170 38 22.35  

                                
Signals          3   2   66.67  
Signal Bits      136 108 79.41  
Signal Bits 0->1 68  54  79.41  
Signal Bits 1->0 68  54  79.41  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][6]                    No     No          Yes         INPUT     
pc[1][5:2]                  No     No          Yes         INPUT     
pc[2][2]                    Yes    Yes         Yes         INPUT     
pc[2][5:4]                  Yes    Yes         Yes         INPUT     
pc[3][5:4]                  No     No          Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[3:1]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:4]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][1:0]                  Yes    Yes         Yes         
pc_children[0][27:6]                 Yes    Yes         Yes         
pc_children[1][3:0]                  Yes    Yes         Yes         
pc_children[1][27:6]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel0
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 40.34 --      40.34 


Instance's subtree :

SCORE  LINE   TOGGLE 
 65.61  85.19  46.04 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.87 --      27.87 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 55.16  77.78  32.55 sell   
 56.58  77.78  35.38 selr   
 91.51 100.00  83.02 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel0
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      476   192     40.34   
Total Bits 0->1 238   101     42.44   
Total Bits 1->0 238   91      38.24   

                             
Ports          6   3  50.00  
Port Bits      340 80 23.53  
Port Bits 0->1 170 45 26.47  
Port Bits 1->0 170 35 20.59  

                                
Signals          3   1   33.33  
Signal Bits      136 112 82.35  
Signal Bits 0->1 68  56  82.35  
Signal Bits 1->0 68  56  82.35  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    No     No          Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][3:2]                  No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
pc[2][3]                    No     No          Yes         INPUT     
pc[2][6]                    No     No          Yes         INPUT     
pc[3][2]                    No     No          Yes         INPUT     
pc[3][6]                    No     No          Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
gnt[3:2]                    No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][1:0]                  Yes    Yes         Yes         
pc_children[0][5:3]                  Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][5:0]                  Yes    Yes         Yes         
pc_children[1][27:7]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[0]                       Yes    Yes         Yes         
en_children[1]                       No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel0
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 40.34 --      40.34 


Instance's subtree :

SCORE  LINE   TOGGLE 
 65.52  85.19  45.86 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.59 --      27.59 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 56.58  77.78  35.38 sell   
 54.69  77.78  31.60 selr   
 91.51 100.00  83.02 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel0
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      476   192     40.34   
Total Bits 0->1 238   101     42.44   
Total Bits 1->0 238   91      38.24   

                             
Ports          6   2  33.33  
Port Bits      340 80 23.53  
Port Bits 0->1 170 45 26.47  
Port Bits 1->0 170 35 20.59  

                                
Signals          3   2   66.67  
Signal Bits      136 112 82.35  
Signal Bits 0->1 68  56  82.35  
Signal Bits 1->0 68  56  82.35  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    No     No          Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][3:2]                  No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
pc[2][3]                    No     No          Yes         INPUT     
pc[2][6]                    No     No          Yes         INPUT     
pc[3][2]                    No     No          Yes         INPUT     
pc[3][6]                    No     No          Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
req[3:2]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
gnt[3:2]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][1:0]                  Yes    Yes         Yes         
pc_children[0][3]                    Yes    Yes         Yes         
pc_children[0][5]                    Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][5:0]                  Yes    Yes         Yes         
pc_children[1][27:7]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel3
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 40.76 --      40.76 


Instance's subtree :

SCORE  LINE   TOGGLE 
 61.96  77.78  46.13 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.59 --      27.59 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 55.87  77.78  33.96 sell   
 55.16  77.78  32.55 selr   
 80.87  77.78  83.96 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel3
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      476   194     40.76   
Total Bits 0->1 238   98      41.18   
Total Bits 1->0 238   96      40.34   

                             
Ports          6   2  33.33  
Port Bits      340 82 24.12  
Port Bits 0->1 170 42 24.71  
Port Bits 1->0 170 40 23.53  

                                
Signals          3   2   66.67  
Signal Bits      136 112 82.35  
Signal Bits 0->1 68  56  82.35  
Signal Bits 1->0 68  56  82.35  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][4:3]                  No     No          Yes         INPUT     
pc[1][3]                    Yes    Yes         Yes         INPUT     
pc[2][2]                    Yes    Yes         Yes         INPUT     
pc[3][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[2:1]                    No     No          No          INPUT     
req[3]                      Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[2:1]                    No     No          No          OUTPUT    
gnt[3]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][3:0]                  Yes    Yes         Yes         
pc_children[0][27:5]                 Yes    Yes         Yes         
pc_children[1][1:0]                  Yes    Yes         Yes         
pc_children[1][4]                    Yes    Yes         Yes         
pc_children[1][27:6]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel1
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 41.39 --      41.39 


Instance's subtree :

SCORE  LINE   TOGGLE 
 62.41  77.78  47.03 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 26.19 --      26.19 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 56.81  77.78  35.85 sell   
 55.40  77.78  33.02 selr   
 81.34  77.78  84.91 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel1
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      476   197     41.39   
Total Bits 0->1 238   102     42.86   
Total Bits 1->0 238   95      39.92   

                             
Ports          6   2  33.33  
Port Bits      340 83 24.41  
Port Bits 0->1 170 45 26.47  
Port Bits 1->0 170 38 22.35  

                                
Signals          3   2   66.67  
Signal Bits      136 114 83.82  
Signal Bits 0->1 68  57  83.82  
Signal Bits 1->0 68  57  83.82  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][6]                    No     No          Yes         INPUT     
pc[1][5:2]                  No     No          Yes         INPUT     
pc[2][2]                    Yes    Yes         Yes         INPUT     
pc[2][5:4]                  Yes    Yes         Yes         INPUT     
pc[3][5:4]                  No     No          Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
req[3:2]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
gnt[2]                      Yes    Yes         Yes         OUTPUT    
gnt[3]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][5:0]                  Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][3:0]                  Yes    Yes         Yes         
pc_children[1][27:6]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel2
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 42.23 --      42.23 


Instance's subtree :

SCORE  LINE   TOGGLE 
 70.13  92.59  47.66 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 26.19 --      26.19 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 68.87 100.00  37.74 sell   
 55.63  77.78  33.49 selr   
 91.98 100.00  83.96 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel2
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      476   201     42.23   
Total Bits 0->1 238   104     43.70   
Total Bits 1->0 238   97      40.76   

                             
Ports          6   2  33.33  
Port Bits      340 87 25.59  
Port Bits 0->1 170 47 27.65  
Port Bits 1->0 170 40 23.53  

                                
Signals          3   2   66.67  
Signal Bits      136 114 83.82  
Signal Bits 0->1 68  57  83.82  
Signal Bits 1->0 68  57  83.82  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    Yes    Yes         Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][5]                    No     No          Yes         INPUT     
pc[2][5:3]                  No     No          Yes         INPUT     
pc[3][4:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
req[3:2]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
gnt[3:2]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[4]                    No     No          No          OUTPUT    
pc_up[27:5]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][3:0]                  Yes    Yes         Yes         
pc_children[0][5]                    Yes    Yes         Yes         
pc_children[0][27:7]                 Yes    Yes         Yes         
pc_children[1][3:0]                  Yes    Yes         Yes         
pc_children[1][27:5]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel2
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 43.91 --      43.91 


Instance's subtree :

SCORE  LINE   TOGGLE 
 71.21  92.59  49.82 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.87 --      27.87 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 68.87 100.00  37.74 sell   
 57.52  77.78  37.26 selr   
 93.87 100.00  87.74 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel2
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      476   209     43.91   
Total Bits 0->1 238   108     45.38   
Total Bits 1->0 238   101     42.44   

                             
Ports          6   3  50.00  
Port Bits      340 89 26.18  
Port Bits 0->1 170 48 28.24  
Port Bits 1->0 170 41 24.12  

                                
Signals          3   2   66.67  
Signal Bits      136 120 88.24  
Signal Bits 0->1 68  60  88.24  
Signal Bits 1->0 68  60  88.24  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    Yes    Yes         Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][5]                    No     No          Yes         INPUT     
pc[2][5:3]                  No     No          Yes         INPUT     
pc[3][4:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
gnt[2]                      Yes    Yes         Yes         OUTPUT    
gnt[3]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][27:0]                 Yes    Yes         Yes         
pc_children[1][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel2
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 43.91 --      43.91 


Instance's subtree :

SCORE  LINE   TOGGLE 
 71.12  92.59  49.64 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.59 --      27.59 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 68.87 100.00  37.74 sell   
 57.52  77.78  37.26 selr   
 93.40 100.00  86.79 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel2
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      476   209     43.91   
Total Bits 0->1 238   108     45.38   
Total Bits 1->0 238   101     42.44   

                             
Ports          6   3  50.00  
Port Bits      340 91 26.76  
Port Bits 0->1 170 49 28.82  
Port Bits 1->0 170 42 24.71  

                                
Signals          3   2   66.67  
Signal Bits      136 118 86.76  
Signal Bits 0->1 68  59  86.76  
Signal Bits 1->0 68  59  86.76  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    Yes    Yes         Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][5]                    No     No          Yes         INPUT     
pc[2][5:3]                  No     No          Yes         INPUT     
pc[3][4:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[3:1]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][27:0]                 Yes    Yes         Yes         
pc_children[1][3:0]                  Yes    Yes         Yes         
pc_children[1][27:5]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel3
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 44.12 --      44.12 


Instance's subtree :

SCORE  LINE   TOGGLE 
 67.64  85.19  50.09 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.87 --      27.87 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 58.70  77.78  39.62 sell   
 57.05  77.78  36.32 selr   
 93.87 100.00  87.74 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel3
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      476   210     44.12   
Total Bits 0->1 238   106     44.54   
Total Bits 1->0 238   104     43.70   

                             
Ports          6   4  66.67  
Port Bits      340 90 26.47  
Port Bits 0->1 170 46 27.06  
Port Bits 1->0 170 44 25.88  

                                
Signals          3   2   66.67  
Signal Bits      136 120 88.24  
Signal Bits 0->1 68  60  88.24  
Signal Bits 1->0 68  60  88.24  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][4:3]                  No     No          Yes         INPUT     
pc[1][3]                    Yes    Yes         Yes         INPUT     
pc[2][2]                    Yes    Yes         Yes         INPUT     
pc[3][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[3:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][27:0]                 Yes    Yes         Yes         
pc_children[1][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 85.71 --      85.71 


Instance's subtree :

SCORE  LINE   TOGGLE 
 92.90 100.00  85.79 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 26.19 --      26.19 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 91.98 100.00  83.96 sell   
 93.40 100.00  86.79 selr   
 93.40 100.00  86.79 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.seltop
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      476   408     85.71   
Total Bits 0->1 238   204     85.71   
Total Bits 1->0 238   204     85.71   

                              
Ports          6   3   50.00  
Port Bits      340 288 84.71  
Port Bits 0->1 170 144 84.71  
Port Bits 1->0 170 144 84.71  

                                
Signals          3   2   66.67  
Signal Bits      136 120 88.24  
Signal Bits 0->1 68  60  88.24  
Signal Bits 1->0 68  60  88.24  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
pc[2][3:0]                  Yes    Yes         Yes         INPUT     
pc[2][27:5]                 Yes    Yes         Yes         INPUT     
pc[3][1:0]                  Yes    Yes         Yes         INPUT     
pc[3][4]                    Yes    Yes         Yes         INPUT     
pc[3][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          No     No          No          INPUT     
gnt[3:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][27:0]                 Yes    Yes         Yes         
pc_children[1][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.55 --      86.55 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.26 100.00  86.51 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.87 --      27.87 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 93.87 100.00  87.74 sell   
 92.45 100.00  84.91 selr   
 93.40 100.00  86.79 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.seltop
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      476   412     86.55   
Total Bits 0->1 238   206     86.55   
Total Bits 1->0 238   206     86.55   

                              
Ports          6   3   50.00  
Port Bits      340 292 85.88  
Port Bits 0->1 170 146 85.88  
Port Bits 1->0 170 146 85.88  

                                
Signals          3   2   66.67  
Signal Bits      136 120 88.24  
Signal Bits 0->1 68  60  88.24  
Signal Bits 1->0 68  60  88.24  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
pc[2][27:0]                 Yes    Yes         Yes         INPUT     
pc[3][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          No     No          No          INPUT     
gnt[3:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][27:0]                 Yes    Yes         Yes         
pc_children[1][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.55 --      86.55 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.26 100.00  86.51 


Module : 

SCORE  LINE   TOGGLE NAME    
 88.03 --      88.03 pc_sel4 


Parent : 

SCORE  LINE   TOGGLE NAME         
 27.59 --      27.59 sel_small_pc 


Subtrees :

SCORE  LINE   TOGGLE NAME   
 93.87 100.00  87.74 sell   
 92.45 100.00  84.91 selr   
 93.40 100.00  86.79 seltop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.seltop
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      476   412     86.55   
Total Bits 0->1 238   206     86.55   
Total Bits 1->0 238   206     86.55   

                              
Ports          6   3   50.00  
Port Bits      340 292 85.88  
Port Bits 0->1 170 146 85.88  
Port Bits 1->0 170 146 85.88  

                                
Signals          3   2   66.67  
Signal Bits      136 120 88.24  
Signal Bits 0->1 68  60  88.24  
Signal Bits 1->0 68  60  88.24  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
pc[2][27:0]                 Yes    Yes         Yes         INPUT     
pc[3][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[3:0][31:0] No     No          No          INPUT     
req[3:0]                    Yes    Yes         Yes         INPUT     
en                          No     No          No          INPUT     
gnt[3:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
                                     Toggle Toggle 1->0 Toggle 0->1 
req_children[1:0]                    Yes    Yes         Yes         
pc_children[0][27:0]                 Yes    Yes         Yes         
pc_children[1][27:0]                 Yes    Yes         Yes         
Other bits of pc_children[1:0][31:0] No     No          No          
en_children[1:0]                     Yes    Yes         Yes         


===============================================================================
Module : pc_sel2
===============================================================================
SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/ps.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME                                                  
 40.07  77.78   2.36 testbench.tbp.issue_third.sel_small_pc.sel3.selr      
 43.34  55.56  31.13 testbench.tbp.issue_first.sel_small_pc.sel1.selr      
 53.75  77.78  29.72 testbench.tbp.issue_third.sel_small_pc.sel0.selr      
 54.45  77.78  31.13 testbench.tbp.issue_second.sel_small_pc.sel1.selr     
 54.69  77.78  31.60 testbench.tbp.issue_second.sel_small_pc.sel0.selr     
 54.69  77.78  31.60 testbench.tbp.issue_third.sel_small_pc.sel0.sell      
 55.16  77.78  32.55 testbench.tbp.issue_first.sel_small_pc.sel0.sell      
 55.16  77.78  32.55 testbench.tbp.issue_second.sel_small_pc.sel3.selr     
 55.40  77.78  33.02 testbench.tbp.issue_third.sel_small_pc.sel1.selr      
 55.63  77.78  33.49 testbench.tbp.issue_third.sel_small_pc.sel2.selr      
 55.87  77.78  33.96 testbench.tbp.issue_second.sel_small_pc.sel3.sell     
 55.87  77.78  33.96 testbench.tbp.issue_third.sel_small_pc.sel3.sell      
 56.58  77.78  35.38 testbench.tbp.issue_first.sel_small_pc.sel0.selr      
 56.58  77.78  35.38 testbench.tbp.issue_second.sel_small_pc.sel0.sell     
 56.81  77.78  35.85 testbench.tbp.issue_first.sel_small_pc.sel1.sell      
 56.81  77.78  35.85 testbench.tbp.issue_third.sel_small_pc.sel1.sell      
 57.05  77.78  36.32 testbench.tbp.issue_first.sel_small_pc.sel3.selr      
 57.29  77.78  36.79 testbench.tbp.issue_second.sel_small_pc.sel1.sell     
 57.52  77.78  37.26 testbench.tbp.issue_first.sel_small_pc.sel2.selr      
 57.52  77.78  37.26 testbench.tbp.issue_second.sel_small_pc.sel2.selr     
 58.70  77.78  39.62 testbench.tbp.issue_first.sel_small_pc.sel3.sell      
 65.30  77.78  52.83 testbench.tbp.issue_third.sel_small_pc.sel3.seltop    
 68.87 100.00  37.74 testbench.tbp.issue_first.sel_small_pc.sel2.sell      
 68.87 100.00  37.74 testbench.tbp.issue_second.sel_small_pc.sel2.sell     
 68.87 100.00  37.74 testbench.tbp.issue_third.sel_small_pc.sel2.sell      
 80.87  77.78  83.96 testbench.tbp.issue_second.sel_small_pc.sel3.seltop   
 81.34  77.78  84.91 testbench.tbp.issue_third.sel_small_pc.sel1.seltop    
 90.09 100.00  80.19 testbench.tbp.issue_first.sel_small_pc.sel1.seltop    
 90.09 100.00  80.19 testbench.tbp.issue_second.sel_small_pc.sel1.seltop   
 90.57 100.00  81.13 testbench.tbp.issue_third.sel_small_pc.sel0.seltop    
 91.51 100.00  83.02 testbench.tbp.issue_first.sel_small_pc.sel0.seltop    
 91.51 100.00  83.02 testbench.tbp.issue_second.sel_small_pc.sel0.seltop   
 91.98 100.00  83.96 testbench.tbp.issue_third.sel_small_pc.sel2.seltop    
 91.98 100.00  83.96 testbench.tbp.issue_third.sel_small_pc.seltop.sell    
 92.45 100.00  84.91 testbench.tbp.issue_first.sel_small_pc.seltop.selr    
 92.45 100.00  84.91 testbench.tbp.issue_second.sel_small_pc.seltop.selr   
 93.40 100.00  86.79 testbench.tbp.issue_first.sel_small_pc.seltop.seltop  
 93.40 100.00  86.79 testbench.tbp.issue_second.sel_small_pc.sel2.seltop   
 93.40 100.00  86.79 testbench.tbp.issue_second.sel_small_pc.seltop.seltop 
 93.40 100.00  86.79 testbench.tbp.issue_third.sel_small_pc.seltop.selr    
 93.40 100.00  86.79 testbench.tbp.issue_third.sel_small_pc.seltop.seltop  
 93.87 100.00  87.74 testbench.tbp.issue_first.sel_small_pc.sel3.seltop    
 93.87 100.00  87.74 testbench.tbp.issue_first.sel_small_pc.sel2.seltop    
 93.87 100.00  87.74 testbench.tbp.issue_first.sel_small_pc.seltop.sell    
 93.87 100.00  87.74 testbench.tbp.issue_second.sel_small_pc.seltop.sell   



-------------------------------------------------------------------------------
Line Coverage for Module : pc_sel2

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Module : pc_sel2
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   186     87.74   
Total Bits 0->1 106   93      87.74   
Total Bits 1->0 106   93      87.74   

                              
Ports          6   4   66.67  
Port Bits      204 180 88.24  
Port Bits 0->1 102 90  88.24  
Port Bits 1->0 102 90  88.24  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel3.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 40.07  77.78   2.36 


Instance's subtree :

SCORE  LINE   TOGGLE 
 40.07  77.78   2.36 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 26.47 --      26.47 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel3.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel3.selr
                Total Covered Percent 
Totals          9     0       0.00    
Total Bits      212   5       2.36    
Total Bits 0->1 106   4       3.77    
Total Bits 1->0 106   1       0.94    

                            
Ports          6   0 0.00   
Port Bits      204 4 1.96   
Port Bits 0->1 102 3 2.94   
Port Bits 1->0 102 1 0.98   

                            
Signals          3 0 0.00   
Signal Bits      8 1 12.50  
Signal Bits 0->1 4 1 25.00  
Signal Bits 1->0 4 0 0.00   

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][4:3]                  No     No          Yes         INPUT     
pc[1][3]                    Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    No     No          No          INPUT     
en                          No     No          No          INPUT     
gnt[1:0]                    No     No          No          OUTPUT    
req_up                      No     No          No          OUTPUT    
pc_up[31:0]                 No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] No     No          No          
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel1.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 43.34  55.56  31.13 


Instance's subtree :

SCORE  LINE   TOGGLE 
 43.34  55.56  31.13 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 39.71 --      39.71 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel1.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        5    55.56
ALWAYS             99        9        5    55.56

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        0/1     ==>                  pri = 2'b10;
106        0/1     ==>                  pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        0/1     ==>                  pri = 2'b01;
110        0/1     ==>                  pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel1.selr
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      212   66      31.13   
Total Bits 0->1 106   36      33.96   
Total Bits 1->0 106   30      28.30   

                             
Ports          6   3  50.00  
Port Bits      204 63 30.88  
Port Bits 0->1 102 34 33.33  
Port Bits 1->0 102 29 28.43  

                            
Signals          3 0 0.00   
Signal Bits      8 3 37.50  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 1 25.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][6]                    No     No          Yes         INPUT     
pc[1][5:2]                  No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:2]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  No     No          No          
pri[1]  Yes    Yes         Yes         
larger  No     No          No          
smaller No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel0.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 53.75  77.78  29.72 


Instance's subtree :

SCORE  LINE   TOGGLE 
 53.75  77.78  29.72 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 38.24 --      38.24 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel0.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel0.selr
                Total Covered Percent 
Totals          9     1       11.11   
Total Bits      212   63      29.72   
Total Bits 0->1 106   35      33.02   
Total Bits 1->0 106   28      26.42   

                             
Ports          6   1  16.67  
Port Bits      204 60 29.41  
Port Bits 0->1 102 33 32.35  
Port Bits 1->0 102 27 26.47  

                            
Signals          3 0 0.00   
Signal Bits      8 3 37.50  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 1 25.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    No     No          Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][3:2]                  No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
en                          No     No          No          INPUT     
gnt[1:0]                    No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[2]                    No     No          No          OUTPUT    
pc_up[3]                    Yes    Yes         Yes         OUTPUT    
pc_up[4]                    No     No          No          OUTPUT    
pc_up[5]                    Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  Yes    Yes         Yes         
pri[1]  No     No          No          
larger  No     No          No          
smaller No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel1.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 54.45  77.78  31.13 


Instance's subtree :

SCORE  LINE   TOGGLE 
 54.45  77.78  31.13 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.13 --      40.13 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel1.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        0/1     ==>                  pri = 2'b10;
106        0/1     ==>                  pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel1.selr
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      212   66      31.13   
Total Bits 0->1 106   36      33.96   
Total Bits 1->0 106   30      28.30   

                             
Ports          6   3  50.00  
Port Bits      204 63 30.88  
Port Bits 0->1 102 34 33.33  
Port Bits 1->0 102 29 28.43  

                            
Signals          3 0 0.00   
Signal Bits      8 3 37.50  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 1 25.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][6]                    No     No          Yes         INPUT     
pc[1][5:2]                  No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:2]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  No     No          No          
pri[1]  Yes    Yes         Yes         
larger  No     No          No          
smaller No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel0.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 54.69  77.78  31.60 


Instance's subtree :

SCORE  LINE   TOGGLE 
 54.69  77.78  31.60 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.34 --      40.34 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel0.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel0.selr
                Total Covered Percent 
Totals          9     2       22.22   
Total Bits      212   67      31.60   
Total Bits 0->1 106   37      34.91   
Total Bits 1->0 106   30      28.30   

                             
Ports          6   2  33.33  
Port Bits      204 64 31.37  
Port Bits 0->1 102 35 34.31  
Port Bits 1->0 102 29 28.43  

                            
Signals          3 0 0.00   
Signal Bits      8 3 37.50  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 1 25.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    No     No          Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][3:2]                  No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[2]                    No     No          No          OUTPUT    
pc_up[3]                    Yes    Yes         Yes         OUTPUT    
pc_up[4]                    No     No          No          OUTPUT    
pc_up[5]                    Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  Yes    Yes         Yes         
pri[1]  No     No          No          
larger  No     No          No          
smaller No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel0.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 54.69  77.78  31.60 


Instance's subtree :

SCORE  LINE   TOGGLE 
 54.69  77.78  31.60 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 38.24 --      38.24 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel0.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel0.sell
                Total Covered Percent 
Totals          9     2       22.22   
Total Bits      212   67      31.60   
Total Bits 0->1 106   36      33.96   
Total Bits 1->0 106   31      29.25   

                             
Ports          6   2  33.33  
Port Bits      204 64 31.37  
Port Bits 0->1 102 34 33.33  
Port Bits 1->0 102 30 29.41  

                            
Signals          3 0 0.00   
Signal Bits      8 3 37.50  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 1 25.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[2:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[3]                    No     No          No          OUTPUT    
pc_up[5:4]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  Yes    Yes         Yes         
pri[1]  No     No          No          
larger  No     No          No          
smaller No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel0.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 55.16  77.78  32.55 


Instance's subtree :

SCORE  LINE   TOGGLE 
 55.16  77.78  32.55 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.34 --      40.34 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel0.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel0.sell
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      212   69      32.55   
Total Bits 0->1 106   37      34.91   
Total Bits 1->0 106   32      30.19   

                             
Ports          6   2  33.33  
Port Bits      204 64 31.37  
Port Bits 0->1 102 34 33.33  
Port Bits 1->0 102 30 29.41  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          No     No          No          INPUT     
gnt[1:0]                    No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel3.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 55.16  77.78  32.55 


Instance's subtree :

SCORE  LINE   TOGGLE 
 55.16  77.78  32.55 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.76 --      40.76 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel3.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel3.selr
                Total Covered Percent 
Totals          9     2       22.22   
Total Bits      212   69      32.55   
Total Bits 0->1 106   36      33.96   
Total Bits 1->0 106   33      31.13   

                             
Ports          6   2  33.33  
Port Bits      204 66 32.35  
Port Bits 0->1 102 34 33.33  
Port Bits 1->0 102 32 31.37  

                            
Signals          3 0 0.00   
Signal Bits      8 3 37.50  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 1 25.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][4:3]                  No     No          Yes         INPUT     
pc[1][3]                    Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[4]                    No     No          No          OUTPUT    
pc_up[27:5]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  Yes    Yes         Yes         
pri[1]  No     No          No          
larger  No     No          No          
smaller No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel1.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 55.40  77.78  33.02 


Instance's subtree :

SCORE  LINE   TOGGLE 
 55.40  77.78  33.02 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 41.39 --      41.39 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel1.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        0/1     ==>                  pri = 2'b10;
106        0/1     ==>                  pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel1.selr
                Total Covered Percent 
Totals          9     2       22.22   
Total Bits      212   70      33.02   
Total Bits 0->1 106   38      35.85   
Total Bits 1->0 106   32      30.19   

                             
Ports          6   2  33.33  
Port Bits      204 67 32.84  
Port Bits 0->1 102 36 35.29  
Port Bits 1->0 102 31 30.39  

                            
Signals          3 0 0.00   
Signal Bits      8 3 37.50  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 1 25.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][6]                    No     No          Yes         INPUT     
pc[1][5:2]                  No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  Yes    Yes         Yes         
pri[1]  No     No          No          
larger  No     No          No          
smaller No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel2.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 55.63  77.78  33.49 


Instance's subtree :

SCORE  LINE   TOGGLE 
 55.63  77.78  33.49 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 42.23 --      42.23 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel2.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel2.selr
                Total Covered Percent 
Totals          9     2       22.22   
Total Bits      212   71      33.49   
Total Bits 0->1 106   38      35.85   
Total Bits 1->0 106   33      31.13   

                             
Ports          6   2  33.33  
Port Bits      204 68 33.33  
Port Bits 0->1 102 36 35.29  
Port Bits 1->0 102 32 31.37  

                            
Signals          3 0 0.00   
Signal Bits      8 3 37.50  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 1 25.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    Yes    Yes         Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][5]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      Yes    Yes         Yes         INPUT     
req[1]                      No     No          No          INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[4]                    No     No          No          OUTPUT    
pc_up[5]                    Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  Yes    Yes         Yes         
pri[1]  No     No          No          
larger  No     No          No          
smaller No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel3.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 55.87  77.78  33.96 


Instance's subtree :

SCORE  LINE   TOGGLE 
 55.87  77.78  33.96 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.76 --      40.76 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel3.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        0/1     ==>                  pri = 2'b01;
110        0/1     ==>                  pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel3.sell
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      212   72      33.96   
Total Bits 0->1 106   36      33.96   
Total Bits 1->0 106   36      33.96   

                             
Ports          6   2  33.33  
Port Bits      204 68 33.33  
Port Bits 0->1 102 34 33.33  
Port Bits 1->0 102 34 33.33  

                            
Signals          3 1 33.33  
Signal Bits      8 4 50.00  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    Yes    Yes         Yes         INPUT     
pc[1][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      No     No          No          INPUT     
req[1]                      Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[3:2]                  No     No          No          OUTPUT    
pc_up[4]                    Yes    Yes         Yes         OUTPUT    
pc_up[5]                    No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  No     No          No          
pri[1]  Yes    Yes         Yes         
larger  No     No          No          
smaller Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel3.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 55.87  77.78  33.96 


Instance's subtree :

SCORE  LINE   TOGGLE 
 55.87  77.78  33.96 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 26.47 --      26.47 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel3.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel3.sell
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      212   72      33.96   
Total Bits 0->1 106   36      33.96   
Total Bits 1->0 106   36      33.96   

                             
Ports          6   2  33.33  
Port Bits      204 68 33.33  
Port Bits 0->1 102 34 33.33  
Port Bits 1->0 102 34 33.33  

                            
Signals          3 1 33.33  
Signal Bits      8 4 50.00  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    Yes    Yes         Yes         INPUT     
pc[1][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      No     No          No          INPUT     
req[1]                      Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[3:2]                  No     No          No          OUTPUT    
pc_up[4]                    Yes    Yes         Yes         OUTPUT    
pc_up[5]                    No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  No     No          No          
pri[1]  Yes    Yes         Yes         
larger  No     No          No          
smaller Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel0.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 56.58  77.78  35.38 


Instance's subtree :

SCORE  LINE   TOGGLE 
 56.58  77.78  35.38 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.34 --      40.34 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel0.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel0.selr
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   75      35.38   
Total Bits 0->1 106   41      38.68   
Total Bits 1->0 106   34      32.08   

                             
Ports          6   4  66.67  
Port Bits      204 70 34.31  
Port Bits 0->1 102 38 37.25  
Port Bits 1->0 102 32 31.37  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    No     No          Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][3:2]                  No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[2]                    No     No          No          OUTPUT    
pc_up[5:3]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel0.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 56.58  77.78  35.38 


Instance's subtree :

SCORE  LINE   TOGGLE 
 56.58  77.78  35.38 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.34 --      40.34 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel0.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel0.sell
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   75      35.38   
Total Bits 0->1 106   40      37.74   
Total Bits 1->0 106   35      33.02   

                             
Ports          6   4  66.67  
Port Bits      204 70 34.31  
Port Bits 0->1 102 37 36.27  
Port Bits 1->0 102 33 32.35  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    No     No          Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][6]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel1.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 56.81  77.78  35.85 


Instance's subtree :

SCORE  LINE   TOGGLE 
 56.81  77.78  35.85 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 39.71 --      39.71 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel1.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel1.sell
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   76      35.85   
Total Bits 0->1 106   39      36.79   
Total Bits 1->0 106   37      34.91   

                             
Ports          6   3  50.00  
Port Bits      204 70 34.31  
Port Bits 0->1 102 36 35.29  
Port Bits 1->0 102 34 33.33  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    Yes    Yes         Yes         INPUT     
pc[0][5:4]                  Yes    Yes         Yes         INPUT     
pc[1][5:4]                  No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:4]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel1.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 56.81  77.78  35.85 


Instance's subtree :

SCORE  LINE   TOGGLE 
 56.81  77.78  35.85 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 41.39 --      41.39 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel1.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel1.sell
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   76      35.85   
Total Bits 0->1 106   39      36.79   
Total Bits 1->0 106   37      34.91   

                             
Ports          6   3  50.00  
Port Bits      204 70 34.31  
Port Bits 0->1 102 36 35.29  
Port Bits 1->0 102 34 33.33  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    Yes    Yes         Yes         INPUT     
pc[0][5:4]                  Yes    Yes         Yes         INPUT     
pc[1][5:4]                  No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:4]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel3.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 57.05  77.78  36.32 


Instance's subtree :

SCORE  LINE   TOGGLE 
 57.05  77.78  36.32 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 44.12 --      44.12 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel3.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel3.selr
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   77      36.32   
Total Bits 0->1 106   40      37.74   
Total Bits 1->0 106   37      34.91   

                             
Ports          6   4  66.67  
Port Bits      204 72 35.29  
Port Bits 0->1 102 37 36.27  
Port Bits 1->0 102 35 34.31  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][4:3]                  No     No          Yes         INPUT     
pc[1][3]                    Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel1.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 57.29  77.78  36.79 


Instance's subtree :

SCORE  LINE   TOGGLE 
 57.29  77.78  36.79 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.13 --      40.13 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel1.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel1.sell
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   78      36.79   
Total Bits 0->1 106   40      37.74   
Total Bits 1->0 106   38      35.85   

                             
Ports          6   4  66.67  
Port Bits      204 72 35.29  
Port Bits 0->1 102 37 36.27  
Port Bits 1->0 102 35 34.31  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    Yes    Yes         Yes         INPUT     
pc[0][5:4]                  Yes    Yes         Yes         INPUT     
pc[1][5:4]                  No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:4]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel2.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 57.52  77.78  37.26 


Instance's subtree :

SCORE  LINE   TOGGLE 
 57.52  77.78  37.26 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 43.91 --      43.91 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel2.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel2.selr
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      212   79      37.26   
Total Bits 0->1 106   42      39.62   
Total Bits 1->0 106   37      34.91   

                             
Ports          6   3  50.00  
Port Bits      204 74 36.27  
Port Bits 0->1 102 39 38.24  
Port Bits 1->0 102 35 34.31  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    Yes    Yes         Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][5]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel2.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 57.52  77.78  37.26 


Instance's subtree :

SCORE  LINE   TOGGLE 
 57.52  77.78  37.26 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 43.91 --      43.91 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel2.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel2.selr
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      212   79      37.26   
Total Bits 0->1 106   42      39.62   
Total Bits 1->0 106   37      34.91   

                             
Ports          6   3  50.00  
Port Bits      204 74 36.27  
Port Bits 0->1 102 39 38.24  
Port Bits 1->0 102 35 34.31  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3]                    Yes    Yes         Yes         INPUT     
pc[0][4]                    No     No          Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][6]                    No     No          Yes         INPUT     
pc[1][2]                    No     No          Yes         INPUT     
pc[1][5]                    No     No          Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel3.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 58.70  77.78  39.62 


Instance's subtree :

SCORE  LINE   TOGGLE 
 58.70  77.78  39.62 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 44.12 --      44.12 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel3.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        0/1     ==>                  pri = 2'b01;
110        0/1     ==>                  pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel3.sell
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   84      39.62   
Total Bits 0->1 106   42      39.62   
Total Bits 1->0 106   42      39.62   

                             
Ports          6   4  66.67  
Port Bits      204 78 38.24  
Port Bits 0->1 102 39 38.24  
Port Bits 1->0 102 39 38.24  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][2]                    Yes    Yes         Yes         INPUT     
pc[1][5:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel3.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 65.30  77.78  52.83 


Instance's subtree :

SCORE  LINE   TOGGLE 
 65.30  77.78  52.83 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 26.47 --      26.47 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel3.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel3.seltop
                Total Covered Percent 
Totals          9     3       33.33   
Total Bits      212   112     52.83   
Total Bits 0->1 106   56      52.83   
Total Bits 1->0 106   56      52.83   

                              
Ports          6   2   33.33  
Port Bits      204 108 52.94  
Port Bits 0->1 102 54  52.94  
Port Bits 1->0 102 54  52.94  

                            
Signals          3 1 33.33  
Signal Bits      8 4 50.00  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[1][1:0]                  Yes    Yes         Yes         INPUT     
pc[1][4]                    Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[0]                      No     No          No          INPUT     
req[1]                      Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[1:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[3:2]                  No     No          No          OUTPUT    
pc_up[4]                    Yes    Yes         Yes         OUTPUT    
pc_up[5]                    No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
        Toggle Toggle 1->0 Toggle 0->1 
pri[0]  No     No          No          
pri[1]  Yes    Yes         Yes         
larger  No     No          No          
smaller Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel2.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 68.87 100.00  37.74 


Instance's subtree :

SCORE  LINE   TOGGLE 
 68.87 100.00  37.74 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 43.91 --      43.91 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel2.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel2.sell
                Total Covered Percent 
Totals          9     4       44.44   
Total Bits      212   80      37.74   
Total Bits 0->1 106   42      39.62   
Total Bits 1->0 106   38      35.85   

                             
Ports          6   3  50.00  
Port Bits      204 75 36.76  
Port Bits 0->1 102 39 38.24  
Port Bits 1->0 102 36 35.29  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:3]                  No     No          Yes         INPUT     
pc[1][4:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel2.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 68.87 100.00  37.74 


Instance's subtree :

SCORE  LINE   TOGGLE 
 68.87 100.00  37.74 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 43.91 --      43.91 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel2.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel2.sell
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   80      37.74   
Total Bits 0->1 106   42      39.62   
Total Bits 1->0 106   38      35.85   

                             
Ports          6   4  66.67  
Port Bits      204 75 36.76  
Port Bits 0->1 102 39 38.24  
Port Bits 1->0 102 36 35.29  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:3]                  No     No          Yes         INPUT     
pc[1][4:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[4]                    No     No          No          OUTPUT    
pc_up[27:5]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel2.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 68.87 100.00  37.74 


Instance's subtree :

SCORE  LINE   TOGGLE 
 68.87 100.00  37.74 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 42.23 --      42.23 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel2.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel2.sell
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   80      37.74   
Total Bits 0->1 106   42      39.62   
Total Bits 1->0 106   38      35.85   

                             
Ports          6   4  66.67  
Port Bits      204 75 36.76  
Port Bits 0->1 102 39 38.24  
Port Bits 1->0 102 36 35.29  

                            
Signals          3 1 33.33  
Signal Bits      8 5 62.50  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 2 50.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:3]                  No     No          Yes         INPUT     
pc[1][4:2]                  Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[4]                    No     No          No          OUTPUT    
pc_up[27:5]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  No     No          Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel3.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 80.87  77.78  83.96 


Instance's subtree :

SCORE  LINE   TOGGLE 
 80.87  77.78  83.96 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.76 --      40.76 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel3.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel3.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   178     83.96   
Total Bits 0->1 106   89      83.96   
Total Bits 1->0 106   89      83.96   

                              
Ports          6   4   66.67  
Port Bits      204 172 84.31  
Port Bits 0->1 102 86  84.31  
Port Bits 1->0 102 86  84.31  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:5]                 Yes    Yes         Yes         INPUT     
pc[1][1:0]                  Yes    Yes         Yes         INPUT     
pc[1][4]                    Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel1.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 81.34  77.78  84.91 


Instance's subtree :

SCORE  LINE   TOGGLE 
 81.34  77.78  84.91 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 41.39 --      41.39 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel1.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        7    77.78
ALWAYS             99        9        7    77.78

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        0/1     ==>                  pri   = smaller ?   2'b10  :  2'b01;
102        0/1     ==>                  pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel1.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   180     84.91   
Total Bits 0->1 106   90      84.91   
Total Bits 1->0 106   90      84.91   

                              
Ports          6   4   66.67  
Port Bits      204 174 85.29  
Port Bits 0->1 102 87  85.29  
Port Bits 1->0 102 87  85.29  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel1.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 90.09 100.00  80.19 


Instance's subtree :

SCORE  LINE   TOGGLE 
 90.09 100.00  80.19 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 39.71 --      39.71 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel1.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel1.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   170     80.19   
Total Bits 0->1 106   85      80.19   
Total Bits 1->0 106   85      80.19   

                              
Ports          6   4   66.67  
Port Bits      204 164 80.39  
Port Bits 0->1 102 82  80.39  
Port Bits 1->0 102 82  80.39  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][1:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:6]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:4]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel1.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 90.09 100.00  80.19 


Instance's subtree :

SCORE  LINE   TOGGLE 
 90.09 100.00  80.19 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.13 --      40.13 sel1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel1.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel1.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   170     80.19   
Total Bits 0->1 106   85      80.19   
Total Bits 1->0 106   85      80.19   

                              
Ports          6   4   66.67  
Port Bits      204 164 80.39  
Port Bits 0->1 102 82  80.39  
Port Bits 1->0 102 82  80.39  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][1:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:6]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[5:4]                  No     No          No          OUTPUT    
pc_up[27:6]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel0.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 90.57 100.00  81.13 


Instance's subtree :

SCORE  LINE   TOGGLE 
 90.57 100.00  81.13 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 38.24 --      38.24 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel0.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel0.seltop
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   172     81.13   
Total Bits 0->1 106   86      81.13   
Total Bits 1->0 106   86      81.13   

                              
Ports          6   3   50.00  
Port Bits      204 166 81.37  
Port Bits 0->1 102 83  81.37  
Port Bits 1->0 102 83  81.37  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][1:0]                  Yes    Yes         Yes         INPUT     
pc[0][3]                    Yes    Yes         Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][2:0]                  Yes    Yes         Yes         INPUT     
pc[1][5:4]                  Yes    Yes         Yes         INPUT     
pc[1][27:7]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      No     No          No          OUTPUT    
gnt[1]                      Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel0.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.51 100.00  83.02 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.51 100.00  83.02 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.34 --      40.34 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel0.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel0.seltop
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   176     83.02   
Total Bits 0->1 106   88      83.02   
Total Bits 1->0 106   88      83.02   

                              
Ports          6   3   50.00  
Port Bits      204 170 83.33  
Port Bits 0->1 102 85  83.33  
Port Bits 1->0 102 85  83.33  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][1:0]                  Yes    Yes         Yes         INPUT     
pc[0][5:3]                  Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][5:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:7]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[0]                      Yes    Yes         Yes         OUTPUT    
gnt[1]                      No     No          No          OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel0.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.51 100.00  83.02 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.51 100.00  83.02 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 40.34 --      40.34 sel0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel0.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel0.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   176     83.02   
Total Bits 0->1 106   88      83.02   
Total Bits 1->0 106   88      83.02   

                              
Ports          6   4   66.67  
Port Bits      204 170 83.33  
Port Bits 0->1 102 85  83.33  
Port Bits 1->0 102 85  83.33  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][1:0]                  Yes    Yes         Yes         INPUT     
pc[0][3]                    Yes    Yes         Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][5:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:7]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[5:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[6]                    No     No          No          OUTPUT    
pc_up[27:7]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.sel2.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.98 100.00  83.96 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.98 100.00  83.96 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 42.23 --      42.23 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel2.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.sel2.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   178     83.96   
Total Bits 0->1 106   89      83.96   
Total Bits 1->0 106   89      83.96   

                              
Ports          6   4   66.67  
Port Bits      204 172 84.31  
Port Bits 0->1 102 86  84.31  
Port Bits 1->0 102 86  84.31  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3:0]                  Yes    Yes         Yes         INPUT     
pc[0][5]                    Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:5]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[3:0]                  Yes    Yes         Yes         OUTPUT    
pc_up[4]                    No     No          No          OUTPUT    
pc_up[27:5]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.seltop.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.98 100.00  83.96 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.98 100.00  83.96 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 85.71 --      85.71 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.seltop.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.seltop.sell
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   178     83.96   
Total Bits 0->1 106   89      83.96   
Total Bits 1->0 106   89      83.96   

                              
Ports          6   4   66.67  
Port Bits      204 172 84.31  
Port Bits 0->1 102 86  84.31  
Port Bits 1->0 102 86  84.31  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][3:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:5]                 Yes    Yes         Yes         INPUT     
pc[1][1:0]                  Yes    Yes         Yes         INPUT     
pc[1][4]                    Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.seltop.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 92.45 100.00  84.91 


Instance's subtree :

SCORE  LINE   TOGGLE 
 92.45 100.00  84.91 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 86.55 --      86.55 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.seltop.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.seltop.selr
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   180     84.91   
Total Bits 0->1 106   90      84.91   
Total Bits 1->0 106   90      84.91   

                              
Ports          6   4   66.67  
Port Bits      204 174 85.29  
Port Bits 0->1 102 87  85.29  
Port Bits 1->0 102 87  85.29  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.seltop.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 92.45 100.00  84.91 


Instance's subtree :

SCORE  LINE   TOGGLE 
 92.45 100.00  84.91 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 86.55 --      86.55 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.seltop.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.seltop.selr
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   180     84.91   
Total Bits 0->1 106   90      84.91   
Total Bits 1->0 106   90      84.91   

                              
Ports          6   4   66.67  
Port Bits      204 174 85.29  
Port Bits 0->1 102 87  85.29  
Port Bits 1->0 102 87  85.29  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:6]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.seltop.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 86.55 --      86.55 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.seltop.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.seltop.seltop
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   184     86.79   
Total Bits 0->1 106   92      86.79   
Total Bits 1->0 106   92      86.79   

                              
Ports          6   3   50.00  
Port Bits      204 178 87.25  
Port Bits 0->1 102 89  87.25  
Port Bits 1->0 102 89  87.25  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          No     No          No          INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.sel2.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 43.91 --      43.91 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel2.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.sel2.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   184     86.79   
Total Bits 0->1 106   92      86.79   
Total Bits 1->0 106   92      86.79   

                              
Ports          6   4   66.67  
Port Bits      204 178 87.25  
Port Bits 0->1 102 89  87.25  
Port Bits 1->0 102 89  87.25  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][3:0]                  Yes    Yes         Yes         INPUT     
pc[1][27:5]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.seltop.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 86.55 --      86.55 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.seltop.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.seltop.seltop
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   184     86.79   
Total Bits 0->1 106   92      86.79   
Total Bits 1->0 106   92      86.79   

                              
Ports          6   3   50.00  
Port Bits      204 178 87.25  
Port Bits 0->1 102 89  87.25  
Port Bits 1->0 102 89  87.25  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          No     No          No          INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.seltop.selr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 85.71 --      85.71 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.seltop.selr

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.seltop.selr
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   184     86.79   
Total Bits 0->1 106   92      86.79   
Total Bits 1->0 106   92      86.79   

                              
Ports          6   4   66.67  
Port Bits      204 178 87.25  
Port Bits 0->1 102 89  87.25  
Port Bits 1->0 102 89  87.25  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][5:0]                  Yes    Yes         Yes         INPUT     
pc[0][27:7]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_third.sel_small_pc.seltop.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.40 100.00  86.79 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 85.71 --      85.71 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.seltop.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_third.sel_small_pc.seltop.seltop
                Total Covered Percent 
Totals          9     5       55.56   
Total Bits      212   184     86.79   
Total Bits 0->1 106   92      86.79   
Total Bits 1->0 106   92      86.79   

                              
Ports          6   3   50.00  
Port Bits      204 178 87.25  
Port Bits 0->1 102 89  87.25  
Port Bits 1->0 102 89  87.25  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          No     No          No          INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel3.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 44.12 --      44.12 sel3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel3.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel3.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   186     87.74   
Total Bits 0->1 106   93      87.74   
Total Bits 1->0 106   93      87.74   

                              
Ports          6   4   66.67  
Port Bits      204 180 88.24  
Port Bits 0->1 102 90  88.24  
Port Bits 1->0 102 90  88.24  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.sel2.seltop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME 
 43.91 --      43.91 sel2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel2.seltop

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.sel2.seltop
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   186     87.74   
Total Bits 0->1 106   93      87.74   
Total Bits 1->0 106   93      87.74   

                              
Ports          6   4   66.67  
Port Bits      204 180 88.24  
Port Bits 0->1 102 90  88.24  
Port Bits 1->0 102 90  88.24  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_first.sel_small_pc.seltop.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 86.55 --      86.55 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.seltop.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_first.sel_small_pc.seltop.sell
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   186     87.74   
Total Bits 0->1 106   93      87.74   
Total Bits 1->0 106   93      87.74   

                              
Ports          6   4   66.67  
Port Bits      204 180 88.24  
Port Bits 0->1 102 90  88.24  
Port Bits 1->0 102 90  88.24  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.issue_second.sel_small_pc.seltop.sell
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.87 100.00  87.74 


Module : 

SCORE  LINE   TOGGLE NAME    
 93.87 100.00  87.74 pc_sel2 


Parent : 

SCORE  LINE   TOGGLE NAME   
 86.55 --      86.55 seltop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.seltop.sell

             Line No.   Total   Covered  Percent
TOTAL                        9        9   100.00
ALWAYS             99        9        9   100.00

98                          always_comb begin
99         1/1                  case(req)
100                                 2'b11: begin
101        1/1                          pri   = smaller ?   2'b10  :  2'b01;
102        1/1                          pc_up = smaller ?   pc[1]  :  pc[0];
103                                 end
104                                 2'b10: begin
105        1/1                          pri = 2'b10;
106        1/1                          pc_up = pc[1];
107                                 end
108                                 2'b01: begin
109        1/1                          pri = 2'b01;
110        1/1                          pc_up = pc[0];
111                                 end
112                                 2'b00: begin
113        1/1                          pri = 2'b00;
114        1/1                          pc_up = `XLEN'hfffffff;
115                                 end
                   ==>  MISSING_DEFAULT

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.issue_second.sel_small_pc.seltop.sell
                Total Covered Percent 
Totals          9     6       66.67   
Total Bits      212   186     87.74   
Total Bits 0->1 106   93      87.74   
Total Bits 1->0 106   93      87.74   

                              
Ports          6   4   66.67  
Port Bits      204 180 88.24  
Port Bits 0->1 102 90  88.24  
Port Bits 1->0 102 90  88.24  

                            
Signals          3 2 66.67  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
                            Toggle Toggle 1->0 Toggle 0->1 Direction 
pc[0][27:0]                 Yes    Yes         Yes         INPUT     
pc[1][27:0]                 Yes    Yes         Yes         INPUT     
Other bits of pc[1:0][31:0] No     No          No          INPUT     
req[1:0]                    Yes    Yes         Yes         INPUT     
en                          Yes    Yes         Yes         INPUT     
gnt[1:0]                    Yes    Yes         Yes         OUTPUT    
req_up                      Yes    Yes         Yes         OUTPUT    
pc_up[27:0]                 Yes    Yes         Yes         OUTPUT    
pc_up[31:28]                No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
pri[1:0] Yes    Yes         Yes         
larger   No     No          No          
smaller  Yes    Yes         Yes         


===============================================================================
Module : ps16
===============================================================================
SCORE  LINE   TOGGLE 
 97.62 --      97.62 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/ps.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME                  
 72.62 --      72.62 testbench.tbp.sel_av2 
 76.19 --      76.19 testbench.tbp.sel_av0 
 82.14 --      82.14 testbench.tbp.sel_av1 



-------------------------------------------------------------------------------
Toggle Coverage for Module : ps16
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      84    82      97.62   
Total Bits 0->1 42    41      97.62   
Total Bits 1->0 42    41      97.62   

                            
Ports          4  3  75.00  
Port Bits      68 66 97.06  
Port Bits 0->1 34 33 97.06  
Port Bits 1->0 34 33 97.06  

                              
Signals          2  2  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
          Toggle Toggle 1->0 Toggle 0->1 Direction 
req[15:0] Yes    Yes         Yes         INPUT     
en        No     No          No          INPUT     
gnt[15:0] Yes    Yes         Yes         OUTPUT    
req_up    Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[3:0] Yes    Yes         Yes         
sel[3:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 72.62 --      72.62 


Instance's subtree :

SCORE  LINE   TOGGLE 
 81.94  84.67  79.21 


Module : 

SCORE  LINE   TOGGLE NAME 
 97.62 --      97.62 ps16 


Parent : 

SCORE  LINE   TOGGLE NAME 
 87.58 100.00  75.17 tbp  


Subtrees :

SCORE  LINE   TOGGLE NAME  
 67.60  63.33  71.88 ps_0  
 74.27  76.67  71.88 ps_1  
 90.42  93.33  87.50 ps_2  
 92.08  96.67  87.50 ps_3  
 89.64  93.33  85.94 pstop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2
                Total Covered Percent 
Totals          6     3       50.00   
Total Bits      84    61      72.62   
Total Bits 0->1 42    31      73.81   
Total Bits 1->0 42    30      71.43   

                            
Ports          4  1  25.00  
Port Bits      68 45 66.18  
Port Bits 0->1 34 23 67.65  
Port Bits 1->0 34 22 64.71  

                              
Signals          2  2  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[15:0]  Yes    Yes         Yes         INPUT     
en         No     No          No          INPUT     
gnt[2:0]   No     No          No          OUTPUT    
gnt[3]     Yes    Yes         Yes         OUTPUT    
gnt[4]     No     No          No          OUTPUT    
gnt[5]     Yes    Yes         Yes         OUTPUT    
gnt[7:6]   No     No          No          OUTPUT    
gnt[8]     Yes    Yes         Yes         OUTPUT    
gnt[9]     No     No          No          OUTPUT    
gnt[10]    Yes    Yes         Yes         OUTPUT    
gnt[12:11] No     No          No          OUTPUT    
gnt[13]    Yes    Yes         Yes         OUTPUT    
gnt[14]    No     No          No          OUTPUT    
gnt[15]    Yes    Yes         Yes         OUTPUT    
req_up     No     No          Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[3:0] Yes    Yes         Yes         
sel[3:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 76.19 --      76.19 


Instance's subtree :

SCORE  LINE   TOGGLE 
 90.76  99.33  82.18 


Module : 

SCORE  LINE   TOGGLE NAME 
 97.62 --      97.62 ps16 


Parent : 

SCORE  LINE   TOGGLE NAME 
 87.58 100.00  75.17 tbp  


Subtrees :

SCORE  LINE   TOGGLE NAME  
 96.88 100.00  93.75 ps_0  
 93.75 100.00  87.50 ps_1  
 96.88 100.00  93.75 ps_2  
 75.00 100.00  50.00 ps_3  
 95.21  96.67  93.75 pstop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0
                Total Covered Percent 
Totals          6     3       50.00   
Total Bits      84    64      76.19   
Total Bits 0->1 42    32      76.19   
Total Bits 1->0 42    32      76.19   

                            
Ports          4  1  25.00  
Port Bits      68 48 70.59  
Port Bits 0->1 34 24 70.59  
Port Bits 1->0 34 24 70.59  

                              
Signals          2  2  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
           Toggle Toggle 1->0 Toggle 0->1 Direction 
req[13:0]  Yes    Yes         Yes         INPUT     
req[15:14] No     No          No          INPUT     
en         No     No          No          INPUT     
gnt[0]     No     No          No          OUTPUT    
gnt[4:1]   Yes    Yes         Yes         OUTPUT    
gnt[5]     No     No          No          OUTPUT    
gnt[6]     Yes    Yes         Yes         OUTPUT    
gnt[7]     No     No          No          OUTPUT    
gnt[9:8]   Yes    Yes         Yes         OUTPUT    
gnt[10]    No     No          No          OUTPUT    
gnt[11]    Yes    Yes         Yes         OUTPUT    
gnt[12]    No     No          No          OUTPUT    
gnt[13]    Yes    Yes         Yes         OUTPUT    
gnt[15:14] No     No          No          OUTPUT    
req_up     Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[3:0] Yes    Yes         Yes         
sel[3:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 82.14 --      82.14 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.39  98.67  88.12 


Module : 

SCORE  LINE   TOGGLE NAME 
 97.62 --      97.62 ps16 


Parent : 

SCORE  LINE   TOGGLE NAME 
 87.58 100.00  75.17 tbp  


Subtrees :

SCORE  LINE   TOGGLE NAME  
 95.21  96.67  93.75 ps_0  
 96.88 100.00  93.75 ps_1  
 96.88 100.00  93.75 ps_2  
 90.62 100.00  81.25 ps_3  
 91.30  96.67  85.94 pstop 



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1
                Total Covered Percent 
Totals          6     2       33.33   
Total Bits      84    69      82.14   
Total Bits 0->1 42    35      83.33   
Total Bits 1->0 42    34      80.95   

                            
Ports          4  0  0.00   
Port Bits      68 53 77.94  
Port Bits 0->1 34 27 79.41  
Port Bits 1->0 34 26 76.47  

                              
Signals          2  2  100.00 
Signal Bits      16 16 100.00 
Signal Bits 0->1 8  8  100.00 
Signal Bits 1->0 8  8  100.00 

Port Details
          Toggle Toggle 1->0 Toggle 0->1 Direction 
req[14:0] Yes    Yes         Yes         INPUT     
req[15]   No     No          No          INPUT     
en        No     No          No          INPUT     
gnt[0]    Yes    Yes         Yes         OUTPUT    
gnt[1]    No     No          No          OUTPUT    
gnt[5:2]  Yes    Yes         Yes         OUTPUT    
gnt[6]    No     No          No          OUTPUT    
gnt[7]    Yes    Yes         Yes         OUTPUT    
gnt[8]    No     No          No          OUTPUT    
gnt[12:9] Yes    Yes         Yes         OUTPUT    
gnt[13]   No     No          No          OUTPUT    
gnt[14]   Yes    Yes         Yes         OUTPUT    
gnt[15]   No     No          No          OUTPUT    
req_up    No     No          Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[3:0] Yes    Yes         Yes         
sel[3:0] Yes    Yes         Yes         


===============================================================================
Module : ps2
===============================================================================
SCORE  LINE   TOGGLE 
100.00 100.00 100.00 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/ps.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME                              
 20.00  40.00   0.00 ps8.psl.p2top                     
 20.00  40.00   0.00 ps8.psr.p2top                     
 30.00  60.00   0.00 ps8.pstop                         
 35.00  70.00   0.00 ps8.psl.psl                       
 35.00  70.00   0.00 ps8.psl.psr                       
 35.00  70.00   0.00 ps8.psr.psl                       
 35.00  70.00   0.00 ps8.psr.psr                       
 50.00  50.00  50.00 testbench.tbp.sel_av2.ps_1.psl    
 50.00  50.00  50.00 testbench.tbp.sel_av2.ps_0.psr    
 50.00 100.00   0.00 testbench.tbp.sel_av0.ps_3.psl    
 76.67  70.00  83.33 testbench.tbp.sel_av2.ps_0.psl    
 76.67  70.00  83.33 testbench.tbp.sel_av2.ps_0.p2top  
 78.33  90.00  66.67 testbench.tbp.sel_av2.pstop.p2top 
 78.33  90.00  66.67 testbench.tbp.sel_av1.pstop.p2top 
 83.33 100.00  66.67 testbench.tbp.sel_av1.ps_3.psl    
 83.33 100.00  66.67 testbench.tbp.sel_av0.ps_3.p2top  
 86.67  90.00  83.33 testbench.tbp.sel_av2.ps_3.psr    
 86.67  90.00  83.33 testbench.tbp.sel_av2.ps_2.psl    
 86.67  90.00  83.33 testbench.tbp.sel_av2.ps_2.psr    
 86.67  90.00  83.33 testbench.tbp.sel_av2.ps_1.psr    
 86.67  90.00  83.33 testbench.tbp.sel_av2.ps_1.p2top  
 86.67  90.00  83.33 testbench.tbp.sel_av1.ps_0.psr    
 86.67  90.00  83.33 testbench.tbp.sel_av0.pstop.p2top 
 90.83  90.00  91.67 testbench.tbp.sel_av2.pstop.psr   
 91.67 100.00  83.33 testbench.tbp.sel_av2.ps_3.psl    
 91.67 100.00  83.33 testbench.tbp.sel_av1.ps_3.psr    
 91.67 100.00  83.33 testbench.tbp.sel_av1.ps_2.psr    
 91.67 100.00  83.33 testbench.tbp.sel_av1.ps_1.psl    
 91.67 100.00  83.33 testbench.tbp.sel_av0.ps_3.psr    
 91.67 100.00  83.33 testbench.tbp.sel_av0.ps_2.psl    
 91.67 100.00  83.33 testbench.tbp.sel_av0.ps_1.psl    
 91.67 100.00  83.33 testbench.tbp.sel_av0.ps_1.psr    
 91.67 100.00  83.33 testbench.tbp.sel_av0.ps_0.psr    
 95.83 100.00  91.67 testbench.tbp.sel_av1.pstop.psr   
100.00 100.00 100.00 testbench.tbp.sel_av2.ps_3.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av2.ps_2.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av2.pstop.psl   
100.00 100.00 100.00 testbench.tbp.sel_av1.ps_3.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av1.ps_2.psl    
100.00 100.00 100.00 testbench.tbp.sel_av1.ps_2.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av1.ps_1.psr    
100.00 100.00 100.00 testbench.tbp.sel_av1.ps_1.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av1.ps_0.psl    
100.00 100.00 100.00 testbench.tbp.sel_av1.ps_0.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av1.pstop.psl   
100.00 100.00 100.00 testbench.tbp.sel_av0.ps_2.psr    
100.00 100.00 100.00 testbench.tbp.sel_av0.ps_2.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av0.ps_1.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av0.ps_0.psl    
100.00 100.00 100.00 testbench.tbp.sel_av0.ps_0.p2top  
100.00 100.00 100.00 testbench.tbp.sel_av0.pstop.psl   
100.00 100.00 100.00 testbench.tbp.sel_av0.pstop.psr   



-------------------------------------------------------------------------------
Line Coverage for Module : ps2

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Module : ps2
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.psl.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 20.00  40.00   0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 20.00  40.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 psl  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : ps8.psl.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10        4    40.00
ALWAYS             13        7        2    28.57
ALWAYS             24        3        2    66.67

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         0/1     ==>          else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         0/1     ==>          else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         0/1     ==>              gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         0/1     ==>              req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.psl.p2top
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      12    0       0.00    
Total Bits 0->1 6     0       0.00    
Total Bits 1->0 6     0       0.00    

                           
Ports          4  0 0.00   
Port Bits      12 0 0.00   
Port Bits 0->1 6  0 0.00   
Port Bits 1->0 6  0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.psr.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 20.00  40.00   0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 20.00  40.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 psr  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : ps8.psr.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10        4    40.00
ALWAYS             13        7        2    28.57
ALWAYS             24        3        2    66.67

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         0/1     ==>          else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         0/1     ==>          else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         0/1     ==>              gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         0/1     ==>              req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.psr.p2top
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      12    0       0.00    
Total Bits 0->1 6     0       0.00    
Total Bits 1->0 6     0       0.00    

                           
Ports          4  0 0.00   
Port Bits      12 0 0.00   
Port Bits 0->1 6  0 0.00   
Port Bits 1->0 6  0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.pstop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 30.00  60.00   0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 30.00  60.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 ps8  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : ps8.pstop

             Line No.   Total   Covered  Percent
TOTAL                       10        6    60.00
ALWAYS             13        7        4    57.14
ALWAYS             24        3        2    66.67

12                          always_comb begin
13         1/1                  if(~en)
14         0/1     ==>              gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         0/1     ==>              req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.pstop
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      12    0       0.00    
Total Bits 0->1 6     0       0.00    
Total Bits 1->0 6     0       0.00    

                           
Ports          4  0 0.00   
Port Bits      12 0 0.00   
Port Bits 0->1 6  0 0.00   
Port Bits 1->0 6  0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.psl.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 35.00  70.00   0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 35.00  70.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 psl  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : ps8.psl.psl

             Line No.   Total   Covered  Percent
TOTAL                       10        7    70.00
ALWAYS             13        7        5    71.43
ALWAYS             24        3        2    66.67

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         0/1     ==>              req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.psl.psl
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      12    0       0.00    
Total Bits 0->1 6     0       0.00    
Total Bits 1->0 6     0       0.00    

                           
Ports          4  0 0.00   
Port Bits      12 0 0.00   
Port Bits 0->1 6  0 0.00   
Port Bits 1->0 6  0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.psl.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 35.00  70.00   0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 35.00  70.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 psl  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : ps8.psl.psr

             Line No.   Total   Covered  Percent
TOTAL                       10        7    70.00
ALWAYS             13        7        5    71.43
ALWAYS             24        3        2    66.67

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         0/1     ==>              req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.psl.psr
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      12    0       0.00    
Total Bits 0->1 6     0       0.00    
Total Bits 1->0 6     0       0.00    

                           
Ports          4  0 0.00   
Port Bits      12 0 0.00   
Port Bits 0->1 6  0 0.00   
Port Bits 1->0 6  0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.psr.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 35.00  70.00   0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 35.00  70.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 psr  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : ps8.psr.psl

             Line No.   Total   Covered  Percent
TOTAL                       10        7    70.00
ALWAYS             13        7        5    71.43
ALWAYS             24        3        2    66.67

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         0/1     ==>              req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.psr.psl
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      12    0       0.00    
Total Bits 0->1 6     0       0.00    
Total Bits 1->0 6     0       0.00    

                           
Ports          4  0 0.00   
Port Bits      12 0 0.00   
Port Bits 0->1 6  0 0.00   
Port Bits 1->0 6  0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.psr.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 35.00  70.00   0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 35.00  70.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 psr  


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : ps8.psr.psr

             Line No.   Total   Covered  Percent
TOTAL                       10        7    70.00
ALWAYS             13        7        5    71.43
ALWAYS             24        3        2    66.67

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         0/1     ==>              req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.psr.psr
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      12    0       0.00    
Total Bits 0->1 6     0       0.00    
Total Bits 1->0 6     0       0.00    

                           
Ports          4  0 0.00   
Port Bits      12 0 0.00   
Port Bits 0->1 6  0 0.00   
Port Bits 1->0 6  0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_1.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 50.00  50.00  50.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 50.00  50.00  50.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 71.43 --      71.43 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_1.psl

             Line No.   Total   Covered  Percent
TOTAL                       10        5    50.00
ALWAYS             13        7        2    28.57
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         0/1     ==>          else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         0/1     ==>          else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         0/1     ==>              gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_1.psl
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      12    6       50.00   
Total Bits 0->1 6     3       50.00   
Total Bits 1->0 6     3       50.00   

                           
Ports          4  2 50.00  
Port Bits      12 6 50.00  
Port Bits 0->1 6  3 50.00  
Port Bits 1->0 6  3 50.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_0.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 50.00  50.00  50.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 50.00  50.00  50.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 71.43 --      71.43 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_0.psr

             Line No.   Total   Covered  Percent
TOTAL                       10        5    50.00
ALWAYS             13        7        2    28.57
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         0/1     ==>          else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         0/1     ==>          else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         0/1     ==>              gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_0.psr
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      12    6       50.00   
Total Bits 0->1 6     3       50.00   
Total Bits 1->0 6     3       50.00   

                           
Ports          4  2 50.00  
Port Bits      12 6 50.00  
Port Bits 0->1 6  3 50.00  
Port Bits 1->0 6  3 50.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_3.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 50.00 100.00   0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 50.00 100.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 50.00 --      50.00 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_3.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_3.psl
                Total Covered Percent 
Totals          4     0       0.00    
Total Bits      12    0       0.00    
Total Bits 0->1 6     0       0.00    
Total Bits 1->0 6     0       0.00    

                           
Ports          4  0 0.00   
Port Bits      12 0 0.00   
Port Bits 0->1 6  0 0.00   
Port Bits 1->0 6  0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[1:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_0.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 76.67  70.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 76.67  70.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 71.43 --      71.43 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_0.psl

             Line No.   Total   Covered  Percent
TOTAL                       10        7    70.00
ALWAYS             13        7        4    57.14
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         0/1     ==>          else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         0/1     ==>              gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_0.psl
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_0.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 76.67  70.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 76.67  70.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 71.43 --      71.43 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_0.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10        7    70.00
ALWAYS             13        7        4    57.14
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         0/1     ==>          else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         0/1     ==>              gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_0.p2top
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.pstop.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 78.33  90.00  66.67 


Instance's subtree :

SCORE  LINE   TOGGLE 
 78.33  90.00  66.67 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 85.71 --      85.71 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.pstop.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         0/1     ==>              gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.pstop.p2top
                Total Covered Percent 
Totals          4     1       25.00   
Total Bits      12    8       66.67   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     3       50.00   

                           
Ports          4  1 25.00  
Port Bits      12 8 66.67  
Port Bits 0->1 6  5 83.33  
Port Bits 1->0 6  3 50.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]   No     No          Yes         INPUT     
req[1]   Yes    Yes         Yes         INPUT     
en       No     No          No          INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   No     No          Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.pstop.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 78.33  90.00  66.67 


Instance's subtree :

SCORE  LINE   TOGGLE 
 78.33  90.00  66.67 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 85.71 --      85.71 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.pstop.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         0/1     ==>              gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.pstop.p2top
                Total Covered Percent 
Totals          4     1       25.00   
Total Bits      12    8       66.67   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     3       50.00   

                           
Ports          4  1 25.00  
Port Bits      12 8 66.67  
Port Bits 0->1 6  5 83.33  
Port Bits 1->0 6  3 50.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0]   No     No          Yes         INPUT     
req[1]   Yes    Yes         Yes         INPUT     
en       No     No          No          INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   No     No          Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_3.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 83.33 100.00  66.67 


Instance's subtree :

SCORE  LINE   TOGGLE 
 83.33 100.00  66.67 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 78.57 --      78.57 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_3.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_3.psl
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      12    8       66.67   
Total Bits 0->1 6     4       66.67   
Total Bits 1->0 6     4       66.67   

                           
Ports          4  2 50.00  
Port Bits      12 8 66.67  
Port Bits 0->1 6  4 66.67  
Port Bits 1->0 6  4 66.67  

Port Details
       Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0] Yes    Yes         Yes         INPUT     
req[1] No     No          No          INPUT     
en     Yes    Yes         Yes         INPUT     
gnt[0] Yes    Yes         Yes         OUTPUT    
gnt[1] No     No          No          OUTPUT    
req_up Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_3.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 83.33 100.00  66.67 


Instance's subtree :

SCORE  LINE   TOGGLE 
 83.33 100.00  66.67 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 50.00 --      50.00 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_3.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_3.p2top
                Total Covered Percent 
Totals          4     2       50.00   
Total Bits      12    8       66.67   
Total Bits 0->1 6     4       66.67   
Total Bits 1->0 6     4       66.67   

                           
Ports          4  2 50.00  
Port Bits      12 8 66.67  
Port Bits 0->1 6  4 66.67  
Port Bits 1->0 6  4 66.67  

Port Details
       Toggle Toggle 1->0 Toggle 0->1 Direction 
req[0] Yes    Yes         Yes         INPUT     
req[1] No     No          No          INPUT     
en     Yes    Yes         Yes         INPUT     
gnt[0] Yes    Yes         Yes         OUTPUT    
gnt[1] No     No          No          OUTPUT    
req_up Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_3.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_3.psr

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         0/1     ==>              gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_3.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_2.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_2.psl

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_2.psl
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_2.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_2.psr

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_2.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_1.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 71.43 --      71.43 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_1.psr

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         0/1     ==>              gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_1.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_1.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 71.43 --      71.43 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_1.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_1.p2top
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_0.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_0.psr

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         0/1     ==>              gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_0.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.pstop.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 86.67  90.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 92.86 --      92.86 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.pstop.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         0/1     ==>              gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.pstop.p2top
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       No     No          No          INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.pstop.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 90.83  90.00  91.67 


Instance's subtree :

SCORE  LINE   TOGGLE 
 90.83  90.00  91.67 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 85.71 --      85.71 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.pstop.psr

             Line No.   Total   Covered  Percent
TOTAL                       10        9    90.00
ALWAYS             13        7        6    85.71
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         0/1     ==>              gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.pstop.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   No     No          Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_3.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_3.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_3.psl
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_3.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 78.57 --      78.57 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_3.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_3.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_2.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_2.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_2.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_1.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_1.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_1.psl
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_3.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 50.00 --      50.00 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_3.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_3.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_2.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_2.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_2.psl
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_1.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_1.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_1.psl
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_1.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_1.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_1.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_0.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.67 100.00  83.33 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_0.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_0.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    10      83.33   
Total Bits 0->1 6     5       83.33   
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 10 83.33  
Port Bits 0->1 6  5  83.33  
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.pstop.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 95.83 100.00  91.67 


Instance's subtree :

SCORE  LINE   TOGGLE 
 95.83 100.00  91.67 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 85.71 --      85.71 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.pstop.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.pstop.psr
                Total Covered Percent 
Totals          4     3       75.00   
Total Bits      12    11      91.67   
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     5       83.33   

                            
Ports          4  3  75.00  
Port Bits      12 11 91.67  
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  5  83.33  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   No     No          Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_3.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_3.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_3.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_2.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.ps_2.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_2.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.pstop.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 85.71 --      85.71 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av2.pstop.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.pstop.psl
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_3.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 78.57 --      78.57 ps_3 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_3.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_3.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_2.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_2.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_2.psl
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_2.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_2.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_2.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_1.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_1.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_1.psr
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_1.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_1.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_1.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_0.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_0.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_0.psl
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_0.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.ps_0.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_0.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.pstop.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 85.71 --      85.71 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av1.pstop.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.pstop.psl
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_2.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_2.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_2.psr
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_2.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_2 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_2.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_2.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_1.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 85.71 --      85.71 ps_1 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_1.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_1.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_0.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_0.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_0.psl
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_0.p2top
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME 
 92.86 --      92.86 ps_0 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.ps_0.p2top

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_0.p2top
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.pstop.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 92.86 --      92.86 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.pstop.psl

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.pstop.psl
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.pstop.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
100.00 100.00 100.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 100.00 100.00 ps2  


Parent : 

SCORE  LINE   TOGGLE NAME  
 92.86 --      92.86 pstop 


Subtrees :


no children
----------------


-------------------------------------------------------------------------------
Line Coverage for Instance : testbench.tbp.sel_av0.pstop.psr

             Line No.   Total   Covered  Percent
TOTAL                       10       10   100.00
ALWAYS             13        7        7   100.00
ALWAYS             24        3        3   100.00

12                          always_comb begin
13         1/1                  if(~en)
14         1/1                      gnt = 2'b00;
15         1/1                  else if (req[1])
16         1/1                      gnt = 2'b10;
17         1/1                  else if (req[0])
18         1/1                      gnt = 2'b01;
19                              else 
20         1/1                      gnt = 2'b00;
21                          end
22                      
23                          always_comb begin
24         1/1                  if(req[1]|req[0])
25         1/1                      req_up = 1'b1;
26                              else
27         1/1                      req_up = 1'b0;

-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.pstop.psr
                Total Covered Percent 
Totals          4     4       100.00  
Total Bits      12    12      100.00  
Total Bits 0->1 6     6       100.00  
Total Bits 1->0 6     6       100.00  

                            
Ports          4  4  100.00 
Port Bits      12 12 100.00 
Port Bits 0->1 6  6  100.00 
Port Bits 1->0 6  6  100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    


===============================================================================
Module : ps4
===============================================================================
SCORE  LINE   TOGGLE 
100.00 --     100.00 

Source File(s) : 

/afs/umich.edu/user/k/o/kouchin/eecs470/group15w21/verilog/ps.sv

Module self-instances :

SCORE  LINE   TOGGLE NAME                        
  0.00 --       0.00 ps8.psl                     
  0.00 --       0.00 ps8.psr                     
 50.00 --      50.00 testbench.tbp.sel_av0.ps_3  
 71.43 --      71.43 testbench.tbp.sel_av2.ps_1  
 71.43 --      71.43 testbench.tbp.sel_av2.ps_0  
 78.57 --      78.57 testbench.tbp.sel_av1.ps_3  
 85.71 --      85.71 testbench.tbp.sel_av2.ps_3  
 85.71 --      85.71 testbench.tbp.sel_av2.ps_2  
 85.71 --      85.71 testbench.tbp.sel_av2.pstop 
 85.71 --      85.71 testbench.tbp.sel_av1.pstop 
 85.71 --      85.71 testbench.tbp.sel_av0.ps_1  
 92.86 --      92.86 testbench.tbp.sel_av1.ps_2  
 92.86 --      92.86 testbench.tbp.sel_av1.ps_1  
 92.86 --      92.86 testbench.tbp.sel_av1.ps_0  
 92.86 --      92.86 testbench.tbp.sel_av0.ps_2  
 92.86 --      92.86 testbench.tbp.sel_av0.ps_0  
 92.86 --      92.86 testbench.tbp.sel_av0.pstop 



-------------------------------------------------------------------------------
Toggle Coverage for Module : ps4
                Total Covered Percent 
Totals          6     6       100.00  
Total Bits      28    28      100.00  
Total Bits 0->1 14    14      100.00  
Total Bits 1->0 14    14      100.00  

                            
Ports          4  4  100.00 
Port Bits      20 20 100.00 
Port Bits 0->1 10 10 100.00 
Port Bits 1->0 10 10 100.00 

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[3:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.psl
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
  0.00 --       0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 30.00  60.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 ps8  


Subtrees :

SCORE  LINE   TOGGLE NAME  
 20.00  40.00   0.00 p2top 
 35.00  70.00   0.00 psl   
 35.00  70.00   0.00 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.psl
                Total Covered Percent 
Totals          6     0       0.00    
Total Bits      28    0       0.00    
Total Bits 0->1 14    0       0.00    
Total Bits 1->0 14    0       0.00    

                           
Ports          4  0 0.00   
Port Bits      20 0 0.00   
Port Bits 0->1 10 0 0.00   
Port Bits 1->0 10 0 0.00   

                            
Signals          2 0 0.00   
Signal Bits      8 0 0.00   
Signal Bits 0->1 4 0 0.00   
Signal Bits 1->0 4 0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[3:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] No     No          No          
sel[1:0] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : ps8.psr
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
  0.00 --       0.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 30.00  60.00   0.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME 
  0.00 --       0.00 ps8  


Subtrees :

SCORE  LINE   TOGGLE NAME  
 20.00  40.00   0.00 p2top 
 35.00  70.00   0.00 psl   
 35.00  70.00   0.00 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : ps8.psr
                Total Covered Percent 
Totals          6     0       0.00    
Total Bits      28    0       0.00    
Total Bits 0->1 14    0       0.00    
Total Bits 1->0 14    0       0.00    

                           
Ports          4  0 0.00   
Port Bits      20 0 0.00   
Port Bits 0->1 10 0 0.00   
Port Bits 1->0 10 0 0.00   

                            
Signals          2 0 0.00   
Signal Bits      8 0 0.00   
Signal Bits 0->1 4 0 0.00   
Signal Bits 1->0 4 0 0.00   

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] No     No          No          INPUT     
en       No     No          No          INPUT     
gnt[3:0] No     No          No          OUTPUT    
req_up   No     No          No          OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] No     No          No          
sel[1:0] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_3
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 50.00 --      50.00 


Instance's subtree :

SCORE  LINE   TOGGLE 
 75.00 100.00  50.00 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 76.19 --      76.19 sel_av0 


Subtrees :

SCORE  LINE   TOGGLE NAME  
 83.33 100.00  66.67 p2top 
 50.00 100.00   0.00 psl   
 91.67 100.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_3
                Total Covered Percent 
Totals          6     2       33.33   
Total Bits      28    14      50.00   
Total Bits 0->1 14    7       50.00   
Total Bits 1->0 14    7       50.00   

                            
Ports          4  2  50.00  
Port Bits      20 10 50.00  
Port Bits 0->1 10 5  50.00  
Port Bits 1->0 10 5  50.00  

                            
Signals          2 0 0.00   
Signal Bits      8 4 50.00  
Signal Bits 0->1 4 2 50.00  
Signal Bits 1->0 4 2 50.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[1:0] Yes    Yes         Yes         INPUT     
req[3:2] No     No          No          INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
gnt[3:2] No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
       Toggle Toggle 1->0 Toggle 0->1 
tmp[0] Yes    Yes         Yes         
tmp[1] No     No          No          
sel[0] Yes    Yes         Yes         
sel[1] No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_1
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 71.43 --      71.43 


Instance's subtree :

SCORE  LINE   TOGGLE 
 74.27  76.67  71.88 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 72.62 --      72.62 sel_av2 


Subtrees :

SCORE  LINE   TOGGLE NAME  
 86.67  90.00  83.33 p2top 
 50.00  50.00  50.00 psl   
 86.67  90.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_1
                Total Covered Percent 
Totals          6     4       66.67   
Total Bits      28    20      71.43   
Total Bits 0->1 14    10      71.43   
Total Bits 1->0 14    10      71.43   

                            
Ports          4  3  75.00  
Port Bits      20 14 70.00  
Port Bits 0->1 10 7  70.00  
Port Bits 1->0 10 7  70.00  

                            
Signals          2 1 50.00  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
gnt[3:2] No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[0]   Yes    Yes         Yes         
sel[1]   No     No          No          


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_0
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 71.43 --      71.43 


Instance's subtree :

SCORE  LINE   TOGGLE 
 67.60  63.33  71.88 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 72.62 --      72.62 sel_av2 


Subtrees :

SCORE  LINE   TOGGLE NAME  
 76.67  70.00  83.33 p2top 
 76.67  70.00  83.33 psl   
 50.00  50.00  50.00 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_0
                Total Covered Percent 
Totals          6     4       66.67   
Total Bits      28    20      71.43   
Total Bits 0->1 14    10      71.43   
Total Bits 1->0 14    10      71.43   

                            
Ports          4  3  75.00  
Port Bits      20 14 70.00  
Port Bits 0->1 10 7  70.00  
Port Bits 1->0 10 7  70.00  

                            
Signals          2 1 50.00  
Signal Bits      8 6 75.00  
Signal Bits 0->1 4 3 75.00  
Signal Bits 1->0 4 3 75.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[2:0] No     No          No          OUTPUT    
gnt[3]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[0]   No     No          No          
sel[1]   Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_3
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 78.57 --      78.57 


Instance's subtree :

SCORE  LINE   TOGGLE 
 90.62 100.00  81.25 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 82.14 --      82.14 sel_av1 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
 83.33 100.00  66.67 psl   
 91.67 100.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_3
                Total Covered Percent 
Totals          6     4       66.67   
Total Bits      28    22      78.57   
Total Bits 0->1 14    11      78.57   
Total Bits 1->0 14    11      78.57   

                            
Ports          4  2  50.00  
Port Bits      20 14 70.00  
Port Bits 0->1 10 7  70.00  
Port Bits 1->0 10 7  70.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[2:0] Yes    Yes         Yes         INPUT     
req[3]   No     No          No          INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
gnt[2]   Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_3
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 85.71 --      85.71 


Instance's subtree :

SCORE  LINE   TOGGLE 
 92.08  96.67  87.50 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 72.62 --      72.62 sel_av2 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
 91.67 100.00  83.33 psl   
 86.67  90.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_3
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    24      85.71   
Total Bits 0->1 14    12      85.71   
Total Bits 1->0 14    12      85.71   

                            
Ports          4  3  75.00  
Port Bits      20 16 80.00  
Port Bits 0->1 10 8  80.00  
Port Bits 1->0 10 8  80.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[1]   Yes    Yes         Yes         OUTPUT    
gnt[2]   No     No          No          OUTPUT    
gnt[3]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.ps_2
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 85.71 --      85.71 


Instance's subtree :

SCORE  LINE   TOGGLE 
 90.42  93.33  87.50 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 72.62 --      72.62 sel_av2 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
 86.67  90.00  83.33 psl   
 86.67  90.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.ps_2
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    24      85.71   
Total Bits 0->1 14    12      85.71   
Total Bits 1->0 14    12      85.71   

                            
Ports          4  3  75.00  
Port Bits      20 16 80.00  
Port Bits 0->1 10 8  80.00  
Port Bits 1->0 10 8  80.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
gnt[2]   Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av2.pstop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 85.71 --      85.71 


Instance's subtree :

SCORE  LINE   TOGGLE 
 89.64  93.33  85.94 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 72.62 --      72.62 sel_av2 


Subtrees :

SCORE  LINE   TOGGLE NAME  
 78.33  90.00  66.67 p2top 
100.00 100.00 100.00 psl   
 90.83  90.00  91.67 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av2.pstop
                Total Covered Percent 
Totals          6     3       50.00   
Total Bits      28    24      85.71   
Total Bits 0->1 14    13      92.86   
Total Bits 1->0 14    11      78.57   

                            
Ports          4  2  50.00  
Port Bits      20 17 85.00  
Port Bits 0->1 10 9  90.00  
Port Bits 1->0 10 8  80.00  

                            
Signals          2 1 50.00  
Signal Bits      8 7 87.50  
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 3 75.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       No     No          No          INPUT     
gnt[3:0] Yes    Yes         Yes         OUTPUT    
req_up   No     No          Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[0]   No     No          Yes         
tmp[1]   Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.pstop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 85.71 --      85.71 


Instance's subtree :

SCORE  LINE   TOGGLE 
 91.30  96.67  85.94 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 82.14 --      82.14 sel_av1 


Subtrees :

SCORE  LINE   TOGGLE NAME  
 78.33  90.00  66.67 p2top 
100.00 100.00 100.00 psl   
 95.83 100.00  91.67 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.pstop
                Total Covered Percent 
Totals          6     3       50.00   
Total Bits      28    24      85.71   
Total Bits 0->1 14    13      92.86   
Total Bits 1->0 14    11      78.57   

                            
Ports          4  2  50.00  
Port Bits      20 17 85.00  
Port Bits 0->1 10 9  90.00  
Port Bits 1->0 10 8  80.00  

                            
Signals          2 1 50.00  
Signal Bits      8 7 87.50  
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 3 75.00  

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       No     No          No          INPUT     
gnt[3:0] Yes    Yes         Yes         OUTPUT    
req_up   No     No          Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[0]   No     No          Yes         
tmp[1]   Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_1
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 85.71 --      85.71 


Instance's subtree :

SCORE  LINE   TOGGLE 
 93.75 100.00  87.50 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 76.19 --      76.19 sel_av0 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
 91.67 100.00  83.33 psl   
 91.67 100.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_1
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    24      85.71   
Total Bits 0->1 14    12      85.71   
Total Bits 1->0 14    12      85.71   

                            
Ports          4  3  75.00  
Port Bits      20 16 80.00  
Port Bits 0->1 10 8  80.00  
Port Bits 1->0 10 8  80.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
gnt[2]   Yes    Yes         Yes         OUTPUT    
gnt[3]   No     No          No          OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_2
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 92.86 --      92.86 


Instance's subtree :

SCORE  LINE   TOGGLE 
 96.88 100.00  93.75 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 82.14 --      82.14 sel_av1 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
100.00 100.00 100.00 psl   
 91.67 100.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_2
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    26      92.86   
Total Bits 0->1 14    13      92.86   
Total Bits 1->0 14    13      92.86   

                            
Ports          4  3  75.00  
Port Bits      20 18 90.00  
Port Bits 0->1 10 9  90.00  
Port Bits 1->0 10 9  90.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[3:1] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_1
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 92.86 --      92.86 


Instance's subtree :

SCORE  LINE   TOGGLE 
 96.88 100.00  93.75 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 82.14 --      82.14 sel_av1 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
 91.67 100.00  83.33 psl   
100.00 100.00 100.00 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_1
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    26      92.86   
Total Bits 0->1 14    13      92.86   
Total Bits 1->0 14    13      92.86   

                            
Ports          4  3  75.00  
Port Bits      20 18 90.00  
Port Bits 0->1 10 9  90.00  
Port Bits 1->0 10 9  90.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
gnt[2]   No     No          No          OUTPUT    
gnt[3]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av1.ps_0
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 92.86 --      92.86 


Instance's subtree :

SCORE  LINE   TOGGLE 
 95.21  96.67  93.75 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 82.14 --      82.14 sel_av1 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
100.00 100.00 100.00 psl   
 86.67  90.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av1.ps_0
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    26      92.86   
Total Bits 0->1 14    13      92.86   
Total Bits 1->0 14    13      92.86   

                            
Ports          4  3  75.00  
Port Bits      20 18 90.00  
Port Bits 0->1 10 9  90.00  
Port Bits 1->0 10 9  90.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   Yes    Yes         Yes         OUTPUT    
gnt[1]   No     No          No          OUTPUT    
gnt[3:2] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_2
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 92.86 --      92.86 


Instance's subtree :

SCORE  LINE   TOGGLE 
 96.88 100.00  93.75 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 76.19 --      76.19 sel_av0 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
 91.67 100.00  83.33 psl   
100.00 100.00 100.00 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_2
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    26      92.86   
Total Bits 0->1 14    13      92.86   
Total Bits 1->0 14    13      92.86   

                            
Ports          4  3  75.00  
Port Bits      20 18 90.00  
Port Bits 0->1 10 9  90.00  
Port Bits 1->0 10 9  90.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[1:0] Yes    Yes         Yes         OUTPUT    
gnt[2]   No     No          No          OUTPUT    
gnt[3]   Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.ps_0
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 92.86 --      92.86 


Instance's subtree :

SCORE  LINE   TOGGLE 
 96.88 100.00  93.75 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 76.19 --      76.19 sel_av0 


Subtrees :

SCORE  LINE   TOGGLE NAME  
100.00 100.00 100.00 p2top 
100.00 100.00 100.00 psl   
 91.67 100.00  83.33 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.ps_0
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    26      92.86   
Total Bits 0->1 14    13      92.86   
Total Bits 1->0 14    13      92.86   

                            
Ports          4  3  75.00  
Port Bits      20 18 90.00  
Port Bits 0->1 10 9  90.00  
Port Bits 1->0 10 9  90.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       Yes    Yes         Yes         INPUT     
gnt[0]   No     No          No          OUTPUT    
gnt[3:1] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


-------------------------------------------------------------------------------
===============================================================================
Module Instance : testbench.tbp.sel_av0.pstop
===============================================================================

Instance :

SCORE  LINE   TOGGLE 
 92.86 --      92.86 


Instance's subtree :

SCORE  LINE   TOGGLE 
 95.21  96.67  93.75 


Module : 

SCORE  LINE   TOGGLE NAME 
100.00 --     100.00 ps4  


Parent : 

SCORE  LINE   TOGGLE NAME    
 76.19 --      76.19 sel_av0 


Subtrees :

SCORE  LINE   TOGGLE NAME  
 86.67  90.00  83.33 p2top 
100.00 100.00 100.00 psl   
100.00 100.00 100.00 psr   



-------------------------------------------------------------------------------
Toggle Coverage for Instance : testbench.tbp.sel_av0.pstop
                Total Covered Percent 
Totals          6     5       83.33   
Total Bits      28    26      92.86   
Total Bits 0->1 14    13      92.86   
Total Bits 1->0 14    13      92.86   

                            
Ports          4  3  75.00  
Port Bits      20 18 90.00  
Port Bits 0->1 10 9  90.00  
Port Bits 1->0 10 9  90.00  

                            
Signals          2 2 100.00 
Signal Bits      8 8 100.00 
Signal Bits 0->1 4 4 100.00 
Signal Bits 1->0 4 4 100.00 

Port Details
         Toggle Toggle 1->0 Toggle 0->1 Direction 
req[3:0] Yes    Yes         Yes         INPUT     
en       No     No          No          INPUT     
gnt[3:0] Yes    Yes         Yes         OUTPUT    
req_up   Yes    Yes         Yes         OUTPUT    

Signal Details
         Toggle Toggle 1->0 Toggle 0->1 
tmp[1:0] Yes    Yes         Yes         
sel[1:0] Yes    Yes         Yes         


