
==========================================================================
03_core_wrap.dpl check_setup
--------------------------------------------------------------------------
0

==========================================================================
03_core_wrap.dpl report_tns
--------------------------------------------------------------------------
tns -36.58

==========================================================================
03_core_wrap.dpl report_wns
--------------------------------------------------------------------------
wns -1.11

==========================================================================
03_core_wrap.dpl report_worst_slack
--------------------------------------------------------------------------
worst slack -1.11

==========================================================================
03_core_wrap.dpl report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: i_ibex/cs_registers_i/u_mstatus_csr/rd_data_o[2]_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_ibex/cs_registers_i/priv_mode_id_o[0]_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_ibex/cs_registers_i/u_mstatus_csr/rd_data_o[2]_reg/CLK (sg13g2_dfrbp_2)
     7    0.02    0.05    0.18    0.18 ^ i_ibex/cs_registers_i/u_mstatus_csr/rd_data_o[2]_reg/Q_N (sg13g2_dfrbp_2)
                                         i_ibex/cs_registers_i/mstatus_q[2] (net)
                  0.05    0.00    0.18 ^ i_ibex/cs_registers_i/_2480_/B2 (sg13g2_a221oi_1)
     1    0.00    0.02    0.05    0.23 v i_ibex/cs_registers_i/_2480_/Y (sg13g2_a221oi_1)
                                         i_ibex/cs_registers_i/_0004_ (net)
                  0.02    0.00    0.23 v i_ibex/cs_registers_i/priv_mode_id_o[0]_reg/D (sg13g2_dfrbp_1)
                                  0.23   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ i_ibex/cs_registers_i/priv_mode_id_o[0]_reg/CLK (sg13g2_dfrbp_1)
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
03_core_wrap.dpl report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: i_ibex/if_stage_i/instr_rdata_alu_id_o[15]_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: data_be_o[2] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_ibex/if_stage_i/instr_rdata_alu_id_o[15]_reg/CLK (sg13g2_dfrbp_2)
     3    0.05    0.12    0.38    0.38 ^ i_ibex/if_stage_i/instr_rdata_alu_id_o[15]_reg/Q (sg13g2_dfrbp_2)
                                         i_ibex/id_stage_i/zimm_rs1_type[0] (net)
                  0.12    0.00    0.38 ^ max_cap769/A (sg13g2_buf_16)
     1    3.47    0.88    0.50    0.88 ^ max_cap769/X (sg13g2_buf_16)
                                         net769 (net)
                  0.99    0.24    1.12 ^ i_ibex/register_file_i/raddr_a_i[0] (cve2_register_file_ff)
     1    0.05    0.38    5.05    6.17 v i_ibex/register_file_i/rdata_a_o[0] (cve2_register_file_ff)
                                         i_ibex/rf_rdata_a[0] (net)
                  0.38    0.00    6.17 v i_ibex/id_stage_i/_0781_/C (sg13g2_and3_1)
     1    0.03    0.10    0.26    6.43 v i_ibex/id_stage_i/_0781_/X (sg13g2_and3_1)
                                         i_ibex/id_stage_i/_0484_ (net)
                  0.10    0.00    6.43 v i_ibex/id_stage_i/_0782_/B1 (sg13g2_a21oi_2)
     1    0.01    0.06    0.08    6.51 ^ i_ibex/id_stage_i/_0782_/Y (sg13g2_a21oi_2)
                                         i_ibex/id_stage_i/_0485_ (net)
                  0.06    0.00    6.51 ^ i_ibex/id_stage_i/_0785_/A2 (sg13g2_o21ai_1)
     2    0.01    0.11    0.11    6.62 v i_ibex/id_stage_i/_0785_/Y (sg13g2_o21ai_1)
                                         i_ibex/alu_operand_a_ex[0] (net)
                  0.11    0.00    6.62 v fanout535/A (sg13g2_buf_2)
     8    0.03    0.06    0.14    6.77 v fanout535/X (sg13g2_buf_2)
                                         net535 (net)
                  0.06    0.00    6.77 v i_ibex/ex_block_i/alu_i/_1563_/A (sg13g2_and2_1)
     3    0.01    0.03    0.09    6.86 v i_ibex/ex_block_i/alu_i/_1563_/X (sg13g2_and2_1)
                                         i_ibex/ex_block_i/alu_i/_0804_ (net)
                  0.03    0.00    6.86 v i_ibex/ex_block_i/alu_i/_1568_/A0 (sg13g2_mux2_2)
     5    0.02    0.06    0.15    7.01 v i_ibex/ex_block_i/alu_i/_1568_/X (sg13g2_mux2_2)
                                         i_ibex/ex_block_i/alu_i/_0809_ (net)
                  0.06    0.00    7.01 v i_ibex/ex_block_i/alu_i/_2032_/A (sg13g2_xnor2_1)
     1    0.00    0.04    0.10    7.11 v i_ibex/ex_block_i/alu_i/_2032_/Y (sg13g2_xnor2_1)
                                         i_ibex/ex_block_i/alu_i/_1247_ (net)
                  0.04    0.00    7.11 v i_ibex/ex_block_i/alu_i/_2033_/B (sg13g2_nand2_1)
     1    0.00    0.03    0.04    7.15 ^ i_ibex/ex_block_i/alu_i/_2033_/Y (sg13g2_nand2_1)
                                         i_ibex/ex_block_i/alu_i/_1248_ (net)
                  0.03    0.00    7.15 ^ i_ibex/ex_block_i/alu_i/_2034_/B1 (sg13g2_o21ai_1)
     1    0.01    0.06    0.06    7.22 v i_ibex/ex_block_i/alu_i/_2034_/Y (sg13g2_o21ai_1)
                                         i_ibex/ex_block_i/alu_i/_1249_ (net)
                  0.06    0.00    7.22 v i_ibex/ex_block_i/alu_i/_2035_/B (sg13g2_xor2_1)
     1    0.01    0.11    0.11    7.33 ^ i_ibex/ex_block_i/alu_i/_2035_/X (sg13g2_xor2_1)
                                         i_ibex/ex_block_i/alu_adder_result_ext[2] (net)
                  0.11    0.00    7.33 ^ fanout435/A (sg13g2_buf_8)
     5    0.06    0.04    0.12    7.45 ^ fanout435/X (sg13g2_buf_8)
                                         net435 (net)
                  0.04    0.00    7.45 ^ fanout434/A (sg13g2_buf_16)
     4    0.04    0.02    0.08    7.52 ^ fanout434/X (sg13g2_buf_16)
                                         net434 (net)
                  0.02    0.00    7.52 ^ fanout433/A (sg13g2_buf_16)
     8    0.03    0.02    0.06    7.59 ^ fanout433/X (sg13g2_buf_16)
                                         net433 (net)
                  0.02    0.00    7.59 ^ i_ibex/load_store_unit_i/_0573_/A (sg13g2_nand3_1)
     1    0.00    0.06    0.06    7.65 v i_ibex/load_store_unit_i/_0573_/Y (sg13g2_nand3_1)
                                         i_ibex/load_store_unit_i/_0113_ (net)
                  0.06    0.00    7.65 v i_ibex/load_store_unit_i/_0574_/B1 (sg13g2_o21ai_1)
     1    0.00    0.07    0.05    7.70 ^ i_ibex/load_store_unit_i/_0574_/Y (sg13g2_o21ai_1)
                                         i_ibex/load_store_unit_i/_0114_ (net)
                  0.07    0.00    7.70 ^ i_ibex/load_store_unit_i/_0576_/A2 (sg13g2_a21oi_1)
     1    0.00    0.05    0.08    7.77 v i_ibex/load_store_unit_i/_0576_/Y (sg13g2_a21oi_1)
                                         i_ibex/load_store_unit_i/_0116_ (net)
                  0.05    0.00    7.77 v i_ibex/load_store_unit_i/_0579_/A2 (sg13g2_o21ai_1)
     1    0.53    5.13    3.65   11.42 ^ i_ibex/load_store_unit_i/_0579_/Y (sg13g2_o21ai_1)
                                         data_be_o[2] (net)
                  5.13    0.09   11.51 ^ data_be_o[2] (out)
                                 11.51   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                -11.51   data arrival time
-----------------------------------------------------------------------------
                                 -1.11   slack (VIOLATED)



==========================================================================
03_core_wrap.dpl report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: i_ibex/if_stage_i/instr_rdata_alu_id_o[15]_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: data_be_o[2] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_ibex/if_stage_i/instr_rdata_alu_id_o[15]_reg/CLK (sg13g2_dfrbp_2)
     3    0.05    0.12    0.38    0.38 ^ i_ibex/if_stage_i/instr_rdata_alu_id_o[15]_reg/Q (sg13g2_dfrbp_2)
                                         i_ibex/id_stage_i/zimm_rs1_type[0] (net)
                  0.12    0.00    0.38 ^ max_cap769/A (sg13g2_buf_16)
     1    3.47    0.88    0.50    0.88 ^ max_cap769/X (sg13g2_buf_16)
                                         net769 (net)
                  0.99    0.24    1.12 ^ i_ibex/register_file_i/raddr_a_i[0] (cve2_register_file_ff)
     1    0.05    0.38    5.05    6.17 v i_ibex/register_file_i/rdata_a_o[0] (cve2_register_file_ff)
                                         i_ibex/rf_rdata_a[0] (net)
                  0.38    0.00    6.17 v i_ibex/id_stage_i/_0781_/C (sg13g2_and3_1)
     1    0.03    0.10    0.26    6.43 v i_ibex/id_stage_i/_0781_/X (sg13g2_and3_1)
                                         i_ibex/id_stage_i/_0484_ (net)
                  0.10    0.00    6.43 v i_ibex/id_stage_i/_0782_/B1 (sg13g2_a21oi_2)
     1    0.01    0.06    0.08    6.51 ^ i_ibex/id_stage_i/_0782_/Y (sg13g2_a21oi_2)
                                         i_ibex/id_stage_i/_0485_ (net)
                  0.06    0.00    6.51 ^ i_ibex/id_stage_i/_0785_/A2 (sg13g2_o21ai_1)
     2    0.01    0.11    0.11    6.62 v i_ibex/id_stage_i/_0785_/Y (sg13g2_o21ai_1)
                                         i_ibex/alu_operand_a_ex[0] (net)
                  0.11    0.00    6.62 v fanout535/A (sg13g2_buf_2)
     8    0.03    0.06    0.14    6.77 v fanout535/X (sg13g2_buf_2)
                                         net535 (net)
                  0.06    0.00    6.77 v i_ibex/ex_block_i/alu_i/_1563_/A (sg13g2_and2_1)
     3    0.01    0.03    0.09    6.86 v i_ibex/ex_block_i/alu_i/_1563_/X (sg13g2_and2_1)
                                         i_ibex/ex_block_i/alu_i/_0804_ (net)
                  0.03    0.00    6.86 v i_ibex/ex_block_i/alu_i/_1568_/A0 (sg13g2_mux2_2)
     5    0.02    0.06    0.15    7.01 v i_ibex/ex_block_i/alu_i/_1568_/X (sg13g2_mux2_2)
                                         i_ibex/ex_block_i/alu_i/_0809_ (net)
                  0.06    0.00    7.01 v i_ibex/ex_block_i/alu_i/_2032_/A (sg13g2_xnor2_1)
     1    0.00    0.04    0.10    7.11 v i_ibex/ex_block_i/alu_i/_2032_/Y (sg13g2_xnor2_1)
                                         i_ibex/ex_block_i/alu_i/_1247_ (net)
                  0.04    0.00    7.11 v i_ibex/ex_block_i/alu_i/_2033_/B (sg13g2_nand2_1)
     1    0.00    0.03    0.04    7.15 ^ i_ibex/ex_block_i/alu_i/_2033_/Y (sg13g2_nand2_1)
                                         i_ibex/ex_block_i/alu_i/_1248_ (net)
                  0.03    0.00    7.15 ^ i_ibex/ex_block_i/alu_i/_2034_/B1 (sg13g2_o21ai_1)
     1    0.01    0.06    0.06    7.22 v i_ibex/ex_block_i/alu_i/_2034_/Y (sg13g2_o21ai_1)
                                         i_ibex/ex_block_i/alu_i/_1249_ (net)
                  0.06    0.00    7.22 v i_ibex/ex_block_i/alu_i/_2035_/B (sg13g2_xor2_1)
     1    0.01    0.11    0.11    7.33 ^ i_ibex/ex_block_i/alu_i/_2035_/X (sg13g2_xor2_1)
                                         i_ibex/ex_block_i/alu_adder_result_ext[2] (net)
                  0.11    0.00    7.33 ^ fanout435/A (sg13g2_buf_8)
     5    0.06    0.04    0.12    7.45 ^ fanout435/X (sg13g2_buf_8)
                                         net435 (net)
                  0.04    0.00    7.45 ^ fanout434/A (sg13g2_buf_16)
     4    0.04    0.02    0.08    7.52 ^ fanout434/X (sg13g2_buf_16)
                                         net434 (net)
                  0.02    0.00    7.52 ^ fanout433/A (sg13g2_buf_16)
     8    0.03    0.02    0.06    7.59 ^ fanout433/X (sg13g2_buf_16)
                                         net433 (net)
                  0.02    0.00    7.59 ^ i_ibex/load_store_unit_i/_0573_/A (sg13g2_nand3_1)
     1    0.00    0.06    0.06    7.65 v i_ibex/load_store_unit_i/_0573_/Y (sg13g2_nand3_1)
                                         i_ibex/load_store_unit_i/_0113_ (net)
                  0.06    0.00    7.65 v i_ibex/load_store_unit_i/_0574_/B1 (sg13g2_o21ai_1)
     1    0.00    0.07    0.05    7.70 ^ i_ibex/load_store_unit_i/_0574_/Y (sg13g2_o21ai_1)
                                         i_ibex/load_store_unit_i/_0114_ (net)
                  0.07    0.00    7.70 ^ i_ibex/load_store_unit_i/_0576_/A2 (sg13g2_a21oi_1)
     1    0.00    0.05    0.08    7.77 v i_ibex/load_store_unit_i/_0576_/Y (sg13g2_a21oi_1)
                                         i_ibex/load_store_unit_i/_0116_ (net)
                  0.05    0.00    7.77 v i_ibex/load_store_unit_i/_0579_/A2 (sg13g2_o21ai_1)
     1    0.53    5.13    3.65   11.42 ^ i_ibex/load_store_unit_i/_0579_/Y (sg13g2_o21ai_1)
                                         data_be_o[2] (net)
                  5.13    0.09   11.51 ^ data_be_o[2] (out)
                                 11.51   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                -11.51   data arrival time
-----------------------------------------------------------------------------
                                 -1.11   slack (VIOLATED)



==========================================================================
03_core_wrap.dpl report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
03_core_wrap.dpl max_slew_check_slack
--------------------------------------------------------------------------
-2.6205410957336426

==========================================================================
03_core_wrap.dpl max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
03_core_wrap.dpl max_slew_check_slack_limit
--------------------------------------------------------------------------
-1.0451

==========================================================================
03_core_wrap.dpl max_fanout_check_slack
--------------------------------------------------------------------------
-167.0

==========================================================================
03_core_wrap.dpl max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
03_core_wrap.dpl max_fanout_check_slack_limit
--------------------------------------------------------------------------
-20.8750

==========================================================================
03_core_wrap.dpl max_capacitance_check_slack
--------------------------------------------------------------------------
-3.787550687789917

==========================================================================
03_core_wrap.dpl max_capacitance_check_limit
--------------------------------------------------------------------------
4.800000190734863

==========================================================================
03_core_wrap.dpl max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7891

==========================================================================
03_core_wrap.dpl max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
03_core_wrap.dpl max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 6

==========================================================================
03_core_wrap.dpl max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
03_core_wrap.dpl setup_violation_count
--------------------------------------------------------------------------
setup violation count 123

==========================================================================
03_core_wrap.dpl hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
03_core_wrap.dpl critical path delay
--------------------------------------------------------------------------
11.5075

==========================================================================
03_core_wrap.dpl critical path slack
--------------------------------------------------------------------------
-1.1075

==========================================================================
03_core_wrap.dpl slack div critical path delay
--------------------------------------------------------------------------
-9.624158

==========================================================================
03_core_wrap.dpl report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.88e-03   5.19e-04   5.14e-07   7.40e-03  34.4%
Combinational          5.83e-03   8.26e-03   1.41e-06   1.41e-02  65.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.27e-02   8.77e-03   1.92e-06   2.15e-02 100.0%
                          59.2%      40.8%       0.0%

==========================================================================
03_core_wrap.dpl report_design_area
--------------------------------------------------------------------------

==========================================================================
03_core_wrap.dpl area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              490000.0 um2
Core Area:             419785.0272 um2
Total Area:            312689.1744 um2
Total Active Area:     312689.1744 um2

Core Utilization:      0.7448792933031986
Std Cell Utilization:  0.5781678566149641

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           312689.174      146786.774      165902.400      0.000           0.000           9585            9584            1               0               0               13069.123       13069.123       0.000           0.000           0.000           1135            1135            0               0               0               
  i_ibex                                                                        299620.051      133717.651      165902.400      0.000           0.000           8450            8449            1               0               0               166052.995      150.595         165902.400      0.000           0.000           16              15              1               0               0               
    cs_registers_i                                                              55598.659       55598.659       0.000           0.000           0.000           2996            2996            0               0               0               15524.006       15524.006       0.000           0.000           0.000           1322            1322            0               0               0               
      gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_control_csr               65.318          65.318          0.000           0.000           0.000           2               2               0               0               0               65.318          65.318          0.000           0.000           0.000           2               2               0               0               0               
      gen_trigger_regs.g_dbg_tmatch_reg\[0\].u_tmatch_value_csr                 2213.568        2213.568        0.000           0.000           0.000           64              64              0               0               0               2213.568        2213.568        0.000           0.000           0.000           64              64              0               0               0               
      gen_trigger_regs.u_tselect_csr                                            72.576          72.576          0.000           0.000           0.000           3               3               0               0               0               72.576          72.576          0.000           0.000           0.000           3               3               0               0               0               
      mcycle_counter_i                                                          6849.360        6849.360        0.000           0.000           0.000           385             385             0               0               0               6849.360        6849.360        0.000           0.000           0.000           385             385             0               0               0               
      minstret_counter_i                                                        8758.109        8758.109        0.000           0.000           0.000           545             545             0               0               0               8758.109        8758.109        0.000           0.000           0.000           545             545             0               0               0               
      u_dcsr_csr                                                                2121.034        2121.034        0.000           0.000           0.000           67              67              0               0               0               2121.034        2121.034        0.000           0.000           0.000           67              67              0               0               0               
      u_depc_csr                                                                2249.856        2249.856        0.000           0.000           0.000           64              64              0               0               0               2249.856        2249.856        0.000           0.000           0.000           64              64              0               0               0               
      u_dscratch0_csr                                                           2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               
      u_dscratch1_csr                                                           2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               
      u_mcause_csr                                                              457.229         457.229         0.000           0.000           0.000           14              14              0               0               0               457.229         457.229         0.000           0.000           0.000           14              14              0               0               0               
      u_mepc_csr                                                                2293.402        2293.402        0.000           0.000           0.000           64              64              0               0               0               2293.402        2293.402        0.000           0.000           0.000           64              64              0               0               0               
      u_mie_csr                                                                 1248.307        1248.307        0.000           0.000           0.000           38              38              0               0               0               1248.307        1248.307        0.000           0.000           0.000           38              38              0               0               0               
      u_mscratch_csr                                                            2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               
      u_mstack_cause_csr                                                        457.229         457.229         0.000           0.000           0.000           14              14              0               0               0               457.229         457.229         0.000           0.000           0.000           14              14              0               0               0               
      u_mstack_csr                                                              194.141         194.141         0.000           0.000           0.000           7               7               0               0               0               194.141         194.141         0.000           0.000           0.000           7               7               0               0               0               
      u_mstack_epc_csr                                                          2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               
      u_mstatus_csr                                                             431.827         431.827         0.000           0.000           0.000           14              14              0               0               0               431.827         431.827         0.000           0.000           0.000           14              14              0               0               0               
      u_mtval_csr                                                               2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               2090.189        2090.189        0.000           0.000           0.000           64              64              0               0               0               
      u_mtvec_csr                                                               2211.754        2211.754        0.000           0.000           0.000           73              73              0               0               0               2211.754        2211.754        0.000           0.000           0.000           73              73              0               0               0               
    ex_block_i                                                                  16247.952       16247.952       0.000           0.000           0.000           1486            1486            0               0               0               21.773          21.773          0.000           0.000           0.000           3               3               0               0               0               
      alu_i                                                                     16226.179       16226.179       0.000           0.000           0.000           1483            1483            0               0               0               16226.179       16226.179       0.000           0.000           0.000           1483            1483            0               0               0               
    id_stage_i                                                                  19472.141       19472.141       0.000           0.000           0.000           1517            1517            0               0               0               11661.149       11661.149       0.000           0.000           0.000           796             796             0               0               0               
      controller_i                                                              5234.544        5234.544        0.000           0.000           0.000           463             463             0               0               0               5234.544        5234.544        0.000           0.000           0.000           463             463             0               0               0               
      decoder_i                                                                 2576.448        2576.448        0.000           0.000           0.000           258             258             0               0               0               2576.448        2576.448        0.000           0.000           0.000           258             258             0               0               0               
    if_stage_i                                                                  32501.347       32501.347       0.000           0.000           0.000           1836            1836            0               0               0               8513.165        8513.165        0.000           0.000           0.000           443             443             0               0               0               
      compressed_decoder_i                                                      4004.381        4004.381        0.000           0.000           0.000           427             427             0               0               0               4004.381        4004.381        0.000           0.000           0.000           427             427             0               0               0               
      prefetch_buffer_i                                                         19983.802       19983.802       0.000           0.000           0.000           966             966             0               0               0               7235.827        7235.827        0.000           0.000           0.000           433             433             0               0               0               
        fifo_i                                                                  12747.974       12747.974       0.000           0.000           0.000           533             533             0               0               0               12747.974       12747.974       0.000           0.000           0.000           533             533             0               0               0               
    load_store_unit_i                                                           9126.432        9126.432        0.000           0.000           0.000           531             531             0               0               0               9126.432        9126.432        0.000           0.000           0.000           531             531             0               0               0               
    wb_i                                                                        620.525         620.525         0.000           0.000           0.000           68              68              0               0               0               620.525         620.525         0.000           0.000           0.000           68              68              0               0               0               
