// Seed: 4151937531
module module_0 ();
  bit id_1;
  ;
  assign module_2.id_2 = 0;
  always repeat (-1) id_1 = #1 id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd68,
    parameter id_3 = 32'd40
) (
    input supply0 id_0,
    input uwire _id_1
    , id_5,
    input tri _id_2,
    input wand _id_3
);
  wire [1 'b0 : id_1] id_6;
  module_0 modCall_1 ();
  wire [id_2 : (  id_3  )] id_7;
  assign id_5[-1'b0] = 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd72
) (
    input uwire id_0,
    output uwire id_1,
    input supply0 _id_2,
    input wire id_3,
    output tri0 id_4
);
  bit id_6;
  ;
  module_0 modCall_1 ();
  reg [id_2 : -1] id_7;
  initial begin : LABEL_0
    $clog2(39);
    ;
    if (1) id_7 <= -1;
    else begin : LABEL_1
      id_6 <= id_7;
      id_7 = id_0;
    end
  end
endmodule
