[{"DBLP title": "A Brief Comment on \"A Complete Self-Testing and Self-Configuring NoC Infrastructure for Cost-Effective MPSoCs\" [ACM Transactions on Embedded Computing Systems 12 (2013) Article 106].", "DBLP authors": ["Rimpy Bishnoi", "Vijay Laxmi", "Manoj Singh Gaur", "Jos\u00e9 Flich", "Francisco Trivi\u00f1o"], "year": 2015, "MAG papers": [{"PaperId": 2003243900, "PaperTitle": "a brief comment on a complete self testing and self configuring noc infrastructure for cost effective mpsocs acm transactions on embedded computing systems 12 2013 article 106", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of castilla la mancha", "polytechnic university of valencia", "malaviya national institute of technology jaipur", "malaviya national institute of technology jaipur", "malaviya national institute of technology jaipur"]}], "source": "ES"}, {"DBLP title": "Modeling and Analysis of Fault Detection and Fault Tolerance in Wireless Sensor Networks.", "DBLP authors": ["Arslan Munir", "Joseph Antoon", "Ann Gordon-Ross"], "year": 2015, "MAG papers": [{"PaperId": 1986841165, "PaperTitle": "modeling and analysis of fault detection and fault tolerance in wireless sensor networks", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of florida", "national instruments", "university of nevada reno"]}], "source": "ES"}, {"DBLP title": "Static Task Partitioning for Locked Caches in Multicore Real-Time Systems.", "DBLP authors": ["Abhik Sarkar", "Frank Mueller", "Harini Ramaprasad"], "year": 2015, "MAG papers": [{"PaperId": 2020347537, "PaperTitle": "static task partitioning for locked caches in multicore real time systems", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["southern illinois university carbondale", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Resource-Aware Task Scheduling.", "DBLP authors": ["Martin Tillenius", "Elisabeth Larsson", "Rosa M. Badia", "Xavier Martorell"], "year": 2015, "MAG papers": [{"PaperId": 2179783112, "PaperTitle": "resource aware task scheduling", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["uppsala university", "uppsala university", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Joint WCET and Update Activity Minimization for Cyber-Physical Systems.", "DBLP authors": ["Yazhi Huang", "Mengying Zhao", "Chun Jason Xue"], "year": 2015, "MAG papers": [{"PaperId": 2105773529, "PaperTitle": "joint wcet and update activity minimization for cyber physical systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["city university of hong kong", "city university of hong kong", "city university of hong kong"]}], "source": "ES"}, {"DBLP title": "Performance and Reliability Analysis of Cross-Layer Optimizations of NAND Flash Controllers.", "DBLP authors": ["Davide Bertozzi", "Stefano Di Carlo", "Salvatore Galfano", "Marco Indaco", "Piero Olivo", "Paolo Prinetto", "Cristian Zambelli"], "year": 2015, "MAG papers": [{"PaperId": 2018080642, "PaperTitle": "performance and reliability analysis of cross layer optimizations of nand flash controllers", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["polytechnic university of turin", "university of ferrara", "polytechnic university of turin", "polytechnic university of turin", "university of ferrara", "university of ferrara", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "System-Level Performance and Power Optimization for MPSoC: A Memory Access-Aware Approach.", "DBLP authors": ["Ye-Jyun Lin", "Chia-Lin Yang", "Jiao-Wei Huang", "Tay-Jyi Lin", "Chih-Wen Hsueh", "Naehyuck Chang"], "year": 2015, "MAG papers": [{"PaperId": 2002364347, "PaperTitle": "system level performance and power optimization for mpsoc a memory access aware approach", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["seoul national university", "national taiwan university", "national chung cheng university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "The Psi-Calculi Workbench: A Generic Tool for Applied Process Calculi.", "DBLP authors": ["Johannes Borgstr\u00f6m", "Ramunas Gutkovas", "Ioana Rodhe", "Bj\u00f6rn Victor"], "year": 2015, "MAG papers": [{"PaperId": 2038139036, "PaperTitle": "the psi calculi workbench a generic tool for applied process calculi", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["uppsala university", "uppsala university", "uppsala university", "uppsala university"]}], "source": "ES"}, {"DBLP title": "Maximal Synthesis for Hennessy-Milner Logic.", "DBLP authors": ["Allan C. van Hulst", "Michel A. Reniers", "Wan J. Fokkink"], "year": 2015, "MAG papers": [{"PaperId": 2067026144, "PaperTitle": "maximal synthesis for hennessy milner logic", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["vu university amsterdam", "eindhoven university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Stubborn Sets for Time Petri Nets.", "DBLP authors": ["Hanifa Boucheneb", "Kamel Barkaoui"], "year": 2015, "MAG papers": [{"PaperId": 1984616519, "PaperTitle": "stubborn sets for time petri nets", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ecole polytechnique de montreal", "conservatoire national des arts et metiers"]}], "source": "ES"}, {"DBLP title": "A Hardware Framework for Yield and Reliability Enhancement in Chip Multiprocessors.", "DBLP authors": ["Abhisek Pan", "Rance Rodrigues", "Sandip Kundu"], "year": 2015, "MAG papers": [{"PaperId": 2074883006, "PaperTitle": "a hardware framework for yield and reliability enhancement in chip multiprocessors", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Interactive Trace-Based Analysis Toolset for Manual Parallelization of C Programs.", "DBLP authors": ["Mihai T. Lazarescu", "Luciano Lavagno"], "year": 2015, "MAG papers": [{"PaperId": 2049770249, "PaperTitle": "interactive trace based analysis toolset for manual parallelization of c programs", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A Hybrid Task Mapping Algorithm for Heterogeneous MPSoCs.", "DBLP authors": ["Wei Quan", "Andy D. Pimentel"], "year": 2015, "MAG papers": [{"PaperId": 2081166696, "PaperTitle": "a hybrid task mapping algorithm for heterogeneous mpsocs", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["national university of defense technology", "university of amsterdam"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Thread Assignment Optimization for Heterogeneous Multicore Systems.", "DBLP authors": ["Vinicius Petrucci", "Orlando Loques", "Daniel Moss\u00e9", "Rami G. Melhem", "Neven Abou Gazala", "Sameh Gobriel"], "year": 2015, "MAG papers": [{"PaperId": 2051785559, "PaperTitle": "energy efficient thread assignment optimization for heterogeneous multicore systems", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["federal fluminense university", "intel", "university of michigan", "intel", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Exact Safety Verification of Hybrid Systems Based on Bilinear SOS Representation.", "DBLP authors": ["Zhengfeng Yang", "Wang Lin", "Min Wu"], "year": 2015, "MAG papers": [{"PaperId": 2038498011, "PaperTitle": "exact safety verification of hybrid systems based on bilinear sos representation", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["east china normal university", "east china normal university", "east china normal university"]}], "source": "ES"}, {"DBLP title": "Does the Sharing of Execution Units Improve Performance/Power of Multicores?", "DBLP authors": ["Rance Rodrigues", "Israel Koren", "Sandip Kundu"], "year": 2015, "MAG papers": [{"PaperId": 2045466259, "PaperTitle": "does the sharing of execution units improve performance power of multicores", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "A Software Scheme for Multithreading on CGRAs.", "DBLP authors": ["Jared Pager", "Reiley Jeyapaul", "Aviral Shrivastava"], "year": 2015, "MAG papers": [{"PaperId": 1994107935, "PaperTitle": "a software scheme for multithreading on cgras", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Stability of Online Resource Managers for Distributed Systems under Execution Time Variations.", "DBLP authors": ["Sergiu Rafiliu", "Petru Eles", "Zebo Peng", "Michael Lemmon"], "year": 2015, "MAG papers": [{"PaperId": 2027625734, "PaperTitle": "stability of online resource managers for distributed systems under execution time variations", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["linkoping university", "linkoping university", "university of notre dame", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Mobile Computations with Surrounding Devices: Proximity Sensing and MultiLayered Work Stealing.", "DBLP authors": ["Seng W. Loke", "Keegan Napier", "Abdulaziz Alali", "Niroshinie Fernando", "J. Wenny Rahayu"], "year": 2015, "MAG papers": [{"PaperId": 2048231144, "PaperTitle": "mobile computations with surrounding devices proximity sensing and multilayered work stealing", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["la trobe university", "la trobe university", "la trobe university", "la trobe university", "la trobe university"]}], "source": "ES"}, {"DBLP title": "Heuristics on Reachability Trees for Bicriteria Scheduling of Stream Graphs on Heterogeneous Multiprocessor Architectures.", "DBLP authors": ["Avinash Malik", "David Gregg"], "year": 2015, "MAG papers": [{"PaperId": 1987491127, "PaperTitle": "heuristics on reachability trees for bicriteria scheduling of stream graphs on heterogeneous multiprocessor architectures", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["trinity college", "university of auckland"]}], "source": "ES"}, {"DBLP title": "Runtime Optimization of System Utility with Variable Hardware.", "DBLP authors": ["Paul Martin", "Lucas Francisco Wanner", "Mani B. Srivastava"], "year": 2015, "MAG papers": [{"PaperId": 2132952046, "PaperTitle": "runtime optimization of system utility with variable hardware", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels.", "DBLP authors": ["Manil Dev Gomony", "Benny Akesson", "Kees Goossens"], "year": 2015, "MAG papers": [{"PaperId": 2069490402, "PaperTitle": "a real time multichannel memory controller and optimal mapping of memory clients to memory channels", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["eindhoven university of technology", "eindhoven university of technology", "czech technical university in prague"]}], "source": "ES"}, {"DBLP title": "Factored Planning: From Automata to Petri Nets.", "DBLP authors": ["Lo\u00efg Jezequel", "Eric Fabre", "Victor Khomenko"], "year": 2015, "MAG papers": [{"PaperId": 2084852987, "PaperTitle": "factored planning from automata to petri nets", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of nantes", "french institute for research in computer science and automation", "newcastle university"]}], "source": "ES"}, {"DBLP title": "Automatic Update of Indoor Location Fingerprints with Pedestrian Dead Reckoning.", "DBLP authors": ["Daisuke Taniuchi", "Takuya Maekawa"], "year": 2015, "MAG papers": [{"PaperId": 1982578217, "PaperTitle": "automatic update of indoor location fingerprints with pedestrian dead reckoning", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["osaka university", "osaka university"]}], "source": "ES"}, {"DBLP title": "Libra: Software-Controlled Cell Bit-Density to Balance Wear in NAND Flash.", "DBLP authors": ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "year": 2015, "MAG papers": [{"PaperId": 2159935132, "PaperTitle": "libra software controlled cell bit density to balance wear in nand flash", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Plugging Versus Logging: Adaptive Buffer Management for Hybrid-Mapping SSDs.", "DBLP authors": ["Li-Pin Chang", "Yo-Chuan Su", "I-Chen Wu"], "year": 2015, "MAG papers": [{"PaperId": 2035211082, "PaperTitle": "plugging versus logging adaptive buffer management for hybrid mapping ssds", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Temperature-Aware Data Allocation for Embedded Systems with Cache and Scratchpad Memory.", "DBLP authors": ["Zhiping Jia", "Yang Li", "Yi Wang", "Meng Wang", "Zili Shao"], "year": 2015, "MAG papers": [{"PaperId": 1985057894, "PaperTitle": "temperature aware data allocation for embedded systems with cache and scratchpad memory", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["hong kong polytechnic university", "shandong university", "hong kong polytechnic university", "hong kong polytechnic university", "shandong university"]}], "source": "ES"}, {"DBLP title": "Multilevel Phase Analysis.", "DBLP authors": ["Weihua Zhang", "Jiaxin Li", "Yi Li", "Haibo Chen"], "year": 2015, "MAG papers": [{"PaperId": 2020498587, "PaperTitle": "multilevel phase analysis", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["shanghai jiao tong university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation.", "DBLP authors": ["Abbas BanaiyanMofrad", "Houman Homayoun", "Nikil D. Dutt"], "year": 2015, "MAG papers": [{"PaperId": 2084461499, "PaperTitle": "using a flexible fault tolerant cache to improve reliability for ultra low voltage operation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["george mason university", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Enhancing Design Space Exploration by Extending CPU/GPU Specifications onto FPGAs.", "DBLP authors": ["Muhsen Owaida", "Gabriel Falc\u00e3o", "Jo\u00e3o Andrade", "Christos D. Antonopoulos", "Nikolaos Bellas", "Madhura Purnaprajna", "David Novo", "Georgios Karakonstantis", "Andreas Burg", "Paolo Ienne"], "year": 2015, "MAG papers": [{"PaperId": 1990387811, "PaperTitle": "enhancing design space exploration by extending cpu gpu specifications onto fpgas", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ecole polytechnique federale de lausanne", "university of thessaly", "university of thessaly", "university of thessaly", "ecole polytechnique federale de lausanne", "university of coimbra", "university of coimbra", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Towards Write-Activity-Aware Page Table Management for Non-volatile Main Memories.", "DBLP authors": ["Tianzheng Wang", "Duo Liu", "Yi Wang", "Zili Shao"], "year": 2015, "MAG papers": [{"PaperId": 2078646778, "PaperTitle": "towards write activity aware page table management for non volatile main memories", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of toronto", "hong kong polytechnic university", "hong kong polytechnic university", "chongqing university"]}], "source": "ES"}, {"DBLP title": "A Java Processor IP Design for Embedded SoC.", "DBLP authors": ["Chun-Jen Tsai", "Han-Wen Kuo", "Zi-Gang Lin", "Zi-Jing Guo", "Jun-Fu Wang"], "year": 2015, "MAG papers": [{"PaperId": 2045179016, "PaperTitle": "a java processor ip design for embedded soc", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A Hardware-Efficient Architecture for Accurate Real-Time Disparity Map Estimation.", "DBLP authors": ["Christos Ttofis", "Christos Kyrkou", "Theocharis Theocharides"], "year": 2015, "MAG papers": [{"PaperId": 1972672785, "PaperTitle": "a hardware efficient architecture for accurate real time disparity map estimation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of cyprus", "university of cyprus", "university of cyprus"]}], "source": "ES"}, {"DBLP title": "Placement of Linked Dynamic Data Structures over Heterogeneous Memories in Embedded Systems.", "DBLP authors": ["Miguel Pe\u00f3n Quir\u00f3s", "Alexandros Bartzas", "Stylianos Mamagkakis", "Francky Catthoor", "Jose Manuel Mendias", "Dimitrios Soudris"], "year": 2015, "MAG papers": [{"PaperId": 1997114610, "PaperTitle": "placement of linked dynamic data structures over heterogeneous memories in embedded systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["complutense university of madrid", "national and kapodistrian university of athens", "imec", "national and kapodistrian university of athens", "samsung", "complutense university of madrid"]}], "source": "ES"}, {"DBLP title": "ACDC: Small, Predictable and High-Performance Data Cache.", "DBLP authors": ["Juan Segarra", "Clemente Rodr\u00edguez", "Ruben Gran", "Luis C. Aparicio", "V\u00edctor Vi\u00f1als"], "year": 2015, "MAG papers": [{"PaperId": 1982802967, "PaperTitle": "acdc small predictable and high performance data cache", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of zaragoza", "university of the basque country", "university of zaragoza", "university of zaragoza", "university of zaragoza"]}], "source": "ES"}, {"DBLP title": "Effective Runtime Resource Management Using Linux Control Groups with the BarbequeRTRM Framework.", "DBLP authors": ["Patrick Bellasi", "Giuseppe Massari", "William Fornaciari"], "year": 2015, "MAG papers": [{"PaperId": 1990339909, "PaperTitle": "effective runtime resource management using linux control groups with the barbequertrm framework", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Practical Lattice-Based Digital Signature Schemes.", "DBLP authors": ["James Howe", "Thomas P\u00f6ppelmann", "M\u00e1ire O'Neill", "Elizabeth O'Sullivan", "Tim G\u00fcneysu"], "year": 2015, "MAG papers": [{"PaperId": 2093721992, "PaperTitle": "practical lattice based digital signature schemes", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["ruhr university bochum", "queen s university belfast", "ruhr university bochum", "queen s university belfast", "queen s university belfast"]}], "source": "ES"}, {"DBLP title": "On Constrained Implementation of Lattice-Based Cryptographic Primitives and Schemes on Smart Cards.", "DBLP authors": ["Ahmad Boorghany", "Siavash Bayat Sarmadi", "Rasool Jalili"], "year": 2015, "MAG papers": [{"PaperId": 2151954684, "PaperTitle": "on constrained implementation of lattice based cryptographic primitives and schemes on smart cards", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["sharif university of technology", "sharif university of technology", "sharif university of technology"]}], "source": "ES"}, {"DBLP title": "The Future of Real-Time Security: Latency-Optimized Lattice-Based Digital Signatures.", "DBLP authors": ["Aydin Aysu", "Bilgiday Yuce", "Patrick Schaumont"], "year": 2015, "MAG papers": [{"PaperId": 2040527222, "PaperTitle": "the future of real time security latency optimized lattice based digital signatures", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["virginia tech", "virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Implementing QC-MDPC McEliece Encryption.", "DBLP authors": ["Ingo von Maurich", "Tobias Oder", "Tim G\u00fcneysu"], "year": 2015, "MAG papers": [{"PaperId": 2020457125, "PaperTitle": "implementing qc mdpc mceliece encryption", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["ruhr university bochum", "ruhr university bochum", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "Optimized and Scalable Co-Processor for McEliece with Binary Goppa Codes.", "DBLP authors": ["Pedro Maat C. Massolino", "Paulo S. L. M. Barreto", "Wilson Vicente Ruggiero"], "year": 2015, "MAG papers": [{"PaperId": 2082866368, "PaperTitle": "optimized and scalable co processor for mceliece with binary goppa codes", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of sao paulo", "university of sao paulo", "university of sao paulo"]}], "source": "ES"}, {"DBLP title": "Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core Architectures.", "DBLP authors": ["Jean-Vivien Millo", "Emilien Kofman", "Robert de Simone"], "year": 2015, "MAG papers": [{"PaperId": 1983196862, "PaperTitle": "modeling and analyzing dataflow applications on noc based many core architectures", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of nice sophia antipolis", "french institute for research in computer science and automation", "university of nice sophia antipolis"]}], "source": "ES"}, {"DBLP title": "Global and Partitioned Multiprocessor Fixed Priority Scheduling with Deferred Preemption.", "DBLP authors": ["Robert I. Davis", "Alan Burns", "Jos\u00e9 Marinho", "Vincent N\u00e9lis", "Stefan M. Petters", "Marko Bertogna"], "year": 2015, "MAG papers": [{"PaperId": 2166318031, "PaperTitle": "global and partitioned multiprocessor fixed priority scheduling with deferred preemption", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["international student exchange programs", "international student exchange programs", null, "university of york", "international student exchange programs", "university of york"]}], "source": "ES"}, {"DBLP title": "Guaranteed Computational Resprinting via Model-Predictive Control.", "DBLP authors": ["Andrea Tilli", "Andrea Bartolini", "Matteo Cacciari", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2026069852, "PaperTitle": "guaranteed computational resprinting via model predictive control", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of bologna", "university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Virtual Platform-Based Design Space Exploration of Power-Efficient Distributed Embedded Applications.", "DBLP authors": ["Parinaz Sayyah", "Mihai T. Lazarescu", "Sara Bocchio", "Emad Samuel Malki Ebeid", "Gianluca Palermo", "Davide Quaglia", "Alberto Rosti", "Luciano Lavagno"], "year": 2015, "MAG papers": [{"PaperId": 2048712301, "PaperTitle": "virtual platform based design space exploration of power efficient distributed embedded applications", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["polytechnic university of turin", "aarhus university", "polytechnic university of turin", null, "university of verona", "stmicroelectronics", "polytechnic university of milan", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Design Optimization of Mixed-Criticality Real-Time Embedded Systems.", "DBLP authors": ["Domitian Tamas-Selicean", "Paul Pop"], "year": 2015, "MAG papers": [{"PaperId": 2055433515, "PaperTitle": "design optimization of mixed criticality real time embedded systems", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["technical university of denmark", "technical university of denmark"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient and High-Performance Lock Speculation Hardware for Embedded Multicore Systems.", "DBLP authors": ["Dimitra Papagiannopoulou", "Giuseppe Capodanno", "Tali Moreshet", "Maurice Herlihy", "R. Iris Bahar"], "year": 2015, "MAG papers": [{"PaperId": 2262432081, "PaperTitle": "energy efficient and high performance lock speculation hardware for embedded multicore systems", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["boston university", "boston university", "boston university", "boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "A Probabilistic Calculus for Probabilistic Real-Time Systems.", "DBLP authors": ["Luca Santinelli", "Liliana Cucu-Grosjean"], "year": 2015, "MAG papers": [{"PaperId": 1971452963, "PaperTitle": "a probabilistic calculus for probabilistic real time systems", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["french institute for research in computer science and automation", null]}], "source": "ES"}, {"DBLP title": "Instruction-Cache Locking for Improving Embedded Systems Performance.", "DBLP authors": ["Kapil Anand", "Rajeev Barua"], "year": 2015, "MAG papers": [{"PaperId": 2063389777, "PaperTitle": "instruction cache locking for improving embedded systems performance", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Finite-State-Machine Overlay Architectures for Fast FPGA Compilation and Application Portability.", "DBLP authors": ["Patrick Cooke", "Lu Hao", "Greg Stitt"], "year": 2015, "MAG papers": [{"PaperId": 2092213324, "PaperTitle": "finite state machine overlay architectures for fast fpga compilation and application portability", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Using Network Traffic to Infer Hardware State: A Kernel-Level Investigation.", "DBLP authors": ["Lanier Watkins", "William H. Robinson", "Raheem A. Beyah"], "year": 2015, "MAG papers": [{"PaperId": 2041515004, "PaperTitle": "using network traffic to infer hardware state a kernel level investigation", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["vanderbilt university", "georgia institute of technology", "johns hopkins university"]}], "source": "ES"}, {"DBLP title": "Energy Modeling of Software for a Hardware Multithreaded Embedded Microprocessor.", "DBLP authors": ["Steve Kerrison", "Kerstin Eder"], "year": 2015, "MAG papers": [{"PaperId": 2053700189, "PaperTitle": "energy modeling of software for a hardware multithreaded embedded microprocessor", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of bristol", "university of bristol"]}], "source": "ES"}, {"DBLP title": "Exploiting Concurrency for the Automated Synthesis of MPSoC Interconnects.", "DBLP authors": ["Alessandro Cilardo", "Edoardo Fusella", "Luca Gallo", "Antonino Mazzeo"], "year": 2015, "MAG papers": [{"PaperId": 2003042495, "PaperTitle": "exploiting concurrency for the automated synthesis of mpsoc interconnects", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of naples federico ii", "university of naples federico ii", "university of naples federico ii", "university of naples federico ii"]}], "source": "ES"}, {"DBLP title": "On the Verification of Concurrent, Asynchronous Programs with Waiting Queues.", "DBLP authors": ["Gilles Geeraerts", "Alexander Heu\u00dfner", "Jean-Fran\u00e7ois Raskin"], "year": 2015, "MAG papers": [{"PaperId": 2073157156, "PaperTitle": "on the verification of concurrent asynchronous programs with waiting queues", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["universite libre de bruxelles", "universite libre de bruxelles", null]}], "source": "ES"}, {"DBLP title": "Communication Optimizations for Multithreaded Code Generation from Simulink Models.", "DBLP authors": ["Kai Huang", "Min Yu", "Rongjie Yan", "Xiaomeng Zhang", "Xiaolang Yan", "Lisane B. de Brisolara", "Ahmed Amine Jerraya", "Jiong Feng"], "year": 2015, "MAG papers": [{"PaperId": 2201299402, "PaperTitle": "communication optimizations for multithreaded code generation from simulink models", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "zhejiang university", "zhejiang university", "zhejiang university", null, null, "zhejiang university", null]}], "source": "ES"}, {"DBLP title": "A Novel Memristor-Based Hardware Security Primitive.", "DBLP authors": ["Jimson Mathew", "Rajat Subhra Chakraborty", "Durga Prasad Sahoo", "Yuanfan Yang", "Dhiraj K. Pradhan"], "year": 2015, "MAG papers": [{"PaperId": 2061983145, "PaperTitle": "a novel memristor based hardware security primitive", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of bristol", "university of bristol", "indian institute of technology kharagpur", "university of bristol", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Memory-Model-Aware Testing: A Unified Complexity Analysis.", "DBLP authors": ["Florian Furbach", "Roland Meyer", "Klaus Schneider", "Maximilian Senftleben"], "year": 2015, "MAG papers": [{"PaperId": 2080658418, "PaperTitle": "memory model aware testing a unified complexity analysis", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology", "kaiserslautern university of technology"]}], "source": "ES"}, {"DBLP title": "Action Synthesis for Branching Time Logic: Theory and Applications.", "DBLP authors": ["Michal Knapik", "Artur Meski", "Wojciech Penczek"], "year": 2015, "MAG papers": [{"PaperId": 1999103908, "PaperTitle": "action synthesis for branching time logic theory and applications", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Parametrised Modal Interface Automata.", "DBLP authors": ["Antti Siirtola", "Keijo Heljanko"], "year": 2015, "MAG papers": [{"PaperId": 2037776515, "PaperTitle": "parametrised modal interface automata", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of oulu", "aalto university"]}], "source": "ES"}, {"DBLP title": "STM-HRT: A Robust and Wait-Free STM for Hard Real-Time Multicore Embedded Systems.", "DBLP authors": ["Sylvain Cotard", "Audrey Queudet", "Jean-Luc B\u00e9chennec", "S\u00e9bastien Faucou", "Yvon Trinquet"], "year": 2015, "MAG papers": [{"PaperId": 1987180701, "PaperTitle": "stm hrt a robust and wait free stm for hard real time multicore embedded systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of nantes", "university of nantes", "renault", "university of nantes", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Failure Semantics for Modal Transition Systems.", "DBLP authors": ["Ferenc Bujtor", "Walter Vogler"], "year": 2015, "MAG papers": [{"PaperId": 2039646283, "PaperTitle": "failure semantics for modal transition systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["augsburg college", "augsburg college"]}], "source": "ES"}, {"DBLP title": "Incremental Analysis of Cyclo-Static Synchronous Dataflow Graphs.", "DBLP authors": ["Robert de Groote", "Philip K. F. H\u00f6lzenspies", "Jan Kuper", "Gerard J. M. Smit"], "year": 2015, "MAG papers": [{"PaperId": 2294906028, "PaperTitle": "incremental analysis of cyclo static synchronous dataflow graphs", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of twente", "facebook", "university of twente", "university of twente"]}], "source": "ES"}, {"DBLP title": "Diagnosability under Weak Fairness.", "DBLP authors": ["Vasileios Germanos", "Stefan Haar", "Victor Khomenko", "Stefan Schwoon"], "year": 2015, "MAG papers": [{"PaperId": 2208727523, "PaperTitle": "diagnosability under weak fairness", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ecole normale superieure de cachan", "newcastle university", "ecole normale superieure de cachan", "newcastle university"]}], "source": "ES"}, {"DBLP title": "Scalable Global Power Management Policy Based on Combinatorial Optimization for Multiprocessors.", "DBLP authors": ["Gung-Yu Pan", "Jed Yang", "Jing-Yang Jou", "Bo-Cheng Charles Lai"], "year": 2015, "MAG papers": [{"PaperId": 2294850950, "PaperTitle": "scalable global power management policy based on combinatorial optimization for multiprocessors", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chiao tung university", "national chiao tung university", "university of minnesota", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Efficient Code Assignment Techniques for Local Memory on Software Managed Multicores.", "DBLP authors": ["Jing Lu", "Ke Bai", "Aviral Shrivastava"], "year": 2015, "MAG papers": [{"PaperId": 2294447652, "PaperTitle": "efficient code assignment techniques for local memory on software managed multicores", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "OPLE: A Heuristic Custom Instruction Selection Algorithm Based on Partitioning and Local Exploration of Application Dataflow Graphs.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2015, "MAG papers": [{"PaperId": 2013537186, "PaperTitle": "ople a heuristic custom instruction selection algorithm based on partitioning and local exploration of application dataflow graphs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of tehran", "university of southern california", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "3D CV Descriptor on Parallel Heterogeneous Platforms.", "DBLP authors": ["Daniele Palossi", "Martino Ruggiero", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2019576895, "PaperTitle": "3d cv descriptor on parallel heterogeneous platforms", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bologna", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Crenel-Interval-Based Dynamic Power Management for Periodic Real-Time Systems.", "DBLP authors": ["Guohui Li", "Yi Zhang", "Jianjun Li"], "year": 2015, "MAG papers": [{"PaperId": 1965834394, "PaperTitle": "crenel interval based dynamic power management for periodic real time systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["huazhong university of science and technology", "huazhong university of science and technology", "huazhong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Architecture-Aware Real-Time Compression of Execution Traces.", "DBLP authors": ["Bojan Mihajlovic", "Zeljko Zilic", "Warren J. Gross"], "year": 2015, "MAG papers": [{"PaperId": 2008180805, "PaperTitle": "architecture aware real time compression of execution traces", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mcgill university", "mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Safety and Progress for Distributed Cyber-Physical Systems with Unreliable Communication.", "DBLP authors": ["Stanley Bak", "Zhenqi Huang", "Fardin Abdi Taghi Abad", "Marco Caccamo"], "year": 2015, "MAG papers": [{"PaperId": 2074833236, "PaperTitle": "safety and progress for distributed cyber physical systems with unreliable communication", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["air force research laboratory", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Parameter Space Representation of Pareto Front to Explore Hardware-Software Dependencies.", "DBLP authors": ["Vincenzo Catania", "Andrea Araldo", "Davide Patti"], "year": 2015, "MAG papers": [{"PaperId": 2040456947, "PaperTitle": "parameter space representation of pareto front to explore hardware software dependencies", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of catania", "university of catania", "university of paris sud"]}], "source": "ES"}, {"DBLP title": "Perpetuu: A Tiered Solar-powered GIS Microserver.", "DBLP authors": ["Adam Matthews", "Stanislav Bobovych", "Nilanjan Banerjee", "James P. Parkerson", "Ryan Robucci", "Chintan Patel"], "year": 2015, "MAG papers": [{"PaperId": 2293060220, "PaperTitle": "perpetuu a tiered solar powered gis microserver", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of maryland baltimore county", "university of maryland baltimore county", "university of arkansas", "university of maryland baltimore county", "university of arkansas", "university of maryland baltimore county"]}], "source": "ES"}, {"DBLP title": "Runtime Monitoring of Cyber-Physical Systems Under Timing and Memory Constraints.", "DBLP authors": ["Ramy Medhat", "Borzoo Bonakdarpour", "Deepak Kumar", "Sebastian Fischmeister"], "year": 2015, "MAG papers": [{"PaperId": 2056047125, "PaperTitle": "runtime monitoring of cyber physical systems under timing and memory constraints", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of waterloo", "mcmaster university", "university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "A Sliding Window Phase-Only Correlation Method for Side-Channel Alignment in a Smartphone.", "DBLP authors": ["Catherine H. Gebotys", "Brian A. White"], "year": 2015, "MAG papers": [{"PaperId": 2047239861, "PaperTitle": "a sliding window phase only correlation method for side channel alignment in a smartphone", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Resource Synchronization and Preemption Thresholds Within Mixed-Criticality Scheduling.", "DBLP authors": ["Qingling Zhao", "Zonghua Gu", "Haibo Zeng"], "year": 2015, "MAG papers": [{"PaperId": 1981263595, "PaperTitle": "resource synchronization and preemption thresholds within mixed criticality scheduling", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["zhejiang university", "zhejiang university", "virginia tech"]}], "source": "ES"}, {"DBLP title": "A Storage Device Emulator for System Performance Evaluation.", "DBLP authors": ["Ming-Ju Wu", "Chun-Jen Tsai"], "year": 2015, "MAG papers": [{"PaperId": 1970587542, "PaperTitle": "a storage device emulator for system performance evaluation", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Maximizing the Number of Good Dies for Streaming Applications in NoC-Based MPSoCs Under Process Variation.", "DBLP authors": ["Davit Mirzoyan", "Benny Akesson", "Sander Stuijk", "Kees Goossens"], "year": 2015, "MAG papers": [{"PaperId": 1978131249, "PaperTitle": "maximizing the number of good dies for streaming applications in noc based mpsocs under process variation", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["czech technical university in prague", "eindhoven university of technology", "delft university of technology", "eindhoven university of technology"]}], "source": "ES"}, {"DBLP title": "Cooperative Data Reduction in Wireless Sensor Network.", "DBLP authors": ["Shiwen Zhang", "Qingquan Zhang", "Sheng Xiao", "Ting Zhu", "Yu Gu", "Yaping Lin"], "year": 2015, "MAG papers": [{"PaperId": 2296446023, "PaperTitle": "cooperative data reduction in wireless sensor network", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["singapore university of technology and design", "hunan university", "university of maryland college park", "hunan university", "university of maryland college park", "hunan university"]}], "source": "ES"}, {"DBLP title": "Anonymous Split E-Cash - Toward Mobile Anonymous Payments.", "DBLP authors": ["Marijn Scheir", "Josep Balasch", "Alfredo Rial", "Bart Preneel", "Ingrid Verbauwhede"], "year": 2015, "MAG papers": [{"PaperId": 2085751410, "PaperTitle": "anonymous split e cash toward mobile anonymous payments", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "ibm"]}], "source": "ES"}, {"DBLP title": "Analyzing Event-Based Scheduling in Concurrent Reactive Systems.", "DBLP authors": ["Jianmin Jiang", "Huibiao Zhu", "Qin Li", "Yongxin Zhao", "Lin Zhao", "Shi Zhang", "Ping Gong", "Zhong Hong"], "year": 2015, "MAG papers": [{"PaperId": 2046998979, "PaperTitle": "analyzing event based scheduling in concurrent reactive systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["fujian normal university", "fujian normal university", "fujian normal university", "east china normal university", "beijing jiaotong university", "east china normal university", "east china normal university", "fujian normal university"]}], "source": "ES"}]