// Seed: 733351430
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      ""
  );
  wire id_3 = id_3;
  assign id_1 = (1);
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_3 <= #1 $display(1);
  assign id_5 = 1;
  module_0 modCall_1 (id_4);
  wire id_6;
  reg  id_7 = id_3;
  wire id_8;
  wire id_9 = 1;
  id_10(
      1, 1'b0 - 1, ""
  ); id_11 :
  assert property (@(id_8 or posedge id_8) id_2) id_4 = !1;
endmodule
