// Seed: 1267060296
module module_0 ();
  integer id_0;
  logic   id_1;
  logic   id_2 = {id_0{1}};
  always @(1'd0 or posedge 1 & id_2) begin
    if (id_2 && 1) id_0 = 1;
  end
endmodule
`endcelldefine
