{
  "module_name": "fimc-reg.h",
  "hash_id": "5cedaf24969bb215759c1dc7c557b5b6fd5951aee44c24e4e1eaa8818edc5f41",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/samsung/exynos4-is/fimc-reg.h",
  "human_readable_source": " \n \n\n#ifndef FIMC_REG_H_\n#define FIMC_REG_H_\n\n#include <linux/bitops.h>\n\n#include \"fimc-core.h\"\n\n \n#define FIMC_REG_CISRCFMT\t\t\t0x00\n#define FIMC_REG_CISRCFMT_ITU601_8BIT\t\tBIT(31)\n#define FIMC_REG_CISRCFMT_ITU601_16BIT\t\tBIT(29)\n#define FIMC_REG_CISRCFMT_ORDER422_YCBYCR\t(0 << 14)\n#define FIMC_REG_CISRCFMT_ORDER422_YCRYCB\t(1 << 14)\n#define FIMC_REG_CISRCFMT_ORDER422_CBYCRY\t(2 << 14)\n#define FIMC_REG_CISRCFMT_ORDER422_CRYCBY\t(3 << 14)\n\n \n#define FIMC_REG_CIWDOFST\t\t\t0x04\n#define FIMC_REG_CIWDOFST_OFF_EN\t\tBIT(31)\n#define FIMC_REG_CIWDOFST_CLROVFIY\t\tBIT(30)\n#define FIMC_REG_CIWDOFST_CLROVRLB\t\tBIT(29)\n#define FIMC_REG_CIWDOFST_HOROFF_MASK\t\t(0x7ff << 16)\n#define FIMC_REG_CIWDOFST_CLROVFICB\t\tBIT(15)\n#define FIMC_REG_CIWDOFST_CLROVFICR\t\tBIT(14)\n#define FIMC_REG_CIWDOFST_VEROFF_MASK\t\t(0xfff << 0)\n\n \n#define FIMC_REG_CIGCTRL\t\t\t0x08\n#define FIMC_REG_CIGCTRL_SWRST\t\t\tBIT(31)\n#define FIMC_REG_CIGCTRL_CAMRST_A\t\tBIT(30)\n#define FIMC_REG_CIGCTRL_SELCAM_ITU_A\t\tBIT(29)\n#define FIMC_REG_CIGCTRL_TESTPAT_NORMAL\t\t(0 << 27)\n#define FIMC_REG_CIGCTRL_TESTPAT_COLOR_BAR\t(1 << 27)\n#define FIMC_REG_CIGCTRL_TESTPAT_HOR_INC\t(2 << 27)\n#define FIMC_REG_CIGCTRL_TESTPAT_VER_INC\t(3 << 27)\n#define FIMC_REG_CIGCTRL_TESTPAT_MASK\t\t(3 << 27)\n#define FIMC_REG_CIGCTRL_TESTPAT_SHIFT\t\t27\n#define FIMC_REG_CIGCTRL_INVPOLPCLK\t\tBIT(26)\n#define FIMC_REG_CIGCTRL_INVPOLVSYNC\t\tBIT(25)\n#define FIMC_REG_CIGCTRL_INVPOLHREF\t\tBIT(24)\n#define FIMC_REG_CIGCTRL_IRQ_OVFEN\t\tBIT(22)\n#define FIMC_REG_CIGCTRL_HREF_MASK\t\tBIT(21)\n#define FIMC_REG_CIGCTRL_IRQ_LEVEL\t\tBIT(20)\n#define FIMC_REG_CIGCTRL_IRQ_CLR\t\tBIT(19)\n#define FIMC_REG_CIGCTRL_IRQ_ENABLE\t\tBIT(16)\n#define FIMC_REG_CIGCTRL_SHDW_DISABLE\t\tBIT(12)\n \n#define FIMC_REG_CIGCTRL_SELWB_A\t\tBIT(10)\n#define FIMC_REG_CIGCTRL_CAM_JPEG\t\tBIT(8)\n#define FIMC_REG_CIGCTRL_SELCAM_MIPI_A\t\tBIT(7)\n#define FIMC_REG_CIGCTRL_CAMIF_SELWB\t\tBIT(6)\n \n#define FIMC_REG_CIGCTRL_CSC_ITU601_709\t\tBIT(5)\n#define FIMC_REG_CIGCTRL_INVPOLHSYNC\t\tBIT(4)\n#define FIMC_REG_CIGCTRL_SELCAM_MIPI\t\tBIT(3)\n#define FIMC_REG_CIGCTRL_INVPOLFIELD\t\tBIT(1)\n#define FIMC_REG_CIGCTRL_INTERLACE\t\tBIT(0)\n\n \n#define FIMC_REG_CIWDOFST2\t\t\t0x14\n#define FIMC_REG_CIWDOFST2_HOROFF_MASK\t\t(0xfff << 16)\n#define FIMC_REG_CIWDOFST2_VEROFF_MASK\t\t(0xfff << 0)\n\n \n#define FIMC_REG_CIOYSA(n)\t\t\t(0x18 + (n) * 4)\n#define FIMC_REG_CIOCBSA(n)\t\t\t(0x28 + (n) * 4)\n#define FIMC_REG_CIOCRSA(n)\t\t\t(0x38 + (n) * 4)\n\n \n#define FIMC_REG_CITRGFMT\t\t\t0x48\n#define FIMC_REG_CITRGFMT_INROT90\t\tBIT(31)\n#define FIMC_REG_CITRGFMT_YCBCR420\t\t(0 << 29)\n#define FIMC_REG_CITRGFMT_YCBCR422\t\t(1 << 29)\n#define FIMC_REG_CITRGFMT_YCBCR422_1P\t\t(2 << 29)\n#define FIMC_REG_CITRGFMT_RGB\t\t\t(3 << 29)\n#define FIMC_REG_CITRGFMT_FMT_MASK\t\t(3 << 29)\n#define FIMC_REG_CITRGFMT_HSIZE_MASK\t\t(0xfff << 16)\n#define FIMC_REG_CITRGFMT_FLIP_SHIFT\t\t14\n#define FIMC_REG_CITRGFMT_FLIP_NORMAL\t\t(0 << 14)\n#define FIMC_REG_CITRGFMT_FLIP_X_MIRROR\t\t(1 << 14)\n#define FIMC_REG_CITRGFMT_FLIP_Y_MIRROR\t\t(2 << 14)\n#define FIMC_REG_CITRGFMT_FLIP_180\t\t(3 << 14)\n#define FIMC_REG_CITRGFMT_FLIP_MASK\t\t(3 << 14)\n#define FIMC_REG_CITRGFMT_OUTROT90\t\tBIT(13)\n#define FIMC_REG_CITRGFMT_VSIZE_MASK\t\t(0xfff << 0)\n\n \n#define FIMC_REG_CIOCTRL\t\t\t0x4c\n#define FIMC_REG_CIOCTRL_ORDER422_MASK\t\t(3 << 0)\n#define FIMC_REG_CIOCTRL_ORDER422_YCBYCR\t(0 << 0)\n#define FIMC_REG_CIOCTRL_ORDER422_YCRYCB\t(1 << 0)\n#define FIMC_REG_CIOCTRL_ORDER422_CBYCRY\t(2 << 0)\n#define FIMC_REG_CIOCTRL_ORDER422_CRYCBY\t(3 << 0)\n#define FIMC_REG_CIOCTRL_LASTIRQ_ENABLE\t\tBIT(2)\n#define FIMC_REG_CIOCTRL_YCBCR_3PLANE\t\t(0 << 3)\n#define FIMC_REG_CIOCTRL_YCBCR_2PLANE\t\t(1 << 3)\n#define FIMC_REG_CIOCTRL_YCBCR_PLANE_MASK\t(1 << 3)\n#define FIMC_REG_CIOCTRL_ALPHA_OUT_MASK\t\t(0xff << 4)\n#define FIMC_REG_CIOCTRL_RGB16FMT_MASK\t\t(3 << 16)\n#define FIMC_REG_CIOCTRL_RGB565\t\t\t(0 << 16)\n#define FIMC_REG_CIOCTRL_ARGB1555\t\t(1 << 16)\n#define FIMC_REG_CIOCTRL_ARGB4444\t\t(2 << 16)\n#define FIMC_REG_CIOCTRL_ORDER2P_SHIFT\t\t24\n#define FIMC_REG_CIOCTRL_ORDER2P_MASK\t\t(3 << 24)\n#define FIMC_REG_CIOCTRL_ORDER422_2P_LSB_CRCB\t(0 << 24)\n\n \n#define FIMC_REG_CISCPRERATIO\t\t\t0x50\n\n#define FIMC_REG_CISCPREDST\t\t\t0x54\n\n \n#define FIMC_REG_CISCCTRL\t\t\t0x58\n#define FIMC_REG_CISCCTRL_SCALERBYPASS\t\tBIT(31)\n#define FIMC_REG_CISCCTRL_SCALEUP_H\t\tBIT(30)\n#define FIMC_REG_CISCCTRL_SCALEUP_V\t\tBIT(29)\n#define FIMC_REG_CISCCTRL_CSCR2Y_WIDE\t\tBIT(28)\n#define FIMC_REG_CISCCTRL_CSCY2R_WIDE\t\tBIT(27)\n#define FIMC_REG_CISCCTRL_LCDPATHEN_FIFO\tBIT(26)\n#define FIMC_REG_CISCCTRL_INTERLACE\t\tBIT(25)\n#define FIMC_REG_CISCCTRL_SCALERSTART\t\tBIT(15)\n#define FIMC_REG_CISCCTRL_INRGB_FMT_RGB565\t(0 << 13)\n#define FIMC_REG_CISCCTRL_INRGB_FMT_RGB666\t(1 << 13)\n#define FIMC_REG_CISCCTRL_INRGB_FMT_RGB888\t(2 << 13)\n#define FIMC_REG_CISCCTRL_INRGB_FMT_MASK\t(3 << 13)\n#define FIMC_REG_CISCCTRL_OUTRGB_FMT_RGB565\t(0 << 11)\n#define FIMC_REG_CISCCTRL_OUTRGB_FMT_RGB666\t(1 << 11)\n#define FIMC_REG_CISCCTRL_OUTRGB_FMT_RGB888\t(2 << 11)\n#define FIMC_REG_CISCCTRL_OUTRGB_FMT_MASK\t(3 << 11)\n#define FIMC_REG_CISCCTRL_RGB_EXT\t\tBIT(10)\n#define FIMC_REG_CISCCTRL_ONE2ONE\t\tBIT(9)\n#define FIMC_REG_CISCCTRL_MHRATIO(x)\t\t((x) << 16)\n#define FIMC_REG_CISCCTRL_MVRATIO(x)\t\t((x) << 0)\n#define FIMC_REG_CISCCTRL_MHRATIO_MASK\t\t(0x1ff << 16)\n#define FIMC_REG_CISCCTRL_MVRATIO_MASK\t\t(0x1ff << 0)\n#define FIMC_REG_CISCCTRL_MHRATIO_EXT(x)\t(((x) >> 6) << 16)\n#define FIMC_REG_CISCCTRL_MVRATIO_EXT(x)\t(((x) >> 6) << 0)\n\n \n#define FIMC_REG_CITAREA\t\t\t0x5c\n#define FIMC_REG_CITAREA_MASK\t\t\t0x0fffffff\n\n \n#define FIMC_REG_CISTATUS\t\t\t0x64\n#define FIMC_REG_CISTATUS_OVFIY\t\t\tBIT(31)\n#define FIMC_REG_CISTATUS_OVFICB\t\tBIT(30)\n#define FIMC_REG_CISTATUS_OVFICR\t\tBIT(29)\n#define FIMC_REG_CISTATUS_VSYNC\t\t\tBIT(28)\n#define FIMC_REG_CISTATUS_FRAMECNT_MASK\t\t(3 << 26)\n#define FIMC_REG_CISTATUS_FRAMECNT_SHIFT\t26\n#define FIMC_REG_CISTATUS_WINOFF_EN\t\tBIT(25)\n#define FIMC_REG_CISTATUS_IMGCPT_EN\t\tBIT(22)\n#define FIMC_REG_CISTATUS_IMGCPT_SCEN\t\tBIT(21)\n#define FIMC_REG_CISTATUS_VSYNC_A\t\tBIT(20)\n#define FIMC_REG_CISTATUS_VSYNC_B\t\tBIT(19)\n#define FIMC_REG_CISTATUS_OVRLB\t\t\tBIT(18)\n#define FIMC_REG_CISTATUS_FRAME_END\t\tBIT(17)\n#define FIMC_REG_CISTATUS_LASTCAPT_END\t\tBIT(16)\n#define FIMC_REG_CISTATUS_VVALID_A\t\tBIT(15)\n#define FIMC_REG_CISTATUS_VVALID_B\t\tBIT(14)\n\n \n#define FIMC_REG_CISTATUS2\t\t\t0x68\n\n \n#define FIMC_REG_CIIMGCPT\t\t\t0xc0\n#define FIMC_REG_CIIMGCPT_IMGCPTEN\t\tBIT(31)\n#define FIMC_REG_CIIMGCPT_IMGCPTEN_SC\t\tBIT(30)\n#define FIMC_REG_CIIMGCPT_CPT_FREN_ENABLE\tBIT(25)\n#define FIMC_REG_CIIMGCPT_CPT_FRMOD_CNT\t\tBIT(18)\n\n \n#define FIMC_REG_CICPTSEQ\t\t\t0xc4\n\n \n#define FIMC_REG_CIIMGEFF\t\t\t0xd0\n#define FIMC_REG_CIIMGEFF_IE_ENABLE\t\tBIT(30)\n#define FIMC_REG_CIIMGEFF_IE_SC_BEFORE\t\t(0 << 29)\n#define FIMC_REG_CIIMGEFF_IE_SC_AFTER\t\t(1 << 29)\n#define FIMC_REG_CIIMGEFF_FIN_BYPASS\t\t(0 << 26)\n#define FIMC_REG_CIIMGEFF_FIN_ARBITRARY\t\t(1 << 26)\n#define FIMC_REG_CIIMGEFF_FIN_NEGATIVE\t\t(2 << 26)\n#define FIMC_REG_CIIMGEFF_FIN_ARTFREEZE\t\t(3 << 26)\n#define FIMC_REG_CIIMGEFF_FIN_EMBOSSING\t\t(4 << 26)\n#define FIMC_REG_CIIMGEFF_FIN_SILHOUETTE\t(5 << 26)\n#define FIMC_REG_CIIMGEFF_FIN_MASK\t\t(7 << 26)\n#define FIMC_REG_CIIMGEFF_PAT_CBCR_MASK\t\t((0xff << 13) | 0xff)\n\n \n#define FIMC_REG_CIIYSA(n)\t\t\t(0xd4 + (n) * 0x70)\n#define FIMC_REG_CIICBSA(n)\t\t\t(0xd8 + (n) * 0x70)\n#define FIMC_REG_CIICRSA(n)\t\t\t(0xdc + (n) * 0x70)\n\n \n#define FIMC_REG_CIREAL_ISIZE\t\t\t0xf8\n#define FIMC_REG_CIREAL_ISIZE_AUTOLOAD_EN\tBIT(31)\n#define FIMC_REG_CIREAL_ISIZE_ADDR_CH_DIS\tBIT(30)\n\n \n#define FIMC_REG_MSCTRL\t\t\t\t0xfc\n#define FIMC_REG_MSCTRL_IN_BURST_COUNT_MASK\t(0xf << 24)\n#define FIMC_REG_MSCTRL_2P_IN_ORDER_MASK\t(3 << 16)\n#define FIMC_REG_MSCTRL_2P_IN_ORDER_SHIFT\t16\n#define FIMC_REG_MSCTRL_C_INT_IN_3PLANE\t\t(0 << 15)\n#define FIMC_REG_MSCTRL_C_INT_IN_2PLANE\t\t(1 << 15)\n#define FIMC_REG_MSCTRL_C_INT_IN_MASK\t\t(1 << 15)\n#define FIMC_REG_MSCTRL_FLIP_SHIFT\t\t13\n#define FIMC_REG_MSCTRL_FLIP_MASK\t\t(3 << 13)\n#define FIMC_REG_MSCTRL_FLIP_NORMAL\t\t(0 << 13)\n#define FIMC_REG_MSCTRL_FLIP_X_MIRROR\t\t(1 << 13)\n#define FIMC_REG_MSCTRL_FLIP_Y_MIRROR\t\t(2 << 13)\n#define FIMC_REG_MSCTRL_FLIP_180\t\t(3 << 13)\n#define FIMC_REG_MSCTRL_FIFO_CTRL_FULL\t\tBIT(12)\n#define FIMC_REG_MSCTRL_ORDER422_SHIFT\t\t4\n#define FIMC_REG_MSCTRL_ORDER422_CRYCBY\t\t(0 << 4)\n#define FIMC_REG_MSCTRL_ORDER422_YCRYCB\t\t(1 << 4)\n#define FIMC_REG_MSCTRL_ORDER422_CBYCRY\t\t(2 << 4)\n#define FIMC_REG_MSCTRL_ORDER422_YCBYCR\t\t(3 << 4)\n#define FIMC_REG_MSCTRL_ORDER422_MASK\t\t(3 << 4)\n#define FIMC_REG_MSCTRL_INPUT_EXTCAM\t\t(0 << 3)\n#define FIMC_REG_MSCTRL_INPUT_MEMORY\t\tBIT(3)\n#define FIMC_REG_MSCTRL_INPUT_MASK\t\tBIT(3)\n#define FIMC_REG_MSCTRL_INFORMAT_YCBCR420\t(0 << 1)\n#define FIMC_REG_MSCTRL_INFORMAT_YCBCR422\t(1 << 1)\n#define FIMC_REG_MSCTRL_INFORMAT_YCBCR422_1P\t(2 << 1)\n#define FIMC_REG_MSCTRL_INFORMAT_RGB\t\t(3 << 1)\n#define FIMC_REG_MSCTRL_INFORMAT_MASK\t\t(3 << 1)\n#define FIMC_REG_MSCTRL_ENVID\t\t\tBIT(0)\n#define FIMC_REG_MSCTRL_IN_BURST_COUNT(x)\t((x) << 24)\n\n \n#define FIMC_REG_CIOYOFF\t\t\t0x168\n#define FIMC_REG_CIOCBOFF\t\t\t0x16c\n#define FIMC_REG_CIOCROFF\t\t\t0x170\n\n \n#define FIMC_REG_CIIYOFF\t\t\t0x174\n#define FIMC_REG_CIICBOFF\t\t\t0x178\n#define FIMC_REG_CIICROFF\t\t\t0x17c\n\n \n#define FIMC_REG_ORGISIZE\t\t\t0x180\n\n \n#define FIMC_REG_ORGOSIZE\t\t\t0x184\n\n \n#define FIMC_REG_CIEXTEN\t\t\t0x188\n#define FIMC_REG_CIEXTEN_MHRATIO_EXT(x)\t\t(((x) & 0x3f) << 10)\n#define FIMC_REG_CIEXTEN_MVRATIO_EXT(x)\t\t((x) & 0x3f)\n#define FIMC_REG_CIEXTEN_MHRATIO_EXT_MASK\t(0x3f << 10)\n#define FIMC_REG_CIEXTEN_MVRATIO_EXT_MASK\t0x3f\n\n#define FIMC_REG_CIDMAPARAM\t\t\t0x18c\n#define FIMC_REG_CIDMAPARAM_R_LINEAR\t\t(0 << 29)\n#define FIMC_REG_CIDMAPARAM_R_64X32\t\t(3 << 29)\n#define FIMC_REG_CIDMAPARAM_W_LINEAR\t\t(0 << 13)\n#define FIMC_REG_CIDMAPARAM_W_64X32\t\t(3 << 13)\n#define FIMC_REG_CIDMAPARAM_TILE_MASK\t\t((3 << 29) | (3 << 13))\n\n \n#define FIMC_REG_CSIIMGFMT\t\t\t0x194\n#define FIMC_REG_CSIIMGFMT_YCBCR422_8BIT\t0x1e\n#define FIMC_REG_CSIIMGFMT_RAW8\t\t\t0x2a\n#define FIMC_REG_CSIIMGFMT_RAW10\t\t0x2b\n#define FIMC_REG_CSIIMGFMT_RAW12\t\t0x2c\n \n#define FIMC_REG_CSIIMGFMT_USER(x)\t\t(0x30 + x - 1)\n\n \n#define FIMC_REG_CIFCNTSEQ\t\t\t0x1fc\n\n \n#define SYSREG_ISPBLK\t\t\t\t0x020c\n#define SYSREG_ISPBLK_FIFORST_CAM_BLK\t\tBIT(7)\n\n#define SYSREG_CAMBLK\t\t\t\t0x0218\n#define SYSREG_CAMBLK_FIFORST_ISP\t\tBIT(15)\n#define SYSREG_CAMBLK_ISPWB_FULL_EN\t\t(7 << 20)\n\n \nvoid fimc_hw_reset(struct fimc_dev *fimc);\nvoid fimc_hw_set_rotation(struct fimc_ctx *ctx);\nvoid fimc_hw_set_target_format(struct fimc_ctx *ctx);\nvoid fimc_hw_set_out_dma(struct fimc_ctx *ctx);\nvoid fimc_hw_en_lastirq(struct fimc_dev *fimc, int enable);\nvoid fimc_hw_en_irq(struct fimc_dev *fimc, int enable);\nvoid fimc_hw_set_prescaler(struct fimc_ctx *ctx);\nvoid fimc_hw_set_mainscaler(struct fimc_ctx *ctx);\nvoid fimc_hw_enable_capture(struct fimc_ctx *ctx);\nvoid fimc_hw_set_effect(struct fimc_ctx *ctx);\nvoid fimc_hw_set_rgb_alpha(struct fimc_ctx *ctx);\nvoid fimc_hw_set_in_dma(struct fimc_ctx *ctx);\nvoid fimc_hw_set_input_path(struct fimc_ctx *ctx);\nvoid fimc_hw_set_output_path(struct fimc_ctx *ctx);\nvoid fimc_hw_set_input_addr(struct fimc_dev *fimc, struct fimc_addr *addr);\nvoid fimc_hw_set_output_addr(struct fimc_dev *fimc, struct fimc_addr *addr,\n\t\t\t     int index);\nint fimc_hw_set_camera_source(struct fimc_dev *fimc,\n\t\t\t      struct fimc_source_info *cam);\nvoid fimc_hw_set_camera_offset(struct fimc_dev *fimc, struct fimc_frame *f);\nint fimc_hw_set_camera_polarity(struct fimc_dev *fimc,\n\t\t\t\tstruct fimc_source_info *cam);\nint fimc_hw_set_camera_type(struct fimc_dev *fimc,\n\t\t\t    struct fimc_source_info *cam);\nvoid fimc_hw_clear_irq(struct fimc_dev *dev);\nvoid fimc_hw_enable_scaler(struct fimc_dev *dev, bool on);\nvoid fimc_hw_activate_input_dma(struct fimc_dev *dev, bool on);\nvoid fimc_hw_disable_capture(struct fimc_dev *dev);\ns32 fimc_hw_get_frame_index(struct fimc_dev *dev);\ns32 fimc_hw_get_prev_frame_index(struct fimc_dev *dev);\nint fimc_hw_camblk_cfg_writeback(struct fimc_dev *fimc);\nvoid fimc_activate_capture(struct fimc_ctx *ctx);\nvoid fimc_deactivate_capture(struct fimc_dev *fimc);\n\n \nstatic inline void fimc_hw_set_dma_seq(struct fimc_dev *dev, u32 mask)\n{\n\twritel(mask, dev->regs + FIMC_REG_CIFCNTSEQ);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}