

================================================================
== Vivado HLS Report for 'conv_read'
================================================================
* Date:           Tue Jan 19 21:07:01 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       67| 10.000 ns | 0.670 us |    1|   67|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         3|          2|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     75|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     96|    -|
|Register         |        -|      -|     628|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     628|    171|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln233_fu_191_p2               |     +    |      0|  0|  39|          32|           6|
    |j_fu_203_p2                       |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln233_fu_197_p2              |   icmp   |      0|  0|  11|           6|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  75|          49|          20|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_175_p4  |   9|          2|    6|         12|
    |ap_return                     |   9|          2|   32|         64|
    |cofm_TDATA_i_blk_n            |   9|          2|    1|          2|
    |cofm_TDATA_o_blk_n            |   9|          2|    1|          2|
    |cofm_counter_1_reg_182        |   9|          2|   32|         64|
    |j_0_reg_171                   |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  96|         20|   80|        164|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |add_ln233_reg_280             |   32|   0|   32|          0|
    |ap_CS_fsm                     |    5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_return_preg                |   32|   0|   32|          0|
    |cofm_b5_addr1516_par_reg_324  |  512|   0|  512|          0|
    |cofm_counter_1_reg_182        |   32|   0|   32|          0|
    |icmp_ln233_reg_285            |    1|   0|    1|          0|
    |j_0_reg_171                   |    6|   0|    6|          0|
    |j_reg_289                     |    6|   0|    6|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  628|   0|  628|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     conv_read     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     conv_read     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     conv_read     | return value |
|ap_done               | out |    1| ap_ctrl_hs |     conv_read     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     conv_read     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     conv_read     | return value |
|ap_return             | out |   32| ap_ctrl_hs |     conv_read     | return value |
|cofm_i_TDATA          |  in |  512|    axis    |        cofm       |    pointer   |
|cofm_i_TVALID         |  in |    1|    axis    |        cofm       |    pointer   |
|cofm_i_TREADY         | out |    1|    axis    |        cofm       |    pointer   |
|cofm_o_TDATA          | out |  512|    axis    |        cofm       |    pointer   |
|cofm_o_TVALID         | out |    1|    axis    |        cofm       |    pointer   |
|cofm_o_TREADY         |  in |    1|    axis    |        cofm       |    pointer   |
|ofm_buff0_0_address0  | out |    5|  ap_memory |    ofm_buff0_0    |     array    |
|ofm_buff0_0_ce0       | out |    1|  ap_memory |    ofm_buff0_0    |     array    |
|ofm_buff0_0_q0        |  in |   32|  ap_memory |    ofm_buff0_0    |     array    |
|ofm_buff0_1_address0  | out |    5|  ap_memory |    ofm_buff0_1    |     array    |
|ofm_buff0_1_ce0       | out |    1|  ap_memory |    ofm_buff0_1    |     array    |
|ofm_buff0_1_q0        |  in |   32|  ap_memory |    ofm_buff0_1    |     array    |
|ofm_buff0_2_address0  | out |    5|  ap_memory |    ofm_buff0_2    |     array    |
|ofm_buff0_2_ce0       | out |    1|  ap_memory |    ofm_buff0_2    |     array    |
|ofm_buff0_2_q0        |  in |   32|  ap_memory |    ofm_buff0_2    |     array    |
|ofm_buff0_3_address0  | out |    5|  ap_memory |    ofm_buff0_3    |     array    |
|ofm_buff0_3_ce0       | out |    1|  ap_memory |    ofm_buff0_3    |     array    |
|ofm_buff0_3_q0        |  in |   32|  ap_memory |    ofm_buff0_3    |     array    |
|ofm_buff0_4_address0  | out |    5|  ap_memory |    ofm_buff0_4    |     array    |
|ofm_buff0_4_ce0       | out |    1|  ap_memory |    ofm_buff0_4    |     array    |
|ofm_buff0_4_q0        |  in |   32|  ap_memory |    ofm_buff0_4    |     array    |
|ofm_buff0_5_address0  | out |    5|  ap_memory |    ofm_buff0_5    |     array    |
|ofm_buff0_5_ce0       | out |    1|  ap_memory |    ofm_buff0_5    |     array    |
|ofm_buff0_5_q0        |  in |   32|  ap_memory |    ofm_buff0_5    |     array    |
|cofm_counter_read     |  in |   32|   ap_none  | cofm_counter_read |    scalar    |
|enable                |  in |    1|   ap_none  |       enable      |    scalar    |
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cofm, [5 x i8]* @p_str9, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)" [finalconv_Jan19.cpp:229]   --->   Operation 8 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cofm_counter_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cofm_counter_read)" [finalconv_Jan19.cpp:229]   --->   Operation 9 'read' 'cofm_counter_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %.preheader.preheader, label %.loopexit" [finalconv_Jan19.cpp:231]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (2.55ns)   --->   "%add_ln233 = add i32 %cofm_counter_read_1, 32" [finalconv_Jan19.cpp:233]   --->   Operation 11 'add' 'add_ln233' <Predicate = (enable_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.preheader" [finalconv_Jan19.cpp:233]   --->   Operation 12 'br' <Predicate = (enable_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ %j, %hls_label_7 ], [ 0, %.preheader.preheader ]"   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln233 = icmp eq i6 %j_0, -32" [finalconv_Jan19.cpp:233]   --->   Operation 14 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [finalconv_Jan19.cpp:233]   --->   Operation 16 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %.loopexit.loopexit, label %hls_label_7" [finalconv_Jan19.cpp:233]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i6 %j_0 to i64" [finalconv_Jan19.cpp:236]   --->   Operation 18 'zext' 'zext_ln236' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ofm_buff0_0_addr = getelementptr [32 x float]* %ofm_buff0_0, i64 0, i64 %zext_ln236" [finalconv_Jan19.cpp:236]   --->   Operation 19 'getelementptr' 'ofm_buff0_0_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%ofm_buff0_0_load = load float* %ofm_buff0_0_addr, align 4" [finalconv_Jan19.cpp:236]   --->   Operation 20 'load' 'ofm_buff0_0_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ofm_buff0_1_addr = getelementptr [32 x float]* %ofm_buff0_1, i64 0, i64 %zext_ln236" [finalconv_Jan19.cpp:237]   --->   Operation 21 'getelementptr' 'ofm_buff0_1_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%ofm_buff0_1_load = load float* %ofm_buff0_1_addr, align 4" [finalconv_Jan19.cpp:237]   --->   Operation 22 'load' 'ofm_buff0_1_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ofm_buff0_2_addr = getelementptr [32 x float]* %ofm_buff0_2, i64 0, i64 %zext_ln236" [finalconv_Jan19.cpp:238]   --->   Operation 23 'getelementptr' 'ofm_buff0_2_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%ofm_buff0_2_load = load float* %ofm_buff0_2_addr, align 4" [finalconv_Jan19.cpp:238]   --->   Operation 24 'load' 'ofm_buff0_2_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ofm_buff0_3_addr = getelementptr [32 x float]* %ofm_buff0_3, i64 0, i64 %zext_ln236" [finalconv_Jan19.cpp:239]   --->   Operation 25 'getelementptr' 'ofm_buff0_3_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%ofm_buff0_3_load = load float* %ofm_buff0_3_addr, align 4" [finalconv_Jan19.cpp:239]   --->   Operation 26 'load' 'ofm_buff0_3_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ofm_buff0_4_addr = getelementptr [32 x float]* %ofm_buff0_4, i64 0, i64 %zext_ln236" [finalconv_Jan19.cpp:240]   --->   Operation 27 'getelementptr' 'ofm_buff0_4_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%ofm_buff0_4_load = load float* %ofm_buff0_4_addr, align 4" [finalconv_Jan19.cpp:240]   --->   Operation 28 'load' 'ofm_buff0_4_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ofm_buff0_5_addr = getelementptr [32 x float]* %ofm_buff0_5, i64 0, i64 %zext_ln236" [finalconv_Jan19.cpp:241]   --->   Operation 29 'getelementptr' 'ofm_buff0_5_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%ofm_buff0_5_load = load float* %ofm_buff0_5_addr, align 4" [finalconv_Jan19.cpp:241]   --->   Operation 30 'load' 'ofm_buff0_5_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%ofm_buff0_0_load = load float* %ofm_buff0_0_addr, align 4" [finalconv_Jan19.cpp:236]   --->   Operation 31 'load' 'ofm_buff0_0_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln236 = bitcast float %ofm_buff0_0_load to i32" [finalconv_Jan19.cpp:236]   --->   Operation 32 'bitcast' 'bitcast_ln236' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%cofm_read = call i512 @_ssdm_op_Read.axis.i512P(i512* %cofm)" [finalconv_Jan19.cpp:236]   --->   Operation 33 'read' 'cofm_read' <Predicate = (!icmp_ln233)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%ofm_buff0_1_load = load float* %ofm_buff0_1_addr, align 4" [finalconv_Jan19.cpp:237]   --->   Operation 34 'load' 'ofm_buff0_1_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln237 = bitcast float %ofm_buff0_1_load to i32" [finalconv_Jan19.cpp:237]   --->   Operation 35 'bitcast' 'bitcast_ln237' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%ofm_buff0_2_load = load float* %ofm_buff0_2_addr, align 4" [finalconv_Jan19.cpp:238]   --->   Operation 36 'load' 'ofm_buff0_2_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln238 = bitcast float %ofm_buff0_2_load to i32" [finalconv_Jan19.cpp:238]   --->   Operation 37 'bitcast' 'bitcast_ln238' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%ofm_buff0_3_load = load float* %ofm_buff0_3_addr, align 4" [finalconv_Jan19.cpp:239]   --->   Operation 38 'load' 'ofm_buff0_3_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln239 = bitcast float %ofm_buff0_3_load to i32" [finalconv_Jan19.cpp:239]   --->   Operation 39 'bitcast' 'bitcast_ln239' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%ofm_buff0_4_load = load float* %ofm_buff0_4_addr, align 4" [finalconv_Jan19.cpp:240]   --->   Operation 40 'load' 'ofm_buff0_4_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln240 = bitcast float %ofm_buff0_4_load to i32" [finalconv_Jan19.cpp:240]   --->   Operation 41 'bitcast' 'bitcast_ln240' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%ofm_buff0_5_load = load float* %ofm_buff0_5_addr, align 4" [finalconv_Jan19.cpp:241]   --->   Operation 42 'load' 'ofm_buff0_5_load' <Predicate = (!icmp_ln233)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln241 = bitcast float %ofm_buff0_5_load to i32" [finalconv_Jan19.cpp:241]   --->   Operation 43 'bitcast' 'bitcast_ln241' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %bitcast_ln241, i32 %bitcast_ln240, i32 %bitcast_ln239, i32 %bitcast_ln238, i32 %bitcast_ln237, i32 %bitcast_ln236)" [finalconv_Jan19.cpp:241]   --->   Operation 44 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%cofm_b5_addr1516_par = call i512 @_ssdm_op_PartSet.i512.i512.i192.i32.i32(i512 %cofm_read, i192 %tmp_5, i32 0, i32 191)" [finalconv_Jan19.cpp:241]   --->   Operation 45 'partset' 'cofm_b5_addr1516_par' <Predicate = (!icmp_ln233)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [finalconv_Jan19.cpp:234]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:235]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i512P(i512* %cofm, i512 %cofm_b5_addr1516_par)" [finalconv_Jan19.cpp:241]   --->   Operation 48 'write' <Predicate = (!icmp_ln233)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [finalconv_Jan19.cpp:253]   --->   Operation 49 'specregionend' 'empty' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader" [finalconv_Jan19.cpp:233]   --->   Operation 50 'br' <Predicate = (!icmp_ln233)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.76>
ST_5 : Operation 51 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%cofm_counter_1 = phi i32 [ %cofm_counter_read_1, %0 ], [ %add_ln233, %.loopexit.loopexit ]" [finalconv_Jan19.cpp:229]   --->   Operation 52 'phi' 'cofm_counter_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "ret i32 %cofm_counter_1" [finalconv_Jan19.cpp:256]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cofm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ofm_buff0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ofm_buff0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ofm_buff0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ofm_buff0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ofm_buff0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ofm_buff0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cofm_counter_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000]
enable_read           (read             ) [ 0111100]
cofm_counter_read_1   (read             ) [ 0111111]
br_ln231              (br               ) [ 0111111]
add_ln233             (add              ) [ 0111111]
br_ln233              (br               ) [ 0111100]
j_0                   (phi              ) [ 0010000]
icmp_ln233            (icmp             ) [ 0011100]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
j                     (add              ) [ 0111100]
br_ln233              (br               ) [ 0000000]
zext_ln236            (zext             ) [ 0000000]
ofm_buff0_0_addr      (getelementptr    ) [ 0001000]
ofm_buff0_1_addr      (getelementptr    ) [ 0001000]
ofm_buff0_2_addr      (getelementptr    ) [ 0001000]
ofm_buff0_3_addr      (getelementptr    ) [ 0001000]
ofm_buff0_4_addr      (getelementptr    ) [ 0001000]
ofm_buff0_5_addr      (getelementptr    ) [ 0001000]
ofm_buff0_0_load      (load             ) [ 0000000]
bitcast_ln236         (bitcast          ) [ 0000000]
cofm_read             (read             ) [ 0000000]
ofm_buff0_1_load      (load             ) [ 0000000]
bitcast_ln237         (bitcast          ) [ 0000000]
ofm_buff0_2_load      (load             ) [ 0000000]
bitcast_ln238         (bitcast          ) [ 0000000]
ofm_buff0_3_load      (load             ) [ 0000000]
bitcast_ln239         (bitcast          ) [ 0000000]
ofm_buff0_4_load      (load             ) [ 0000000]
bitcast_ln240         (bitcast          ) [ 0000000]
ofm_buff0_5_load      (load             ) [ 0000000]
bitcast_ln241         (bitcast          ) [ 0000000]
tmp_5                 (bitconcatenate   ) [ 0000000]
cofm_b5_addr1516_par  (partset          ) [ 0010100]
tmp                   (specregionbegin  ) [ 0000000]
specpipeline_ln235    (specpipeline     ) [ 0000000]
write_ln241           (write            ) [ 0000000]
empty                 (specregionend    ) [ 0000000]
br_ln233              (br               ) [ 0111100]
br_ln0                (br               ) [ 0100011]
cofm_counter_1        (phi              ) [ 0000001]
ret_ln256             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cofm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cofm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ofm_buff0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofm_buff0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ofm_buff0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofm_buff0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ofm_buff0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofm_buff0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ofm_buff0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofm_buff0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ofm_buff0_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofm_buff0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ofm_buff0_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofm_buff0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cofm_counter_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cofm_counter_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="enable">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.i512P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i512.i512.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i512P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="enable_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cofm_counter_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cofm_counter_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="cofm_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="512" slack="0"/>
<pin id="82" dir="0" index="1" bw="512" slack="0"/>
<pin id="83" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cofm_read/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln241_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="512" slack="0"/>
<pin id="89" dir="0" index="2" bw="512" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln241/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="ofm_buff0_0_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofm_buff0_0_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_buff0_0_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ofm_buff0_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofm_buff0_1_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_buff0_1_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="ofm_buff0_2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofm_buff0_2_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_buff0_2_load/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ofm_buff0_3_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofm_buff0_3_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_buff0_3_load/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="ofm_buff0_4_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofm_buff0_4_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_buff0_4_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ofm_buff0_5_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofm_buff0_5_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_buff0_5_load/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="cofm_counter_1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cofm_counter_1 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="cofm_counter_1_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="3"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="3"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cofm_counter_1/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln233_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln233_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln236_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln236/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="bitcast_ln236_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln236/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="bitcast_ln237_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln237/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bitcast_ln238_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln238/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="bitcast_ln239_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln239/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bitcast_ln240_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln240/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="bitcast_ln241_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln241/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="192" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="32" slack="0"/>
<pin id="248" dir="0" index="4" bw="32" slack="0"/>
<pin id="249" dir="0" index="5" bw="32" slack="0"/>
<pin id="250" dir="0" index="6" bw="32" slack="0"/>
<pin id="251" dir="1" index="7" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="cofm_b5_addr1516_par_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="512" slack="0"/>
<pin id="261" dir="0" index="1" bw="512" slack="0"/>
<pin id="262" dir="0" index="2" bw="192" slack="0"/>
<pin id="263" dir="0" index="3" bw="1" slack="0"/>
<pin id="264" dir="0" index="4" bw="9" slack="0"/>
<pin id="265" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="cofm_b5_addr1516_par/3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="enable_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enable_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="cofm_counter_read_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="3"/>
<pin id="277" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cofm_counter_read_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="add_ln233_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="3"/>
<pin id="282" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln233 "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln233_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln233 "/>
</bind>
</comp>

<comp id="289" class="1005" name="j_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="294" class="1005" name="ofm_buff0_0_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ofm_buff0_0_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="ofm_buff0_1_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ofm_buff0_1_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="ofm_buff0_2_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ofm_buff0_2_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="ofm_buff0_3_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="1"/>
<pin id="311" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ofm_buff0_3_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="ofm_buff0_4_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ofm_buff0_4_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="ofm_buff0_5_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ofm_buff0_5_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="cofm_b5_addr1516_par_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="512" slack="1"/>
<pin id="326" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="cofm_b5_addr1516_par "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="64" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="195"><net_src comp="74" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="175" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="175" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="175" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="222"><net_src comp="100" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="113" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="126" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="139" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="152" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="165" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="252"><net_src comp="48" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="235" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="231" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="227" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="257"><net_src comp="223" pin="1"/><net_sink comp="243" pin=5"/></net>

<net id="258"><net_src comp="219" pin="1"/><net_sink comp="243" pin=6"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="80" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="243" pin="7"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="259" pin=4"/></net>

<net id="274"><net_src comp="68" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="74" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="283"><net_src comp="191" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="288"><net_src comp="197" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="203" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="297"><net_src comp="93" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="302"><net_src comp="106" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="307"><net_src comp="119" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="312"><net_src comp="132" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="317"><net_src comp="145" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="322"><net_src comp="158" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="327"><net_src comp="259" pin="5"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cofm | {4 }
 - Input state : 
	Port: conv_read : cofm | {3 }
	Port: conv_read : ofm_buff0_0 | {2 3 }
	Port: conv_read : ofm_buff0_1 | {2 3 }
	Port: conv_read : ofm_buff0_2 | {2 3 }
	Port: conv_read : ofm_buff0_3 | {2 3 }
	Port: conv_read : ofm_buff0_4 | {2 3 }
	Port: conv_read : ofm_buff0_5 | {2 3 }
	Port: conv_read : cofm_counter_read | {1 }
	Port: conv_read : enable | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln233 : 1
		j : 1
		br_ln233 : 2
		zext_ln236 : 1
		ofm_buff0_0_addr : 2
		ofm_buff0_0_load : 3
		ofm_buff0_1_addr : 2
		ofm_buff0_1_load : 3
		ofm_buff0_2_addr : 2
		ofm_buff0_2_load : 3
		ofm_buff0_3_addr : 2
		ofm_buff0_3_load : 3
		ofm_buff0_4_addr : 2
		ofm_buff0_4_load : 3
		ofm_buff0_5_addr : 2
		ofm_buff0_5_load : 3
	State 3
		bitcast_ln236 : 1
		bitcast_ln237 : 1
		bitcast_ln238 : 1
		bitcast_ln239 : 1
		bitcast_ln240 : 1
		bitcast_ln241 : 1
		tmp_5 : 2
		cofm_b5_addr1516_par : 3
	State 4
		empty : 1
	State 5
	State 6
		ret_ln256 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |        add_ln233_fu_191        |    0    |    39   |
|          |            j_fu_203            |    0    |    15   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln233_fu_197       |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |     enable_read_read_fu_68     |    0    |    0    |
|   read   | cofm_counter_read_1_read_fu_74 |    0    |    0    |
|          |      cofm_read_read_fu_80      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln241_write_fu_86    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln236_fu_209       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_5_fu_243          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  partset |   cofm_b5_addr1516_par_fu_259  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    65   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln233_reg_280     |   32   |
|cofm_b5_addr1516_par_reg_324|   512  |
|   cofm_counter_1_reg_182   |   32   |
| cofm_counter_read_1_reg_275|   32   |
|     enable_read_reg_271    |    1   |
|     icmp_ln233_reg_285     |    1   |
|         j_0_reg_171        |    6   |
|          j_reg_289         |    6   |
|  ofm_buff0_0_addr_reg_294  |    5   |
|  ofm_buff0_1_addr_reg_299  |    5   |
|  ofm_buff0_2_addr_reg_304  |    5   |
|  ofm_buff0_3_addr_reg_309  |    5   |
|  ofm_buff0_4_addr_reg_314  |    5   |
|  ofm_buff0_5_addr_reg_319  |    5   |
+----------------------------+--------+
|            Total           |   652  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   60   ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   54   |
|  Register |    -   |   652  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   652  |   119  |
+-----------+--------+--------+--------+
