--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
3 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X16Y28.Y    SLICE_X21Y35.F4  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X16Y28.Y    SLICE_X15Y27.F4  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X16Y28.Y    SLICE_X16Y28.G4  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 484027 paths analyzed, 1618 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.959ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_1 (SLICE_X24Y9.G1), 3119 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.954ns (Levels of Logic = 9)
  Clock Path Skew:      -0.005ns (0.033 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_2 to graph_unit/ship_x_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<3>
                                                       vga_sync_unit/h_count_reg_2
    SLICE_X23Y33.G1      net (fanout=44)       3.894   vga_sync_unit/h_count_reg<2>
    SLICE_X23Y33.Y       Tilo                  0.612   graph_unit/rom_data_alien_not0000<2>
                                                       graph_unit/Msub_rom_col_alien_cy<1>11
    SLICE_X23Y33.F4      net (fanout=1)        0.020   graph_unit/Msub_rom_col_alien_cy<1>11/O
    SLICE_X23Y33.X       Tilo                  0.612   graph_unit/rom_data_alien_not0000<2>
                                                       graph_unit/rom_data_alien_not0000<2>1
    SLICE_X23Y26.BY      net (fanout=1)        0.596   graph_unit/rom_data_alien_not0000<2>
    SLICE_X23Y26.Y       Tbyy                  0.737   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y9.G1       net (fanout=3)        0.395   graph_unit/N145
    SLICE_X24Y9.CLK      Tgck                  0.776   graph_unit/ship_x_reg<1>
                                                       graph_unit/ship_x_reg_mux0000<8>1
                                                       graph_unit/ship_x_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     16.954ns (6.460ns logic, 10.494ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.903ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.033 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X25Y38.G1      net (fanout=43)       1.746   vga_sync_unit/v_count_reg<2>
    SLICE_X25Y38.Y       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X25Y38.F3      net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_cy<1>11/O
    SLICE_X25Y38.X       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_xor<2>11
    SLICE_X24Y31.G3      net (fanout=4)        0.484   graph_unit/rom_addr_alien<2>
    SLICE_X24Y31.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien3
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X23Y26.G1      net (fanout=2)        1.076   graph_unit/Mrom_rom_data_alien2
    SLICE_X23Y26.F5      Tif5                  0.759   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_5
                                                       graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X23Y26.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X23Y26.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y9.G1       net (fanout=3)        0.395   graph_unit/N145
    SLICE_X24Y9.CLK      Tgck                  0.776   graph_unit/ship_x_reg<1>
                                                       graph_unit/ship_x_reg_mux0000<8>1
                                                       graph_unit/ship_x_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     16.903ns (7.593ns logic, 9.310ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.868ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.033 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X25Y38.G1      net (fanout=43)       1.746   vga_sync_unit/v_count_reg<2>
    SLICE_X25Y38.Y       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X25Y38.F3      net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_cy<1>11/O
    SLICE_X25Y38.X       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_xor<2>11
    SLICE_X24Y31.G3      net (fanout=4)        0.484   graph_unit/rom_addr_alien<2>
    SLICE_X24Y31.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien3
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X23Y27.F1      net (fanout=2)        1.041   graph_unit/Mrom_rom_data_alien2
    SLICE_X23Y27.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X23Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X23Y26.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y9.G1       net (fanout=3)        0.395   graph_unit/N145
    SLICE_X24Y9.CLK      Tgck                  0.776   graph_unit/ship_x_reg<1>
                                                       graph_unit/ship_x_reg_mux0000<8>1
                                                       graph_unit/ship_x_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     16.868ns (7.593ns logic, 9.275ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_0 (SLICE_X24Y6.F4), 3119 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.620ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.035 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_2 to graph_unit/ship_x_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<3>
                                                       vga_sync_unit/h_count_reg_2
    SLICE_X23Y33.G1      net (fanout=44)       3.894   vga_sync_unit/h_count_reg<2>
    SLICE_X23Y33.Y       Tilo                  0.612   graph_unit/rom_data_alien_not0000<2>
                                                       graph_unit/Msub_rom_col_alien_cy<1>11
    SLICE_X23Y33.F4      net (fanout=1)        0.020   graph_unit/Msub_rom_col_alien_cy<1>11/O
    SLICE_X23Y33.X       Tilo                  0.612   graph_unit/rom_data_alien_not0000<2>
                                                       graph_unit/rom_data_alien_not0000<2>1
    SLICE_X23Y26.BY      net (fanout=1)        0.596   graph_unit/rom_data_alien_not0000<2>
    SLICE_X23Y26.Y       Tbyy                  0.737   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y6.F4       net (fanout=3)        0.061   graph_unit/N145
    SLICE_X24Y6.CLK      Tfck                  0.776   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<9>1
                                                       graph_unit/ship_x_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     16.620ns (6.460ns logic, 10.160ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.569ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.035 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X25Y38.G1      net (fanout=43)       1.746   vga_sync_unit/v_count_reg<2>
    SLICE_X25Y38.Y       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X25Y38.F3      net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_cy<1>11/O
    SLICE_X25Y38.X       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_xor<2>11
    SLICE_X24Y31.G3      net (fanout=4)        0.484   graph_unit/rom_addr_alien<2>
    SLICE_X24Y31.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien3
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X23Y26.G1      net (fanout=2)        1.076   graph_unit/Mrom_rom_data_alien2
    SLICE_X23Y26.F5      Tif5                  0.759   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_5
                                                       graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X23Y26.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X23Y26.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y6.F4       net (fanout=3)        0.061   graph_unit/N145
    SLICE_X24Y6.CLK      Tfck                  0.776   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<9>1
                                                       graph_unit/ship_x_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     16.569ns (7.593ns logic, 8.976ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.534ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.035 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X25Y38.G1      net (fanout=43)       1.746   vga_sync_unit/v_count_reg<2>
    SLICE_X25Y38.Y       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X25Y38.F3      net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_cy<1>11/O
    SLICE_X25Y38.X       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_xor<2>11
    SLICE_X24Y31.G3      net (fanout=4)        0.484   graph_unit/rom_addr_alien<2>
    SLICE_X24Y31.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien3
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X23Y27.F1      net (fanout=2)        1.041   graph_unit/Mrom_rom_data_alien2
    SLICE_X23Y27.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X23Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X23Y26.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y6.F4       net (fanout=3)        0.061   graph_unit/N145
    SLICE_X24Y6.CLK      Tfck                  0.776   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<9>1
                                                       graph_unit/ship_x_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     16.534ns (7.593ns logic, 8.941ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_7 (SLICE_X24Y7.F4), 3119 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.620ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.035 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_2 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg<3>
                                                       vga_sync_unit/h_count_reg_2
    SLICE_X23Y33.G1      net (fanout=44)       3.894   vga_sync_unit/h_count_reg<2>
    SLICE_X23Y33.Y       Tilo                  0.612   graph_unit/rom_data_alien_not0000<2>
                                                       graph_unit/Msub_rom_col_alien_cy<1>11
    SLICE_X23Y33.F4      net (fanout=1)        0.020   graph_unit/Msub_rom_col_alien_cy<1>11/O
    SLICE_X23Y33.X       Tilo                  0.612   graph_unit/rom_data_alien_not0000<2>
                                                       graph_unit/rom_data_alien_not0000<2>1
    SLICE_X23Y26.BY      net (fanout=1)        0.596   graph_unit/rom_data_alien_not0000<2>
    SLICE_X23Y26.Y       Tbyy                  0.737   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y7.F4       net (fanout=3)        0.061   graph_unit/N145
    SLICE_X24Y7.CLK      Tfck                  0.776   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_mux0000<2>1
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     16.620ns (6.460ns logic, 10.160ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.569ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.035 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X25Y38.G1      net (fanout=43)       1.746   vga_sync_unit/v_count_reg<2>
    SLICE_X25Y38.Y       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X25Y38.F3      net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_cy<1>11/O
    SLICE_X25Y38.X       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_xor<2>11
    SLICE_X24Y31.G3      net (fanout=4)        0.484   graph_unit/rom_addr_alien<2>
    SLICE_X24Y31.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien3
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X23Y26.G1      net (fanout=2)        1.076   graph_unit/Mrom_rom_data_alien2
    SLICE_X23Y26.F5      Tif5                  0.759   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_5
                                                       graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X23Y26.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_3_f5
    SLICE_X23Y26.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y7.F4       net (fanout=3)        0.061   graph_unit/N145
    SLICE_X24Y7.CLK      Tfck                  0.776   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_mux0000<2>1
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     16.569ns (7.593ns logic, 8.976ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.534ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.035 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X25Y38.G1      net (fanout=43)       1.746   vga_sync_unit/v_count_reg<2>
    SLICE_X25Y38.Y       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_cy<1>11
    SLICE_X25Y38.F3      net (fanout=1)        0.020   graph_unit/Msub_rom_addr_alien_cy<1>11/O
    SLICE_X25Y38.X       Tilo                  0.612   graph_unit/rom_addr_alien<2>
                                                       graph_unit/Msub_rom_addr_alien_xor<2>11
    SLICE_X24Y31.G3      net (fanout=4)        0.484   graph_unit/rom_addr_alien<2>
    SLICE_X24Y31.Y       Tilo                  0.660   graph_unit/Mrom_rom_data_alien3
                                                       graph_unit/Mrom_rom_data_alien21
    SLICE_X23Y27.F1      net (fanout=2)        1.041   graph_unit/Mrom_rom_data_alien2
    SLICE_X23Y27.F5      Tif5                  0.759   graph_unit/Mmux_rom_bit_alien_4_f5
                                                       graph_unit/Mmux_rom_bit_alien_51
                                                       graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X23Y26.FXINB   net (fanout=1)        0.000   graph_unit/Mmux_rom_bit_alien_4_f5
    SLICE_X23Y26.Y       Tif6y                 0.451   graph_unit/rom_bit_alien
                                                       graph_unit/Mmux_rom_bit_alien_2_f6
    SLICE_X27Y42.F1      net (fanout=1)        0.946   graph_unit/rom_bit_alien
    SLICE_X27Y42.X       Tilo                  0.612   graph_unit/rd_alien_1_on
                                                       graph_unit/rd_alien_1_on_and0000
    SLICE_X15Y20.F2      net (fanout=10)       1.369   graph_unit/rd_alien_1_on
    SLICE_X15Y20.X       Tilo                  0.612   N128
                                                       graph_unit/ship_got_hit1_SW0
    SLICE_X14Y27.G1      net (fanout=1)        0.577   N128
    SLICE_X14Y27.Y       Tilo                  0.660   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X17Y14.G1      net (fanout=8)        1.386   graph_unit/N60
    SLICE_X17Y14.Y       Tilo                  0.612   graph_unit/N21
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X24Y6.G2       net (fanout=7)        1.311   graph_unit/ship_x_reg_or0001
    SLICE_X24Y6.Y        Tilo                  0.660   graph_unit/ship_x_reg<0>
                                                       graph_unit/ship_x_reg_mux0000<2>21
    SLICE_X24Y7.F4       net (fanout=3)        0.061   graph_unit/N145
    SLICE_X24Y7.CLK      Tfck                  0.776   graph_unit/ship_x_reg<7>
                                                       graph_unit/ship_x_reg_mux0000<2>1
                                                       graph_unit/ship_x_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     16.534ns (7.593ns logic, 8.941ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X15Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X15Y30.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X15Y30.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X16Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X16Y31.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<3>
    SLICE_X16Y31.CLK     Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/alien_2_hits_counter_reg_0 (SLICE_X15Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/alien_2_hits_counter_reg_0 (FF)
  Destination:          graph_unit/alien_2_hits_counter_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/alien_2_hits_counter_reg_0 to graph_unit/alien_2_hits_counter_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.XQ      Tcko                  0.411   graph_unit/alien_2_hits_counter_reg<0>
                                                       graph_unit/alien_2_hits_counter_reg_0
    SLICE_X15Y21.BX      net (fanout=7)        0.398   graph_unit/alien_2_hits_counter_reg<0>
    SLICE_X15Y21.CLK     Tckdi       (-Th)    -0.080   graph_unit/alien_2_hits_counter_reg<0>
                                                       graph_unit/alien_2_hits_counter_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.491ns logic, 0.398ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X19Y22.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<1>/SR
  Logical resource: rgb_reg_1/SR
  Location pin: SLICE_X19Y22.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X2Y15.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   16.959|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 484027 paths, 0 nets, and 5803 connections

Design statistics:
   Minimum period:  16.959ns{1}   (Maximum frequency:  58.966MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 00:28:46 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



