{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589085703038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589085703038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 00:41:42 2020 " "Processing started: Sun May 10 00:41:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589085703038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589085703038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cunit -c cunit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cunit -c cunit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589085703038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589085703306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589085703306 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \";\" cunit.v(15) " "Verilog HDL syntax error at cunit.v(15) near text: \"<=\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1589085711733 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" cunit.v(15) " "Verilog HDL syntax error at cunit.v(15) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1589085711733 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(25) " "Verilog HDL warning at cunit.v(25): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(26) " "Verilog HDL warning at cunit.v(26): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(27) " "Verilog HDL warning at cunit.v(27): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(28) " "Verilog HDL warning at cunit.v(28): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(29) " "Verilog HDL warning at cunit.v(29): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(30) " "Verilog HDL warning at cunit.v(30): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(31) " "Verilog HDL warning at cunit.v(31): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(32) " "Verilog HDL warning at cunit.v(32): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(37) " "Verilog HDL warning at cunit.v(37): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(38) " "Verilog HDL warning at cunit.v(38): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(39) " "Verilog HDL warning at cunit.v(39): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(42) " "Verilog HDL warning at cunit.v(42): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(43) " "Verilog HDL warning at cunit.v(43): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(44) " "Verilog HDL warning at cunit.v(44): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(45) " "Verilog HDL warning at cunit.v(45): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(46) " "Verilog HDL warning at cunit.v(46): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(47) " "Verilog HDL warning at cunit.v(47): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(48) " "Verilog HDL warning at cunit.v(48): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(49) " "Verilog HDL warning at cunit.v(49): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(56) " "Verilog HDL warning at cunit.v(56): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(57) " "Verilog HDL warning at cunit.v(57): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(61) " "Verilog HDL warning at cunit.v(61): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(62) " "Verilog HDL warning at cunit.v(62): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711734 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(66) " "Verilog HDL warning at cunit.v(66): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(67) " "Verilog HDL warning at cunit.v(67): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(68) " "Verilog HDL warning at cunit.v(68): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(69) " "Verilog HDL warning at cunit.v(69): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(70) " "Verilog HDL warning at cunit.v(70): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(71) " "Verilog HDL warning at cunit.v(71): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(72) " "Verilog HDL warning at cunit.v(72): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(78) " "Verilog HDL warning at cunit.v(78): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(79) " "Verilog HDL warning at cunit.v(79): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(83) " "Verilog HDL warning at cunit.v(83): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(84) " "Verilog HDL warning at cunit.v(84): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(88) " "Verilog HDL warning at cunit.v(88): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cunit.v(89) " "Verilog HDL warning at cunit.v(89): extended using \"x\" or \"z\"" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1589085711735 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cunit cunit.v(1) " "Ignored design unit \"cunit\" at cunit.v(1) due to previous errors" {  } { { "cunit.v" "" { Text "D:/CompArch/cunit/cunit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1589085711735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cunit.v 0 0 " "Found 0 design units, including 0 entities, in source file cunit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589085711735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CompArch/cunit/output_files/cunit.map.smsg " "Generated suppressed messages file D:/CompArch/cunit/output_files/cunit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1589085711755 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589085711779 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 10 00:41:51 2020 " "Processing ended: Sun May 10 00:41:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589085711779 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589085711779 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589085711779 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589085711779 ""}
