<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_DFR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_DFR0, Debug Feature Register 0</h1><p>The ID_DFR0 characteristics are:</p><h2>Purpose</h2>
          <p>Provides top level information about the debug system in AArch32 state.</p>
        
          <p>Must be interpreted with the Main ID Register, <a href="AArch32-midr.html">MIDR</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section G4.14.6</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register ID_DFR0
                is architecturally mapped to
              AArch64 System register <a href="AArch64-id_dfr0_el1.html">ID_DFR0_EL1</a>.
          </p><h2>Attributes</h2>
          <p>ID_DFR0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_DFR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#PerfMon">PerfMon</a></td><td class="lr" colspan="4"><a href="#MProfDbg">MProfDbg</a></td><td class="lr" colspan="4"><a href="#MMapTrc">MMapTrc</a></td><td class="lr" colspan="4"><a href="#CopTrc">CopTrc</a></td><td class="lr" colspan="4"><a href="#MMapDbg">MMapDbg</a></td><td class="lr" colspan="4"><a href="#CopSDbg">CopSDbg</a></td><td class="lr" colspan="4"><a href="#CopDbg">CopDbg</a></td></tr></tbody></table><h4 id="0">
                Bits [31:28]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PerfMon">PerfMon, bits [27:24]
                  </h4>
              <p>Performance Monitors. Support for System registers-based ARM Performance Monitors Extension, using registers in the coproc == <span class="binarynumber">1111</span> encoding space, for A and R profile processors. Defined values are:</p>
            <table class="valuetable"><tr><th>PerfMon</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Performance Monitors Extension System registers not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for Performance Monitors Extension version 1 (PMUv1) System registers.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Support for Performance Monitors Extension version 2 (PMUv2) System registers.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Support for Performance Monitors Extension version 3 (PMUv3) System registers.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>Support for Performance Monitors Extension version 3 (PMUv3) System registers, with a 16-bit evtCount field.</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> form of Performance Monitors System registers supported. PMUv3 not supported.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8.0 the permitted values are <span class="binarynumber">0000</span>, <span class="binarynumber">0011</span>, and <span class="binarynumber">1111</span>.</p>
            
              <p>From ARMv8.1 the permitted values are <span class="binarynumber">0000</span>, <span class="binarynumber">0100</span>, and <span class="binarynumber">1111</span>.</p>
            
              <p>In ARMv7, the value <span class="binarynumber">0000</span> can mean that PMUv1 is implemented. PMUv1 is not permitted in an ARMv8 implementation.</p>
            <h4 id="MProfDbg">MProfDbg, bits [23:20]
                  </h4>
              <p>M Profile Debug. Support for memory-mapped debug model for M profile processors. Defined values are:</p>
            <table class="valuetable"><tr><th>MProfDbg</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for M profile Debug architecture, with memory-mapped access.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="MMapTrc">MMapTrc, bits [19:16]
                  </h4>
              <p>Memory Mapped Trace. Support for memory-mapped trace model. Defined values are:</p>
            <table class="valuetable"><tr><th>MMapTrc</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for ARM trace architecture, with memory-mapped access.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            
              <p>In the Trace registers, the ETMIDR gives more information about the implementation.</p>
            <h4 id="CopTrc">CopTrc, bits [15:12]
                  </h4>
              <p>Support for System registers-based trace model, using registers in the coproc == <span class="binarynumber">1110</span> encoding space. Defined values are:</p>
            <table class="valuetable"><tr><th>CopTrc</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for ARM trace architecture, with System registers access.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            
              <p>In the Trace registers, the ETMIDR gives more information about the implementation.</p>
            <h4 id="MMapDbg">MMapDbg, bits [11:8]
                  </h4>
              <p>Memory Mapped Debug. Support for v7 memory-mapped debug model, for A and R profile processors.</p>
            
              <p>In ARMv8-A this field is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>The optional memory map defined by ARMv8 is not compatible with ARMv7.</p>
            <h4 id="CopSDbg">CopSDbg, bits [7:4]
                  </h4>
              <p>Support for  a System registers-based Secure debug model, using registers in the coproc = <span class="binarynumber">1110</span> encoding space, for an A profile processor that includes EL3.</p>
            
              <p>If EL3 is not implemented and the implemented Security state is Non-Secure state, this field is <span class="arm-defined-word">RES0</span>. Otherwise, this field reads the same as bits [3:0].</p>
            <h4 id="CopDbg">CopDbg, bits [3:0]
                  </h4>
              <p>Support for System registers-based debug model, using registers in the coproc == <span class="binarynumber">1110</span> encoding space, for A and R profile processors. Defined values are:</p>
            <table class="valuetable"><tr><th>CopDbg</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Support for ARMv6, v6 Debug architecture, with System registers access.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Support for ARMv6, v6.1 Debug architecture, with System registers access.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>Support for ARMv7, v7 Debug architecture, with System registers access.</p>
                </td></tr><tr><td class="bitfield">0101</td><td>
                  <p>Support for ARMv7, v7.1 Debug architecture, with System registers access.</p>
                </td></tr><tr><td class="bitfield">0110</td><td>
                  <p>Support for ARMv8 debug architecture, with System registers access.</p>
                </td></tr><tr><td class="bitfield">0111</td><td>
                  <p>Support for ARMv8 debug architecture, with System registers access, and Virtualization Host extensions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In an ARMv8.0 implementation, the only permitted value is <span class="binarynumber">0b0110</span>.</p>
            
              <p>In an ARMv8.1 implementation that does not include ARMv8.1-VHE, the permitted values are <span class="binarynumber">0b0110</span> and <span class="binarynumber">0b0111</span>.</p>
            
              <p>In an ARMv8.1 implementation that includes ARMv8.1-VHE, the only permitted value is <span class="binarynumber">0b0111</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_DFR0</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c1, 2</td><td>000</td><td>010</td><td>0000</td><td>1111</td><td>0001</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
