lib_name: bag_serdes_ec
cell_name: qdr_tap1_column
pins: [ "VDD", "VSS", "inp<3:0>", "inn<3:0>", "en<3:0>", "bias_f<3:0>", "clkp", "clkn", "scan_div<3:2>", "outp<3:0>", "outn<3:0>", "outp_d<3:0>", "outn_d<3:0>", "bias_d<3:0>", "bias_m<3:0>", "en_div" ]
instances:
  X1:
    lib_name: bag_serdes_ec
    cell_name: qdr_tap1_summer
    instpins:
      en<3:1>:
        direction: input
        net_name: "en<1:0>,en<3>"
        num_bits: 3
      setn:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setp:
        direction: input
        net_name: "VSS"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d<0>"
        num_bits: 1
      fbp:
        direction: input
        net_name: "outp<2>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      fbn:
        direction: input
        net_name: "outn<2>"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<2>"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<2>"
        num_bits: 1
      biasp_m:
        direction: input
        net_name: "bias_m<1>"
        num_bits: 1
      biasn_d:
        direction: input
        net_name: "bias_d<0>"
        num_bits: 1
      outp_m:
        direction: output
        net_name: "outp<1>"
        num_bits: 1
      biasp_f:
        direction: input
        net_name: "bias_f<1>"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d<0>"
        num_bits: 1
      outn_m:
        direction: output
        net_name: "outn<1>"
        num_bits: 1
  X2:
    lib_name: bag_serdes_ec
    cell_name: qdr_tap1_summer
    instpins:
      en<3:1>:
        direction: input
        net_name: "en<2:0>"
        num_bits: 3
      setn:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setp:
        direction: input
        net_name: "VSS"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d<1>"
        num_bits: 1
      fbp:
        direction: input
        net_name: "outp<3>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      fbn:
        direction: input
        net_name: "outn<3>"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkn"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkp"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<3>"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<3>"
        num_bits: 1
      biasp_m:
        direction: input
        net_name: "bias_m<2>"
        num_bits: 1
      biasn_d:
        direction: input
        net_name: "bias_d<1>"
        num_bits: 1
      outp_m:
        direction: output
        net_name: "outp<2>"
        num_bits: 1
      biasp_f:
        direction: input
        net_name: "bias_f<2>"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d<1>"
        num_bits: 1
      outn_m:
        direction: output
        net_name: "outn<2>"
        num_bits: 1
  X3:
    lib_name: bag_serdes_ec
    cell_name: qdr_tap1_summer
    instpins:
      en<3:1>:
        direction: input
        net_name: "en<3:1>"
        num_bits: 3
      setn:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setp:
        direction: input
        net_name: "VSS"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
      fbp:
        direction: input
        net_name: "outp<0>"
        num_bits: 1
      fbn:
        direction: input
        net_name: "outn<0>"
        num_bits: 1
      biasp_m:
        direction: input
        net_name: "bias_m<3>"
        num_bits: 1
      biasn_d:
        direction: input
        net_name: "bias_d<2>"
        num_bits: 1
      biasp_f:
        direction: input
        net_name: "bias_f<3>"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d<2>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<0>"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<0>"
        num_bits: 1
      outp_m:
        direction: output
        net_name: "outp<3>"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d<2>"
        num_bits: 1
      outn_m:
        direction: output
        net_name: "outn<3>"
        num_bits: 1
  X0:
    lib_name: bag_serdes_ec
    cell_name: qdr_tap1_summer
    instpins:
      en<3:1>:
        direction: input
        net_name: "en<0>,en<3:2>"
        num_bits: 3
      setn:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setp:
        direction: input
        net_name: "VSS"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d<3>"
        num_bits: 1
      fbp:
        direction: input
        net_name: "outp<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      fbn:
        direction: input
        net_name: "outn<1>"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkn"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkp"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<1>"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<1>"
        num_bits: 1
      biasp_m:
        direction: input
        net_name: "bias_m<0>"
        num_bits: 1
      biasn_d:
        direction: input
        net_name: "bias_d<3>"
        num_bits: 1
      outp_m:
        direction: output
        net_name: "outp<0>"
        num_bits: 1
      biasp_f:
        direction: input
        net_name: "bias_f<0>"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d<3>"
        num_bits: 1
      outn_m:
        direction: output
        net_name: "outn<0>"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN17:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN15:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN18:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XDIV:
    lib_name: bag_serdes_ec
    cell_name: qdr_divider_column
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      en<3:0>:
        direction: output
        net_name: "en<3:0>"
        num_bits: 4
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      en_div:
        direction: input
        net_name: "en_div"
        num_bits: 1
      scan_div<3:2>:
        direction: input
        net_name: "scan_div<3:2>"
        num_bits: 2
