cellMap,*sw_cmos,*sw_cmos,*final_project,*schematic
netMap,*sw_cmos,*gnd!,*0
instMap,*sw_cmos,*M0,*M0
instMaster,*sw_cmos,*M0,*PRIMLIB_ne_spectre,*ne
instMap,*sw_cmos,*M1,*M1
instMaster,*sw_cmos,*M1,*PRIMLIB_pe_spectre,*pe
instMap,*sw_cmos,*I0,*I0
instMaster,*sw_cmos,*I0,*final_project_inverter_schematic,*inverter
portMap,*sw_cmos,*VDD,*VDD
portMap,*sw_cmos,*VSS,*VSS
portMap,*sw_cmos,*io0,*io0
portMap,*sw_cmos,*io1,*io1
portMap,*sw_cmos,*sw_ctrl,*sw_ctrl
