{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687118211296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687118211302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 22:56:51 2023 " "Processing started: Sun Jun 18 22:56:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687118211302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118211302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cvi_ciris -c cvi_ciris " "Command: quartus_map --read_settings_files=on --write_settings_files=off cvi_ciris -c cvi_ciris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118211302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687118211597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/gitlab/fpga_lib/common/common_lib/rtl/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/gitlab/fpga_lib/common/common_lib/rtl/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_stream_output.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/gitlab/fpga_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/gitlab/fpga_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_control_packet_encoder " "Found entity 1: alt_vipvfr131_common_control_packet_encoder" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/gitlab/fpga_lib/common/common_lib2/ram/async_ram/rtl/crs_lib_async_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work/gitlab/fpga_lib/common/common_lib2/ram/async_ram/rtl/crs_lib_async_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crs_lib_async_ram " "Found entity 1: crs_lib_async_ram" {  } { { "../../../../../common/common_lib2/ram/async_ram/rtl/crs_lib_async_ram.sv" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib2/ram/async_ram/rtl/crs_lib_async_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/gitlab/fpga_lib/ip/vip/clocked_video_input_ciris/rtl/bt_to_avst.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work/gitlab/fpga_lib/ip/vip/clocked_video_input_ciris/rtl/bt_to_avst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bt_to_avst " "Found entity 1: bt_to_avst" {  } { { "../../rtl/bt_to_avst.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt_to_avst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/gitlab/fpga_lib/ip/vip/clocked_video_input_ciris/rtl/bt656_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work/gitlab/fpga_lib/ip/vip/clocked_video_input_ciris/rtl/bt656_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bt656_decoder " "Found entity 1: bt656_decoder" {  } { { "../../rtl/bt656_decoder.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/gitlab/fpga_lib/ip/vip/clocked_video_input_ciris/rtl/bt601_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work/gitlab/fpga_lib/ip/vip/clocked_video_input_ciris/rtl/bt601_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bt601_decoder " "Found entity 1: bt601_decoder" {  } { { "../../rtl/bt601_decoder.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt601_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/gitlab/fpga_lib/ip/vip/clocked_video_input_ciris/rtl/cvi_ciris.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work/gitlab/fpga_lib/ip/vip/clocked_video_input_ciris/rtl/cvi_ciris.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cvi_ciris " "Found entity 1: cvi_ciris" {  } { { "../../rtl/cvi_ciris.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/gitlab/fpga_lib/common/common_lib2/fifo/crs_lib_dc_fifo/rtl/crs_lib_dc_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work/gitlab/fpga_lib/common/common_lib2/fifo/crs_lib_dc_fifo/rtl/crs_lib_dc_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crs_lib_dc_fifo " "Found entity 1: crs_lib_dc_fifo" {  } { { "../../../../../common/common_lib2/fifo/crs_lib_dc_fifo/rtl/crs_lib_dc_fifo.sv" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib2/fifo/crs_lib_dc_fifo/rtl/crs_lib_dc_fifo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cvi_ciris " "Elaborating entity \"cvi_ciris\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687118219341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bt656_decoder bt656_decoder:bt656_decoder " "Elaborating entity \"bt656_decoder\" for hierarchy \"bt656_decoder:bt656_decoder\"" {  } { { "../../rtl/cvi_ciris.sv" "bt656_decoder" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687118219343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bt656_decoder.sv(227) " "Verilog HDL assignment warning at bt656_decoder.sv(227): truncated value with size 32 to match size of target (16)" {  } { { "../../rtl/bt656_decoder.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687118219344 "|cvi_ciris|bt656_decoder:bt656_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bt656_decoder.sv(229) " "Verilog HDL assignment warning at bt656_decoder.sv(229): truncated value with size 32 to match size of target (16)" {  } { { "../../rtl/bt656_decoder.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687118219344 "|cvi_ciris|bt656_decoder:bt656_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bt656_decoder.sv(235) " "Verilog HDL assignment warning at bt656_decoder.sv(235): truncated value with size 32 to match size of target (16)" {  } { { "../../rtl/bt656_decoder.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687118219344 "|cvi_ciris|bt656_decoder:bt656_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bt_to_avst bt_to_avst:INST_bt_to_avst " "Elaborating entity \"bt_to_avst\" for hierarchy \"bt_to_avst:INST_bt_to_avst\"" {  } { { "../../rtl/cvi_ciris.sv" "INST_bt_to_avst" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687118219345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_lib_dc_fifo bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst " "Elaborating entity \"crs_lib_dc_fifo\" for hierarchy \"bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\"" {  } { { "../../rtl/bt_to_avst.sv" "crs_lib_dc_fifo_inst" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt_to_avst.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687118219347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_lib_async_ram bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0 " "Elaborating entity \"crs_lib_async_ram\" for hierarchy \"bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\"" {  } { { "../../../../../common/common_lib2/fifo/crs_lib_dc_fifo/rtl/crs_lib_dc_fifo.sv" "u0" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib2/fifo/crs_lib_dc_fifo/rtl/crs_lib_dc_fifo.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687118219349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_control_packet_encoder alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder " "Elaborating entity \"alt_vipvfr131_common_control_packet_encoder\" for hierarchy \"alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder\"" {  } { { "../../rtl/cvi_ciris.sv" "INTS_alt_vipvfr131_common_control_packet_encoder" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687118219351 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_of_video_valid alt_vipvfr131_common_control_packet_encoder.v(55) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_control_packet_encoder.v(55): object \"end_of_video_valid\" assigned a value but never read" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687118219352 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_common_control_packet_encoder.v(66) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_control_packet_encoder.v(66): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_common_control_packet_encoder.v(86) " "Verilog HDL assignment warning at alt_vipvfr131_common_control_packet_encoder.v(86): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219353 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_common_control_packet_encoder.v(66) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_common_control_packet_encoder.v(66)" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219354 "|cvi_ciris|alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output\"" {  } { { "../../rtl/cvi_ciris.sv" "INST_alt_vipvfr131_common_stream_output" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687118219355 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1687118219593 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687118219680 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1687118219680 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687118219680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687118219830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"bt_to_avst:INST_bt_to_avst\|crs_lib_dc_fifo:crs_lib_dc_fifo_inst\|crs_lib_async_ram:u0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687118219830 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687118219830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ie1 " "Found entity 1: altsyncram_5ie1" {  } { { "db/altsyncram_5ie1.tdf" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/syn/Quartus/db/altsyncram_5ie1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687118219885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118219885 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 59 -1 0 } } { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_stream_output.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_stream_output.v" 29 -1 0 } } { "../../../../../common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" "" { Text "D:/Work/GitLab/FPGA_lib/common/common_lib/rtl/alt_vipvfr131_common_control_packet_encoder.v" 102 -1 0 } } { "../../rtl/bt656_decoder.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv" 228 -1 0 } } { "../../rtl/bt656_decoder.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/bt656_decoder.sv" 236 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1687118220110 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1687118220110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687118220273 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687118220754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687118220902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687118220902 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h_sync_i " "No output dependent on input pin \"h_sync_i\"" {  } { { "../../rtl/cvi_ciris.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687118221025 "|cvi_ciris|h_sync_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v_sync_i " "No output dependent on input pin \"v_sync_i\"" {  } { { "../../rtl/cvi_ciris.sv" "" { Text "D:/Work/GitLab/FPGA_lib/IP/VIP/clocked_video_input_ciris/rtl/cvi_ciris.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687118221025 "|cvi_ciris|v_sync_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687118221025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687118221025 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687118221025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687118221025 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687118221025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687118221025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687118221037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 22:57:01 2023 " "Processing ended: Sun Jun 18 22:57:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687118221037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687118221037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687118221037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687118221037 ""}
