*****************************************************************

  Device    [devDAE]

  Author    [liujiao]

  Abstract  [THE DEVICE MODELLED FOR THE END OF CARRY CHAIN. FOR THE OUTPUT PORT 
             HAD BEEN USED BY SUM OF CARRY CHAIN, SIGNAL OF THE PORT COUT CAN NOT
             PASS TO IT DERECTLY.]

  Revision History:

********************************************************************************/
gate
device devDAE : device devD
{
    parameter
    (
        config bit CP_INITD[31:0]      = 32'h0000_ffff,
        config string CP_MODED         = "CYE",               // "LUT5" "ROM" "WMUX" "ARITH"        
        config string CP_Y3MUX_SEL    := "CYX"                //"FX":F3 "CYX":CYD "MF":L8                 
    );
    
    port
    (
               output   Y3,
        logic  input    FGD_CIN
    );
}; // end of device devDAE


/*******************************************************************************

  Device    [devDAE]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devDAE
{
    // Wires connecting to output ports
    wire ntY3;
    wire ntCOUT;
    // Internal wires
    wire ntCYC;

    //
    // Connection to ports
    //
    ntCYC     <= FGD_CIN;
    
    Y3        <= ntY3;
    
    //
    // Instances. FGA section
    //

    device FYC FYD 
        parameter map
        (
            CP_INIT => CP_INITD,
            CP_MODE => CP_MODED
        )
        port map 
        (            
            CIN  => ntCYC,
            COUT => ntCOUT
        );

    device YMUX Y3MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y3MUX_SEL
        )
        port map
        (            
            CYX  => ntCOUT,
            Y    => ntY3
        );
}; // end of structure netlist of devDAE

