\doxysection{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}
\label{group___peripheral___registers___bits___definition}\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
Collaboration diagram for Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=327pt]{group___peripheral___registers___bits___definition}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+AWD}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+EOC}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JEOC}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+JSTRT}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+STRT}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SR\+\_\+\+OVR}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+EOCIE}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDIE}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JEOCIE}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCAN}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAUTO}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCEN}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JDISCEN}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM}~0x0000\+E000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES}~0x03000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+OVRIE}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ADON}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONT}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMA}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DDS}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCS}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+ALIGN}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}~0x000\+F0000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN}~0x00300000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+JSWSTART}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL}~0x0\+F000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}~0x08000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN}~0x30000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}~0x10000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}~0x20000000U
\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+SWSTART}~0x40000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10}~0x00000007U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11}~0x00000038U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12}~0x000001\+C0U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13}~0x00000\+E00U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14}~0x00007000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15}~0x00038000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16}~0x001\+C0000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17}~0x00\+E00000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18}~0x07000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0}~0x00000007U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1}~0x00000038U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2}~0x000001\+C0U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3}~0x00000\+E00U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4}~0x00007000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5}~0x00038000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6}~0x001\+C0000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7}~0x00\+E00000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8}~0x07000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9}~0x38000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}~0x08000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}~0x10000000U
\item 
\#define \textbf{ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}~0x20000000U
\item 
\#define \textbf{ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+HTR\+\_\+\+HT}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+LTR\+\_\+\+LT}~0x0\+FFFU
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14}~0x000003\+E0U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15}~0x00007\+C00U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16}~0x000\+F8000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+L}~0x00\+F00000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8}~0x000003\+E0U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9}~0x00007\+C00U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10}~0x000\+F8000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11}~0x01\+F00000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12}~0x3\+E000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}~0x08000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}~0x10000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}~0x20000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2}~0x000003\+E0U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3}~0x00007\+C00U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4}~0x000\+F8000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5}~0x01\+F00000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}~0x01000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6}~0x3\+E000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}~0x02000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}~0x04000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}~0x08000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}~0x10000000U
\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}~0x20000000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2}~0x000003\+E0U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}~0x00000040U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}~0x00000080U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3}~0x00007\+C00U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4}~0x000\+F8000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL}~0x00300000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+JDR1\+\_\+\+JDATA}~0x\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+JDR2\+\_\+\+JDATA}~0x\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+JDR3\+\_\+\+JDATA}~0x\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+JDR4\+\_\+\+JDATA}~0x\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA}~0x0000\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}~0x\+FFFF0000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD1}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC1}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT1}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT1}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1}~0x00000020U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD2}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC2}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC2}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT2}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT2}~0x00001000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR2}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+AWD3}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+EOC3}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JEOC3}~0x00040000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+JSTRT3}~0x00080000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+STRT3}~0x00100000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR3}~0x00200000U
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR1}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR2}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR2}
\item 
\#define \textbf{ ADC\+\_\+\+CSR\+\_\+\+DOVR3}~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR3}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI}~0x0000001\+FU
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}~0x00000001U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}~0x00000002U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}~0x00000004U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}~0x00000008U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}~0x00000010U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY}~0x00000\+F00U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}~0x00000100U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}~0x00000200U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}~0x00000400U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}~0x00000800U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DDS}~0x00002000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA}~0x0000\+C000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}~0x00004000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}~0x00008000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE}~0x00030000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATE}~0x00400000U
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSVREFE}~0x00800000U
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA1}~0x0000\+FFFFU
\item 
\#define \textbf{ ADC\+\_\+\+CDR\+\_\+\+DATA2}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+INRQ}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+SLEEP}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+TXFP}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+RFLM}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+NART}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+AWUM}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+ABOM}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+TTCM}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+RESET}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+MCR\+\_\+\+DBF}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+INAK}~0x0001U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SLAK}~0x0002U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+ERRI}~0x0004U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+WKUI}~0x0008U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SLAKI}~0x0010U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+TXM}~0x0100U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+RXM}~0x0200U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+SAMP}~0x0400U
\item 
\#define \textbf{ CAN\+\_\+\+MSR\+\_\+\+RX}~0x0800U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK0}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST0}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR0}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ0}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP1}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK1}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST1}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR1}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ1}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+RQCP2}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TXOK2}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ALST2}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TERR2}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+ABRQ2}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+CODE}~0x03000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME}~0x1\+C000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME0}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME1}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+TME2}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW}~0x\+E0000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW0}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW1}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+TSR\+\_\+\+LOW2}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FMP0}~0x03U
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FULL0}~0x08U
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0}~0x10U
\item 
\#define \textbf{ CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0}~0x20U
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FMP1}~0x03U
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FULL1}~0x08U
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1}~0x10U
\item 
\#define \textbf{ CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1}~0x20U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+TMEIE}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FMPIE0}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FFIE0}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FOVIE0}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FMPIE1}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FFIE1}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+FOVIE1}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EWGIE}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EWGIE}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EPVIE}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+EPVIE}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+BOFIE}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+BOFIE}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+LECIE}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+LECIE}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+ERRIE}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+ERRIE}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+WKUIE}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+IER\+\_\+\+SLKIE}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+EWGF}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+EPVF}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+BOFF}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC}~0x00000070U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+TEC}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+ESR\+\_\+\+REC}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+BRP}~0x000003\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1}~0x000\+F0000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+0}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+1}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+2}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+3}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2}~0x00700000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+0}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+1}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+2}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SJW}~0x03000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+0}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+1}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+LBKM}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+BTR\+\_\+\+SILM}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+TI0\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+TGT}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+TDT0\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+TI1\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+TGT}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+TDT1\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+TI2\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+TGT}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+TDT2\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+RI0\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+FMI}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDT0\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+RTR}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+IDE}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+EXID}~0x001\+FFFF8U
\item 
\#define \textbf{ CAN\+\_\+\+RI1\+R\+\_\+\+STID}~0x\+FFE00000U
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+DLC}~0x0000000\+FU
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+FMI}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDT1\+R\+\_\+\+TIME}~0x\+FFFF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4}~0x000000\+FFU
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5}~0x0000\+FF00U
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6}~0x00\+FF0000U
\item 
\#define \textbf{ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7}~0x\+FF000000U
\item 
\#define \textbf{ CAN\+\_\+\+FMR\+\_\+\+FINIT}~0x01U
\item 
\#define \textbf{ CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB}~0x00003\+F00U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM}~0x0\+FFFFFFFU
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+FM1\+R\+\_\+\+FBM27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC}~0x0\+FFFFFFFU
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+FS1\+R\+\_\+\+FSC27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA}~0x0\+FFFFFFFU
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT}~0x0\+FFFFFFFU
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+FA1\+R\+\_\+\+FACT27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R1\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F0\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F1\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F2\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F3\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F4\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F5\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F6\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F7\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F8\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F9\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F10\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F11\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F12\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB0}~0x00000001U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB1}~0x00000002U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB2}~0x00000004U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB3}~0x00000008U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB4}~0x00000010U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB5}~0x00000020U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB6}~0x00000040U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB7}~0x00000080U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB8}~0x00000100U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB9}~0x00000200U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB10}~0x00000400U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB11}~0x00000800U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB12}~0x00001000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB13}~0x00002000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB14}~0x00004000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB15}~0x00008000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB16}~0x00010000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB17}~0x00020000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB18}~0x00040000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB19}~0x00080000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB20}~0x00100000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB21}~0x00200000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB22}~0x00400000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB23}~0x00800000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB24}~0x01000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB25}~0x02000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB26}~0x04000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB27}~0x08000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB28}~0x10000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB29}~0x20000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB30}~0x40000000U
\item 
\#define \textbf{ CAN\+\_\+\+F13\+R2\+\_\+\+FB31}~0x80000000U
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR}~0x\+FFFFFFFFU
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR}~0x\+FFU
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET}~0x01U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN1}~0x00000001U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+BOFF1}~0x00000002U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN1}~0x00000004U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1}~0x00000038U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}~0x00000008U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}~0x00000010U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}~0x00000020U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1}~0x000000\+C0U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}~0x00000040U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}~0x00000080U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1}~0x00000\+F00U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}~0x00000100U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}~0x00000200U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}~0x00000400U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}~0x00000800U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN1}~0x00001000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}~0x00002000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+EN2}~0x00010000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+BOFF2}~0x00020000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TEN2}~0x00040000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2}~0x00380000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}~0x00080000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}~0x00100000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}~0x00200000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2}~0x00\+C00000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}~0x00400000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}~0x00800000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2}~0x0\+F000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}~0x01000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}~0x02000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}~0x04000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}~0x08000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAEN2}~0x10000000U
\item 
\#define \textbf{ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2}~0x20000000U
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}~0x01U
\item 
\#define \textbf{ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}~0x02U
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}~0x0\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}~0x\+FFF0U
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}~0x\+FFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}~0x0\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}~0x\+FFF0U
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}~0x\+FFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}~0x00000\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}~0x0\+FFF0000U
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}~0x0000\+FFF0U
\item 
\#define \textbf{ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}~0x\+FFF00000U
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}~0x00\+FFU
\item 
\#define \textbf{ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}~0x\+FF00U
\item 
\#define \textbf{ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}~0x0\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}~0x0\+FFFU
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR1}~0x00002000U
\item 
\#define \textbf{ DAC\+\_\+\+SR\+\_\+\+DMAUDR2}~0x20000000U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CAPTURE}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CM}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CROP}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+JPEG}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+ESS}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+PCKPOL}~0x00000020U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+HSPOL}~0x00000040U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+VSPOL}~0x00000080U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+0}~0x00000100U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+1}~0x00000200U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+0}~0x00000400U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+1}~0x00000800U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+CRE}~0x00001000U
\item 
\#define \textbf{ DCMI\+\_\+\+CR\+\_\+\+ENABLE}~0x00004000U
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+HSYNC}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+VSYNC}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+SR\+\_\+\+FNE}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+FRAME\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+OVR\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+ERR\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+VSYNC\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+LINE\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+RISR\+\_\+\+OVF\+\_\+\+RIS}~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+IER\+\_\+\+OVF\+\_\+\+IE}~\textbf{ DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE}
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+FRAME\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+OVF\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+ERR\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+VSYNC\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+MISR\+\_\+\+LINE\+\_\+\+MIS}~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS}
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC}~0x00000001U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC}~0x00000002U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC}~0x00000004U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC}~0x00000008U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC}~0x00000010U
\item 
\#define \textbf{ DCMI\+\_\+\+ICR\+\_\+\+OVF\+\_\+\+ISC}~\textbf{ DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC}
\item 
\#define \textbf{ DCMI\+\_\+\+ESCR\+\_\+\+FSC}~0x000000\+FFU
\item 
\#define \textbf{ DCMI\+\_\+\+ESCR\+\_\+\+LSC}~0x0000\+FF00U
\item 
\#define \textbf{ DCMI\+\_\+\+ESCR\+\_\+\+LEC}~0x00\+FF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+ESCR\+\_\+\+FEC}~0x\+FF000000U
\item 
\#define \textbf{ DCMI\+\_\+\+ESUR\+\_\+\+FSU}~0x000000\+FFU
\item 
\#define \textbf{ DCMI\+\_\+\+ESUR\+\_\+\+LSU}~0x0000\+FF00U
\item 
\#define \textbf{ DCMI\+\_\+\+ESUR\+\_\+\+LEU}~0x00\+FF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+ESUR\+\_\+\+FEU}~0x\+FF000000U
\item 
\#define \textbf{ DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT}~0x00003\+FFFU
\item 
\#define \textbf{ DCMI\+\_\+\+CWSTRT\+\_\+\+VST}~0x1\+FFF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT}~0x00003\+FFFU
\item 
\#define \textbf{ DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE}~0x3\+FFF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+DR\+\_\+\+BYTE0}~0x000000\+FFU
\item 
\#define \textbf{ DCMI\+\_\+\+DR\+\_\+\+BYTE1}~0x0000\+FF00U
\item 
\#define \textbf{ DCMI\+\_\+\+DR\+\_\+\+BYTE2}~0x00\+FF0000U
\item 
\#define \textbf{ DCMI\+\_\+\+DR\+\_\+\+BYTE3}~0x\+FF000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL}~0x0\+E000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}~0x01800000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}~0x00800000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}~0x00600000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CT}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL}~0x00030000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}~0x00020000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}~0x00008000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}~0x00006000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}~0x00002000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}~0x00004000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}~0x00001800U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}~0x00001000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}~0x000000\+C0U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}~0x00000080U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}~0x00000002U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+EN}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT}~0x0000\+FFFFU
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+0}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+1}~0x00000002U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+2}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+3}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+4}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+5}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+6}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+7}~0x00000080U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+8}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+9}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+10}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+11}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+12}~0x00001000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+13}~0x00002000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+14}~0x00004000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+NDT\+\_\+15}~0x00008000U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}~0x00000080U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}~0x00000038U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}~0x00000003U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}~0x00000002U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF3}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF3}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF3}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF3}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF3}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF2}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF2}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF2}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF2}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF2}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF1}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF1}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF1}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF1}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF1}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TCIF0}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+HTIF0}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+TEIF0}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+DMEIF0}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+LISR\+\_\+\+FEIF0}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF7}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF7}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF7}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF7}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF7}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF6}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF6}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF6}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF6}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF6}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF5}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF5}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF5}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF5}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF5}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TCIF4}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+HTIF4}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+TEIF4}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+DMEIF4}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+HISR\+\_\+\+FEIF4}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}~0x00000001U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}~0x08000000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}~0x04000000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}~0x02000000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}~0x01000000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}~0x00400000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}~0x00200000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}~0x00100000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}~0x00080000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}~0x00040000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}~0x00010000U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}~0x00000800U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}~0x00000200U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}~0x00000100U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}~0x00000040U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}~0x00000020U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}~0x00000010U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}~0x00000008U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}~0x00000004U
\item 
\#define \textbf{ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+IMR\+\_\+\+MR22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+EMR\+\_\+\+MR22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR\+\_\+\+TR22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR\+\_\+\+TR22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER\+\_\+\+SWIER22}~0x00400000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR0}~0x00000001U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR1}~0x00000002U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR2}~0x00000004U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR3}~0x00000008U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR4}~0x00000010U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR5}~0x00000020U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR6}~0x00000040U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR7}~0x00000080U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR8}~0x00000100U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR9}~0x00000200U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR10}~0x00000400U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR11}~0x00000800U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR12}~0x00001000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR13}~0x00002000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR14}~0x00004000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR15}~0x00008000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR16}~0x00010000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR17}~0x00020000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR18}~0x00040000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR19}~0x00080000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR20}~0x00100000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR21}~0x00200000U
\item 
\#define \textbf{ EXTI\+\_\+\+PR\+\_\+\+PR22}~0x00400000U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~0x0000000\+FU
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~0x00000000U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~0x00000003U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~0x00000004U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~0x00000005U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~0x00000006U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~0x00000007U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~0x00000100U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN}~0x00000200U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCEN}~0x00000400U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST}~0x00000800U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+DCRST}~0x00001000U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~0x40023\+C00U
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~0x40023\+C03U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SOP}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR}~0x00000010U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR}~0x00000020U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGPERR}~0x00000040U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR}~0x00000080U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SER}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER}~0x00000004U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB}~0x000000\+F8U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}~0x00000008U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}~0x00000010U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}~0x00000020U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3}~0x00000040U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+4}~0x00000080U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE}~0x00000300U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE}~0x01000000U
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK}~0x80000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}~0x00000001U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT}~0x00000002U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV}~0x0000000\+CU
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW}~0x00000020U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP}~0x00000040U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY}~0x00000080U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP}~0x0000\+FF00U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP}~0x0\+FFF0000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8}~0x01000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9}~0x02000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10}~0x04000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11}~0x08000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP}~0x0\+FFF0000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+8}~0x01000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+9}~0x02000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+10}~0x04000000U
\item 
\#define \textbf{ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+11}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MBKEN}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MUXEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP}~0x0000000\+CU
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+FACCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WREN}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+WAITEN}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE}~0x00070000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MBKEN}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MUXEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP}~0x0000000\+CU
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+FACCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WREN}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+WAITEN}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE}~0x00070000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MBKEN}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MUXEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP}~0x0000000\+CU
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+FACCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WREN}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+WAITEN}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE}~0x00070000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MBKEN}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MUXEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP}~0x0000000\+CU
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+0}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+1}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+FACCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WREN}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+WAITEN}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE}~0x00070000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV}~0x00\+F00000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+0}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+1}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+2}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+3}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT}~0x0\+F000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV}~0x00\+F00000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+0}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+1}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+2}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+3}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT}~0x0\+F000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV}~0x00\+F00000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+0}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+1}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+2}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+3}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT}~0x0\+F000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV}~0x00\+F00000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+0}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+1}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+2}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+3}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT}~0x0\+F000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET}~0x0000000\+FU
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD}~0x000000\+F0U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN}~0x000\+F0000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD}~0x30000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+0}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+1}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PBKEN}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PTYP}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR}~0x00001\+E00U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+0}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+1}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+2}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+3}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR}~0x0001\+E000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+0}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+1}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+2}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+3}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS}~0x000\+E0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PBKEN}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PTYP}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR}~0x00001\+E00U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+0}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+1}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+2}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+3}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR}~0x0001\+E000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+0}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+1}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+2}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+3}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS}~0x000\+E0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PBKEN}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PTYP}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID}~0x00000030U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+0}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+1}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCEN}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR}~0x00001\+E00U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+0}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+1}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+2}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+3}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR}~0x0001\+E000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+0}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+1}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+2}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+3}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS}~0x000\+E0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IRS}~0x01U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+ILS}~0x02U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IFS}~0x04U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IREN}~0x08U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+ILEN}~0x10U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+IFEN}~0x20U
\item 
\#define \textbf{ FSMC\+\_\+\+SR2\+\_\+\+FEMPT}~0x40U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IRS}~0x01U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+ILS}~0x02U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IFS}~0x04U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IREN}~0x08U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+ILEN}~0x10U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+IFEN}~0x20U
\item 
\#define \textbf{ FSMC\+\_\+\+SR3\+\_\+\+FEMPT}~0x40U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IRS}~0x01U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+ILS}~0x02U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IFS}~0x04U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IREN}~0x08U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+ILEN}~0x10U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+IFEN}~0x20U
\item 
\#define \textbf{ FSMC\+\_\+\+SR4\+\_\+\+FEMPT}~0x40U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4}~0x000000\+FFU
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+0}~0x00000001U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+1}~0x00000002U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+2}~0x00000004U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+3}~0x00000008U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+4}~0x00000010U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+5}~0x00000020U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+6}~0x00000040U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+7}~0x00000080U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4}~0x0000\+FF00U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+2}~0x00000400U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+3}~0x00000800U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+4}~0x00001000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+5}~0x00002000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+6}~0x00004000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+7}~0x00008000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4}~0x00\+FF0000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+0}~0x00010000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+1}~0x00020000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+2}~0x00040000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+3}~0x00080000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+4}~0x00100000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+5}~0x00200000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+6}~0x00400000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+7}~0x00800000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4}~0x\+FF000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+0}~0x01000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+1}~0x02000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+2}~0x04000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+3}~0x08000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+4}~0x10000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+5}~0x20000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+6}~0x40000000U
\item 
\#define \textbf{ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+7}~0x80000000U
\item 
\#define \textbf{ FSMC\+\_\+\+ECCR2\+\_\+\+ECC2}~0x\+FFFFFFFFU
\item 
\#define \textbf{ FSMC\+\_\+\+ECCR3\+\_\+\+ECC3}~0x\+FFFFFFFFU
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0}~0x00000003U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1}~0x0000000\+CU
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2}~0x00000030U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3}~0x000000\+C0U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4}~0x00000300U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5}~0x00000\+C00U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6}~0x00003000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7}~0x0000\+C000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8}~0x00030000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}~0x00010000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}~0x00020000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9}~0x000\+C0000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}~0x00040000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}~0x00080000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10}~0x00300000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}~0x00100000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}~0x00200000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11}~0x00\+C00000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}~0x00400000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}~0x00800000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12}~0x03000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}~0x01000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}~0x02000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13}~0x0\+C000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}~0x04000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}~0x08000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14}~0x30000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}~0x10000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}~0x20000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15}~0x\+C0000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}~0x40000000U
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}~0x80000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~0x00000003U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~0x0000000\+CU
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~0x00000030U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~0x000000\+C0U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~0x00000300U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~0x00000\+C00U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~0x00003000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~0x0000\+C000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~0x00030000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~0x00010000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~0x00020000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~0x000\+C0000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~0x00040000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~0x00080000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~0x00300000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~0x00100000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~0x00200000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~0x00\+C00000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~0x00400000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~0x00800000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~0x03000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~0x01000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~0x02000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~0x0\+C000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~0x04000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~0x08000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~0x30000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~0x10000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~0x20000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~0x\+C0000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~0x40000000U
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~0x80000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~0x00000003U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~0x0000000\+CU
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~0x00000030U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~0x000000\+C0U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~0x00000300U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~0x00000\+C00U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~0x00003000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~0x0000\+C000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~0x00030000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~0x00010000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~0x00020000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~0x000\+C0000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~0x00040000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~0x00080000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~0x00300000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~0x00100000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~0x00200000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~0x00\+C00000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~0x00400000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~0x00800000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~0x03000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~0x01000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~0x02000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~0x0\+C000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~0x04000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~0x08000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~0x30000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~0x10000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~0x20000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~0x\+C0000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~0x40000000U
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~0x80000000U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~0x00010000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~0x00020000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~0x00040000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~0x00080000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~0x00100000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~0x00200000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~0x00400000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~0x00800000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~0x01000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~0x02000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~0x04000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~0x08000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~0x10000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~0x20000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~0x40000000U
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~0x80000000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~0x00000001U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~0x00000002U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~0x00000004U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~0x00000008U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~0x00000010U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~0x00000020U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~0x00000040U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~0x00000080U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~0x00000100U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~0x00000200U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~0x00000400U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~0x00000800U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~0x00001000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~0x00002000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~0x00004000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~0x00008000U
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~0x00010000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}~0x00000008U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENARP}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}~0x00000020U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ENGC}~0x00000040U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}~0x00000080U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+START}~0x00000100U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOP}~0x00000200U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ACK}~0x00000400U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+POS}~0x00000800U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PEC}~0x00001000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERT}~0x00002000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST}~0x00008000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ}~0x0000003\+FU
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}~0x00000004U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}~0x00000008U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}~0x00000020U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}~0x00000100U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}~0x00000200U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}~0x00000400U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}~0x00000800U
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+LAST}~0x00001000U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}~0x000000\+FEU
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}~0x00000300U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}~0x00000004U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}~0x00000008U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}~0x00000020U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}~0x00000040U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}~0x00000080U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}~0x00000100U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}~0x00000200U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}~0x00008000U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}~0x000000\+FEU
\item 
\#define \textbf{ I2\+C\+\_\+\+DR\+\_\+\+DR}~0x000000\+FFU
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SB}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADDR}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BTF}~0x00000004U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ADD10}~0x00000008U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+STOPF}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+RXNE}~0x00000040U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TXE}~0x00000080U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+BERR}~0x00000100U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+ARLO}~0x00000200U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+AF}~0x00000400U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+OVR}~0x00000800U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+PECERR}~0x00001000U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}~0x00004000U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}~0x00008000U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+MSL}~0x00000001U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+BUSY}~0x00000002U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+TRA}~0x00000004U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}~0x00000010U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}~0x00000020U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}~0x00000040U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+DUALF}~0x00000080U
\item 
\#define \textbf{ I2\+C\+\_\+\+SR2\+\_\+\+PEC}~0x0000\+FF00U
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+CCR}~0x00000\+FFFU
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+DUTY}~0x00004000U
\item 
\#define \textbf{ I2\+C\+\_\+\+CCR\+\_\+\+FS}~0x00008000U
\item 
\#define \textbf{ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}~0x0000003\+FU
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+DNF}~0x0000000\+FU
\item 
\#define \textbf{ I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF}~0x00000010U
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY}~0x\+FFFFU
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR}~0x07U
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}~0x01U
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}~0x02U
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}~0x04U
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL}~0x0\+FFFU
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU}~0x01U
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU}~0x02U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+LPDS}~0x00000001U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PDDS}~0x00000002U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CWUF}~0x00000004U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+CSBF}~0x00000008U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE}~0x00000010U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS}~0x000000\+E0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}~0x00000020U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}~0x00000040U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}~0x00000080U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}~0x00000000U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}~0x00000020U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}~0x00000040U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}~0x00000060U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}~0x00000080U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}~0x000000\+A0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}~0x000000\+C0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}~0x000000\+E0U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+DBP}~0x00000100U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+FPDS}~0x00000200U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}~0x00004000U
\item 
\#define \textbf{ PWR\+\_\+\+CR\+\_\+\+PMODE}~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+WUF}~0x00000001U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+SBF}~0x00000002U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+PVDO}~0x00000004U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRR}~0x00000008U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+EWUP}~0x00000100U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE}~0x00000200U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}~0x00004000U
\item 
\#define \textbf{ PWR\+\_\+\+CSR\+\_\+\+REGRDY}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM}~0x000000\+F8U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL}~0x0000\+FF00U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON}~0x01000000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~0x0000003\+FU
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~0x00007\+FC0U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~0x00030000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~0x0\+F000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW}~0x00000003U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS}~0x0000000\+CU
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE}~0x000000\+F0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}~0x00000090U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}~0x000000\+A0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}~0x000000\+B0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}~0x000000\+C0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}~0x000000\+D0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}~0x000000\+E0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}~0x000000\+F0U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1}~0x00001\+C00U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}~0x00001400U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}~0x00001800U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}~0x00001\+C00U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2}~0x0000\+E000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}~0x0000\+A000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}~0x0000\+C000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}~0x0000\+E000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}~0x001\+F0000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1}~0x00600000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}~0x07000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}~0x38000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2}~0x\+C0000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}~0x80000000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYF}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYF}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSF}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+LSERDYC}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+HSERDYC}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+CSSC}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}~0x00000008U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}~0x00080000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}~0x00100000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}~0x00200000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}~0x00400000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}~0x00800000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}~0x00000010U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}~0x00000020U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}~0x00020000U
\item 
\#define \textbf{ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}~0x00040000U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~0x00000004U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~0x00000300U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~0x00008000U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST}~0x00010000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION}~0x00000001U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~0x00000002U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF}~0x01000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~0x02000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PADRSTF}~0x04000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PORRSTF}~0x08000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WDGRSTF}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~0x80000000U
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+MODPER}~0x00001\+FFFU
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}~0x0\+FFFE000U
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}~0x40000000U
\item 
\#define \textbf{ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}~0x80000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN}~0x00007\+FC0U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+0}~0x00000040U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+1}~0x00000080U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+2}~0x00000100U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+3}~0x00000200U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+4}~0x00000400U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+5}~0x00000800U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+6}~0x00001000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+7}~0x00002000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+8}~0x00004000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR}~0x70000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+0}~0x10000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+1}~0x20000000U
\item 
\#define \textbf{ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+2}~0x40000000U
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+RNGEN}~0x00000004U
\item 
\#define \textbf{ RNG\+\_\+\+CR\+\_\+\+IE}~0x00000008U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+DRDY}~0x00000001U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CECS}~0x00000002U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SECS}~0x00000004U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+CEIS}~0x00000020U
\item 
\#define \textbf{ RNG\+\_\+\+SR\+\_\+\+SEIS}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT}~0x00300000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT}~0x00007000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST}~0x00000070U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT}~0x00\+F00000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}~0x00800000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU}~0x0000\+E000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT}~0x00000030U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE}~0x00800000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL}~0x00600000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BCK}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1H}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1H}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+DCE}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~0x00000007U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RECALPF}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP1F}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TAMP2F}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSOVF}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+TSF}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTF}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBF}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAF}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INIT}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITF}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+RSF}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+INITS}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+SHPF}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+WUTWF}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRBWF}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+ISR\+\_\+\+ALRAWF}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~0x007\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~0x00007\+FFFU
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT}~0x0000\+FFFFU
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DCS}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+CALIBR\+\_\+\+DC}~0x0000001\+FU
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~0x80000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~0x40000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT}~0x30000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}~0x10000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}~0x20000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU}~0x0\+F000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~0x00800000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT}~0x00300000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~0x00007000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST}~0x00000070U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~0x80000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~0x40000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT}~0x30000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}~0x10000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}~0x20000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU}~0x0\+F000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~0x00800000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT}~0x00300000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~0x00007000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST}~0x00000070U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY}~0x000000\+FFU
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS}~0x0000\+FFFFU
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~0x00007\+FFFU
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~0x80000000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM}~0x00400000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT}~0x00300000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}~0x00100000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}~0x00200000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU}~0x000\+F0000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}~0x00080000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT}~0x00007000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST}~0x00000070U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU}~0x0000\+E000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU}~0x00000\+F00U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT}~0x00000030U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU}~0x0000000\+FU
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS}~0x0000\+FFFFU
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM}~0x000001\+FFU
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}~0x00000020U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}~0x00000040U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE}~0x00040000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL}~0x00020000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL}~0x00010000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS}~0x00008000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH}~0x00006000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0}~0x00002000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1}~0x00004000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT}~0x00001800U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0}~0x00000800U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1}~0x00001000U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ}~0x00000700U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0}~0x00000100U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1}~0x00000200U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2}~0x00000400U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS}~0x00000080U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG}~0x00000010U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2E}~0x00000008U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE}~0x00000004U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG}~0x00000002U
\item 
\#define \textbf{ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E}~0x00000001U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~0x0\+F000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~0x00007\+FFFU
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~0x0\+F000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}~0x01000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}~0x02000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}~0x04000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}~0x08000000U
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~0x00007\+FFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP0R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP1R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP2R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP3R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP4R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP5R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP6R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP7R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP8R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP9R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP10R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP11R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP12R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP13R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP14R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP15R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP16R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP17R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP18R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ RTC\+\_\+\+BKP19R}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL}~0x03U
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}~0x01U
\item 
\#define \textbf{ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}~0x02U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV}~0x00\+FFU
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN}~0x0100U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV}~0x0200U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS}~0x0400U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS}~0x1800U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}~0x0800U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}~0x1000U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE}~0x2000U
\item 
\#define \textbf{ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}~0x4000U
\item 
\#define \textbf{ SDIO\+\_\+\+ARG\+\_\+\+CMDARG}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX}~0x003\+FU
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP}~0x00\+C0U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}~0x0040U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}~0x0080U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITINT}~0x0100U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND}~0x0200U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN}~0x0400U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}~0x0800U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL}~0x1000U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+NIEN}~0x2000U
\item 
\#define \textbf{ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD}~0x4000U
\item 
\#define \textbf{ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD}~0x3\+FU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH}~0x01\+FFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN}~0x0001U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR}~0x0002U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE}~0x0004U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN}~0x0008U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}~0x00\+F0U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}~0x0010U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}~0x0020U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}~0x0040U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}~0x0080U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART}~0x0100U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP}~0x0200U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD}~0x0400U
\item 
\#define \textbf{ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN}~0x0800U
\item 
\#define \textbf{ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}~0x01\+FFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL}~0x00000001U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL}~0x00000002U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT}~0x00000004U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT}~0x00000008U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR}~0x00000010U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXOVERR}~0x00000020U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDREND}~0x00000040U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDSENT}~0x00000080U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DATAEND}~0x00000100U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+STBITERR}~0x00000200U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+DBCKEND}~0x00000400U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CMDACT}~0x00000800U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXACT}~0x00001000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXACT}~0x00002000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE}~0x00004000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF}~0x00008000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF}~0x00010000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF}~0x00020000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE}~0x00040000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE}~0x00080000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+TXDAVL}~0x00100000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+RXDAVL}~0x00200000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+SDIOIT}~0x00400000U
\item 
\#define \textbf{ SDIO\+\_\+\+STA\+\_\+\+CEATAEND}~0x00800000U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC}~0x00000001U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC}~0x00000002U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC}~0x00000004U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC}~0x00000008U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC}~0x00000010U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC}~0x00000020U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC}~0x00000040U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC}~0x00000080U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC}~0x00000100U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC}~0x00000200U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC}~0x00000400U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC}~0x00400000U
\item 
\#define \textbf{ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC}~0x00800000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE}~0x00000001U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE}~0x00000002U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}~0x00000004U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}~0x00000008U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE}~0x00000010U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE}~0x00000020U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE}~0x00000040U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE}~0x00000080U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE}~0x00000100U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE}~0x00000200U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE}~0x00000400U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE}~0x00000800U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE}~0x00001000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE}~0x00002000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}~0x00004000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}~0x00008000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE}~0x00010000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE}~0x00020000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE}~0x00040000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE}~0x00080000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE}~0x00100000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE}~0x00200000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE}~0x00400000U
\item 
\#define \textbf{ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE}~0x00800000U
\item 
\#define \textbf{ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}~0x00\+FFFFFFU
\item 
\#define \textbf{ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA}~0x\+FFFFFFFFU
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA}~0x00000001U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL}~0x00000002U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR}~0x00000004U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR}~0x00000038U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}~0x00000008U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}~0x00000010U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}~0x00000020U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE}~0x00000040U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}~0x00000080U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI}~0x00000100U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM}~0x00000200U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY}~0x00000400U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+DFF}~0x00000800U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}~0x00001000U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN}~0x00002000U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE}~0x00004000U
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}~0x00008000U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}~0x00000001U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}~0x00000002U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE}~0x00000004U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF}~0x00000010U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE}~0x00000020U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE}~0x00000040U
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE}~0x00000080U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE}~0x00000001U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE}~0x00000002U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE}~0x00000004U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR}~0x00000008U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR}~0x00000010U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF}~0x00000020U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR}~0x00000040U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY}~0x00000080U
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE}~0x00000100U
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR}~0x0000\+FFFFU
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}~0x0000\+FFFFU
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}~0x0000\+FFFFU
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}~0x0000\+FFFFU
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}~0x00000001U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}~0x00000006U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}~0x00000002U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}~0x00000004U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}~0x00000008U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}~0x00000030U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}~0x00000080U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}~0x00000300U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}~0x00000100U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}~0x00000200U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}~0x00000400U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}~0x00000800U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}~0x000000\+FFU
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}~0x00000100U
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}~0x00000200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}~0x00000007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}~0x00000001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}~0x00000002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}~0x00000004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}~0x00800000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII}~\textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}~0x000\+FU
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}~0x00\+F0U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}~0x0\+F00U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}~0x\+F000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI0 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}~0x0005U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}~0x0006U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PI}~0x0008U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI1 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}~0x0050U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}~0x0060U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PI}~0x0080U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI2 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}~0x0500U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}~0x0600U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PI}~0x0800U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI3 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}~0x5000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}~0x6000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PI}~0x8000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}~0x000\+FU
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}~0x00\+F0U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}~0x0\+F00U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}~0x\+F000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI4 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}~0x0005U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}~0x0006U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PI}~0x0008U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI5 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}~0x0050U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}~0x0060U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PI}~0x0080U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI6 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}~0x0500U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}~0x0600U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PI}~0x0800U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI7 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}~0x5000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}~0x6000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PI}~0x8000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}~0x000\+FU
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}~0x00\+F0U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}~0x0\+F00U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}~0x\+F000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI8 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}~0x0005U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}~0x0006U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PI}~0x0008U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI9 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}~0x0050U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}~0x0060U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PI}~0x0080U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI10 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}~0x0500U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}~0x0600U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PI}~0x0800U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI11 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}~0x5000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}~0x6000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PI}~0x8000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}~0x000\+FU
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}~0x00\+F0U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}~0x0\+F00U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}~0x\+F000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI12 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}~0x0001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}~0x0002U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}~0x0003U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}~0x0004U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}~0x0005U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}~0x0006U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH}~0x0007U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI13 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}~0x0010U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}~0x0020U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}~0x0030U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}~0x0040U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}~0x0050U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}~0x0060U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH}~0x0070U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI14 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}~0x0100U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}~0x0200U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}~0x0300U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}~0x0400U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}~0x0500U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}~0x0600U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH}~0x0700U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI15 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}~0x1000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}~0x2000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}~0x3000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}~0x4000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}~0x5000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}~0x6000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH}~0x7000U
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD}~0x00000001U
\item 
\#define \textbf{ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY}~0x00000100U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS}~0x0060U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD}~0x0300U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS}~0x0070U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1S}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1N}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2N}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3N}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS}~0x0007U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS}~0x0070U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF}~0x0\+F00U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS}~0x3000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG}~0x01U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1G}~0x02U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2G}~0x04U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3G}~0x08U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4G}~0x10U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG}~0x20U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG}~0x40U
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG}~0x80U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1S}~0x0003U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M}~0x0070U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2S}~0x0300U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2M}~0x7000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}~0x000\+CU
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1F}~0x00\+F0U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}~0x0\+C00U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2F}~0x\+F000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3S}~0x0003U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3M}~0x0070U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4S}~0x0300U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4M}~0x7000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}~0x000\+CU
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3F}~0x00\+F0U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}~0x0\+C00U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4F}~0x\+F000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1E}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2E}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2P}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3E}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3P}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4E}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4P}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP}~0x\+FFU
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG}~0x00\+FFU
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}~0x0020U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK}~0x0300U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP}~0x2000U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE}~0x4000U
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE}~0x8000U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA}~0x001\+FU
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}~0x0001U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}~0x0002U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}~0x0004U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}~0x0008U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}~0x0010U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL}~0x1\+F00U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}~0x0100U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}~0x0200U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}~0x0800U
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}~0x1000U
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB}~0x\+FFFFU
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP}~0x00\+C0U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}~0x0040U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}~0x0080U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP}~0x0\+C00U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0}~0x0400U
\item 
\#define \textbf{ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1}~0x0800U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+PE}~0x0001U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+FE}~0x0002U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+NE}~0x0004U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+ORE}~0x0008U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+IDLE}~0x0010U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+RXNE}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TC}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+TXE}~0x0080U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+LBD}~0x0100U
\item 
\#define \textbf{ USART\+\_\+\+SR\+\_\+\+CTS}~0x0200U
\item 
\#define \textbf{ USART\+\_\+\+DR\+\_\+\+DR}~0x01\+FFU
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}~0x000\+FU
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}~0x\+FFF0U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+SBK}~0x0001U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RWU}~0x0002U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE}~0x0004U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE}~0x0008U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE}~0x0010U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE}~0x0080U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE}~0x0100U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS}~0x0200U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE}~0x0400U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE}~0x0800U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+M}~0x1000U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE}~0x2000U
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8}~0x8000U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD}~0x000\+FU
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL}~0x0100U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA}~0x0200U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL}~0x0400U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN}~0x0800U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP}~0x3000U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}~0x1000U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}~0x2000U
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN}~0x4000U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE}~0x0001U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN}~0x0002U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP}~0x0004U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL}~0x0008U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK}~0x0010U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT}~0x0080U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE}~0x0100U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE}~0x0200U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE}~0x0400U
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT}~0x0800U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC}~0x00\+FFU
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}~0x0001U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}~0x0002U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}~0x0004U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}~0x0008U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}~0x0010U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}~0x0020U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}~0x0040U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}~0x0080U
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT}~0x\+FF00U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+T}~0x7\+FU
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}~0x01U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}~0x02U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}~0x04U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}~0x08U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}~0x10U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}~0x20U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}~0x40U
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T0}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T1}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T2}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T3}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T4}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T5}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T6}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA}~0x80U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+W}~0x007\+FU
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}~0x0001U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}~0x0002U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}~0x0004U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}~0x0008U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}~0x0010U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}~0x0020U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}~0x0040U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W0}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W1}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W2}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W3}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W4}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W5}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W6}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB}~0x0180U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}~0x0080U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}~0x0100U
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI}~0x0200U
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF}~0x01U
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~0x00000\+FFFU
\item 
\#define \textbf{ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~0x\+FFFF0000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~0x00000001U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~0x00000002U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~0x00000004U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~0x00000020U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~0x000000\+C0U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}~0x00000040U
\item 
\#define \textbf{ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}~0x00000080U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~0x00000001U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~0x00000002U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~0x00000004U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~0x00000008U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}~0x00000010U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}~0x00000020U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}~0x00000040U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}~0x00000080U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}~0x00000100U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~0x00000400U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~0x00000800U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~0x00001000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~0x00200000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~0x00400000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~0x00800000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}~0x02000000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}~0x04000000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP}~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~0x00000001U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}~0x00000002U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}~0x00010000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}~0x00020000U
\item 
\#define \textbf{ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}~0x00040000U
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+WD}~0x00800000U  /$\ast$ Watchdog disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+JD}~0x00400000U  /$\ast$ Jabber disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG}~0x000\+E0000U  /$\ast$ Inter-\/frame gap $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+96\+Bit}~0x00000000U  /$\ast$ Minimum IFG between frames during transmission is 96Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+88\+Bit}~0x00020000U  /$\ast$ Minimum IFG between frames during transmission is 88Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+80\+Bit}~0x00040000U  /$\ast$ Minimum IFG between frames during transmission is 80\+Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+72\+Bit}~0x00060000U  /$\ast$ Minimum IFG between frames during transmission is 72Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+64\+Bit}~0x00080000U  /$\ast$ Minimum IFG between frames during transmission is 64Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+56\+Bit}~0x000\+A0000U  /$\ast$ Minimum IFG between frames during transmission is 56Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+48\+Bit}~0x000\+C0000U  /$\ast$ Minimum IFG between frames during transmission is 48Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+40\+Bit}~0x000\+E0000U  /$\ast$ Minimum IFG between frames during transmission is 40\+Bit $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+CSD}~0x00010000U  /$\ast$ Carrier sense disable (during transmission) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+FES}~0x00004000U  /$\ast$ Fast ethernet speed $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+ROD}~0x00002000U  /$\ast$ Receive own disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+LM}~0x00001000U  /$\ast$ loopback mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+DM}~0x00000800U  /$\ast$ Duplex mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+IPCO}~0x00000400U  /$\ast$ IP Checksum offload $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+RD}~0x00000200U  /$\ast$ Retry disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+APCS}~0x00000080U  /$\ast$ Automatic Pad/\textbf{ CRC} stripping $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL}
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+10}~0x00000000U  /$\ast$ k = min (n, 10) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+8}~0x00000020U  /$\ast$ k = min (n, 8) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+4}~0x00000040U  /$\ast$ k = min (n, 4) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+1}~0x00000060U  /$\ast$ k = min (n, 1) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+DC}~0x00000010U  /$\ast$ Defferal check $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+TE}~0x00000008U  /$\ast$ Transmitter enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACCR\+\_\+\+RE}~0x00000004U  /$\ast$ Receiver enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+RA}~0x80000000U  /$\ast$ Receive all $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HPF}~0x00000400U  /$\ast$ Hash or perfect filter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+SAF}~0x00000200U  /$\ast$ Source address filter enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+SAIF}~0x00000100U  /$\ast$ SA inverse filtering $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF}~0x000000\+C0U  /$\ast$ Pass control frames\+: 3 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All}~0x00000040U  /$\ast$ MAC filters all control frames from reaching the application $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All}~0x00000080U  /$\ast$ MAC forwards all control frames to application even if they fail the Address Filter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter}~0x000000\+C0U  /$\ast$ MAC forwards control frames that pass the Address Filter. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+BFD}~0x00000020U  /$\ast$ Broadcast frame disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PAM}~0x00000010U  /$\ast$ Pass all mutlicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+DAIF}~0x00000008U  /$\ast$ DA Inverse filtering $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HM}~0x00000004U  /$\ast$ Hash multicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+HU}~0x00000002U  /$\ast$ Hash unicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFFR\+\_\+\+PM}~0x00000001U  /$\ast$ Promiscuous mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACHTHR\+\_\+\+HTH}~0x\+FFFFFFFFU  /$\ast$ Hash table high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACHTLR\+\_\+\+HTL}~0x\+FFFFFFFFU  /$\ast$ Hash table low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+PA}~0x0000\+F800U  /$\ast$ Physical layer address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MR}~0x000007\+C0U  /$\ast$ MII register in the selected PHY $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR}~0x0000001\+CU  /$\ast$ CR clock range\+: 6 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div42}~0x00000000U  /$\ast$ HCLK\+:60-\/100 MHz; MDC clock= HCLK/42 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62}~0x00000004U  /$\ast$ HCLK\+:100-\/150 MHz; MDC clock= HCLK/62 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16}~0x00000008U  /$\ast$ HCLK\+:20-\/35 MHz; MDC clock= HCLK/16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26}~0x0000000\+CU  /$\ast$ HCLK\+:35-\/60 MHz; MDC clock= HCLK/26 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102}~0x00000010U  /$\ast$ HCLK\+:150-\/168 MHz; MDC clock= HCLK/102 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MW}~0x00000002U  /$\ast$ MII write $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIAR\+\_\+\+MB}~0x00000001U  /$\ast$ MII busy $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACMIIDR\+\_\+\+MD}~0x0000\+FFFFU  /$\ast$ MII data\+: read/write data from/to PHY $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PT}~0x\+FFFF0000U  /$\ast$ Pause time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+ZQPD}~0x00000080U  /$\ast$ Zero-\/quanta pause disable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT}~0x00000030U  /$\ast$ Pause low threshold\+: 4 cases $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus4}~0x00000000U  /$\ast$ Pause time minus 4 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28}~0x00000010U  /$\ast$ Pause time minus 28 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144}~0x00000020U  /$\ast$ Pause time minus 144 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256}~0x00000030U  /$\ast$ Pause time minus 256 slot times $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+UPFD}~0x00000008U  /$\ast$ Unicast pause frame detect $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+RFCE}~0x00000004U  /$\ast$ Receive flow control enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+TFCE}~0x00000002U  /$\ast$ Transmit flow control enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA}~0x00000001U  /$\ast$ Flow control busy/backpressure activate $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC}~0x00010000U  /$\ast$ 12-\/bit VLAN tag comparison $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI}~0x0000\+FFFFU  /$\ast$ VLAN tag identifier (for receive frames) $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACRWUFFR\+\_\+D}~0x\+FFFFFFFFU  /$\ast$ Wake-\/up frame filter register data $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR}~0x80000000U  /$\ast$ Wake-\/Up Frame Filter Register Pointer Reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+GU}~0x00000200U  /$\ast$ Global Unicast $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR}~0x00000040U  /$\ast$ Wake-\/Up Frame Received $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR}~0x00000020U  /$\ast$ Magic Packet Received $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE}~0x00000004U  /$\ast$ Wake-\/Up Frame Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE}~0x00000002U  /$\ast$ Magic Packet Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACPMTCSR\+\_\+\+PD}~0x00000001U  /$\ast$ Power Down $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+TSTS}~0x00000200U  /$\ast$ Time stamp trigger status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMCTS}~0x00000040U  /$\ast$ MMC transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMMCRS}~0x00000020U  /$\ast$ MMC receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+MMCS}~0x00000010U  /$\ast$ MMC status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACSR\+\_\+\+PMTS}~0x00000008U  /$\ast$ PMT status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACIMR\+\_\+\+TSTIM}~0x00000200U  /$\ast$ Time stamp trigger interrupt mask $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACIMR\+\_\+\+PMTIM}~0x00000008U  /$\ast$ PMT interrupt mask $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0H}~0x0000\+FFFFU  /$\ast$ MAC address0 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0L}~0x\+FFFFFFFFU  /$\ast$ MAC address0 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+AE}~0x80000000U  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+SA}~0x40000000U  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC}~0x3\+F000000U  /$\ast$ Mask byte control\+: bits to mask for comparison of the MAC Address bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U  /$\ast$ Mask MAC Address low reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1H}~0x0000\+FFFFU  /$\ast$ MAC address1 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1L}~0x\+FFFFFFFFU  /$\ast$ MAC address1 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+AE}~0x80000000U  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+SA}~0x40000000U  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC}~0x3\+F000000U  /$\ast$ Mask byte control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U  /$\ast$ Mask MAC Address low reg bits [70] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2H}~0x0000\+FFFFU  /$\ast$ MAC address1 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2L}~0x\+FFFFFFFFU  /$\ast$ MAC address2 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+AE}~0x80000000U  /$\ast$ Address enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+SA}~0x40000000U  /$\ast$ Source address $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC}~0x3\+F000000U  /$\ast$ Mask byte control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U  /$\ast$ Mask MAC Address low reg bits [70] $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3H}~0x0000\+FFFFU  /$\ast$ MAC address3 high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3L}~0x\+FFFFFFFFU  /$\ast$ MAC address3 low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCFHP}~0x00000020U  /$\ast$ MMC counter Full-\/Half preset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCP}~0x00000010U  /$\ast$ MMC counter preset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+MCF}~0x00000008U  /$\ast$ MMC Counter Freeze $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+ROR}~0x00000004U  /$\ast$ Reset on Read $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+CSR}~0x00000002U  /$\ast$ Counter Stop Rollover $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCCR\+\_\+\+CR}~0x00000001U  /$\ast$ Counters Reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS}~0x00020000U  /$\ast$ Set when Rx good unicast frames counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RFAES}~0x00000040U  /$\ast$ Set when Rx alignment error counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIR\+\_\+\+RFCES}~0x00000020U  /$\ast$ Set when Rx crc error counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFS}~0x00200000U  /$\ast$ Set when Tx good frame count counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS}~0x00008000U  /$\ast$ Set when Tx good multi col counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS}~0x00004000U  /$\ast$ Set when Tx good single col counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM}~0x00020000U  /$\ast$ Mask the interrupt when Rx good unicast frames counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM}~0x00000040U  /$\ast$ Mask the interrupt when when Rx alignment error counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM}~0x00000020U  /$\ast$ Mask the interrupt when Rx crc error counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM}~0x00200000U  /$\ast$ Mask the interrupt when Tx good frame count counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM}~0x00008000U  /$\ast$ Mask the interrupt when Tx good multi col counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM}~0x00004000U  /$\ast$ Mask the interrupt when Tx good single col counter reaches half the maximum \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC}~0x\+FFFFFFFFU  /$\ast$ Number of successfully transmitted frames after a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC}~0x\+FFFFFFFFU  /$\ast$ Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC}~0x\+FFFFFFFFU  /$\ast$ Number of good frames transmitted. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC}~0x\+FFFFFFFFU  /$\ast$ Number of frames received with \textbf{ CRC} error. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC}~0x\+FFFFFFFFU  /$\ast$ Number of frames received with alignment (dribble) error $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC}~0x\+FFFFFFFFU  /$\ast$ Number of good unicast frames received. $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT}~0x00030000U  /$\ast$ Time stamp clock node type $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSMRME}~0x00008000U  /$\ast$ Time stamp snapshot for message relevant to master enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSEME}~0x00004000U  /$\ast$ Time stamp snapshot for event message enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV4\+FE}~0x00002000U  /$\ast$ Time stamp snapshot for IPv4 frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV6\+FE}~0x00001000U  /$\ast$ Time stamp snapshot for IPv6 frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSPTPOEFE}~0x00000800U  /$\ast$ Time stamp snapshot for PTP over ethernet frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSPTPPSV2E}~0x00000400U  /$\ast$ Time stamp PTP packet snooping for version2 format enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSSR}~0x00000200U  /$\ast$ Time stamp Sub-\/seconds rollover $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSARFE}~0x00000100U  /$\ast$ Time stamp snapshot for all received frames enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU}~0x00000020U  /$\ast$ Addend register update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE}~0x00000010U  /$\ast$ Time stamp interrupt trigger enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU}~0x00000008U  /$\ast$ Time stamp update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI}~0x00000004U  /$\ast$ Time stamp initialize $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU}~0x00000002U  /$\ast$ Time stamp fine or coarse update $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSCR\+\_\+\+TSE}~0x00000001U  /$\ast$ Time stamp enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI}~0x000000\+FFU  /$\ast$ System time Sub-\/second increment \textbf{ value} $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSHR\+\_\+\+STS}~0x\+FFFFFFFFU  /$\ast$ System Time second $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS}~0x80000000U  /$\ast$ System Time Positive or negative time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLR\+\_\+\+STSS}~0x7\+FFFFFFFU  /$\ast$ System Time sub-\/seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS}~0x\+FFFFFFFFU  /$\ast$ Time stamp update seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS}~0x80000000U  /$\ast$ Time stamp update Positive or negative time $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS}~0x7\+FFFFFFFU  /$\ast$ Time stamp update sub-\/seconds $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSAR\+\_\+\+TSA}~0x\+FFFFFFFFU  /$\ast$ Time stamp addend $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH}~0x\+FFFFFFFFU  /$\ast$ Target time stamp high $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL}~0x\+FFFFFFFFU  /$\ast$ Target time stamp low $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR}~0x00000020U  /$\ast$ Time stamp target time reached $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO}~0x00000010U  /$\ast$ Time stamp seconds overflow $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+AAB}~0x02000000U  /$\ast$ Address-\/Aligned beats $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+FPM}~0x01000000U  /$\ast$ 4x\+PBL mode $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+USP}~0x00800000U  /$\ast$ Use separate PBL $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP}~0x007\+E0000U  /$\ast$ Rx\+DMA PBL $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+1\+Beat}~0x00020000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 1 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+2\+Beat}~0x00040000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 2 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4\+Beat}~0x00080000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+8\+Beat}~0x00100000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+16\+Beat}~0x00200000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+32\+Beat}~0x00400000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+4\+Beat}~0x01020000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+8\+Beat}~0x01040000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+16\+Beat}~0x01080000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+32\+Beat}~0x01100000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+64\+Beat}~0x01200000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 64 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+128\+Beat}~0x01400000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 128 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+FB}~0x00010000U  /$\ast$ Fixed Burst $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR}~0x0000\+C000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+1\+\_\+1}~0x00000000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+2\+\_\+1}~0x00004000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+3\+\_\+1}~0x00008000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+4\+\_\+1}~0x0000\+C000U  /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL}~0x00003\+F00U  /$\ast$ Programmable burst length $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+1\+Beat}~0x00000100U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 1 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+2\+Beat}~0x00000200U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 2 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4\+Beat}~0x00000400U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+8\+Beat}~0x00000800U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+16\+Beat}~0x00001000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+32\+Beat}~0x00002000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+4\+Beat}~0x01000100U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+8\+Beat}~0x01000200U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+16\+Beat}~0x01000400U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+32\+Beat}~0x01000800U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+64\+Beat}~0x01001000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 64 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+128\+Beat}~0x01002000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 128 $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+EDE}~0x00000080U  /$\ast$ Enhanced Descriptor Enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+DSL}~0x0000007\+CU  /$\ast$ Descriptor Skip Length $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+DA}~0x00000002U  /$\ast$ DMA arbitration scheme $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMABMR\+\_\+\+SR}~0x00000001U  /$\ast$ Software reset $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMATPDR\+\_\+\+TPD}~0x\+FFFFFFFFU  /$\ast$ Transmit poll demand $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMARPDR\+\_\+\+RPD}~0x\+FFFFFFFFU  /$\ast$ Receive poll demand  $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMARDLAR\+\_\+\+SRL}~0x\+FFFFFFFFU  /$\ast$ Start of receive list $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMATDLAR\+\_\+\+STL}~0x\+FFFFFFFFU  /$\ast$ Start of transmit list $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TSTS}~0x20000000U  /$\ast$ Time-\/stamp trigger status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+PMTS}~0x10000000U  /$\ast$ PMT status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+MMCS}~0x08000000U  /$\ast$ MMC status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS}~0x03800000U  /$\ast$ Error bits status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access}~0x02000000U  /$\ast$ Error bits 0-\/data buffer, 1-\/desc. access $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf}~0x01000000U  /$\ast$ Error bits 0-\/write trnsf, 1-\/read transfr $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx}~0x00800000U  /$\ast$ Error bits 0-\/Rx DMA, 1-\/Tx DMA $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS}~0x00700000U  /$\ast$ Transmit process state $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Stopped}~0x00000000U  /$\ast$ Stopped -\/ Reset or Stop Tx Command issued  $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching}~0x00100000U  /$\ast$ Running -\/ fetching the Tx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting}~0x00200000U  /$\ast$ Running -\/ waiting for status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading}~0x00300000U  /$\ast$ Running -\/ reading the data from host memory $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended}~0x00600000U  /$\ast$ Suspended -\/ Tx Descriptor unavailabe $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing}~0x00700000U  /$\ast$ Running -\/ closing Rx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS}~0x000\+E0000U  /$\ast$ Receive process state $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Stopped}~0x00000000U  /$\ast$ Stopped -\/ Reset or Stop Rx Command issued $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching}~0x00020000U  /$\ast$ Running -\/ fetching the Rx descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting}~0x00060000U  /$\ast$ Running -\/ waiting for packet $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended}~0x00080000U  /$\ast$ Suspended -\/ Rx Descriptor unavailable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing}~0x000\+A0000U  /$\ast$ Running -\/ closing descriptor $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing}~0x000\+E0000U  /$\ast$ Running -\/ queuing the recieve frame into host memory $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+NIS}~0x00010000U  /$\ast$ Normal interrupt summary $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+AIS}~0x00008000U  /$\ast$ Abnormal interrupt summary $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ERS}~0x00004000U  /$\ast$ Early receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+FBES}~0x00002000U  /$\ast$ Fatal bus error status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ETS}~0x00000400U  /$\ast$ Early transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RWTS}~0x00000200U  /$\ast$ Receive watchdog timeout status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RPSS}~0x00000100U  /$\ast$ Receive process stopped status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RBUS}~0x00000080U  /$\ast$ Receive buffer unavailable status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+RS}~0x00000040U  /$\ast$ Receive status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TUS}~0x00000020U  /$\ast$ Transmit underflow status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+ROS}~0x00000010U  /$\ast$ Receive overflow status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TJTS}~0x00000008U  /$\ast$ Transmit jabber timeout status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TBUS}~0x00000004U  /$\ast$ Transmit buffer unavailable status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TPSS}~0x00000002U  /$\ast$ Transmit process stopped status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMASR\+\_\+\+TS}~0x00000001U  /$\ast$ Transmit status $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD}~0x04000000U  /$\ast$ Disable Dropping of TCP/IP checksum error frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RSF}~0x02000000U  /$\ast$ Receive store and forward $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+DFRF}~0x01000000U  /$\ast$ Disable flushing of received frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TSF}~0x00200000U  /$\ast$ Transmit store and forward $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FTF}~0x00100000U  /$\ast$ Flush transmit FIFO $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC}~0x0001\+C000U  /$\ast$ Transmit threshold control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+64\+Bytes}~0x00000000U  /$\ast$ threshold level of the MTL Transmit FIFO is 64 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+128\+Bytes}~0x00004000U  /$\ast$ threshold level of the MTL Transmit FIFO is 128 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+192\+Bytes}~0x00008000U  /$\ast$ threshold level of the MTL Transmit FIFO is 192 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+256\+Bytes}~0x0000\+C000U  /$\ast$ threshold level of the MTL Transmit FIFO is 256 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+40\+Bytes}~0x00010000U  /$\ast$ threshold level of the MTL Transmit FIFO is 40 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+32\+Bytes}~0x00014000U  /$\ast$ threshold level of the MTL Transmit FIFO is 32 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+24\+Bytes}~0x00018000U  /$\ast$ threshold level of the MTL Transmit FIFO is 24 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+16\+Bytes}~0x0001\+C000U  /$\ast$ threshold level of the MTL Transmit FIFO is 16 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+ST}~0x00002000U  /$\ast$ Start/stop transmission command $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FEF}~0x00000080U  /$\ast$ Forward error frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+FUGF}~0x00000040U  /$\ast$ Forward undersized good frames $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC}~0x00000018U  /$\ast$ receive threshold control $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+64\+Bytes}~0x00000000U  /$\ast$ threshold level of the MTL Receive FIFO is 64 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+32\+Bytes}~0x00000008U  /$\ast$ threshold level of the MTL Receive FIFO is 32 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+96\+Bytes}~0x00000010U  /$\ast$ threshold level of the MTL Receive FIFO is 96 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+128\+Bytes}~0x00000018U  /$\ast$ threshold level of the MTL Receive FIFO is 128 Bytes $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+OSF}~0x00000004U  /$\ast$ operate on second frame $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAOMR\+\_\+\+SR}~0x00000002U  /$\ast$ Start/stop receive $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+NISE}~0x00010000U  /$\ast$ Normal interrupt summary enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+AISE}~0x00008000U  /$\ast$ Abnormal interrupt summary enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ERIE}~0x00004000U  /$\ast$ Early receive interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+FBEIE}~0x00002000U  /$\ast$ Fatal bus error interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ETIE}~0x00000400U  /$\ast$ Early transmit interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RWTIE}~0x00000200U  /$\ast$ Receive watchdog timeout interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RPSIE}~0x00000100U  /$\ast$ Receive process stopped interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RBUIE}~0x00000080U  /$\ast$ Receive buffer unavailable interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+RIE}~0x00000040U  /$\ast$ Receive interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TUIE}~0x00000020U  /$\ast$ Transmit Underflow interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+ROIE}~0x00000010U  /$\ast$ Receive Overflow interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TJTIE}~0x00000008U  /$\ast$ Transmit jabber timeout interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TBUIE}~0x00000004U  /$\ast$ Transmit buffer unavailable interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TPSIE}~0x00000002U  /$\ast$ Transmit process stopped interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAIER\+\_\+\+TIE}~0x00000001U  /$\ast$ Transmit interrupt enable $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC}~0x10000000U  /$\ast$ Overflow bit for FIFO overflow counter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA}~0x0\+FFE0000U  /$\ast$ Number of frames missed by the application $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC}~0x00010000U  /$\ast$ Overflow bit for missed frame counter $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC}~0x0000\+FFFFU  /$\ast$ Number of frames missed by the controller $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP}~0x\+FFFFFFFFU  /$\ast$ Host transmit descriptor address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP}~0x\+FFFFFFFFU  /$\ast$ Host receive descriptor address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP}~0x\+FFFFFFFFU  /$\ast$ Host transmit buffer address pointer $\ast$/
\item 
\#define \textbf{ ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP}~0x\+FFFFFFFFU  /$\ast$ Host receive buffer address pointer $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS}~0x00000003U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD}~0x00000003U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD}~0x000007\+F0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL}~0x00001800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL}~0x03000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL}~0x00000070U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD}~0x00000006U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF}~0x003\+FFF00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN}~0x0000001\+EU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL}~0x00000007U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT}~0x00003\+C00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM}~0x000007\+C0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV}~0x00\+FF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP}~0x\+FF000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT}~0x00007\+FF0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID}~0x00018000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS}~0x001\+E0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT}~0x00007\+FF0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+BCNT}~0x00007\+FF0U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID}~0x00018000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID}~0x00018000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS}~0x001\+E0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS}~0x001\+E0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM}~0x0000000\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM}~0x01\+E00000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM}~0x01\+E00000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFSA}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+NPTXFD}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+TX0\+FD}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP}~0x00000\+FFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV}~0x00\+FF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP}~0x7\+F000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN}~0x000007\+FCU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN}~0x03\+FE0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID}~0x\+FFFFFFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS}~0x00000\+C00U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL}~0x0001\+E000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD}~0x00060000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ}~0x000007\+FFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP}~0x000\+C0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM}~0x03\+C00000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ}~0x000007\+FFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM}~0x00007800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP}~0x000\+C0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC}~0x00300000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD}~0x1\+FC00000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0}~0x00400000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1}~0x00800000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2}~0x01000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3}~0x02000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR}~0x0000007\+FU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR}~0x00003\+F80U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS}~0x0000\+C000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT}~0x00010000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS}~0x00000800U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR}~0x00001000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK}~0x00002000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR}~0x00000004U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM}~0x00000020U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM}~0x00000080U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM}~0x00000100U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM}~0x00000200U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM}~0x00000400U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ}~0x0007\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT}~0x1\+FF80000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT}~0x60000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ}~0x0007\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT}~0x1\+FF80000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID}~0x60000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR}~0x\+FFFFFFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR}~0x\+FFFFFFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA}~0x0000\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD}~0x\+FFFF0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ}~0x000007\+FFU            /$\ast$!$<$ Maximum packet size $\ast$/
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP}~0x00008000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS}~0x00020000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}~0x10000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP}~0x000\+C0000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0}~0x00040000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1}~0x00080000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM}~0x00100000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL}~0x00200000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK}~0x04000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK}~0x08000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA}~0x80000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP}~0x00000008U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS}~0x00000010U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP}~0x00000040U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET}~0x00004000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ}~0x0007\+FFFFU
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT}~0x1\+FF80000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT}~0x60000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0}~0x20000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1}~0x40000000U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK}~0x00000001U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK}~0x00000002U
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}~0x00000010U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_ADCPRE@{ADC\_CCR\_ADCPRE}}
\index{ADC\_CCR\_ADCPRE@{ADC\_CCR\_ADCPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_ADCPRE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+ADCPRE~0x00030000U}

ADCPRE[1\+:0] bits (ADC prescaler) 

Definition at line 1538 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_ADCPRE\_0@{ADC\_CCR\_ADCPRE\_0}}
\index{ADC\_CCR\_ADCPRE\_0@{ADC\_CCR\_ADCPRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_ADCPRE\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0~0x00010000U}

Bit 0 

Definition at line 1539 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_ADCPRE\_1@{ADC\_CCR\_ADCPRE\_1}}
\index{ADC\_CCR\_ADCPRE\_1@{ADC\_CCR\_ADCPRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_ADCPRE\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1~0x00020000U}

Bit 1 

Definition at line 1540 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DDS@{ADC\_CCR\_DDS}}
\index{ADC\_CCR\_DDS@{ADC\_CCR\_DDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DDS}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DDS~0x00002000U}

DMA disable selection (Multi-\/\+ADC mode) 

Definition at line 1534 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY@{ADC\_CCR\_DELAY}}
\index{ADC\_CCR\_DELAY@{ADC\_CCR\_DELAY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DELAY}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY~0x00000\+F00U}

DELAY[3\+:0] bits (Delay between 2 sampling phases) 

Definition at line 1529 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY\_0@{ADC\_CCR\_DELAY\_0}}
\index{ADC\_CCR\_DELAY\_0@{ADC\_CCR\_DELAY\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DELAY\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0~0x00000100U}

Bit 0 

Definition at line 1530 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY\_1@{ADC\_CCR\_DELAY\_1}}
\index{ADC\_CCR\_DELAY\_1@{ADC\_CCR\_DELAY\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DELAY\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1~0x00000200U}

Bit 1 

Definition at line 1531 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY\_2@{ADC\_CCR\_DELAY\_2}}
\index{ADC\_CCR\_DELAY\_2@{ADC\_CCR\_DELAY\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DELAY\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2~0x00000400U}

Bit 2 

Definition at line 1532 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY\_3@{ADC\_CCR\_DELAY\_3}}
\index{ADC\_CCR\_DELAY\_3@{ADC\_CCR\_DELAY\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DELAY\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3~0x00000800U}

Bit 3 

Definition at line 1533 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DMA@{ADC\_CCR\_DMA}}
\index{ADC\_CCR\_DMA@{ADC\_CCR\_DMA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DMA}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DMA~0x0000\+C000U}

DMA[1\+:0] bits (Direct Memory Access mode for multimode) 

Definition at line 1535 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DMA\_0@{ADC\_CCR\_DMA\_0}}
\index{ADC\_CCR\_DMA\_0@{ADC\_CCR\_DMA\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DMA\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0~0x00004000U}

Bit 0 

Definition at line 1536 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DMA\_1@{ADC\_CCR\_DMA\_1}}
\index{ADC\_CCR\_DMA\_1@{ADC\_CCR\_DMA\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_DMA\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1~0x00008000U}

Bit 1 

Definition at line 1537 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI@{ADC\_CCR\_MULTI}}
\index{ADC\_CCR\_MULTI@{ADC\_CCR\_MULTI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_MULTI}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI~0x0000001\+FU}

MULTI[4\+:0] bits (Multi-\/\+ADC mode selection) 

Definition at line 1523 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_0@{ADC\_CCR\_MULTI\_0}}
\index{ADC\_CCR\_MULTI\_0@{ADC\_CCR\_MULTI\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_MULTI\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0~0x00000001U}

Bit 0 

Definition at line 1524 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_1@{ADC\_CCR\_MULTI\_1}}
\index{ADC\_CCR\_MULTI\_1@{ADC\_CCR\_MULTI\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_MULTI\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1~0x00000002U}

Bit 1 

Definition at line 1525 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_2@{ADC\_CCR\_MULTI\_2}}
\index{ADC\_CCR\_MULTI\_2@{ADC\_CCR\_MULTI\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_MULTI\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2~0x00000004U}

Bit 2 

Definition at line 1526 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_3@{ADC\_CCR\_MULTI\_3}}
\index{ADC\_CCR\_MULTI\_3@{ADC\_CCR\_MULTI\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_MULTI\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3~0x00000008U}

Bit 3 

Definition at line 1527 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_4@{ADC\_CCR\_MULTI\_4}}
\index{ADC\_CCR\_MULTI\_4@{ADC\_CCR\_MULTI\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_MULTI\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4~0x00000010U}

Bit 4 

Definition at line 1528 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_TSVREFE@{ADC\_CCR\_TSVREFE}}
\index{ADC\_CCR\_TSVREFE@{ADC\_CCR\_TSVREFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_TSVREFE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+TSVREFE~0x00800000U}

Temperature Sensor and VREFINT Enable 

Definition at line 1542 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_VBATE@{ADC\_CCR\_VBATE}}
\index{ADC\_CCR\_VBATE@{ADC\_CCR\_VBATE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CCR\_VBATE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+VBATE~0x00400000U}

VBAT Enable 

Definition at line 1541 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CDR\_DATA1@{ADC\_CDR\_DATA1}}
\index{ADC\_CDR\_DATA1@{ADC\_CDR\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CDR\_DATA1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CDR\+\_\+\+DATA1~0x0000\+FFFFU}

1st data of a pair of regular conversions 

Definition at line 1545 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CDR\_DATA2@{ADC\_CDR\_DATA2}}
\index{ADC\_CDR\_DATA2@{ADC\_CDR\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CDR\_DATA2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CDR\+\_\+\+DATA2~0x\+FFFF0000U}

2nd data of a pair of regular conversions 

Definition at line 1546 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH@{ADC\_CR1\_AWDCH}}
\index{ADC\_CR1\_AWDCH@{ADC\_CR1\_AWDCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDCH}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH~0x0000001\+FU}

AWDCH[4\+:0] bits (Analog watchdog channel select bits) 

Definition at line 1196 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_0@{ADC\_CR1\_AWDCH\_0}}
\index{ADC\_CR1\_AWDCH\_0@{ADC\_CR1\_AWDCH\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDCH\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0~0x00000001U}

Bit 0 

Definition at line 1197 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_1@{ADC\_CR1\_AWDCH\_1}}
\index{ADC\_CR1\_AWDCH\_1@{ADC\_CR1\_AWDCH\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDCH\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1~0x00000002U}

Bit 1 

Definition at line 1198 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_2@{ADC\_CR1\_AWDCH\_2}}
\index{ADC\_CR1\_AWDCH\_2@{ADC\_CR1\_AWDCH\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDCH\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2~0x00000004U}

Bit 2 

Definition at line 1199 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_3@{ADC\_CR1\_AWDCH\_3}}
\index{ADC\_CR1\_AWDCH\_3@{ADC\_CR1\_AWDCH\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDCH\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3~0x00000008U}

Bit 3 

Definition at line 1200 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_4@{ADC\_CR1\_AWDCH\_4}}
\index{ADC\_CR1\_AWDCH\_4@{ADC\_CR1\_AWDCH\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDCH\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4~0x00000010U}

Bit 4 

Definition at line 1201 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDEN@{ADC\_CR1\_AWDEN}}
\index{ADC\_CR1\_AWDEN@{ADC\_CR1\_AWDEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDEN}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDEN~0x00800000U}

Analog watchdog enable on regular channels 

Definition at line 1215 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDIE@{ADC\_CR1\_AWDIE}}
\index{ADC\_CR1\_AWDIE@{ADC\_CR1\_AWDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDIE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDIE~0x00000040U}

AAnalog Watchdog interrupt enable 

Definition at line 1203 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDSGL@{ADC\_CR1\_AWDSGL}}
\index{ADC\_CR1\_AWDSGL@{ADC\_CR1\_AWDSGL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_AWDSGL}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDSGL~0x00000200U}

Enable the watchdog on a single channel in scan mode 

Definition at line 1206 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCEN@{ADC\_CR1\_DISCEN}}
\index{ADC\_CR1\_DISCEN@{ADC\_CR1\_DISCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_DISCEN}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCEN~0x00000800U}

Discontinuous mode on regular channels 

Definition at line 1208 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM@{ADC\_CR1\_DISCNUM}}
\index{ADC\_CR1\_DISCNUM@{ADC\_CR1\_DISCNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_DISCNUM}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM~0x0000\+E000U}

DISCNUM[2\+:0] bits (Discontinuous mode channel count) 

Definition at line 1210 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_0@{ADC\_CR1\_DISCNUM\_0}}
\index{ADC\_CR1\_DISCNUM\_0@{ADC\_CR1\_DISCNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_DISCNUM\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0~0x00002000U}

Bit 0 

Definition at line 1211 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_1@{ADC\_CR1\_DISCNUM\_1}}
\index{ADC\_CR1\_DISCNUM\_1@{ADC\_CR1\_DISCNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_DISCNUM\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1~0x00004000U}

Bit 1 

Definition at line 1212 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_2@{ADC\_CR1\_DISCNUM\_2}}
\index{ADC\_CR1\_DISCNUM\_2@{ADC\_CR1\_DISCNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_DISCNUM\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2~0x00008000U}

Bit 2 

Definition at line 1213 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_EOCIE@{ADC\_CR1\_EOCIE}}
\index{ADC\_CR1\_EOCIE@{ADC\_CR1\_EOCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_EOCIE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+EOCIE~0x00000020U}

Interrupt enable for EOC 

Definition at line 1202 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JAUTO@{ADC\_CR1\_JAUTO}}
\index{ADC\_CR1\_JAUTO@{ADC\_CR1\_JAUTO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_JAUTO}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JAUTO~0x00000400U}

Automatic injected group conversion 

Definition at line 1207 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JAWDEN@{ADC\_CR1\_JAWDEN}}
\index{ADC\_CR1\_JAWDEN@{ADC\_CR1\_JAWDEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_JAWDEN}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JAWDEN~0x00400000U}

Analog watchdog enable on injected channels 

Definition at line 1214 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JDISCEN@{ADC\_CR1\_JDISCEN}}
\index{ADC\_CR1\_JDISCEN@{ADC\_CR1\_JDISCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_JDISCEN}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JDISCEN~0x00001000U}

Discontinuous mode on injected channels 

Definition at line 1209 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JEOCIE@{ADC\_CR1\_JEOCIE}}
\index{ADC\_CR1\_JEOCIE@{ADC\_CR1\_JEOCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_JEOCIE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JEOCIE~0x00000080U}

Interrupt enable for injected channels 

Definition at line 1204 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_OVRIE@{ADC\_CR1\_OVRIE}}
\index{ADC\_CR1\_OVRIE@{ADC\_CR1\_OVRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_OVRIE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+OVRIE~0x04000000U}

overrun interrupt enable 

Definition at line 1219 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_RES@{ADC\_CR1\_RES}}
\index{ADC\_CR1\_RES@{ADC\_CR1\_RES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_RES}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+RES~0x03000000U}

RES[2\+:0] bits (Resolution) 

Definition at line 1216 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_RES\_0@{ADC\_CR1\_RES\_0}}
\index{ADC\_CR1\_RES\_0@{ADC\_CR1\_RES\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_RES\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0~0x01000000U}

Bit 0 

Definition at line 1217 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_RES\_1@{ADC\_CR1\_RES\_1}}
\index{ADC\_CR1\_RES\_1@{ADC\_CR1\_RES\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_RES\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1~0x02000000U}

Bit 1 

Definition at line 1218 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_SCAN@{ADC\_CR1\_SCAN}}
\index{ADC\_CR1\_SCAN@{ADC\_CR1\_SCAN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR1\_SCAN}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+SCAN~0x00000100U}

Scan mode 

Definition at line 1205 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_ADON@{ADC\_CR2\_ADON}}
\index{ADC\_CR2\_ADON@{ADC\_CR2\_ADON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_ADON}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+ADON~0x00000001U}

A/D Converter ON / OFF 

Definition at line 1222 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_ALIGN@{ADC\_CR2\_ALIGN}}
\index{ADC\_CR2\_ALIGN@{ADC\_CR2\_ALIGN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_ALIGN}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+ALIGN~0x00000800U}

Data Alignment 

Definition at line 1227 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_CONT@{ADC\_CR2\_CONT}}
\index{ADC\_CR2\_CONT@{ADC\_CR2\_CONT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_CONT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+CONT~0x00000002U}

Continuous Conversion 

Definition at line 1223 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_DDS@{ADC\_CR2\_DDS}}
\index{ADC\_CR2\_DDS@{ADC\_CR2\_DDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_DDS}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+DDS~0x00000200U}

DMA disable selection (Single ADC) 

Definition at line 1225 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_DMA@{ADC\_CR2\_DMA}}
\index{ADC\_CR2\_DMA@{ADC\_CR2\_DMA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_DMA}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+DMA~0x00000100U}

Direct Memory access mode 

Definition at line 1224 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EOCS@{ADC\_CR2\_EOCS}}
\index{ADC\_CR2\_EOCS@{ADC\_CR2\_EOCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EOCS}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EOCS~0x00000400U}

End of conversion selection 

Definition at line 1226 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTEN@{ADC\_CR2\_EXTEN}}
\index{ADC\_CR2\_EXTEN@{ADC\_CR2\_EXTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EXTEN}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTEN~0x30000000U}

EXTEN[1\+:0] bits (External Trigger Conversion mode for regular channelsp) 

Definition at line 1242 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTEN\_0@{ADC\_CR2\_EXTEN\_0}}
\index{ADC\_CR2\_EXTEN\_0@{ADC\_CR2\_EXTEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EXTEN\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0~0x10000000U}

Bit 0 

Definition at line 1243 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTEN\_1@{ADC\_CR2\_EXTEN\_1}}
\index{ADC\_CR2\_EXTEN\_1@{ADC\_CR2\_EXTEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EXTEN\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1~0x20000000U}

Bit 1 

Definition at line 1244 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL@{ADC\_CR2\_EXTSEL}}
\index{ADC\_CR2\_EXTSEL@{ADC\_CR2\_EXTSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EXTSEL}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL~0x0\+F000000U}

EXTSEL[3\+:0] bits (External Event Select for regular group) 

Definition at line 1237 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_0@{ADC\_CR2\_EXTSEL\_0}}
\index{ADC\_CR2\_EXTSEL\_0@{ADC\_CR2\_EXTSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EXTSEL\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0~0x01000000U}

Bit 0 

Definition at line 1238 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_1@{ADC\_CR2\_EXTSEL\_1}}
\index{ADC\_CR2\_EXTSEL\_1@{ADC\_CR2\_EXTSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EXTSEL\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1~0x02000000U}

Bit 1 

Definition at line 1239 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_2@{ADC\_CR2\_EXTSEL\_2}}
\index{ADC\_CR2\_EXTSEL\_2@{ADC\_CR2\_EXTSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EXTSEL\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2~0x04000000U}

Bit 2 

Definition at line 1240 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_3@{ADC\_CR2\_EXTSEL\_3}}
\index{ADC\_CR2\_EXTSEL\_3@{ADC\_CR2\_EXTSEL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_EXTSEL\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3~0x08000000U}

Bit 3 

Definition at line 1241 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTEN@{ADC\_CR2\_JEXTEN}}
\index{ADC\_CR2\_JEXTEN@{ADC\_CR2\_JEXTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JEXTEN}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTEN~0x00300000U}

JEXTEN[1\+:0] bits (External Trigger Conversion mode for injected channelsp) 

Definition at line 1233 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTEN\_0@{ADC\_CR2\_JEXTEN\_0}}
\index{ADC\_CR2\_JEXTEN\_0@{ADC\_CR2\_JEXTEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JEXTEN\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0~0x00100000U}

Bit 0 

Definition at line 1234 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTEN\_1@{ADC\_CR2\_JEXTEN\_1}}
\index{ADC\_CR2\_JEXTEN\_1@{ADC\_CR2\_JEXTEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JEXTEN\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1~0x00200000U}

Bit 1 

Definition at line 1235 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL@{ADC\_CR2\_JEXTSEL}}
\index{ADC\_CR2\_JEXTSEL@{ADC\_CR2\_JEXTSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JEXTSEL}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL~0x000\+F0000U}

JEXTSEL[3\+:0] bits (External event select for injected group) 

Definition at line 1228 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_0@{ADC\_CR2\_JEXTSEL\_0}}
\index{ADC\_CR2\_JEXTSEL\_0@{ADC\_CR2\_JEXTSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JEXTSEL\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0~0x00010000U}

Bit 0 

Definition at line 1229 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_1@{ADC\_CR2\_JEXTSEL\_1}}
\index{ADC\_CR2\_JEXTSEL\_1@{ADC\_CR2\_JEXTSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JEXTSEL\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1~0x00020000U}

Bit 1 

Definition at line 1230 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_2@{ADC\_CR2\_JEXTSEL\_2}}
\index{ADC\_CR2\_JEXTSEL\_2@{ADC\_CR2\_JEXTSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JEXTSEL\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2~0x00040000U}

Bit 2 

Definition at line 1231 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_3@{ADC\_CR2\_JEXTSEL\_3}}
\index{ADC\_CR2\_JEXTSEL\_3@{ADC\_CR2\_JEXTSEL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JEXTSEL\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3~0x00080000U}

Bit 3 

Definition at line 1232 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JSWSTART@{ADC\_CR2\_JSWSTART}}
\index{ADC\_CR2\_JSWSTART@{ADC\_CR2\_JSWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_JSWSTART}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JSWSTART~0x00400000U}

Start Conversion of injected channels 

Definition at line 1236 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_SWSTART@{ADC\_CR2\_SWSTART}}
\index{ADC\_CR2\_SWSTART@{ADC\_CR2\_SWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CR2\_SWSTART}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+SWSTART~0x40000000U}

Start Conversion of regular channels 

Definition at line 1245 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_AWD1@{ADC\_CSR\_AWD1}}
\index{ADC\_CSR\_AWD1@{ADC\_CSR\_AWD1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_AWD1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+AWD1~0x00000001U}

ADC1 Analog watchdog flag 

Definition at line 1498 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_AWD2@{ADC\_CSR\_AWD2}}
\index{ADC\_CSR\_AWD2@{ADC\_CSR\_AWD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_AWD2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+AWD2~0x00000100U}

ADC2 Analog watchdog flag 

Definition at line 1504 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_AWD3@{ADC\_CSR\_AWD3}}
\index{ADC\_CSR\_AWD3@{ADC\_CSR\_AWD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_AWD3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+AWD3~0x00010000U}

ADC3 Analog watchdog flag 

Definition at line 1510 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_DOVR1@{ADC\_CSR\_DOVR1}}
\index{ADC\_CSR\_DOVR1@{ADC\_CSR\_DOVR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_DOVR1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+DOVR1~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR1}}



Definition at line 1518 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_DOVR2@{ADC\_CSR\_DOVR2}}
\index{ADC\_CSR\_DOVR2@{ADC\_CSR\_DOVR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_DOVR2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+DOVR2~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR2}}



Definition at line 1519 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_DOVR3@{ADC\_CSR\_DOVR3}}
\index{ADC\_CSR\_DOVR3@{ADC\_CSR\_DOVR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_DOVR3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+DOVR3~\textbf{ ADC\+\_\+\+CSR\+\_\+\+OVR3}}



Definition at line 1520 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_EOC1@{ADC\_CSR\_EOC1}}
\index{ADC\_CSR\_EOC1@{ADC\_CSR\_EOC1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_EOC1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+EOC1~0x00000002U}

ADC1 End of conversion 

Definition at line 1499 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_EOC2@{ADC\_CSR\_EOC2}}
\index{ADC\_CSR\_EOC2@{ADC\_CSR\_EOC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_EOC2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+EOC2~0x00000200U}

ADC2 End of conversion 

Definition at line 1505 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_EOC3@{ADC\_CSR\_EOC3}}
\index{ADC\_CSR\_EOC3@{ADC\_CSR\_EOC3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_EOC3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+EOC3~0x00020000U}

ADC3 End of conversion 

Definition at line 1511 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JEOC1@{ADC\_CSR\_JEOC1}}
\index{ADC\_CSR\_JEOC1@{ADC\_CSR\_JEOC1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_JEOC1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JEOC1~0x00000004U}

ADC1 Injected channel end of conversion 

Definition at line 1500 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JEOC2@{ADC\_CSR\_JEOC2}}
\index{ADC\_CSR\_JEOC2@{ADC\_CSR\_JEOC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_JEOC2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JEOC2~0x00000400U}

ADC2 Injected channel end of conversion 

Definition at line 1506 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JEOC3@{ADC\_CSR\_JEOC3}}
\index{ADC\_CSR\_JEOC3@{ADC\_CSR\_JEOC3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_JEOC3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JEOC3~0x00040000U}

ADC3 Injected channel end of conversion 

Definition at line 1512 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JSTRT1@{ADC\_CSR\_JSTRT1}}
\index{ADC\_CSR\_JSTRT1@{ADC\_CSR\_JSTRT1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_JSTRT1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JSTRT1~0x00000008U}

ADC1 Injected channel Start flag 

Definition at line 1501 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JSTRT2@{ADC\_CSR\_JSTRT2}}
\index{ADC\_CSR\_JSTRT2@{ADC\_CSR\_JSTRT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_JSTRT2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JSTRT2~0x00000800U}

ADC2 Injected channel Start flag 

Definition at line 1507 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JSTRT3@{ADC\_CSR\_JSTRT3}}
\index{ADC\_CSR\_JSTRT3@{ADC\_CSR\_JSTRT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_JSTRT3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JSTRT3~0x00080000U}

ADC3 Injected channel Start flag 

Definition at line 1513 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52c109fe013835222183c22b26d6edec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_OVR1@{ADC\_CSR\_OVR1}}
\index{ADC\_CSR\_OVR1@{ADC\_CSR\_OVR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_OVR1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+OVR1~0x00000020U}

ADC1 DMA overrun flag 

Definition at line 1503 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b0e80da58202660466f6916c0bbb9da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_OVR2@{ADC\_CSR\_OVR2}}
\index{ADC\_CSR\_OVR2@{ADC\_CSR\_OVR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_OVR2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+OVR2~0x00002000U}

ADC2 DMA overrun flag 

Definition at line 1509 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab76495b35a2bc7fc5f1b51ab1ee92384}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_OVR3@{ADC\_CSR\_OVR3}}
\index{ADC\_CSR\_OVR3@{ADC\_CSR\_OVR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_OVR3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+OVR3~0x00200000U}

ADC3 DMA overrun flag 

Definition at line 1515 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_STRT1@{ADC\_CSR\_STRT1}}
\index{ADC\_CSR\_STRT1@{ADC\_CSR\_STRT1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_STRT1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+STRT1~0x00000010U}

ADC1 Regular channel Start flag 

Definition at line 1502 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_STRT2@{ADC\_CSR\_STRT2}}
\index{ADC\_CSR\_STRT2@{ADC\_CSR\_STRT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_STRT2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+STRT2~0x00001000U}

ADC2 Regular channel Start flag 

Definition at line 1508 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_STRT3@{ADC\_CSR\_STRT3}}
\index{ADC\_CSR\_STRT3@{ADC\_CSR\_STRT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_CSR\_STRT3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+STRT3~0x00100000U}

ADC3 Regular channel Start flag 

Definition at line 1514 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_DR\_ADC2DATA@{ADC\_DR\_ADC2DATA}}
\index{ADC\_DR\_ADC2DATA@{ADC\_DR\_ADC2DATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_DR\_ADC2DATA}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA~0x\+FFFF0000U}

ADC2 data 

Definition at line 1495 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_DR\_DATA@{ADC\_DR\_DATA}}
\index{ADC\_DR\_DATA@{ADC\_DR\_DATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_DR\_DATA}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DR\+\_\+\+DATA~0x0000\+FFFFU}

Regular data 

Definition at line 1494 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_HTR\_HT@{ADC\_HTR\_HT}}
\index{ADC\_HTR\_HT@{ADC\_HTR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_HTR\_HT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+HTR\+\_\+\+HT~0x0\+FFFU}

Analog watchdog high threshold 

Definition at line 1340 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR1\_JDATA@{ADC\_JDR1\_JDATA}}
\index{ADC\_JDR1\_JDATA@{ADC\_JDR1\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JDR1\_JDATA}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR1\+\_\+\+JDATA~0x\+FFFFU}

Injected data 

Definition at line 1482 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR2\_JDATA@{ADC\_JDR2\_JDATA}}
\index{ADC\_JDR2\_JDATA@{ADC\_JDR2\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JDR2\_JDATA}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR2\+\_\+\+JDATA~0x\+FFFFU}

Injected data 

Definition at line 1485 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR3\_JDATA@{ADC\_JDR3\_JDATA}}
\index{ADC\_JDR3\_JDATA@{ADC\_JDR3\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JDR3\_JDATA}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR3\+\_\+\+JDATA~0x\+FFFFU}

Injected data 

Definition at line 1488 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR4\_JDATA@{ADC\_JDR4\_JDATA}}
\index{ADC\_JDR4\_JDATA@{ADC\_JDR4\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JDR4\_JDATA}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR4\+\_\+\+JDATA~0x\+FFFFU}

Injected data 

Definition at line 1491 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR1\_JOFFSET1@{ADC\_JOFR1\_JOFFSET1}}
\index{ADC\_JOFR1\_JOFFSET1@{ADC\_JOFR1\_JOFFSET1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JOFR1\_JOFFSET1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1~0x0\+FFFU}

Data offset for injected channel 1 

Definition at line 1328 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR2\_JOFFSET2@{ADC\_JOFR2\_JOFFSET2}}
\index{ADC\_JOFR2\_JOFFSET2@{ADC\_JOFR2\_JOFFSET2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JOFR2\_JOFFSET2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2~0x0\+FFFU}

Data offset for injected channel 2 

Definition at line 1331 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR3\_JOFFSET3@{ADC\_JOFR3\_JOFFSET3}}
\index{ADC\_JOFR3\_JOFFSET3@{ADC\_JOFR3\_JOFFSET3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JOFR3\_JOFFSET3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3~0x0\+FFFU}

Data offset for injected channel 3 

Definition at line 1334 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR4\_JOFFSET4@{ADC\_JOFR4\_JOFFSET4}}
\index{ADC\_JOFR4\_JOFFSET4@{ADC\_JOFR4\_JOFFSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JOFR4\_JOFFSET4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4~0x0\+FFFU}

Data offset for injected channel 4 

Definition at line 1337 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL@{ADC\_JSQR\_JL}}
\index{ADC\_JSQR\_JL@{ADC\_JSQR\_JL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JL}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL~0x00300000U}

JL[1\+:0] bits (Injected Sequence length) 

Definition at line 1477 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL\_0@{ADC\_JSQR\_JL\_0}}
\index{ADC\_JSQR\_JL\_0@{ADC\_JSQR\_JL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JL\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0~0x00100000U}

Bit 0 

Definition at line 1478 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL\_1@{ADC\_JSQR\_JL\_1}}
\index{ADC\_JSQR\_JL\_1@{ADC\_JSQR\_JL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JL\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1~0x00200000U}

Bit 1 

Definition at line 1479 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1@{ADC\_JSQR\_JSQ1}}
\index{ADC\_JSQR\_JSQ1@{ADC\_JSQR\_JSQ1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1~0x0000001\+FU}

JSQ1[4\+:0] bits (1st conversion in injected sequence) 

Definition at line 1453 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_0@{ADC\_JSQR\_JSQ1\_0}}
\index{ADC\_JSQR\_JSQ1\_0@{ADC\_JSQR\_JSQ1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ1\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0~0x00000001U}

Bit 0 

Definition at line 1454 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_1@{ADC\_JSQR\_JSQ1\_1}}
\index{ADC\_JSQR\_JSQ1\_1@{ADC\_JSQR\_JSQ1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ1\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1~0x00000002U}

Bit 1 

Definition at line 1455 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_2@{ADC\_JSQR\_JSQ1\_2}}
\index{ADC\_JSQR\_JSQ1\_2@{ADC\_JSQR\_JSQ1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ1\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2~0x00000004U}

Bit 2 

Definition at line 1456 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_3@{ADC\_JSQR\_JSQ1\_3}}
\index{ADC\_JSQR\_JSQ1\_3@{ADC\_JSQR\_JSQ1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ1\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3~0x00000008U}

Bit 3 

Definition at line 1457 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_4@{ADC\_JSQR\_JSQ1\_4}}
\index{ADC\_JSQR\_JSQ1\_4@{ADC\_JSQR\_JSQ1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ1\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4~0x00000010U}

Bit 4 

Definition at line 1458 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2@{ADC\_JSQR\_JSQ2}}
\index{ADC\_JSQR\_JSQ2@{ADC\_JSQR\_JSQ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2~0x000003\+E0U}

JSQ2[4\+:0] bits (2nd conversion in injected sequence) 

Definition at line 1459 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_0@{ADC\_JSQR\_JSQ2\_0}}
\index{ADC\_JSQR\_JSQ2\_0@{ADC\_JSQR\_JSQ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ2\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0~0x00000020U}

Bit 0 

Definition at line 1460 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_1@{ADC\_JSQR\_JSQ2\_1}}
\index{ADC\_JSQR\_JSQ2\_1@{ADC\_JSQR\_JSQ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ2\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1~0x00000040U}

Bit 1 

Definition at line 1461 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_2@{ADC\_JSQR\_JSQ2\_2}}
\index{ADC\_JSQR\_JSQ2\_2@{ADC\_JSQR\_JSQ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ2\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2~0x00000080U}

Bit 2 

Definition at line 1462 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_3@{ADC\_JSQR\_JSQ2\_3}}
\index{ADC\_JSQR\_JSQ2\_3@{ADC\_JSQR\_JSQ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ2\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3~0x00000100U}

Bit 3 

Definition at line 1463 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_4@{ADC\_JSQR\_JSQ2\_4}}
\index{ADC\_JSQR\_JSQ2\_4@{ADC\_JSQR\_JSQ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ2\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4~0x00000200U}

Bit 4 

Definition at line 1464 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3@{ADC\_JSQR\_JSQ3}}
\index{ADC\_JSQR\_JSQ3@{ADC\_JSQR\_JSQ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3~0x00007\+C00U}

JSQ3[4\+:0] bits (3rd conversion in injected sequence) 

Definition at line 1465 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_0@{ADC\_JSQR\_JSQ3\_0}}
\index{ADC\_JSQR\_JSQ3\_0@{ADC\_JSQR\_JSQ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ3\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0~0x00000400U}

Bit 0 

Definition at line 1466 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_1@{ADC\_JSQR\_JSQ3\_1}}
\index{ADC\_JSQR\_JSQ3\_1@{ADC\_JSQR\_JSQ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ3\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1~0x00000800U}

Bit 1 

Definition at line 1467 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_2@{ADC\_JSQR\_JSQ3\_2}}
\index{ADC\_JSQR\_JSQ3\_2@{ADC\_JSQR\_JSQ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ3\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2~0x00001000U}

Bit 2 

Definition at line 1468 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_3@{ADC\_JSQR\_JSQ3\_3}}
\index{ADC\_JSQR\_JSQ3\_3@{ADC\_JSQR\_JSQ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ3\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3~0x00002000U}

Bit 3 

Definition at line 1469 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_4@{ADC\_JSQR\_JSQ3\_4}}
\index{ADC\_JSQR\_JSQ3\_4@{ADC\_JSQR\_JSQ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ3\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4~0x00004000U}

Bit 4 

Definition at line 1470 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4@{ADC\_JSQR\_JSQ4}}
\index{ADC\_JSQR\_JSQ4@{ADC\_JSQR\_JSQ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4~0x000\+F8000U}

JSQ4[4\+:0] bits (4th conversion in injected sequence) 

Definition at line 1471 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_0@{ADC\_JSQR\_JSQ4\_0}}
\index{ADC\_JSQR\_JSQ4\_0@{ADC\_JSQR\_JSQ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ4\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0~0x00008000U}

Bit 0 

Definition at line 1472 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_1@{ADC\_JSQR\_JSQ4\_1}}
\index{ADC\_JSQR\_JSQ4\_1@{ADC\_JSQR\_JSQ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ4\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1~0x00010000U}

Bit 1 

Definition at line 1473 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_2@{ADC\_JSQR\_JSQ4\_2}}
\index{ADC\_JSQR\_JSQ4\_2@{ADC\_JSQR\_JSQ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ4\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2~0x00020000U}

Bit 2 

Definition at line 1474 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_3@{ADC\_JSQR\_JSQ4\_3}}
\index{ADC\_JSQR\_JSQ4\_3@{ADC\_JSQR\_JSQ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ4\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3~0x00040000U}

Bit 3 

Definition at line 1475 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_4@{ADC\_JSQR\_JSQ4\_4}}
\index{ADC\_JSQR\_JSQ4\_4@{ADC\_JSQR\_JSQ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_JSQR\_JSQ4\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4~0x00080000U}

Bit 4 

Definition at line 1476 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_LTR\_LT@{ADC\_LTR\_LT}}
\index{ADC\_LTR\_LT@{ADC\_LTR\_LT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_LTR\_LT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+LTR\+\_\+\+LT~0x0\+FFFU}

Analog watchdog low threshold 

Definition at line 1343 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10@{ADC\_SMPR1\_SMP10}}
\index{ADC\_SMPR1\_SMP10@{ADC\_SMPR1\_SMP10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP10}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10~0x00000007U}

SMP10[2\+:0] bits (Channel 10 Sample time selection) 

Definition at line 1248 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_0@{ADC\_SMPR1\_SMP10\_0}}
\index{ADC\_SMPR1\_SMP10\_0@{ADC\_SMPR1\_SMP10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP10\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0~0x00000001U}

Bit 0 

Definition at line 1249 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_1@{ADC\_SMPR1\_SMP10\_1}}
\index{ADC\_SMPR1\_SMP10\_1@{ADC\_SMPR1\_SMP10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP10\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1~0x00000002U}

Bit 1 

Definition at line 1250 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_2@{ADC\_SMPR1\_SMP10\_2}}
\index{ADC\_SMPR1\_SMP10\_2@{ADC\_SMPR1\_SMP10\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP10\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2~0x00000004U}

Bit 2 

Definition at line 1251 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11@{ADC\_SMPR1\_SMP11}}
\index{ADC\_SMPR1\_SMP11@{ADC\_SMPR1\_SMP11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP11}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11~0x00000038U}

SMP11[2\+:0] bits (Channel 11 Sample time selection) 

Definition at line 1252 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_0@{ADC\_SMPR1\_SMP11\_0}}
\index{ADC\_SMPR1\_SMP11\_0@{ADC\_SMPR1\_SMP11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP11\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0~0x00000008U}

Bit 0 

Definition at line 1253 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_1@{ADC\_SMPR1\_SMP11\_1}}
\index{ADC\_SMPR1\_SMP11\_1@{ADC\_SMPR1\_SMP11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP11\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1~0x00000010U}

Bit 1 

Definition at line 1254 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_2@{ADC\_SMPR1\_SMP11\_2}}
\index{ADC\_SMPR1\_SMP11\_2@{ADC\_SMPR1\_SMP11\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP11\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2~0x00000020U}

Bit 2 

Definition at line 1255 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12@{ADC\_SMPR1\_SMP12}}
\index{ADC\_SMPR1\_SMP12@{ADC\_SMPR1\_SMP12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP12}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12~0x000001\+C0U}

SMP12[2\+:0] bits (Channel 12 Sample time selection) 

Definition at line 1256 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_0@{ADC\_SMPR1\_SMP12\_0}}
\index{ADC\_SMPR1\_SMP12\_0@{ADC\_SMPR1\_SMP12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP12\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0~0x00000040U}

Bit 0 

Definition at line 1257 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_1@{ADC\_SMPR1\_SMP12\_1}}
\index{ADC\_SMPR1\_SMP12\_1@{ADC\_SMPR1\_SMP12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP12\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1~0x00000080U}

Bit 1 

Definition at line 1258 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_2@{ADC\_SMPR1\_SMP12\_2}}
\index{ADC\_SMPR1\_SMP12\_2@{ADC\_SMPR1\_SMP12\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP12\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2~0x00000100U}

Bit 2 

Definition at line 1259 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13@{ADC\_SMPR1\_SMP13}}
\index{ADC\_SMPR1\_SMP13@{ADC\_SMPR1\_SMP13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP13}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13~0x00000\+E00U}

SMP13[2\+:0] bits (Channel 13 Sample time selection) 

Definition at line 1260 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_0@{ADC\_SMPR1\_SMP13\_0}}
\index{ADC\_SMPR1\_SMP13\_0@{ADC\_SMPR1\_SMP13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP13\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0~0x00000200U}

Bit 0 

Definition at line 1261 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_1@{ADC\_SMPR1\_SMP13\_1}}
\index{ADC\_SMPR1\_SMP13\_1@{ADC\_SMPR1\_SMP13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP13\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1~0x00000400U}

Bit 1 

Definition at line 1262 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_2@{ADC\_SMPR1\_SMP13\_2}}
\index{ADC\_SMPR1\_SMP13\_2@{ADC\_SMPR1\_SMP13\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP13\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2~0x00000800U}

Bit 2 

Definition at line 1263 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14@{ADC\_SMPR1\_SMP14}}
\index{ADC\_SMPR1\_SMP14@{ADC\_SMPR1\_SMP14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP14}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14~0x00007000U}

SMP14[2\+:0] bits (Channel 14 Sample time selection) 

Definition at line 1264 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_0@{ADC\_SMPR1\_SMP14\_0}}
\index{ADC\_SMPR1\_SMP14\_0@{ADC\_SMPR1\_SMP14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP14\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0~0x00001000U}

Bit 0 

Definition at line 1265 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_1@{ADC\_SMPR1\_SMP14\_1}}
\index{ADC\_SMPR1\_SMP14\_1@{ADC\_SMPR1\_SMP14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP14\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1~0x00002000U}

Bit 1 

Definition at line 1266 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_2@{ADC\_SMPR1\_SMP14\_2}}
\index{ADC\_SMPR1\_SMP14\_2@{ADC\_SMPR1\_SMP14\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP14\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2~0x00004000U}

Bit 2 

Definition at line 1267 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15@{ADC\_SMPR1\_SMP15}}
\index{ADC\_SMPR1\_SMP15@{ADC\_SMPR1\_SMP15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP15}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15~0x00038000U}

SMP15[2\+:0] bits (Channel 15 Sample time selection) 

Definition at line 1268 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_0@{ADC\_SMPR1\_SMP15\_0}}
\index{ADC\_SMPR1\_SMP15\_0@{ADC\_SMPR1\_SMP15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP15\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0~0x00008000U}

Bit 0 

Definition at line 1269 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_1@{ADC\_SMPR1\_SMP15\_1}}
\index{ADC\_SMPR1\_SMP15\_1@{ADC\_SMPR1\_SMP15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP15\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1~0x00010000U}

Bit 1 

Definition at line 1270 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_2@{ADC\_SMPR1\_SMP15\_2}}
\index{ADC\_SMPR1\_SMP15\_2@{ADC\_SMPR1\_SMP15\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP15\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2~0x00020000U}

Bit 2 

Definition at line 1271 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16@{ADC\_SMPR1\_SMP16}}
\index{ADC\_SMPR1\_SMP16@{ADC\_SMPR1\_SMP16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP16}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16~0x001\+C0000U}

SMP16[2\+:0] bits (Channel 16 Sample time selection) 

Definition at line 1272 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_0@{ADC\_SMPR1\_SMP16\_0}}
\index{ADC\_SMPR1\_SMP16\_0@{ADC\_SMPR1\_SMP16\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP16\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0~0x00040000U}

Bit 0 

Definition at line 1273 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_1@{ADC\_SMPR1\_SMP16\_1}}
\index{ADC\_SMPR1\_SMP16\_1@{ADC\_SMPR1\_SMP16\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP16\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1~0x00080000U}

Bit 1 

Definition at line 1274 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_2@{ADC\_SMPR1\_SMP16\_2}}
\index{ADC\_SMPR1\_SMP16\_2@{ADC\_SMPR1\_SMP16\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP16\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2~0x00100000U}

Bit 2 

Definition at line 1275 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17@{ADC\_SMPR1\_SMP17}}
\index{ADC\_SMPR1\_SMP17@{ADC\_SMPR1\_SMP17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP17}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17~0x00\+E00000U}

SMP17[2\+:0] bits (Channel 17 Sample time selection) 

Definition at line 1276 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_0@{ADC\_SMPR1\_SMP17\_0}}
\index{ADC\_SMPR1\_SMP17\_0@{ADC\_SMPR1\_SMP17\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP17\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0~0x00200000U}

Bit 0 

Definition at line 1277 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_1@{ADC\_SMPR1\_SMP17\_1}}
\index{ADC\_SMPR1\_SMP17\_1@{ADC\_SMPR1\_SMP17\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP17\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1~0x00400000U}

Bit 1 

Definition at line 1278 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_2@{ADC\_SMPR1\_SMP17\_2}}
\index{ADC\_SMPR1\_SMP17\_2@{ADC\_SMPR1\_SMP17\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP17\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2~0x00800000U}

Bit 2 

Definition at line 1279 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP18@{ADC\_SMPR1\_SMP18}}
\index{ADC\_SMPR1\_SMP18@{ADC\_SMPR1\_SMP18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP18}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP18~0x07000000U}

SMP18[2\+:0] bits (Channel 18 Sample time selection) 

Definition at line 1280 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP18\_0@{ADC\_SMPR1\_SMP18\_0}}
\index{ADC\_SMPR1\_SMP18\_0@{ADC\_SMPR1\_SMP18\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP18\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0~0x01000000U}

Bit 0 

Definition at line 1281 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP18\_1@{ADC\_SMPR1\_SMP18\_1}}
\index{ADC\_SMPR1\_SMP18\_1@{ADC\_SMPR1\_SMP18\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP18\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1~0x02000000U}

Bit 1 

Definition at line 1282 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP18\_2@{ADC\_SMPR1\_SMP18\_2}}
\index{ADC\_SMPR1\_SMP18\_2@{ADC\_SMPR1\_SMP18\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR1\_SMP18\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2~0x04000000U}

Bit 2 

Definition at line 1283 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0@{ADC\_SMPR2\_SMP0}}
\index{ADC\_SMPR2\_SMP0@{ADC\_SMPR2\_SMP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0~0x00000007U}

SMP0[2\+:0] bits (Channel 0 Sample time selection) 

Definition at line 1286 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_0@{ADC\_SMPR2\_SMP0\_0}}
\index{ADC\_SMPR2\_SMP0\_0@{ADC\_SMPR2\_SMP0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP0\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0~0x00000001U}

Bit 0 

Definition at line 1287 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_1@{ADC\_SMPR2\_SMP0\_1}}
\index{ADC\_SMPR2\_SMP0\_1@{ADC\_SMPR2\_SMP0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP0\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1~0x00000002U}

Bit 1 

Definition at line 1288 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_2@{ADC\_SMPR2\_SMP0\_2}}
\index{ADC\_SMPR2\_SMP0\_2@{ADC\_SMPR2\_SMP0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP0\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2~0x00000004U}

Bit 2 

Definition at line 1289 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1@{ADC\_SMPR2\_SMP1}}
\index{ADC\_SMPR2\_SMP1@{ADC\_SMPR2\_SMP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1~0x00000038U}

SMP1[2\+:0] bits (Channel 1 Sample time selection) 

Definition at line 1290 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_0@{ADC\_SMPR2\_SMP1\_0}}
\index{ADC\_SMPR2\_SMP1\_0@{ADC\_SMPR2\_SMP1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP1\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0~0x00000008U}

Bit 0 

Definition at line 1291 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_1@{ADC\_SMPR2\_SMP1\_1}}
\index{ADC\_SMPR2\_SMP1\_1@{ADC\_SMPR2\_SMP1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP1\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1~0x00000010U}

Bit 1 

Definition at line 1292 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_2@{ADC\_SMPR2\_SMP1\_2}}
\index{ADC\_SMPR2\_SMP1\_2@{ADC\_SMPR2\_SMP1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP1\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2~0x00000020U}

Bit 2 

Definition at line 1293 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2@{ADC\_SMPR2\_SMP2}}
\index{ADC\_SMPR2\_SMP2@{ADC\_SMPR2\_SMP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2~0x000001\+C0U}

SMP2[2\+:0] bits (Channel 2 Sample time selection) 

Definition at line 1294 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_0@{ADC\_SMPR2\_SMP2\_0}}
\index{ADC\_SMPR2\_SMP2\_0@{ADC\_SMPR2\_SMP2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP2\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0~0x00000040U}

Bit 0 

Definition at line 1295 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_1@{ADC\_SMPR2\_SMP2\_1}}
\index{ADC\_SMPR2\_SMP2\_1@{ADC\_SMPR2\_SMP2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP2\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1~0x00000080U}

Bit 1 

Definition at line 1296 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_2@{ADC\_SMPR2\_SMP2\_2}}
\index{ADC\_SMPR2\_SMP2\_2@{ADC\_SMPR2\_SMP2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP2\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2~0x00000100U}

Bit 2 

Definition at line 1297 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3@{ADC\_SMPR2\_SMP3}}
\index{ADC\_SMPR2\_SMP3@{ADC\_SMPR2\_SMP3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3~0x00000\+E00U}

SMP3[2\+:0] bits (Channel 3 Sample time selection) 

Definition at line 1298 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_0@{ADC\_SMPR2\_SMP3\_0}}
\index{ADC\_SMPR2\_SMP3\_0@{ADC\_SMPR2\_SMP3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP3\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0~0x00000200U}

Bit 0 

Definition at line 1299 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_1@{ADC\_SMPR2\_SMP3\_1}}
\index{ADC\_SMPR2\_SMP3\_1@{ADC\_SMPR2\_SMP3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP3\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1~0x00000400U}

Bit 1 

Definition at line 1300 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_2@{ADC\_SMPR2\_SMP3\_2}}
\index{ADC\_SMPR2\_SMP3\_2@{ADC\_SMPR2\_SMP3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP3\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2~0x00000800U}

Bit 2 

Definition at line 1301 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4@{ADC\_SMPR2\_SMP4}}
\index{ADC\_SMPR2\_SMP4@{ADC\_SMPR2\_SMP4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4~0x00007000U}

SMP4[2\+:0] bits (Channel 4 Sample time selection) 

Definition at line 1302 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_0@{ADC\_SMPR2\_SMP4\_0}}
\index{ADC\_SMPR2\_SMP4\_0@{ADC\_SMPR2\_SMP4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP4\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0~0x00001000U}

Bit 0 

Definition at line 1303 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_1@{ADC\_SMPR2\_SMP4\_1}}
\index{ADC\_SMPR2\_SMP4\_1@{ADC\_SMPR2\_SMP4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP4\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1~0x00002000U}

Bit 1 

Definition at line 1304 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_2@{ADC\_SMPR2\_SMP4\_2}}
\index{ADC\_SMPR2\_SMP4\_2@{ADC\_SMPR2\_SMP4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP4\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2~0x00004000U}

Bit 2 

Definition at line 1305 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5@{ADC\_SMPR2\_SMP5}}
\index{ADC\_SMPR2\_SMP5@{ADC\_SMPR2\_SMP5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP5}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5~0x00038000U}

SMP5[2\+:0] bits (Channel 5 Sample time selection) 

Definition at line 1306 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_0@{ADC\_SMPR2\_SMP5\_0}}
\index{ADC\_SMPR2\_SMP5\_0@{ADC\_SMPR2\_SMP5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP5\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0~0x00008000U}

Bit 0 

Definition at line 1307 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_1@{ADC\_SMPR2\_SMP5\_1}}
\index{ADC\_SMPR2\_SMP5\_1@{ADC\_SMPR2\_SMP5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP5\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1~0x00010000U}

Bit 1 

Definition at line 1308 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_2@{ADC\_SMPR2\_SMP5\_2}}
\index{ADC\_SMPR2\_SMP5\_2@{ADC\_SMPR2\_SMP5\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP5\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2~0x00020000U}

Bit 2 

Definition at line 1309 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6@{ADC\_SMPR2\_SMP6}}
\index{ADC\_SMPR2\_SMP6@{ADC\_SMPR2\_SMP6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP6}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6~0x001\+C0000U}

SMP6[2\+:0] bits (Channel 6 Sample time selection) 

Definition at line 1310 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_0@{ADC\_SMPR2\_SMP6\_0}}
\index{ADC\_SMPR2\_SMP6\_0@{ADC\_SMPR2\_SMP6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP6\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0~0x00040000U}

Bit 0 

Definition at line 1311 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_1@{ADC\_SMPR2\_SMP6\_1}}
\index{ADC\_SMPR2\_SMP6\_1@{ADC\_SMPR2\_SMP6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP6\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1~0x00080000U}

Bit 1 

Definition at line 1312 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_2@{ADC\_SMPR2\_SMP6\_2}}
\index{ADC\_SMPR2\_SMP6\_2@{ADC\_SMPR2\_SMP6\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP6\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2~0x00100000U}

Bit 2 

Definition at line 1313 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7@{ADC\_SMPR2\_SMP7}}
\index{ADC\_SMPR2\_SMP7@{ADC\_SMPR2\_SMP7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP7}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7~0x00\+E00000U}

SMP7[2\+:0] bits (Channel 7 Sample time selection) 

Definition at line 1314 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_0@{ADC\_SMPR2\_SMP7\_0}}
\index{ADC\_SMPR2\_SMP7\_0@{ADC\_SMPR2\_SMP7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP7\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0~0x00200000U}

Bit 0 

Definition at line 1315 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_1@{ADC\_SMPR2\_SMP7\_1}}
\index{ADC\_SMPR2\_SMP7\_1@{ADC\_SMPR2\_SMP7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP7\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1~0x00400000U}

Bit 1 

Definition at line 1316 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_2@{ADC\_SMPR2\_SMP7\_2}}
\index{ADC\_SMPR2\_SMP7\_2@{ADC\_SMPR2\_SMP7\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP7\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2~0x00800000U}

Bit 2 

Definition at line 1317 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8@{ADC\_SMPR2\_SMP8}}
\index{ADC\_SMPR2\_SMP8@{ADC\_SMPR2\_SMP8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP8}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8~0x07000000U}

SMP8[2\+:0] bits (Channel 8 Sample time selection) 

Definition at line 1318 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_0@{ADC\_SMPR2\_SMP8\_0}}
\index{ADC\_SMPR2\_SMP8\_0@{ADC\_SMPR2\_SMP8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP8\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0~0x01000000U}

Bit 0 

Definition at line 1319 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_1@{ADC\_SMPR2\_SMP8\_1}}
\index{ADC\_SMPR2\_SMP8\_1@{ADC\_SMPR2\_SMP8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP8\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1~0x02000000U}

Bit 1 

Definition at line 1320 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_2@{ADC\_SMPR2\_SMP8\_2}}
\index{ADC\_SMPR2\_SMP8\_2@{ADC\_SMPR2\_SMP8\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP8\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2~0x04000000U}

Bit 2 

Definition at line 1321 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9@{ADC\_SMPR2\_SMP9}}
\index{ADC\_SMPR2\_SMP9@{ADC\_SMPR2\_SMP9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP9}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9~0x38000000U}

SMP9[2\+:0] bits (Channel 9 Sample time selection) 

Definition at line 1322 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_0@{ADC\_SMPR2\_SMP9\_0}}
\index{ADC\_SMPR2\_SMP9\_0@{ADC\_SMPR2\_SMP9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP9\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0~0x08000000U}

Bit 0 

Definition at line 1323 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_1@{ADC\_SMPR2\_SMP9\_1}}
\index{ADC\_SMPR2\_SMP9\_1@{ADC\_SMPR2\_SMP9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP9\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1~0x10000000U}

Bit 1 

Definition at line 1324 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_2@{ADC\_SMPR2\_SMP9\_2}}
\index{ADC\_SMPR2\_SMP9\_2@{ADC\_SMPR2\_SMP9\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SMPR2\_SMP9\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2~0x20000000U}

Bit 2 

Definition at line 1325 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L@{ADC\_SQR1\_L}}
\index{ADC\_SQR1\_L@{ADC\_SQR1\_L}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_L}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+L~0x00\+F00000U}

L[3\+:0] bits (Regular channel sequence length) 

Definition at line 1370 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_0@{ADC\_SQR1\_L\_0}}
\index{ADC\_SQR1\_L\_0@{ADC\_SQR1\_L\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_L\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0~0x00100000U}

Bit 0 

Definition at line 1371 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_1@{ADC\_SQR1\_L\_1}}
\index{ADC\_SQR1\_L\_1@{ADC\_SQR1\_L\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_L\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1~0x00200000U}

Bit 1 

Definition at line 1372 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_2@{ADC\_SQR1\_L\_2}}
\index{ADC\_SQR1\_L\_2@{ADC\_SQR1\_L\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_L\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2~0x00400000U}

Bit 2 

Definition at line 1373 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_3@{ADC\_SQR1\_L\_3}}
\index{ADC\_SQR1\_L\_3@{ADC\_SQR1\_L\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_L\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3~0x00800000U}

Bit 3 

Definition at line 1374 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13@{ADC\_SQR1\_SQ13}}
\index{ADC\_SQR1\_SQ13@{ADC\_SQR1\_SQ13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ13}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13~0x0000001\+FU}

SQ13[4\+:0] bits (13th conversion in regular sequence) 

Definition at line 1346 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_0@{ADC\_SQR1\_SQ13\_0}}
\index{ADC\_SQR1\_SQ13\_0@{ADC\_SQR1\_SQ13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ13\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0~0x00000001U}

Bit 0 

Definition at line 1347 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_1@{ADC\_SQR1\_SQ13\_1}}
\index{ADC\_SQR1\_SQ13\_1@{ADC\_SQR1\_SQ13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ13\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1~0x00000002U}

Bit 1 

Definition at line 1348 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_2@{ADC\_SQR1\_SQ13\_2}}
\index{ADC\_SQR1\_SQ13\_2@{ADC\_SQR1\_SQ13\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ13\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2~0x00000004U}

Bit 2 

Definition at line 1349 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_3@{ADC\_SQR1\_SQ13\_3}}
\index{ADC\_SQR1\_SQ13\_3@{ADC\_SQR1\_SQ13\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ13\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3~0x00000008U}

Bit 3 

Definition at line 1350 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_4@{ADC\_SQR1\_SQ13\_4}}
\index{ADC\_SQR1\_SQ13\_4@{ADC\_SQR1\_SQ13\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ13\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4~0x00000010U}

Bit 4 

Definition at line 1351 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14@{ADC\_SQR1\_SQ14}}
\index{ADC\_SQR1\_SQ14@{ADC\_SQR1\_SQ14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ14}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14~0x000003\+E0U}

SQ14[4\+:0] bits (14th conversion in regular sequence) 

Definition at line 1352 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_0@{ADC\_SQR1\_SQ14\_0}}
\index{ADC\_SQR1\_SQ14\_0@{ADC\_SQR1\_SQ14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ14\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0~0x00000020U}

Bit 0 

Definition at line 1353 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_1@{ADC\_SQR1\_SQ14\_1}}
\index{ADC\_SQR1\_SQ14\_1@{ADC\_SQR1\_SQ14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ14\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1~0x00000040U}

Bit 1 

Definition at line 1354 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_2@{ADC\_SQR1\_SQ14\_2}}
\index{ADC\_SQR1\_SQ14\_2@{ADC\_SQR1\_SQ14\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ14\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2~0x00000080U}

Bit 2 

Definition at line 1355 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_3@{ADC\_SQR1\_SQ14\_3}}
\index{ADC\_SQR1\_SQ14\_3@{ADC\_SQR1\_SQ14\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ14\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3~0x00000100U}

Bit 3 

Definition at line 1356 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_4@{ADC\_SQR1\_SQ14\_4}}
\index{ADC\_SQR1\_SQ14\_4@{ADC\_SQR1\_SQ14\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ14\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4~0x00000200U}

Bit 4 

Definition at line 1357 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15@{ADC\_SQR1\_SQ15}}
\index{ADC\_SQR1\_SQ15@{ADC\_SQR1\_SQ15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ15}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15~0x00007\+C00U}

SQ15[4\+:0] bits (15th conversion in regular sequence) 

Definition at line 1358 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_0@{ADC\_SQR1\_SQ15\_0}}
\index{ADC\_SQR1\_SQ15\_0@{ADC\_SQR1\_SQ15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ15\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0~0x00000400U}

Bit 0 

Definition at line 1359 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_1@{ADC\_SQR1\_SQ15\_1}}
\index{ADC\_SQR1\_SQ15\_1@{ADC\_SQR1\_SQ15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ15\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1~0x00000800U}

Bit 1 

Definition at line 1360 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_2@{ADC\_SQR1\_SQ15\_2}}
\index{ADC\_SQR1\_SQ15\_2@{ADC\_SQR1\_SQ15\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ15\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2~0x00001000U}

Bit 2 

Definition at line 1361 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_3@{ADC\_SQR1\_SQ15\_3}}
\index{ADC\_SQR1\_SQ15\_3@{ADC\_SQR1\_SQ15\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ15\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3~0x00002000U}

Bit 3 

Definition at line 1362 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_4@{ADC\_SQR1\_SQ15\_4}}
\index{ADC\_SQR1\_SQ15\_4@{ADC\_SQR1\_SQ15\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ15\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4~0x00004000U}

Bit 4 

Definition at line 1363 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16@{ADC\_SQR1\_SQ16}}
\index{ADC\_SQR1\_SQ16@{ADC\_SQR1\_SQ16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ16}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16~0x000\+F8000U}

SQ16[4\+:0] bits (16th conversion in regular sequence) 

Definition at line 1364 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_0@{ADC\_SQR1\_SQ16\_0}}
\index{ADC\_SQR1\_SQ16\_0@{ADC\_SQR1\_SQ16\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ16\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0~0x00008000U}

Bit 0 

Definition at line 1365 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_1@{ADC\_SQR1\_SQ16\_1}}
\index{ADC\_SQR1\_SQ16\_1@{ADC\_SQR1\_SQ16\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ16\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1~0x00010000U}

Bit 1 

Definition at line 1366 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_2@{ADC\_SQR1\_SQ16\_2}}
\index{ADC\_SQR1\_SQ16\_2@{ADC\_SQR1\_SQ16\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ16\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2~0x00020000U}

Bit 2 

Definition at line 1367 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_3@{ADC\_SQR1\_SQ16\_3}}
\index{ADC\_SQR1\_SQ16\_3@{ADC\_SQR1\_SQ16\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ16\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3~0x00040000U}

Bit 3 

Definition at line 1368 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_4@{ADC\_SQR1\_SQ16\_4}}
\index{ADC\_SQR1\_SQ16\_4@{ADC\_SQR1\_SQ16\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR1\_SQ16\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4~0x00080000U}

Bit 4 

Definition at line 1369 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10@{ADC\_SQR2\_SQ10}}
\index{ADC\_SQR2\_SQ10@{ADC\_SQR2\_SQ10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ10}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10~0x000\+F8000U}

SQ10[4\+:0] bits (10th conversion in regular sequence) 

Definition at line 1395 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_0@{ADC\_SQR2\_SQ10\_0}}
\index{ADC\_SQR2\_SQ10\_0@{ADC\_SQR2\_SQ10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ10\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0~0x00008000U}

Bit 0 

Definition at line 1396 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_1@{ADC\_SQR2\_SQ10\_1}}
\index{ADC\_SQR2\_SQ10\_1@{ADC\_SQR2\_SQ10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ10\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1~0x00010000U}

Bit 1 

Definition at line 1397 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_2@{ADC\_SQR2\_SQ10\_2}}
\index{ADC\_SQR2\_SQ10\_2@{ADC\_SQR2\_SQ10\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ10\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2~0x00020000U}

Bit 2 

Definition at line 1398 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_3@{ADC\_SQR2\_SQ10\_3}}
\index{ADC\_SQR2\_SQ10\_3@{ADC\_SQR2\_SQ10\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ10\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3~0x00040000U}

Bit 3 

Definition at line 1399 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_4@{ADC\_SQR2\_SQ10\_4}}
\index{ADC\_SQR2\_SQ10\_4@{ADC\_SQR2\_SQ10\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ10\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4~0x00080000U}

Bit 4 

Definition at line 1400 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11@{ADC\_SQR2\_SQ11}}
\index{ADC\_SQR2\_SQ11@{ADC\_SQR2\_SQ11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ11}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11~0x01\+F00000U}

SQ11[4\+:0] bits (11th conversion in regular sequence) 

Definition at line 1401 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_0@{ADC\_SQR2\_SQ11\_0}}
\index{ADC\_SQR2\_SQ11\_0@{ADC\_SQR2\_SQ11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ11\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0~0x00100000U}

Bit 0 

Definition at line 1402 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_1@{ADC\_SQR2\_SQ11\_1}}
\index{ADC\_SQR2\_SQ11\_1@{ADC\_SQR2\_SQ11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ11\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1~0x00200000U}

Bit 1 

Definition at line 1403 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_2@{ADC\_SQR2\_SQ11\_2}}
\index{ADC\_SQR2\_SQ11\_2@{ADC\_SQR2\_SQ11\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ11\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2~0x00400000U}

Bit 2 

Definition at line 1404 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_3@{ADC\_SQR2\_SQ11\_3}}
\index{ADC\_SQR2\_SQ11\_3@{ADC\_SQR2\_SQ11\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ11\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3~0x00800000U}

Bit 3 

Definition at line 1405 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_4@{ADC\_SQR2\_SQ11\_4}}
\index{ADC\_SQR2\_SQ11\_4@{ADC\_SQR2\_SQ11\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ11\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4~0x01000000U}

Bit 4 

Definition at line 1406 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12@{ADC\_SQR2\_SQ12}}
\index{ADC\_SQR2\_SQ12@{ADC\_SQR2\_SQ12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ12}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12~0x3\+E000000U}

SQ12[4\+:0] bits (12th conversion in regular sequence) 

Definition at line 1407 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_0@{ADC\_SQR2\_SQ12\_0}}
\index{ADC\_SQR2\_SQ12\_0@{ADC\_SQR2\_SQ12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ12\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0~0x02000000U}

Bit 0 

Definition at line 1408 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_1@{ADC\_SQR2\_SQ12\_1}}
\index{ADC\_SQR2\_SQ12\_1@{ADC\_SQR2\_SQ12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ12\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1~0x04000000U}

Bit 1 

Definition at line 1409 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_2@{ADC\_SQR2\_SQ12\_2}}
\index{ADC\_SQR2\_SQ12\_2@{ADC\_SQR2\_SQ12\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ12\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2~0x08000000U}

Bit 2 

Definition at line 1410 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_3@{ADC\_SQR2\_SQ12\_3}}
\index{ADC\_SQR2\_SQ12\_3@{ADC\_SQR2\_SQ12\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ12\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3~0x10000000U}

Bit 3 

Definition at line 1411 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_4@{ADC\_SQR2\_SQ12\_4}}
\index{ADC\_SQR2\_SQ12\_4@{ADC\_SQR2\_SQ12\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ12\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4~0x20000000U}

Bit 4 

Definition at line 1412 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7@{ADC\_SQR2\_SQ7}}
\index{ADC\_SQR2\_SQ7@{ADC\_SQR2\_SQ7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ7}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7~0x0000001\+FU}

SQ7[4\+:0] bits (7th conversion in regular sequence) 

Definition at line 1377 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_0@{ADC\_SQR2\_SQ7\_0}}
\index{ADC\_SQR2\_SQ7\_0@{ADC\_SQR2\_SQ7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ7\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0~0x00000001U}

Bit 0 

Definition at line 1378 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_1@{ADC\_SQR2\_SQ7\_1}}
\index{ADC\_SQR2\_SQ7\_1@{ADC\_SQR2\_SQ7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ7\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1~0x00000002U}

Bit 1 

Definition at line 1379 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_2@{ADC\_SQR2\_SQ7\_2}}
\index{ADC\_SQR2\_SQ7\_2@{ADC\_SQR2\_SQ7\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ7\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2~0x00000004U}

Bit 2 

Definition at line 1380 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_3@{ADC\_SQR2\_SQ7\_3}}
\index{ADC\_SQR2\_SQ7\_3@{ADC\_SQR2\_SQ7\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ7\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3~0x00000008U}

Bit 3 

Definition at line 1381 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_4@{ADC\_SQR2\_SQ7\_4}}
\index{ADC\_SQR2\_SQ7\_4@{ADC\_SQR2\_SQ7\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ7\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4~0x00000010U}

Bit 4 

Definition at line 1382 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8@{ADC\_SQR2\_SQ8}}
\index{ADC\_SQR2\_SQ8@{ADC\_SQR2\_SQ8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ8}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8~0x000003\+E0U}

SQ8[4\+:0] bits (8th conversion in regular sequence) 

Definition at line 1383 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_0@{ADC\_SQR2\_SQ8\_0}}
\index{ADC\_SQR2\_SQ8\_0@{ADC\_SQR2\_SQ8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ8\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0~0x00000020U}

Bit 0 

Definition at line 1384 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_1@{ADC\_SQR2\_SQ8\_1}}
\index{ADC\_SQR2\_SQ8\_1@{ADC\_SQR2\_SQ8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ8\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1~0x00000040U}

Bit 1 

Definition at line 1385 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_2@{ADC\_SQR2\_SQ8\_2}}
\index{ADC\_SQR2\_SQ8\_2@{ADC\_SQR2\_SQ8\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ8\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2~0x00000080U}

Bit 2 

Definition at line 1386 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_3@{ADC\_SQR2\_SQ8\_3}}
\index{ADC\_SQR2\_SQ8\_3@{ADC\_SQR2\_SQ8\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ8\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3~0x00000100U}

Bit 3 

Definition at line 1387 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_4@{ADC\_SQR2\_SQ8\_4}}
\index{ADC\_SQR2\_SQ8\_4@{ADC\_SQR2\_SQ8\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ8\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4~0x00000200U}

Bit 4 

Definition at line 1388 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9@{ADC\_SQR2\_SQ9}}
\index{ADC\_SQR2\_SQ9@{ADC\_SQR2\_SQ9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ9}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9~0x00007\+C00U}

SQ9[4\+:0] bits (9th conversion in regular sequence) 

Definition at line 1389 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_0@{ADC\_SQR2\_SQ9\_0}}
\index{ADC\_SQR2\_SQ9\_0@{ADC\_SQR2\_SQ9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ9\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0~0x00000400U}

Bit 0 

Definition at line 1390 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_1@{ADC\_SQR2\_SQ9\_1}}
\index{ADC\_SQR2\_SQ9\_1@{ADC\_SQR2\_SQ9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ9\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1~0x00000800U}

Bit 1 

Definition at line 1391 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_2@{ADC\_SQR2\_SQ9\_2}}
\index{ADC\_SQR2\_SQ9\_2@{ADC\_SQR2\_SQ9\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ9\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2~0x00001000U}

Bit 2 

Definition at line 1392 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_3@{ADC\_SQR2\_SQ9\_3}}
\index{ADC\_SQR2\_SQ9\_3@{ADC\_SQR2\_SQ9\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ9\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3~0x00002000U}

Bit 3 

Definition at line 1393 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_4@{ADC\_SQR2\_SQ9\_4}}
\index{ADC\_SQR2\_SQ9\_4@{ADC\_SQR2\_SQ9\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR2\_SQ9\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4~0x00004000U}

Bit 4 

Definition at line 1394 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1@{ADC\_SQR3\_SQ1}}
\index{ADC\_SQR3\_SQ1@{ADC\_SQR3\_SQ1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1~0x0000001\+FU}

SQ1[4\+:0] bits (1st conversion in regular sequence) 

Definition at line 1415 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_0@{ADC\_SQR3\_SQ1\_0}}
\index{ADC\_SQR3\_SQ1\_0@{ADC\_SQR3\_SQ1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ1\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0~0x00000001U}

Bit 0 

Definition at line 1416 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_1@{ADC\_SQR3\_SQ1\_1}}
\index{ADC\_SQR3\_SQ1\_1@{ADC\_SQR3\_SQ1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ1\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1~0x00000002U}

Bit 1 

Definition at line 1417 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_2@{ADC\_SQR3\_SQ1\_2}}
\index{ADC\_SQR3\_SQ1\_2@{ADC\_SQR3\_SQ1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ1\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2~0x00000004U}

Bit 2 

Definition at line 1418 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_3@{ADC\_SQR3\_SQ1\_3}}
\index{ADC\_SQR3\_SQ1\_3@{ADC\_SQR3\_SQ1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ1\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3~0x00000008U}

Bit 3 

Definition at line 1419 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_4@{ADC\_SQR3\_SQ1\_4}}
\index{ADC\_SQR3\_SQ1\_4@{ADC\_SQR3\_SQ1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ1\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4~0x00000010U}

Bit 4 

Definition at line 1420 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2@{ADC\_SQR3\_SQ2}}
\index{ADC\_SQR3\_SQ2@{ADC\_SQR3\_SQ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2~0x000003\+E0U}

SQ2[4\+:0] bits (2nd conversion in regular sequence) 

Definition at line 1421 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_0@{ADC\_SQR3\_SQ2\_0}}
\index{ADC\_SQR3\_SQ2\_0@{ADC\_SQR3\_SQ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ2\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0~0x00000020U}

Bit 0 

Definition at line 1422 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_1@{ADC\_SQR3\_SQ2\_1}}
\index{ADC\_SQR3\_SQ2\_1@{ADC\_SQR3\_SQ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ2\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1~0x00000040U}

Bit 1 

Definition at line 1423 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_2@{ADC\_SQR3\_SQ2\_2}}
\index{ADC\_SQR3\_SQ2\_2@{ADC\_SQR3\_SQ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ2\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2~0x00000080U}

Bit 2 

Definition at line 1424 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_3@{ADC\_SQR3\_SQ2\_3}}
\index{ADC\_SQR3\_SQ2\_3@{ADC\_SQR3\_SQ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ2\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3~0x00000100U}

Bit 3 

Definition at line 1425 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_4@{ADC\_SQR3\_SQ2\_4}}
\index{ADC\_SQR3\_SQ2\_4@{ADC\_SQR3\_SQ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ2\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4~0x00000200U}

Bit 4 

Definition at line 1426 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3@{ADC\_SQR3\_SQ3}}
\index{ADC\_SQR3\_SQ3@{ADC\_SQR3\_SQ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3~0x00007\+C00U}

SQ3[4\+:0] bits (3rd conversion in regular sequence) 

Definition at line 1427 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_0@{ADC\_SQR3\_SQ3\_0}}
\index{ADC\_SQR3\_SQ3\_0@{ADC\_SQR3\_SQ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ3\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0~0x00000400U}

Bit 0 

Definition at line 1428 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_1@{ADC\_SQR3\_SQ3\_1}}
\index{ADC\_SQR3\_SQ3\_1@{ADC\_SQR3\_SQ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ3\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1~0x00000800U}

Bit 1 

Definition at line 1429 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_2@{ADC\_SQR3\_SQ3\_2}}
\index{ADC\_SQR3\_SQ3\_2@{ADC\_SQR3\_SQ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ3\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2~0x00001000U}

Bit 2 

Definition at line 1430 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_3@{ADC\_SQR3\_SQ3\_3}}
\index{ADC\_SQR3\_SQ3\_3@{ADC\_SQR3\_SQ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ3\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3~0x00002000U}

Bit 3 

Definition at line 1431 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_4@{ADC\_SQR3\_SQ3\_4}}
\index{ADC\_SQR3\_SQ3\_4@{ADC\_SQR3\_SQ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ3\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4~0x00004000U}

Bit 4 

Definition at line 1432 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4@{ADC\_SQR3\_SQ4}}
\index{ADC\_SQR3\_SQ4@{ADC\_SQR3\_SQ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4~0x000\+F8000U}

SQ4[4\+:0] bits (4th conversion in regular sequence) 

Definition at line 1433 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_0@{ADC\_SQR3\_SQ4\_0}}
\index{ADC\_SQR3\_SQ4\_0@{ADC\_SQR3\_SQ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ4\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0~0x00008000U}

Bit 0 

Definition at line 1434 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_1@{ADC\_SQR3\_SQ4\_1}}
\index{ADC\_SQR3\_SQ4\_1@{ADC\_SQR3\_SQ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ4\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1~0x00010000U}

Bit 1 

Definition at line 1435 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_2@{ADC\_SQR3\_SQ4\_2}}
\index{ADC\_SQR3\_SQ4\_2@{ADC\_SQR3\_SQ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ4\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2~0x00020000U}

Bit 2 

Definition at line 1436 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_3@{ADC\_SQR3\_SQ4\_3}}
\index{ADC\_SQR3\_SQ4\_3@{ADC\_SQR3\_SQ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ4\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3~0x00040000U}

Bit 3 

Definition at line 1437 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_4@{ADC\_SQR3\_SQ4\_4}}
\index{ADC\_SQR3\_SQ4\_4@{ADC\_SQR3\_SQ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ4\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4~0x00080000U}

Bit 4 

Definition at line 1438 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5@{ADC\_SQR3\_SQ5}}
\index{ADC\_SQR3\_SQ5@{ADC\_SQR3\_SQ5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ5}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5~0x01\+F00000U}

SQ5[4\+:0] bits (5th conversion in regular sequence) 

Definition at line 1439 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_0@{ADC\_SQR3\_SQ5\_0}}
\index{ADC\_SQR3\_SQ5\_0@{ADC\_SQR3\_SQ5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ5\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0~0x00100000U}

Bit 0 

Definition at line 1440 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_1@{ADC\_SQR3\_SQ5\_1}}
\index{ADC\_SQR3\_SQ5\_1@{ADC\_SQR3\_SQ5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ5\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1~0x00200000U}

Bit 1 

Definition at line 1441 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_2@{ADC\_SQR3\_SQ5\_2}}
\index{ADC\_SQR3\_SQ5\_2@{ADC\_SQR3\_SQ5\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ5\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2~0x00400000U}

Bit 2 

Definition at line 1442 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_3@{ADC\_SQR3\_SQ5\_3}}
\index{ADC\_SQR3\_SQ5\_3@{ADC\_SQR3\_SQ5\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ5\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3~0x00800000U}

Bit 3 

Definition at line 1443 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_4@{ADC\_SQR3\_SQ5\_4}}
\index{ADC\_SQR3\_SQ5\_4@{ADC\_SQR3\_SQ5\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ5\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4~0x01000000U}

Bit 4 

Definition at line 1444 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6@{ADC\_SQR3\_SQ6}}
\index{ADC\_SQR3\_SQ6@{ADC\_SQR3\_SQ6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ6}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6~0x3\+E000000U}

SQ6[4\+:0] bits (6th conversion in regular sequence) 

Definition at line 1445 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_0@{ADC\_SQR3\_SQ6\_0}}
\index{ADC\_SQR3\_SQ6\_0@{ADC\_SQR3\_SQ6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ6\_0}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0~0x02000000U}

Bit 0 

Definition at line 1446 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_1@{ADC\_SQR3\_SQ6\_1}}
\index{ADC\_SQR3\_SQ6\_1@{ADC\_SQR3\_SQ6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ6\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1~0x04000000U}

Bit 1 

Definition at line 1447 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_2@{ADC\_SQR3\_SQ6\_2}}
\index{ADC\_SQR3\_SQ6\_2@{ADC\_SQR3\_SQ6\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ6\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2~0x08000000U}

Bit 2 

Definition at line 1448 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_3@{ADC\_SQR3\_SQ6\_3}}
\index{ADC\_SQR3\_SQ6\_3@{ADC\_SQR3\_SQ6\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ6\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3~0x10000000U}

Bit 3 

Definition at line 1449 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_4@{ADC\_SQR3\_SQ6\_4}}
\index{ADC\_SQR3\_SQ6\_4@{ADC\_SQR3\_SQ6\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SQR3\_SQ6\_4}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4~0x20000000U}

Bit 4 

Definition at line 1450 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_AWD@{ADC\_SR\_AWD}}
\index{ADC\_SR\_AWD@{ADC\_SR\_AWD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SR\_AWD}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+AWD~0x00000001U}

Analog watchdog flag 

Definition at line 1188 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_EOC@{ADC\_SR\_EOC}}
\index{ADC\_SR\_EOC@{ADC\_SR\_EOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SR\_EOC}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+EOC~0x00000002U}

End of conversion 

Definition at line 1189 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_JEOC@{ADC\_SR\_JEOC}}
\index{ADC\_SR\_JEOC@{ADC\_SR\_JEOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SR\_JEOC}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+JEOC~0x00000004U}

Injected channel end of conversion 

Definition at line 1190 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_JSTRT@{ADC\_SR\_JSTRT}}
\index{ADC\_SR\_JSTRT@{ADC\_SR\_JSTRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SR\_JSTRT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+JSTRT~0x00000008U}

Injected channel Start flag 

Definition at line 1191 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_OVR@{ADC\_SR\_OVR}}
\index{ADC\_SR\_OVR@{ADC\_SR\_OVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SR\_OVR}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+OVR~0x00000020U}

Overrun flag 

Definition at line 1193 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_STRT@{ADC\_SR\_STRT}}
\index{ADC\_SR\_STRT@{ADC\_SR\_STRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ADC\_SR\_STRT}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+STRT~0x00000010U}

Regular channel Start flag 

Definition at line 1192 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_BRP@{CAN\_BTR\_BRP}}
\index{CAN\_BTR\_BRP@{CAN\_BTR\_BRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_BRP}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+BRP~0x000003\+FFU}

Baud Rate Prescaler 

Definition at line 1652 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_LBKM@{CAN\_BTR\_LBKM}}
\index{CAN\_BTR\_LBKM@{CAN\_BTR\_LBKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_LBKM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+LBKM~0x40000000U}

Loop Back Mode (Debug) 

Definition at line 1665 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_SILM@{CAN\_BTR\_SILM}}
\index{CAN\_BTR\_SILM@{CAN\_BTR\_SILM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_SILM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+SILM~0x80000000U}

Silent Mode Mailbox registers 

Definition at line 1669 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_SJW@{CAN\_BTR\_SJW}}
\index{CAN\_BTR\_SJW@{CAN\_BTR\_SJW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_SJW}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+SJW~0x03000000U}

Resynchronization Jump Width 

Definition at line 1662 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga08ae9e8258ef5c241733f6d58eb2a4e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_SJW\_0@{CAN\_BTR\_SJW\_0}}
\index{CAN\_BTR\_SJW\_0@{CAN\_BTR\_SJW\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_SJW\_0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+0~0x01000000U}

Bit 0 

Definition at line 1663 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8178f0abe0f854f4503ded1ad1adb531}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_SJW\_1@{CAN\_BTR\_SJW\_1}}
\index{CAN\_BTR\_SJW\_1@{CAN\_BTR\_SJW\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_SJW\_1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+1~0x02000000U}

Bit 1 

Definition at line 1664 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS1@{CAN\_BTR\_TS1}}
\index{CAN\_BTR\_TS1@{CAN\_BTR\_TS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS1~0x000\+F0000U}

Time Segment 1 

Definition at line 1653 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga164ffd2240a76982894ce41143a12d82}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS1\_0@{CAN\_BTR\_TS1\_0}}
\index{CAN\_BTR\_TS1\_0@{CAN\_BTR\_TS1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS1\_0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+0~0x00010000U}

Bit 0 

Definition at line 1654 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae4365204ebb29eb5595027a4ee9c5f0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS1\_1@{CAN\_BTR\_TS1\_1}}
\index{CAN\_BTR\_TS1\_1@{CAN\_BTR\_TS1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS1\_1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+1~0x00020000U}

Bit 1 

Definition at line 1655 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43dc43f11ee173cf07f77aa6e41f1275}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS1\_2@{CAN\_BTR\_TS1\_2}}
\index{CAN\_BTR\_TS1\_2@{CAN\_BTR\_TS1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS1\_2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+2~0x00040000U}

Bit 2 

Definition at line 1656 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a5cd639329fe3eef8cde846247a4be9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS1\_3@{CAN\_BTR\_TS1\_3}}
\index{CAN\_BTR\_TS1\_3@{CAN\_BTR\_TS1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS1\_3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+3~0x00080000U}

Bit 3 

Definition at line 1657 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS2@{CAN\_BTR\_TS2}}
\index{CAN\_BTR\_TS2@{CAN\_BTR\_TS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS2~0x00700000U}

Time Segment 2 

Definition at line 1658 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee307fe50e8d3cfdc9513da803808880}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS2\_0@{CAN\_BTR\_TS2\_0}}
\index{CAN\_BTR\_TS2\_0@{CAN\_BTR\_TS2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS2\_0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+0~0x00100000U}

Bit 0 

Definition at line 1659 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33265730e1d25198d9fb4347bdce8019}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS2\_1@{CAN\_BTR\_TS2\_1}}
\index{CAN\_BTR\_TS2\_1@{CAN\_BTR\_TS2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS2\_1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+1~0x00200000U}

Bit 1 

Definition at line 1660 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac4720d91283fc1fc74c1f0baaa8a3da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_BTR\_TS2\_2@{CAN\_BTR\_TS2\_2}}
\index{CAN\_BTR\_TS2\_2@{CAN\_BTR\_TS2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_BTR\_TS2\_2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+2~0x00400000U}

Bit 2 

Definition at line 1661 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_BOFF@{CAN\_ESR\_BOFF}}
\index{CAN\_ESR\_BOFF@{CAN\_ESR\_BOFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_BOFF}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+BOFF~0x00000004U}

Bus-\/\+Off Flag 

Definition at line 1641 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_EPVF@{CAN\_ESR\_EPVF}}
\index{CAN\_ESR\_EPVF@{CAN\_ESR\_EPVF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_EPVF}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+EPVF~0x00000002U}

Error Passive Flag 

Definition at line 1640 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_EWGF@{CAN\_ESR\_EWGF}}
\index{CAN\_ESR\_EWGF@{CAN\_ESR\_EWGF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_EWGF}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+EWGF~0x00000001U}

Error Warning Flag 

Definition at line 1639 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_LEC@{CAN\_ESR\_LEC}}
\index{CAN\_ESR\_LEC@{CAN\_ESR\_LEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_LEC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+LEC~0x00000070U}

LEC[2\+:0] bits (Last Error Code) 

Definition at line 1643 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_LEC\_0@{CAN\_ESR\_LEC\_0}}
\index{CAN\_ESR\_LEC\_0@{CAN\_ESR\_LEC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_LEC\_0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0~0x00000010U}

Bit 0 

Definition at line 1644 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_LEC\_1@{CAN\_ESR\_LEC\_1}}
\index{CAN\_ESR\_LEC\_1@{CAN\_ESR\_LEC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_LEC\_1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1~0x00000020U}

Bit 1 

Definition at line 1645 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_LEC\_2@{CAN\_ESR\_LEC\_2}}
\index{CAN\_ESR\_LEC\_2@{CAN\_ESR\_LEC\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_LEC\_2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2~0x00000040U}

Bit 2 

Definition at line 1646 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_REC@{CAN\_ESR\_REC}}
\index{CAN\_ESR\_REC@{CAN\_ESR\_REC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_REC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+REC~0x\+FF000000U}

Receive Error Counter 

Definition at line 1649 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_ESR\_TEC@{CAN\_ESR\_TEC}}
\index{CAN\_ESR\_TEC@{CAN\_ESR\_TEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_ESR\_TEC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+ESR\+\_\+\+TEC~0x00\+FF0000U}

Least significant byte of the 9-\/bit Transmit Error Counter 

Definition at line 1648 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB0@{CAN\_F0R1\_FB0}}
\index{CAN\_F0R1\_FB0@{CAN\_F0R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 1918 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB1@{CAN\_F0R1\_FB1}}
\index{CAN\_F0R1\_FB1@{CAN\_F0R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 1919 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB10@{CAN\_F0R1\_FB10}}
\index{CAN\_F0R1\_FB10@{CAN\_F0R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 1928 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB11@{CAN\_F0R1\_FB11}}
\index{CAN\_F0R1\_FB11@{CAN\_F0R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 1929 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB12@{CAN\_F0R1\_FB12}}
\index{CAN\_F0R1\_FB12@{CAN\_F0R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 1930 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB13@{CAN\_F0R1\_FB13}}
\index{CAN\_F0R1\_FB13@{CAN\_F0R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 1931 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB14@{CAN\_F0R1\_FB14}}
\index{CAN\_F0R1\_FB14@{CAN\_F0R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 1932 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB15@{CAN\_F0R1\_FB15}}
\index{CAN\_F0R1\_FB15@{CAN\_F0R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 1933 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB16@{CAN\_F0R1\_FB16}}
\index{CAN\_F0R1\_FB16@{CAN\_F0R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 1934 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB17@{CAN\_F0R1\_FB17}}
\index{CAN\_F0R1\_FB17@{CAN\_F0R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 1935 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB18@{CAN\_F0R1\_FB18}}
\index{CAN\_F0R1\_FB18@{CAN\_F0R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 1936 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB19@{CAN\_F0R1\_FB19}}
\index{CAN\_F0R1\_FB19@{CAN\_F0R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 1937 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB2@{CAN\_F0R1\_FB2}}
\index{CAN\_F0R1\_FB2@{CAN\_F0R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 1920 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB20@{CAN\_F0R1\_FB20}}
\index{CAN\_F0R1\_FB20@{CAN\_F0R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 1938 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB21@{CAN\_F0R1\_FB21}}
\index{CAN\_F0R1\_FB21@{CAN\_F0R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 1939 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB22@{CAN\_F0R1\_FB22}}
\index{CAN\_F0R1\_FB22@{CAN\_F0R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 1940 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB23@{CAN\_F0R1\_FB23}}
\index{CAN\_F0R1\_FB23@{CAN\_F0R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 1941 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB24@{CAN\_F0R1\_FB24}}
\index{CAN\_F0R1\_FB24@{CAN\_F0R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 1942 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB25@{CAN\_F0R1\_FB25}}
\index{CAN\_F0R1\_FB25@{CAN\_F0R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 1943 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB26@{CAN\_F0R1\_FB26}}
\index{CAN\_F0R1\_FB26@{CAN\_F0R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 1944 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB27@{CAN\_F0R1\_FB27}}
\index{CAN\_F0R1\_FB27@{CAN\_F0R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 1945 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB28@{CAN\_F0R1\_FB28}}
\index{CAN\_F0R1\_FB28@{CAN\_F0R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 1946 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB29@{CAN\_F0R1\_FB29}}
\index{CAN\_F0R1\_FB29@{CAN\_F0R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 1947 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB3@{CAN\_F0R1\_FB3}}
\index{CAN\_F0R1\_FB3@{CAN\_F0R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 1921 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB30@{CAN\_F0R1\_FB30}}
\index{CAN\_F0R1\_FB30@{CAN\_F0R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 1948 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB31@{CAN\_F0R1\_FB31}}
\index{CAN\_F0R1\_FB31@{CAN\_F0R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 1949 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB4@{CAN\_F0R1\_FB4}}
\index{CAN\_F0R1\_FB4@{CAN\_F0R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 1922 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB5@{CAN\_F0R1\_FB5}}
\index{CAN\_F0R1\_FB5@{CAN\_F0R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 1923 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB6@{CAN\_F0R1\_FB6}}
\index{CAN\_F0R1\_FB6@{CAN\_F0R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 1924 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB7@{CAN\_F0R1\_FB7}}
\index{CAN\_F0R1\_FB7@{CAN\_F0R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 1925 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB8@{CAN\_F0R1\_FB8}}
\index{CAN\_F0R1\_FB8@{CAN\_F0R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 1926 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R1\_FB9@{CAN\_F0R1\_FB9}}
\index{CAN\_F0R1\_FB9@{CAN\_F0R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 1927 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB0@{CAN\_F0R2\_FB0}}
\index{CAN\_F0R2\_FB0@{CAN\_F0R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2394 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB1@{CAN\_F0R2\_FB1}}
\index{CAN\_F0R2\_FB1@{CAN\_F0R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2395 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB10@{CAN\_F0R2\_FB10}}
\index{CAN\_F0R2\_FB10@{CAN\_F0R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2404 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB11@{CAN\_F0R2\_FB11}}
\index{CAN\_F0R2\_FB11@{CAN\_F0R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2405 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB12@{CAN\_F0R2\_FB12}}
\index{CAN\_F0R2\_FB12@{CAN\_F0R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2406 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB13@{CAN\_F0R2\_FB13}}
\index{CAN\_F0R2\_FB13@{CAN\_F0R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2407 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB14@{CAN\_F0R2\_FB14}}
\index{CAN\_F0R2\_FB14@{CAN\_F0R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2408 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB15@{CAN\_F0R2\_FB15}}
\index{CAN\_F0R2\_FB15@{CAN\_F0R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2409 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB16@{CAN\_F0R2\_FB16}}
\index{CAN\_F0R2\_FB16@{CAN\_F0R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2410 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB17@{CAN\_F0R2\_FB17}}
\index{CAN\_F0R2\_FB17@{CAN\_F0R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2411 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB18@{CAN\_F0R2\_FB18}}
\index{CAN\_F0R2\_FB18@{CAN\_F0R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2412 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB19@{CAN\_F0R2\_FB19}}
\index{CAN\_F0R2\_FB19@{CAN\_F0R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2413 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB2@{CAN\_F0R2\_FB2}}
\index{CAN\_F0R2\_FB2@{CAN\_F0R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2396 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB20@{CAN\_F0R2\_FB20}}
\index{CAN\_F0R2\_FB20@{CAN\_F0R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2414 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB21@{CAN\_F0R2\_FB21}}
\index{CAN\_F0R2\_FB21@{CAN\_F0R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2415 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB22@{CAN\_F0R2\_FB22}}
\index{CAN\_F0R2\_FB22@{CAN\_F0R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2416 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB23@{CAN\_F0R2\_FB23}}
\index{CAN\_F0R2\_FB23@{CAN\_F0R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2417 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB24@{CAN\_F0R2\_FB24}}
\index{CAN\_F0R2\_FB24@{CAN\_F0R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2418 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB25@{CAN\_F0R2\_FB25}}
\index{CAN\_F0R2\_FB25@{CAN\_F0R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2419 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB26@{CAN\_F0R2\_FB26}}
\index{CAN\_F0R2\_FB26@{CAN\_F0R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2420 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB27@{CAN\_F0R2\_FB27}}
\index{CAN\_F0R2\_FB27@{CAN\_F0R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2421 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB28@{CAN\_F0R2\_FB28}}
\index{CAN\_F0R2\_FB28@{CAN\_F0R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2422 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB29@{CAN\_F0R2\_FB29}}
\index{CAN\_F0R2\_FB29@{CAN\_F0R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2423 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB3@{CAN\_F0R2\_FB3}}
\index{CAN\_F0R2\_FB3@{CAN\_F0R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2397 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB30@{CAN\_F0R2\_FB30}}
\index{CAN\_F0R2\_FB30@{CAN\_F0R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2424 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB31@{CAN\_F0R2\_FB31}}
\index{CAN\_F0R2\_FB31@{CAN\_F0R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2425 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB4@{CAN\_F0R2\_FB4}}
\index{CAN\_F0R2\_FB4@{CAN\_F0R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2398 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB5@{CAN\_F0R2\_FB5}}
\index{CAN\_F0R2\_FB5@{CAN\_F0R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2399 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB6@{CAN\_F0R2\_FB6}}
\index{CAN\_F0R2\_FB6@{CAN\_F0R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2400 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB7@{CAN\_F0R2\_FB7}}
\index{CAN\_F0R2\_FB7@{CAN\_F0R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2401 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB8@{CAN\_F0R2\_FB8}}
\index{CAN\_F0R2\_FB8@{CAN\_F0R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2402 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F0R2\_FB9@{CAN\_F0R2\_FB9}}
\index{CAN\_F0R2\_FB9@{CAN\_F0R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F0R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F0\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2403 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB0@{CAN\_F10R1\_FB0}}
\index{CAN\_F10R1\_FB0@{CAN\_F10R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2258 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB1@{CAN\_F10R1\_FB1}}
\index{CAN\_F10R1\_FB1@{CAN\_F10R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2259 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB10@{CAN\_F10R1\_FB10}}
\index{CAN\_F10R1\_FB10@{CAN\_F10R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2268 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB11@{CAN\_F10R1\_FB11}}
\index{CAN\_F10R1\_FB11@{CAN\_F10R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2269 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB12@{CAN\_F10R1\_FB12}}
\index{CAN\_F10R1\_FB12@{CAN\_F10R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2270 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB13@{CAN\_F10R1\_FB13}}
\index{CAN\_F10R1\_FB13@{CAN\_F10R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2271 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB14@{CAN\_F10R1\_FB14}}
\index{CAN\_F10R1\_FB14@{CAN\_F10R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2272 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB15@{CAN\_F10R1\_FB15}}
\index{CAN\_F10R1\_FB15@{CAN\_F10R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2273 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB16@{CAN\_F10R1\_FB16}}
\index{CAN\_F10R1\_FB16@{CAN\_F10R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2274 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB17@{CAN\_F10R1\_FB17}}
\index{CAN\_F10R1\_FB17@{CAN\_F10R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2275 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB18@{CAN\_F10R1\_FB18}}
\index{CAN\_F10R1\_FB18@{CAN\_F10R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2276 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB19@{CAN\_F10R1\_FB19}}
\index{CAN\_F10R1\_FB19@{CAN\_F10R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2277 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB2@{CAN\_F10R1\_FB2}}
\index{CAN\_F10R1\_FB2@{CAN\_F10R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2260 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB20@{CAN\_F10R1\_FB20}}
\index{CAN\_F10R1\_FB20@{CAN\_F10R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2278 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB21@{CAN\_F10R1\_FB21}}
\index{CAN\_F10R1\_FB21@{CAN\_F10R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2279 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB22@{CAN\_F10R1\_FB22}}
\index{CAN\_F10R1\_FB22@{CAN\_F10R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2280 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB23@{CAN\_F10R1\_FB23}}
\index{CAN\_F10R1\_FB23@{CAN\_F10R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2281 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB24@{CAN\_F10R1\_FB24}}
\index{CAN\_F10R1\_FB24@{CAN\_F10R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2282 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB25@{CAN\_F10R1\_FB25}}
\index{CAN\_F10R1\_FB25@{CAN\_F10R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2283 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB26@{CAN\_F10R1\_FB26}}
\index{CAN\_F10R1\_FB26@{CAN\_F10R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2284 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB27@{CAN\_F10R1\_FB27}}
\index{CAN\_F10R1\_FB27@{CAN\_F10R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2285 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB28@{CAN\_F10R1\_FB28}}
\index{CAN\_F10R1\_FB28@{CAN\_F10R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2286 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB29@{CAN\_F10R1\_FB29}}
\index{CAN\_F10R1\_FB29@{CAN\_F10R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2287 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB3@{CAN\_F10R1\_FB3}}
\index{CAN\_F10R1\_FB3@{CAN\_F10R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2261 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB30@{CAN\_F10R1\_FB30}}
\index{CAN\_F10R1\_FB30@{CAN\_F10R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2288 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB31@{CAN\_F10R1\_FB31}}
\index{CAN\_F10R1\_FB31@{CAN\_F10R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2289 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB4@{CAN\_F10R1\_FB4}}
\index{CAN\_F10R1\_FB4@{CAN\_F10R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2262 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB5@{CAN\_F10R1\_FB5}}
\index{CAN\_F10R1\_FB5@{CAN\_F10R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2263 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB6@{CAN\_F10R1\_FB6}}
\index{CAN\_F10R1\_FB6@{CAN\_F10R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2264 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB7@{CAN\_F10R1\_FB7}}
\index{CAN\_F10R1\_FB7@{CAN\_F10R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2265 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB8@{CAN\_F10R1\_FB8}}
\index{CAN\_F10R1\_FB8@{CAN\_F10R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2266 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R1\_FB9@{CAN\_F10R1\_FB9}}
\index{CAN\_F10R1\_FB9@{CAN\_F10R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2267 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB0@{CAN\_F10R2\_FB0}}
\index{CAN\_F10R2\_FB0@{CAN\_F10R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2734 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB1@{CAN\_F10R2\_FB1}}
\index{CAN\_F10R2\_FB1@{CAN\_F10R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2735 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB10@{CAN\_F10R2\_FB10}}
\index{CAN\_F10R2\_FB10@{CAN\_F10R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2744 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB11@{CAN\_F10R2\_FB11}}
\index{CAN\_F10R2\_FB11@{CAN\_F10R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2745 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB12@{CAN\_F10R2\_FB12}}
\index{CAN\_F10R2\_FB12@{CAN\_F10R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2746 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB13@{CAN\_F10R2\_FB13}}
\index{CAN\_F10R2\_FB13@{CAN\_F10R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2747 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB14@{CAN\_F10R2\_FB14}}
\index{CAN\_F10R2\_FB14@{CAN\_F10R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2748 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB15@{CAN\_F10R2\_FB15}}
\index{CAN\_F10R2\_FB15@{CAN\_F10R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2749 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB16@{CAN\_F10R2\_FB16}}
\index{CAN\_F10R2\_FB16@{CAN\_F10R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2750 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB17@{CAN\_F10R2\_FB17}}
\index{CAN\_F10R2\_FB17@{CAN\_F10R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2751 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB18@{CAN\_F10R2\_FB18}}
\index{CAN\_F10R2\_FB18@{CAN\_F10R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2752 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB19@{CAN\_F10R2\_FB19}}
\index{CAN\_F10R2\_FB19@{CAN\_F10R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2753 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB2@{CAN\_F10R2\_FB2}}
\index{CAN\_F10R2\_FB2@{CAN\_F10R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2736 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB20@{CAN\_F10R2\_FB20}}
\index{CAN\_F10R2\_FB20@{CAN\_F10R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2754 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB21@{CAN\_F10R2\_FB21}}
\index{CAN\_F10R2\_FB21@{CAN\_F10R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2755 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB22@{CAN\_F10R2\_FB22}}
\index{CAN\_F10R2\_FB22@{CAN\_F10R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2756 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB23@{CAN\_F10R2\_FB23}}
\index{CAN\_F10R2\_FB23@{CAN\_F10R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2757 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB24@{CAN\_F10R2\_FB24}}
\index{CAN\_F10R2\_FB24@{CAN\_F10R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2758 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB25@{CAN\_F10R2\_FB25}}
\index{CAN\_F10R2\_FB25@{CAN\_F10R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2759 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB26@{CAN\_F10R2\_FB26}}
\index{CAN\_F10R2\_FB26@{CAN\_F10R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2760 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB27@{CAN\_F10R2\_FB27}}
\index{CAN\_F10R2\_FB27@{CAN\_F10R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2761 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB28@{CAN\_F10R2\_FB28}}
\index{CAN\_F10R2\_FB28@{CAN\_F10R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2762 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB29@{CAN\_F10R2\_FB29}}
\index{CAN\_F10R2\_FB29@{CAN\_F10R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2763 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB3@{CAN\_F10R2\_FB3}}
\index{CAN\_F10R2\_FB3@{CAN\_F10R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2737 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB30@{CAN\_F10R2\_FB30}}
\index{CAN\_F10R2\_FB30@{CAN\_F10R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2764 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB31@{CAN\_F10R2\_FB31}}
\index{CAN\_F10R2\_FB31@{CAN\_F10R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2765 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB4@{CAN\_F10R2\_FB4}}
\index{CAN\_F10R2\_FB4@{CAN\_F10R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2738 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB5@{CAN\_F10R2\_FB5}}
\index{CAN\_F10R2\_FB5@{CAN\_F10R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2739 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB6@{CAN\_F10R2\_FB6}}
\index{CAN\_F10R2\_FB6@{CAN\_F10R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2740 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB7@{CAN\_F10R2\_FB7}}
\index{CAN\_F10R2\_FB7@{CAN\_F10R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2741 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB8@{CAN\_F10R2\_FB8}}
\index{CAN\_F10R2\_FB8@{CAN\_F10R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2742 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F10R2\_FB9@{CAN\_F10R2\_FB9}}
\index{CAN\_F10R2\_FB9@{CAN\_F10R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F10R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F10\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2743 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB0@{CAN\_F11R1\_FB0}}
\index{CAN\_F11R1\_FB0@{CAN\_F11R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2292 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB1@{CAN\_F11R1\_FB1}}
\index{CAN\_F11R1\_FB1@{CAN\_F11R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2293 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB10@{CAN\_F11R1\_FB10}}
\index{CAN\_F11R1\_FB10@{CAN\_F11R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2302 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB11@{CAN\_F11R1\_FB11}}
\index{CAN\_F11R1\_FB11@{CAN\_F11R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2303 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB12@{CAN\_F11R1\_FB12}}
\index{CAN\_F11R1\_FB12@{CAN\_F11R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2304 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB13@{CAN\_F11R1\_FB13}}
\index{CAN\_F11R1\_FB13@{CAN\_F11R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2305 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB14@{CAN\_F11R1\_FB14}}
\index{CAN\_F11R1\_FB14@{CAN\_F11R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2306 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB15@{CAN\_F11R1\_FB15}}
\index{CAN\_F11R1\_FB15@{CAN\_F11R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2307 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB16@{CAN\_F11R1\_FB16}}
\index{CAN\_F11R1\_FB16@{CAN\_F11R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2308 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB17@{CAN\_F11R1\_FB17}}
\index{CAN\_F11R1\_FB17@{CAN\_F11R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2309 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB18@{CAN\_F11R1\_FB18}}
\index{CAN\_F11R1\_FB18@{CAN\_F11R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2310 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB19@{CAN\_F11R1\_FB19}}
\index{CAN\_F11R1\_FB19@{CAN\_F11R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2311 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB2@{CAN\_F11R1\_FB2}}
\index{CAN\_F11R1\_FB2@{CAN\_F11R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2294 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB20@{CAN\_F11R1\_FB20}}
\index{CAN\_F11R1\_FB20@{CAN\_F11R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2312 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB21@{CAN\_F11R1\_FB21}}
\index{CAN\_F11R1\_FB21@{CAN\_F11R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2313 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB22@{CAN\_F11R1\_FB22}}
\index{CAN\_F11R1\_FB22@{CAN\_F11R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2314 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB23@{CAN\_F11R1\_FB23}}
\index{CAN\_F11R1\_FB23@{CAN\_F11R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2315 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB24@{CAN\_F11R1\_FB24}}
\index{CAN\_F11R1\_FB24@{CAN\_F11R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2316 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB25@{CAN\_F11R1\_FB25}}
\index{CAN\_F11R1\_FB25@{CAN\_F11R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2317 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB26@{CAN\_F11R1\_FB26}}
\index{CAN\_F11R1\_FB26@{CAN\_F11R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2318 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB27@{CAN\_F11R1\_FB27}}
\index{CAN\_F11R1\_FB27@{CAN\_F11R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2319 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB28@{CAN\_F11R1\_FB28}}
\index{CAN\_F11R1\_FB28@{CAN\_F11R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2320 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB29@{CAN\_F11R1\_FB29}}
\index{CAN\_F11R1\_FB29@{CAN\_F11R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2321 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB3@{CAN\_F11R1\_FB3}}
\index{CAN\_F11R1\_FB3@{CAN\_F11R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2295 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB30@{CAN\_F11R1\_FB30}}
\index{CAN\_F11R1\_FB30@{CAN\_F11R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2322 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB31@{CAN\_F11R1\_FB31}}
\index{CAN\_F11R1\_FB31@{CAN\_F11R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2323 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB4@{CAN\_F11R1\_FB4}}
\index{CAN\_F11R1\_FB4@{CAN\_F11R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2296 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB5@{CAN\_F11R1\_FB5}}
\index{CAN\_F11R1\_FB5@{CAN\_F11R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2297 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB6@{CAN\_F11R1\_FB6}}
\index{CAN\_F11R1\_FB6@{CAN\_F11R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2298 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB7@{CAN\_F11R1\_FB7}}
\index{CAN\_F11R1\_FB7@{CAN\_F11R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2299 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB8@{CAN\_F11R1\_FB8}}
\index{CAN\_F11R1\_FB8@{CAN\_F11R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2300 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R1\_FB9@{CAN\_F11R1\_FB9}}
\index{CAN\_F11R1\_FB9@{CAN\_F11R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2301 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB0@{CAN\_F11R2\_FB0}}
\index{CAN\_F11R2\_FB0@{CAN\_F11R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2768 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB1@{CAN\_F11R2\_FB1}}
\index{CAN\_F11R2\_FB1@{CAN\_F11R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2769 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB10@{CAN\_F11R2\_FB10}}
\index{CAN\_F11R2\_FB10@{CAN\_F11R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2778 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB11@{CAN\_F11R2\_FB11}}
\index{CAN\_F11R2\_FB11@{CAN\_F11R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2779 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB12@{CAN\_F11R2\_FB12}}
\index{CAN\_F11R2\_FB12@{CAN\_F11R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2780 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB13@{CAN\_F11R2\_FB13}}
\index{CAN\_F11R2\_FB13@{CAN\_F11R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2781 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB14@{CAN\_F11R2\_FB14}}
\index{CAN\_F11R2\_FB14@{CAN\_F11R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2782 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB15@{CAN\_F11R2\_FB15}}
\index{CAN\_F11R2\_FB15@{CAN\_F11R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2783 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB16@{CAN\_F11R2\_FB16}}
\index{CAN\_F11R2\_FB16@{CAN\_F11R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2784 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB17@{CAN\_F11R2\_FB17}}
\index{CAN\_F11R2\_FB17@{CAN\_F11R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2785 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB18@{CAN\_F11R2\_FB18}}
\index{CAN\_F11R2\_FB18@{CAN\_F11R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2786 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB19@{CAN\_F11R2\_FB19}}
\index{CAN\_F11R2\_FB19@{CAN\_F11R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2787 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB2@{CAN\_F11R2\_FB2}}
\index{CAN\_F11R2\_FB2@{CAN\_F11R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2770 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB20@{CAN\_F11R2\_FB20}}
\index{CAN\_F11R2\_FB20@{CAN\_F11R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2788 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB21@{CAN\_F11R2\_FB21}}
\index{CAN\_F11R2\_FB21@{CAN\_F11R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2789 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB22@{CAN\_F11R2\_FB22}}
\index{CAN\_F11R2\_FB22@{CAN\_F11R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2790 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB23@{CAN\_F11R2\_FB23}}
\index{CAN\_F11R2\_FB23@{CAN\_F11R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2791 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB24@{CAN\_F11R2\_FB24}}
\index{CAN\_F11R2\_FB24@{CAN\_F11R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2792 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB25@{CAN\_F11R2\_FB25}}
\index{CAN\_F11R2\_FB25@{CAN\_F11R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2793 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB26@{CAN\_F11R2\_FB26}}
\index{CAN\_F11R2\_FB26@{CAN\_F11R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2794 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB27@{CAN\_F11R2\_FB27}}
\index{CAN\_F11R2\_FB27@{CAN\_F11R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2795 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB28@{CAN\_F11R2\_FB28}}
\index{CAN\_F11R2\_FB28@{CAN\_F11R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2796 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB29@{CAN\_F11R2\_FB29}}
\index{CAN\_F11R2\_FB29@{CAN\_F11R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2797 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB3@{CAN\_F11R2\_FB3}}
\index{CAN\_F11R2\_FB3@{CAN\_F11R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2771 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB30@{CAN\_F11R2\_FB30}}
\index{CAN\_F11R2\_FB30@{CAN\_F11R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2798 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB31@{CAN\_F11R2\_FB31}}
\index{CAN\_F11R2\_FB31@{CAN\_F11R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2799 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB4@{CAN\_F11R2\_FB4}}
\index{CAN\_F11R2\_FB4@{CAN\_F11R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2772 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB5@{CAN\_F11R2\_FB5}}
\index{CAN\_F11R2\_FB5@{CAN\_F11R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2773 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB6@{CAN\_F11R2\_FB6}}
\index{CAN\_F11R2\_FB6@{CAN\_F11R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2774 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB7@{CAN\_F11R2\_FB7}}
\index{CAN\_F11R2\_FB7@{CAN\_F11R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2775 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB8@{CAN\_F11R2\_FB8}}
\index{CAN\_F11R2\_FB8@{CAN\_F11R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2776 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F11R2\_FB9@{CAN\_F11R2\_FB9}}
\index{CAN\_F11R2\_FB9@{CAN\_F11R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F11R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F11\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2777 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB0@{CAN\_F12R1\_FB0}}
\index{CAN\_F12R1\_FB0@{CAN\_F12R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2326 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB1@{CAN\_F12R1\_FB1}}
\index{CAN\_F12R1\_FB1@{CAN\_F12R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2327 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB10@{CAN\_F12R1\_FB10}}
\index{CAN\_F12R1\_FB10@{CAN\_F12R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2336 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB11@{CAN\_F12R1\_FB11}}
\index{CAN\_F12R1\_FB11@{CAN\_F12R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2337 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB12@{CAN\_F12R1\_FB12}}
\index{CAN\_F12R1\_FB12@{CAN\_F12R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2338 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB13@{CAN\_F12R1\_FB13}}
\index{CAN\_F12R1\_FB13@{CAN\_F12R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2339 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB14@{CAN\_F12R1\_FB14}}
\index{CAN\_F12R1\_FB14@{CAN\_F12R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2340 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB15@{CAN\_F12R1\_FB15}}
\index{CAN\_F12R1\_FB15@{CAN\_F12R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2341 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB16@{CAN\_F12R1\_FB16}}
\index{CAN\_F12R1\_FB16@{CAN\_F12R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2342 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB17@{CAN\_F12R1\_FB17}}
\index{CAN\_F12R1\_FB17@{CAN\_F12R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2343 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB18@{CAN\_F12R1\_FB18}}
\index{CAN\_F12R1\_FB18@{CAN\_F12R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2344 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB19@{CAN\_F12R1\_FB19}}
\index{CAN\_F12R1\_FB19@{CAN\_F12R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2345 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB2@{CAN\_F12R1\_FB2}}
\index{CAN\_F12R1\_FB2@{CAN\_F12R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2328 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB20@{CAN\_F12R1\_FB20}}
\index{CAN\_F12R1\_FB20@{CAN\_F12R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2346 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB21@{CAN\_F12R1\_FB21}}
\index{CAN\_F12R1\_FB21@{CAN\_F12R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2347 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB22@{CAN\_F12R1\_FB22}}
\index{CAN\_F12R1\_FB22@{CAN\_F12R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2348 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB23@{CAN\_F12R1\_FB23}}
\index{CAN\_F12R1\_FB23@{CAN\_F12R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2349 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB24@{CAN\_F12R1\_FB24}}
\index{CAN\_F12R1\_FB24@{CAN\_F12R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2350 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB25@{CAN\_F12R1\_FB25}}
\index{CAN\_F12R1\_FB25@{CAN\_F12R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2351 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB26@{CAN\_F12R1\_FB26}}
\index{CAN\_F12R1\_FB26@{CAN\_F12R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2352 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB27@{CAN\_F12R1\_FB27}}
\index{CAN\_F12R1\_FB27@{CAN\_F12R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2353 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB28@{CAN\_F12R1\_FB28}}
\index{CAN\_F12R1\_FB28@{CAN\_F12R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2354 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB29@{CAN\_F12R1\_FB29}}
\index{CAN\_F12R1\_FB29@{CAN\_F12R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2355 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB3@{CAN\_F12R1\_FB3}}
\index{CAN\_F12R1\_FB3@{CAN\_F12R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2329 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB30@{CAN\_F12R1\_FB30}}
\index{CAN\_F12R1\_FB30@{CAN\_F12R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2356 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB31@{CAN\_F12R1\_FB31}}
\index{CAN\_F12R1\_FB31@{CAN\_F12R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2357 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB4@{CAN\_F12R1\_FB4}}
\index{CAN\_F12R1\_FB4@{CAN\_F12R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2330 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB5@{CAN\_F12R1\_FB5}}
\index{CAN\_F12R1\_FB5@{CAN\_F12R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2331 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB6@{CAN\_F12R1\_FB6}}
\index{CAN\_F12R1\_FB6@{CAN\_F12R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2332 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB7@{CAN\_F12R1\_FB7}}
\index{CAN\_F12R1\_FB7@{CAN\_F12R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2333 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB8@{CAN\_F12R1\_FB8}}
\index{CAN\_F12R1\_FB8@{CAN\_F12R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2334 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R1\_FB9@{CAN\_F12R1\_FB9}}
\index{CAN\_F12R1\_FB9@{CAN\_F12R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2335 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB0@{CAN\_F12R2\_FB0}}
\index{CAN\_F12R2\_FB0@{CAN\_F12R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2802 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB1@{CAN\_F12R2\_FB1}}
\index{CAN\_F12R2\_FB1@{CAN\_F12R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2803 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB10@{CAN\_F12R2\_FB10}}
\index{CAN\_F12R2\_FB10@{CAN\_F12R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2812 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB11@{CAN\_F12R2\_FB11}}
\index{CAN\_F12R2\_FB11@{CAN\_F12R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2813 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB12@{CAN\_F12R2\_FB12}}
\index{CAN\_F12R2\_FB12@{CAN\_F12R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2814 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB13@{CAN\_F12R2\_FB13}}
\index{CAN\_F12R2\_FB13@{CAN\_F12R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2815 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB14@{CAN\_F12R2\_FB14}}
\index{CAN\_F12R2\_FB14@{CAN\_F12R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2816 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB15@{CAN\_F12R2\_FB15}}
\index{CAN\_F12R2\_FB15@{CAN\_F12R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2817 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB16@{CAN\_F12R2\_FB16}}
\index{CAN\_F12R2\_FB16@{CAN\_F12R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2818 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB17@{CAN\_F12R2\_FB17}}
\index{CAN\_F12R2\_FB17@{CAN\_F12R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2819 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB18@{CAN\_F12R2\_FB18}}
\index{CAN\_F12R2\_FB18@{CAN\_F12R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2820 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB19@{CAN\_F12R2\_FB19}}
\index{CAN\_F12R2\_FB19@{CAN\_F12R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2821 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB2@{CAN\_F12R2\_FB2}}
\index{CAN\_F12R2\_FB2@{CAN\_F12R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2804 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB20@{CAN\_F12R2\_FB20}}
\index{CAN\_F12R2\_FB20@{CAN\_F12R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2822 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB21@{CAN\_F12R2\_FB21}}
\index{CAN\_F12R2\_FB21@{CAN\_F12R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2823 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB22@{CAN\_F12R2\_FB22}}
\index{CAN\_F12R2\_FB22@{CAN\_F12R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2824 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB23@{CAN\_F12R2\_FB23}}
\index{CAN\_F12R2\_FB23@{CAN\_F12R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2825 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB24@{CAN\_F12R2\_FB24}}
\index{CAN\_F12R2\_FB24@{CAN\_F12R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2826 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB25@{CAN\_F12R2\_FB25}}
\index{CAN\_F12R2\_FB25@{CAN\_F12R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2827 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB26@{CAN\_F12R2\_FB26}}
\index{CAN\_F12R2\_FB26@{CAN\_F12R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2828 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB27@{CAN\_F12R2\_FB27}}
\index{CAN\_F12R2\_FB27@{CAN\_F12R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2829 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB28@{CAN\_F12R2\_FB28}}
\index{CAN\_F12R2\_FB28@{CAN\_F12R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2830 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB29@{CAN\_F12R2\_FB29}}
\index{CAN\_F12R2\_FB29@{CAN\_F12R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2831 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB3@{CAN\_F12R2\_FB3}}
\index{CAN\_F12R2\_FB3@{CAN\_F12R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2805 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB30@{CAN\_F12R2\_FB30}}
\index{CAN\_F12R2\_FB30@{CAN\_F12R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2832 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB31@{CAN\_F12R2\_FB31}}
\index{CAN\_F12R2\_FB31@{CAN\_F12R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2833 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB4@{CAN\_F12R2\_FB4}}
\index{CAN\_F12R2\_FB4@{CAN\_F12R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2806 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB5@{CAN\_F12R2\_FB5}}
\index{CAN\_F12R2\_FB5@{CAN\_F12R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2807 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB6@{CAN\_F12R2\_FB6}}
\index{CAN\_F12R2\_FB6@{CAN\_F12R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2808 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB7@{CAN\_F12R2\_FB7}}
\index{CAN\_F12R2\_FB7@{CAN\_F12R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2809 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB8@{CAN\_F12R2\_FB8}}
\index{CAN\_F12R2\_FB8@{CAN\_F12R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2810 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F12R2\_FB9@{CAN\_F12R2\_FB9}}
\index{CAN\_F12R2\_FB9@{CAN\_F12R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F12R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F12\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2811 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB0@{CAN\_F13R1\_FB0}}
\index{CAN\_F13R1\_FB0@{CAN\_F13R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2360 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB1@{CAN\_F13R1\_FB1}}
\index{CAN\_F13R1\_FB1@{CAN\_F13R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2361 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB10@{CAN\_F13R1\_FB10}}
\index{CAN\_F13R1\_FB10@{CAN\_F13R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2370 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB11@{CAN\_F13R1\_FB11}}
\index{CAN\_F13R1\_FB11@{CAN\_F13R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2371 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB12@{CAN\_F13R1\_FB12}}
\index{CAN\_F13R1\_FB12@{CAN\_F13R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2372 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB13@{CAN\_F13R1\_FB13}}
\index{CAN\_F13R1\_FB13@{CAN\_F13R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2373 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB14@{CAN\_F13R1\_FB14}}
\index{CAN\_F13R1\_FB14@{CAN\_F13R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2374 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB15@{CAN\_F13R1\_FB15}}
\index{CAN\_F13R1\_FB15@{CAN\_F13R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2375 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB16@{CAN\_F13R1\_FB16}}
\index{CAN\_F13R1\_FB16@{CAN\_F13R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2376 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB17@{CAN\_F13R1\_FB17}}
\index{CAN\_F13R1\_FB17@{CAN\_F13R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2377 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB18@{CAN\_F13R1\_FB18}}
\index{CAN\_F13R1\_FB18@{CAN\_F13R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2378 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB19@{CAN\_F13R1\_FB19}}
\index{CAN\_F13R1\_FB19@{CAN\_F13R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2379 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB2@{CAN\_F13R1\_FB2}}
\index{CAN\_F13R1\_FB2@{CAN\_F13R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2362 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB20@{CAN\_F13R1\_FB20}}
\index{CAN\_F13R1\_FB20@{CAN\_F13R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2380 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB21@{CAN\_F13R1\_FB21}}
\index{CAN\_F13R1\_FB21@{CAN\_F13R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2381 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB22@{CAN\_F13R1\_FB22}}
\index{CAN\_F13R1\_FB22@{CAN\_F13R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2382 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB23@{CAN\_F13R1\_FB23}}
\index{CAN\_F13R1\_FB23@{CAN\_F13R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2383 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB24@{CAN\_F13R1\_FB24}}
\index{CAN\_F13R1\_FB24@{CAN\_F13R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2384 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB25@{CAN\_F13R1\_FB25}}
\index{CAN\_F13R1\_FB25@{CAN\_F13R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2385 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB26@{CAN\_F13R1\_FB26}}
\index{CAN\_F13R1\_FB26@{CAN\_F13R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2386 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB27@{CAN\_F13R1\_FB27}}
\index{CAN\_F13R1\_FB27@{CAN\_F13R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2387 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB28@{CAN\_F13R1\_FB28}}
\index{CAN\_F13R1\_FB28@{CAN\_F13R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2388 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB29@{CAN\_F13R1\_FB29}}
\index{CAN\_F13R1\_FB29@{CAN\_F13R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2389 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB3@{CAN\_F13R1\_FB3}}
\index{CAN\_F13R1\_FB3@{CAN\_F13R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2363 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB30@{CAN\_F13R1\_FB30}}
\index{CAN\_F13R1\_FB30@{CAN\_F13R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2390 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB31@{CAN\_F13R1\_FB31}}
\index{CAN\_F13R1\_FB31@{CAN\_F13R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2391 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB4@{CAN\_F13R1\_FB4}}
\index{CAN\_F13R1\_FB4@{CAN\_F13R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2364 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB5@{CAN\_F13R1\_FB5}}
\index{CAN\_F13R1\_FB5@{CAN\_F13R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2365 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB6@{CAN\_F13R1\_FB6}}
\index{CAN\_F13R1\_FB6@{CAN\_F13R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2366 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB7@{CAN\_F13R1\_FB7}}
\index{CAN\_F13R1\_FB7@{CAN\_F13R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2367 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB8@{CAN\_F13R1\_FB8}}
\index{CAN\_F13R1\_FB8@{CAN\_F13R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2368 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R1\_FB9@{CAN\_F13R1\_FB9}}
\index{CAN\_F13R1\_FB9@{CAN\_F13R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2369 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB0@{CAN\_F13R2\_FB0}}
\index{CAN\_F13R2\_FB0@{CAN\_F13R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2836 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB1@{CAN\_F13R2\_FB1}}
\index{CAN\_F13R2\_FB1@{CAN\_F13R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2837 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB10@{CAN\_F13R2\_FB10}}
\index{CAN\_F13R2\_FB10@{CAN\_F13R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2846 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB11@{CAN\_F13R2\_FB11}}
\index{CAN\_F13R2\_FB11@{CAN\_F13R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2847 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB12@{CAN\_F13R2\_FB12}}
\index{CAN\_F13R2\_FB12@{CAN\_F13R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2848 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB13@{CAN\_F13R2\_FB13}}
\index{CAN\_F13R2\_FB13@{CAN\_F13R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2849 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB14@{CAN\_F13R2\_FB14}}
\index{CAN\_F13R2\_FB14@{CAN\_F13R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2850 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB15@{CAN\_F13R2\_FB15}}
\index{CAN\_F13R2\_FB15@{CAN\_F13R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2851 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB16@{CAN\_F13R2\_FB16}}
\index{CAN\_F13R2\_FB16@{CAN\_F13R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2852 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB17@{CAN\_F13R2\_FB17}}
\index{CAN\_F13R2\_FB17@{CAN\_F13R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2853 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB18@{CAN\_F13R2\_FB18}}
\index{CAN\_F13R2\_FB18@{CAN\_F13R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2854 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB19@{CAN\_F13R2\_FB19}}
\index{CAN\_F13R2\_FB19@{CAN\_F13R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2855 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB2@{CAN\_F13R2\_FB2}}
\index{CAN\_F13R2\_FB2@{CAN\_F13R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2838 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB20@{CAN\_F13R2\_FB20}}
\index{CAN\_F13R2\_FB20@{CAN\_F13R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2856 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB21@{CAN\_F13R2\_FB21}}
\index{CAN\_F13R2\_FB21@{CAN\_F13R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2857 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB22@{CAN\_F13R2\_FB22}}
\index{CAN\_F13R2\_FB22@{CAN\_F13R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2858 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB23@{CAN\_F13R2\_FB23}}
\index{CAN\_F13R2\_FB23@{CAN\_F13R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2859 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB24@{CAN\_F13R2\_FB24}}
\index{CAN\_F13R2\_FB24@{CAN\_F13R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2860 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB25@{CAN\_F13R2\_FB25}}
\index{CAN\_F13R2\_FB25@{CAN\_F13R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2861 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB26@{CAN\_F13R2\_FB26}}
\index{CAN\_F13R2\_FB26@{CAN\_F13R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2862 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB27@{CAN\_F13R2\_FB27}}
\index{CAN\_F13R2\_FB27@{CAN\_F13R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2863 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB28@{CAN\_F13R2\_FB28}}
\index{CAN\_F13R2\_FB28@{CAN\_F13R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2864 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB29@{CAN\_F13R2\_FB29}}
\index{CAN\_F13R2\_FB29@{CAN\_F13R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2865 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB3@{CAN\_F13R2\_FB3}}
\index{CAN\_F13R2\_FB3@{CAN\_F13R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2839 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB30@{CAN\_F13R2\_FB30}}
\index{CAN\_F13R2\_FB30@{CAN\_F13R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2866 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB31@{CAN\_F13R2\_FB31}}
\index{CAN\_F13R2\_FB31@{CAN\_F13R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2867 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB4@{CAN\_F13R2\_FB4}}
\index{CAN\_F13R2\_FB4@{CAN\_F13R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2840 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB5@{CAN\_F13R2\_FB5}}
\index{CAN\_F13R2\_FB5@{CAN\_F13R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2841 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB6@{CAN\_F13R2\_FB6}}
\index{CAN\_F13R2\_FB6@{CAN\_F13R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2842 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB7@{CAN\_F13R2\_FB7}}
\index{CAN\_F13R2\_FB7@{CAN\_F13R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2843 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB8@{CAN\_F13R2\_FB8}}
\index{CAN\_F13R2\_FB8@{CAN\_F13R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2844 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F13R2\_FB9@{CAN\_F13R2\_FB9}}
\index{CAN\_F13R2\_FB9@{CAN\_F13R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F13R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F13\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2845 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB0@{CAN\_F1R1\_FB0}}
\index{CAN\_F1R1\_FB0@{CAN\_F1R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 1952 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB1@{CAN\_F1R1\_FB1}}
\index{CAN\_F1R1\_FB1@{CAN\_F1R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 1953 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB10@{CAN\_F1R1\_FB10}}
\index{CAN\_F1R1\_FB10@{CAN\_F1R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 1962 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB11@{CAN\_F1R1\_FB11}}
\index{CAN\_F1R1\_FB11@{CAN\_F1R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 1963 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB12@{CAN\_F1R1\_FB12}}
\index{CAN\_F1R1\_FB12@{CAN\_F1R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 1964 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB13@{CAN\_F1R1\_FB13}}
\index{CAN\_F1R1\_FB13@{CAN\_F1R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 1965 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB14@{CAN\_F1R1\_FB14}}
\index{CAN\_F1R1\_FB14@{CAN\_F1R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 1966 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB15@{CAN\_F1R1\_FB15}}
\index{CAN\_F1R1\_FB15@{CAN\_F1R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 1967 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB16@{CAN\_F1R1\_FB16}}
\index{CAN\_F1R1\_FB16@{CAN\_F1R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 1968 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB17@{CAN\_F1R1\_FB17}}
\index{CAN\_F1R1\_FB17@{CAN\_F1R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 1969 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB18@{CAN\_F1R1\_FB18}}
\index{CAN\_F1R1\_FB18@{CAN\_F1R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 1970 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB19@{CAN\_F1R1\_FB19}}
\index{CAN\_F1R1\_FB19@{CAN\_F1R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 1971 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB2@{CAN\_F1R1\_FB2}}
\index{CAN\_F1R1\_FB2@{CAN\_F1R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 1954 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB20@{CAN\_F1R1\_FB20}}
\index{CAN\_F1R1\_FB20@{CAN\_F1R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 1972 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB21@{CAN\_F1R1\_FB21}}
\index{CAN\_F1R1\_FB21@{CAN\_F1R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 1973 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB22@{CAN\_F1R1\_FB22}}
\index{CAN\_F1R1\_FB22@{CAN\_F1R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 1974 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB23@{CAN\_F1R1\_FB23}}
\index{CAN\_F1R1\_FB23@{CAN\_F1R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 1975 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB24@{CAN\_F1R1\_FB24}}
\index{CAN\_F1R1\_FB24@{CAN\_F1R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 1976 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB25@{CAN\_F1R1\_FB25}}
\index{CAN\_F1R1\_FB25@{CAN\_F1R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 1977 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB26@{CAN\_F1R1\_FB26}}
\index{CAN\_F1R1\_FB26@{CAN\_F1R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 1978 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB27@{CAN\_F1R1\_FB27}}
\index{CAN\_F1R1\_FB27@{CAN\_F1R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 1979 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB28@{CAN\_F1R1\_FB28}}
\index{CAN\_F1R1\_FB28@{CAN\_F1R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 1980 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB29@{CAN\_F1R1\_FB29}}
\index{CAN\_F1R1\_FB29@{CAN\_F1R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 1981 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB3@{CAN\_F1R1\_FB3}}
\index{CAN\_F1R1\_FB3@{CAN\_F1R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 1955 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB30@{CAN\_F1R1\_FB30}}
\index{CAN\_F1R1\_FB30@{CAN\_F1R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 1982 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB31@{CAN\_F1R1\_FB31}}
\index{CAN\_F1R1\_FB31@{CAN\_F1R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 1983 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB4@{CAN\_F1R1\_FB4}}
\index{CAN\_F1R1\_FB4@{CAN\_F1R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 1956 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB5@{CAN\_F1R1\_FB5}}
\index{CAN\_F1R1\_FB5@{CAN\_F1R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 1957 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB6@{CAN\_F1R1\_FB6}}
\index{CAN\_F1R1\_FB6@{CAN\_F1R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 1958 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB7@{CAN\_F1R1\_FB7}}
\index{CAN\_F1R1\_FB7@{CAN\_F1R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 1959 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB8@{CAN\_F1R1\_FB8}}
\index{CAN\_F1R1\_FB8@{CAN\_F1R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 1960 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R1\_FB9@{CAN\_F1R1\_FB9}}
\index{CAN\_F1R1\_FB9@{CAN\_F1R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 1961 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB0@{CAN\_F1R2\_FB0}}
\index{CAN\_F1R2\_FB0@{CAN\_F1R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2428 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB1@{CAN\_F1R2\_FB1}}
\index{CAN\_F1R2\_FB1@{CAN\_F1R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2429 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB10@{CAN\_F1R2\_FB10}}
\index{CAN\_F1R2\_FB10@{CAN\_F1R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2438 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB11@{CAN\_F1R2\_FB11}}
\index{CAN\_F1R2\_FB11@{CAN\_F1R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2439 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB12@{CAN\_F1R2\_FB12}}
\index{CAN\_F1R2\_FB12@{CAN\_F1R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2440 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB13@{CAN\_F1R2\_FB13}}
\index{CAN\_F1R2\_FB13@{CAN\_F1R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2441 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB14@{CAN\_F1R2\_FB14}}
\index{CAN\_F1R2\_FB14@{CAN\_F1R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2442 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB15@{CAN\_F1R2\_FB15}}
\index{CAN\_F1R2\_FB15@{CAN\_F1R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2443 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB16@{CAN\_F1R2\_FB16}}
\index{CAN\_F1R2\_FB16@{CAN\_F1R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2444 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB17@{CAN\_F1R2\_FB17}}
\index{CAN\_F1R2\_FB17@{CAN\_F1R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2445 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB18@{CAN\_F1R2\_FB18}}
\index{CAN\_F1R2\_FB18@{CAN\_F1R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2446 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB19@{CAN\_F1R2\_FB19}}
\index{CAN\_F1R2\_FB19@{CAN\_F1R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2447 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB2@{CAN\_F1R2\_FB2}}
\index{CAN\_F1R2\_FB2@{CAN\_F1R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2430 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB20@{CAN\_F1R2\_FB20}}
\index{CAN\_F1R2\_FB20@{CAN\_F1R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2448 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB21@{CAN\_F1R2\_FB21}}
\index{CAN\_F1R2\_FB21@{CAN\_F1R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2449 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB22@{CAN\_F1R2\_FB22}}
\index{CAN\_F1R2\_FB22@{CAN\_F1R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2450 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB23@{CAN\_F1R2\_FB23}}
\index{CAN\_F1R2\_FB23@{CAN\_F1R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2451 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB24@{CAN\_F1R2\_FB24}}
\index{CAN\_F1R2\_FB24@{CAN\_F1R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2452 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB25@{CAN\_F1R2\_FB25}}
\index{CAN\_F1R2\_FB25@{CAN\_F1R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2453 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB26@{CAN\_F1R2\_FB26}}
\index{CAN\_F1R2\_FB26@{CAN\_F1R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2454 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB27@{CAN\_F1R2\_FB27}}
\index{CAN\_F1R2\_FB27@{CAN\_F1R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2455 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB28@{CAN\_F1R2\_FB28}}
\index{CAN\_F1R2\_FB28@{CAN\_F1R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2456 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB29@{CAN\_F1R2\_FB29}}
\index{CAN\_F1R2\_FB29@{CAN\_F1R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2457 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB3@{CAN\_F1R2\_FB3}}
\index{CAN\_F1R2\_FB3@{CAN\_F1R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2431 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB30@{CAN\_F1R2\_FB30}}
\index{CAN\_F1R2\_FB30@{CAN\_F1R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2458 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB31@{CAN\_F1R2\_FB31}}
\index{CAN\_F1R2\_FB31@{CAN\_F1R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2459 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB4@{CAN\_F1R2\_FB4}}
\index{CAN\_F1R2\_FB4@{CAN\_F1R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2432 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB5@{CAN\_F1R2\_FB5}}
\index{CAN\_F1R2\_FB5@{CAN\_F1R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2433 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB6@{CAN\_F1R2\_FB6}}
\index{CAN\_F1R2\_FB6@{CAN\_F1R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2434 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB7@{CAN\_F1R2\_FB7}}
\index{CAN\_F1R2\_FB7@{CAN\_F1R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2435 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB8@{CAN\_F1R2\_FB8}}
\index{CAN\_F1R2\_FB8@{CAN\_F1R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2436 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F1R2\_FB9@{CAN\_F1R2\_FB9}}
\index{CAN\_F1R2\_FB9@{CAN\_F1R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F1R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F1\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2437 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB0@{CAN\_F2R1\_FB0}}
\index{CAN\_F2R1\_FB0@{CAN\_F2R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 1986 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB1@{CAN\_F2R1\_FB1}}
\index{CAN\_F2R1\_FB1@{CAN\_F2R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 1987 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB10@{CAN\_F2R1\_FB10}}
\index{CAN\_F2R1\_FB10@{CAN\_F2R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 1996 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB11@{CAN\_F2R1\_FB11}}
\index{CAN\_F2R1\_FB11@{CAN\_F2R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 1997 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB12@{CAN\_F2R1\_FB12}}
\index{CAN\_F2R1\_FB12@{CAN\_F2R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 1998 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB13@{CAN\_F2R1\_FB13}}
\index{CAN\_F2R1\_FB13@{CAN\_F2R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 1999 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB14@{CAN\_F2R1\_FB14}}
\index{CAN\_F2R1\_FB14@{CAN\_F2R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2000 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB15@{CAN\_F2R1\_FB15}}
\index{CAN\_F2R1\_FB15@{CAN\_F2R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2001 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB16@{CAN\_F2R1\_FB16}}
\index{CAN\_F2R1\_FB16@{CAN\_F2R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2002 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB17@{CAN\_F2R1\_FB17}}
\index{CAN\_F2R1\_FB17@{CAN\_F2R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2003 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB18@{CAN\_F2R1\_FB18}}
\index{CAN\_F2R1\_FB18@{CAN\_F2R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2004 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB19@{CAN\_F2R1\_FB19}}
\index{CAN\_F2R1\_FB19@{CAN\_F2R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2005 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB2@{CAN\_F2R1\_FB2}}
\index{CAN\_F2R1\_FB2@{CAN\_F2R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 1988 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB20@{CAN\_F2R1\_FB20}}
\index{CAN\_F2R1\_FB20@{CAN\_F2R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2006 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB21@{CAN\_F2R1\_FB21}}
\index{CAN\_F2R1\_FB21@{CAN\_F2R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2007 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB22@{CAN\_F2R1\_FB22}}
\index{CAN\_F2R1\_FB22@{CAN\_F2R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2008 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB23@{CAN\_F2R1\_FB23}}
\index{CAN\_F2R1\_FB23@{CAN\_F2R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2009 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB24@{CAN\_F2R1\_FB24}}
\index{CAN\_F2R1\_FB24@{CAN\_F2R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2010 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB25@{CAN\_F2R1\_FB25}}
\index{CAN\_F2R1\_FB25@{CAN\_F2R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2011 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB26@{CAN\_F2R1\_FB26}}
\index{CAN\_F2R1\_FB26@{CAN\_F2R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2012 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB27@{CAN\_F2R1\_FB27}}
\index{CAN\_F2R1\_FB27@{CAN\_F2R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2013 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB28@{CAN\_F2R1\_FB28}}
\index{CAN\_F2R1\_FB28@{CAN\_F2R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2014 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB29@{CAN\_F2R1\_FB29}}
\index{CAN\_F2R1\_FB29@{CAN\_F2R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2015 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB3@{CAN\_F2R1\_FB3}}
\index{CAN\_F2R1\_FB3@{CAN\_F2R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 1989 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB30@{CAN\_F2R1\_FB30}}
\index{CAN\_F2R1\_FB30@{CAN\_F2R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2016 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB31@{CAN\_F2R1\_FB31}}
\index{CAN\_F2R1\_FB31@{CAN\_F2R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2017 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB4@{CAN\_F2R1\_FB4}}
\index{CAN\_F2R1\_FB4@{CAN\_F2R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 1990 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB5@{CAN\_F2R1\_FB5}}
\index{CAN\_F2R1\_FB5@{CAN\_F2R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 1991 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB6@{CAN\_F2R1\_FB6}}
\index{CAN\_F2R1\_FB6@{CAN\_F2R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 1992 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB7@{CAN\_F2R1\_FB7}}
\index{CAN\_F2R1\_FB7@{CAN\_F2R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 1993 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB8@{CAN\_F2R1\_FB8}}
\index{CAN\_F2R1\_FB8@{CAN\_F2R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 1994 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R1\_FB9@{CAN\_F2R1\_FB9}}
\index{CAN\_F2R1\_FB9@{CAN\_F2R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 1995 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB0@{CAN\_F2R2\_FB0}}
\index{CAN\_F2R2\_FB0@{CAN\_F2R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2462 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB1@{CAN\_F2R2\_FB1}}
\index{CAN\_F2R2\_FB1@{CAN\_F2R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2463 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB10@{CAN\_F2R2\_FB10}}
\index{CAN\_F2R2\_FB10@{CAN\_F2R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2472 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB11@{CAN\_F2R2\_FB11}}
\index{CAN\_F2R2\_FB11@{CAN\_F2R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2473 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB12@{CAN\_F2R2\_FB12}}
\index{CAN\_F2R2\_FB12@{CAN\_F2R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2474 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB13@{CAN\_F2R2\_FB13}}
\index{CAN\_F2R2\_FB13@{CAN\_F2R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2475 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB14@{CAN\_F2R2\_FB14}}
\index{CAN\_F2R2\_FB14@{CAN\_F2R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2476 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB15@{CAN\_F2R2\_FB15}}
\index{CAN\_F2R2\_FB15@{CAN\_F2R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2477 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB16@{CAN\_F2R2\_FB16}}
\index{CAN\_F2R2\_FB16@{CAN\_F2R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2478 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB17@{CAN\_F2R2\_FB17}}
\index{CAN\_F2R2\_FB17@{CAN\_F2R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2479 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB18@{CAN\_F2R2\_FB18}}
\index{CAN\_F2R2\_FB18@{CAN\_F2R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2480 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB19@{CAN\_F2R2\_FB19}}
\index{CAN\_F2R2\_FB19@{CAN\_F2R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2481 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB2@{CAN\_F2R2\_FB2}}
\index{CAN\_F2R2\_FB2@{CAN\_F2R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2464 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB20@{CAN\_F2R2\_FB20}}
\index{CAN\_F2R2\_FB20@{CAN\_F2R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2482 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB21@{CAN\_F2R2\_FB21}}
\index{CAN\_F2R2\_FB21@{CAN\_F2R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2483 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB22@{CAN\_F2R2\_FB22}}
\index{CAN\_F2R2\_FB22@{CAN\_F2R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2484 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB23@{CAN\_F2R2\_FB23}}
\index{CAN\_F2R2\_FB23@{CAN\_F2R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2485 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB24@{CAN\_F2R2\_FB24}}
\index{CAN\_F2R2\_FB24@{CAN\_F2R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2486 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB25@{CAN\_F2R2\_FB25}}
\index{CAN\_F2R2\_FB25@{CAN\_F2R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2487 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB26@{CAN\_F2R2\_FB26}}
\index{CAN\_F2R2\_FB26@{CAN\_F2R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2488 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB27@{CAN\_F2R2\_FB27}}
\index{CAN\_F2R2\_FB27@{CAN\_F2R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2489 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB28@{CAN\_F2R2\_FB28}}
\index{CAN\_F2R2\_FB28@{CAN\_F2R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2490 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB29@{CAN\_F2R2\_FB29}}
\index{CAN\_F2R2\_FB29@{CAN\_F2R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2491 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB3@{CAN\_F2R2\_FB3}}
\index{CAN\_F2R2\_FB3@{CAN\_F2R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2465 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB30@{CAN\_F2R2\_FB30}}
\index{CAN\_F2R2\_FB30@{CAN\_F2R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2492 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB31@{CAN\_F2R2\_FB31}}
\index{CAN\_F2R2\_FB31@{CAN\_F2R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2493 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB4@{CAN\_F2R2\_FB4}}
\index{CAN\_F2R2\_FB4@{CAN\_F2R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2466 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB5@{CAN\_F2R2\_FB5}}
\index{CAN\_F2R2\_FB5@{CAN\_F2R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2467 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB6@{CAN\_F2R2\_FB6}}
\index{CAN\_F2R2\_FB6@{CAN\_F2R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2468 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB7@{CAN\_F2R2\_FB7}}
\index{CAN\_F2R2\_FB7@{CAN\_F2R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2469 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB8@{CAN\_F2R2\_FB8}}
\index{CAN\_F2R2\_FB8@{CAN\_F2R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2470 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F2R2\_FB9@{CAN\_F2R2\_FB9}}
\index{CAN\_F2R2\_FB9@{CAN\_F2R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F2R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F2\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2471 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB0@{CAN\_F3R1\_FB0}}
\index{CAN\_F3R1\_FB0@{CAN\_F3R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2020 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB1@{CAN\_F3R1\_FB1}}
\index{CAN\_F3R1\_FB1@{CAN\_F3R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2021 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB10@{CAN\_F3R1\_FB10}}
\index{CAN\_F3R1\_FB10@{CAN\_F3R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2030 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB11@{CAN\_F3R1\_FB11}}
\index{CAN\_F3R1\_FB11@{CAN\_F3R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2031 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB12@{CAN\_F3R1\_FB12}}
\index{CAN\_F3R1\_FB12@{CAN\_F3R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2032 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB13@{CAN\_F3R1\_FB13}}
\index{CAN\_F3R1\_FB13@{CAN\_F3R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2033 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB14@{CAN\_F3R1\_FB14}}
\index{CAN\_F3R1\_FB14@{CAN\_F3R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2034 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB15@{CAN\_F3R1\_FB15}}
\index{CAN\_F3R1\_FB15@{CAN\_F3R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2035 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB16@{CAN\_F3R1\_FB16}}
\index{CAN\_F3R1\_FB16@{CAN\_F3R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2036 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB17@{CAN\_F3R1\_FB17}}
\index{CAN\_F3R1\_FB17@{CAN\_F3R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2037 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB18@{CAN\_F3R1\_FB18}}
\index{CAN\_F3R1\_FB18@{CAN\_F3R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2038 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB19@{CAN\_F3R1\_FB19}}
\index{CAN\_F3R1\_FB19@{CAN\_F3R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2039 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB2@{CAN\_F3R1\_FB2}}
\index{CAN\_F3R1\_FB2@{CAN\_F3R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2022 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB20@{CAN\_F3R1\_FB20}}
\index{CAN\_F3R1\_FB20@{CAN\_F3R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2040 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB21@{CAN\_F3R1\_FB21}}
\index{CAN\_F3R1\_FB21@{CAN\_F3R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2041 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB22@{CAN\_F3R1\_FB22}}
\index{CAN\_F3R1\_FB22@{CAN\_F3R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2042 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB23@{CAN\_F3R1\_FB23}}
\index{CAN\_F3R1\_FB23@{CAN\_F3R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2043 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB24@{CAN\_F3R1\_FB24}}
\index{CAN\_F3R1\_FB24@{CAN\_F3R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2044 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB25@{CAN\_F3R1\_FB25}}
\index{CAN\_F3R1\_FB25@{CAN\_F3R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2045 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB26@{CAN\_F3R1\_FB26}}
\index{CAN\_F3R1\_FB26@{CAN\_F3R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2046 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB27@{CAN\_F3R1\_FB27}}
\index{CAN\_F3R1\_FB27@{CAN\_F3R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2047 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB28@{CAN\_F3R1\_FB28}}
\index{CAN\_F3R1\_FB28@{CAN\_F3R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2048 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB29@{CAN\_F3R1\_FB29}}
\index{CAN\_F3R1\_FB29@{CAN\_F3R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2049 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB3@{CAN\_F3R1\_FB3}}
\index{CAN\_F3R1\_FB3@{CAN\_F3R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2023 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB30@{CAN\_F3R1\_FB30}}
\index{CAN\_F3R1\_FB30@{CAN\_F3R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2050 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB31@{CAN\_F3R1\_FB31}}
\index{CAN\_F3R1\_FB31@{CAN\_F3R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2051 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB4@{CAN\_F3R1\_FB4}}
\index{CAN\_F3R1\_FB4@{CAN\_F3R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2024 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB5@{CAN\_F3R1\_FB5}}
\index{CAN\_F3R1\_FB5@{CAN\_F3R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2025 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB6@{CAN\_F3R1\_FB6}}
\index{CAN\_F3R1\_FB6@{CAN\_F3R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2026 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB7@{CAN\_F3R1\_FB7}}
\index{CAN\_F3R1\_FB7@{CAN\_F3R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2027 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB8@{CAN\_F3R1\_FB8}}
\index{CAN\_F3R1\_FB8@{CAN\_F3R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2028 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R1\_FB9@{CAN\_F3R1\_FB9}}
\index{CAN\_F3R1\_FB9@{CAN\_F3R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2029 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB0@{CAN\_F3R2\_FB0}}
\index{CAN\_F3R2\_FB0@{CAN\_F3R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2496 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB1@{CAN\_F3R2\_FB1}}
\index{CAN\_F3R2\_FB1@{CAN\_F3R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2497 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB10@{CAN\_F3R2\_FB10}}
\index{CAN\_F3R2\_FB10@{CAN\_F3R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2506 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB11@{CAN\_F3R2\_FB11}}
\index{CAN\_F3R2\_FB11@{CAN\_F3R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2507 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB12@{CAN\_F3R2\_FB12}}
\index{CAN\_F3R2\_FB12@{CAN\_F3R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2508 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB13@{CAN\_F3R2\_FB13}}
\index{CAN\_F3R2\_FB13@{CAN\_F3R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2509 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB14@{CAN\_F3R2\_FB14}}
\index{CAN\_F3R2\_FB14@{CAN\_F3R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2510 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB15@{CAN\_F3R2\_FB15}}
\index{CAN\_F3R2\_FB15@{CAN\_F3R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2511 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB16@{CAN\_F3R2\_FB16}}
\index{CAN\_F3R2\_FB16@{CAN\_F3R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2512 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB17@{CAN\_F3R2\_FB17}}
\index{CAN\_F3R2\_FB17@{CAN\_F3R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2513 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB18@{CAN\_F3R2\_FB18}}
\index{CAN\_F3R2\_FB18@{CAN\_F3R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2514 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB19@{CAN\_F3R2\_FB19}}
\index{CAN\_F3R2\_FB19@{CAN\_F3R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2515 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB2@{CAN\_F3R2\_FB2}}
\index{CAN\_F3R2\_FB2@{CAN\_F3R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2498 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB20@{CAN\_F3R2\_FB20}}
\index{CAN\_F3R2\_FB20@{CAN\_F3R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2516 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB21@{CAN\_F3R2\_FB21}}
\index{CAN\_F3R2\_FB21@{CAN\_F3R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2517 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB22@{CAN\_F3R2\_FB22}}
\index{CAN\_F3R2\_FB22@{CAN\_F3R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2518 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB23@{CAN\_F3R2\_FB23}}
\index{CAN\_F3R2\_FB23@{CAN\_F3R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2519 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB24@{CAN\_F3R2\_FB24}}
\index{CAN\_F3R2\_FB24@{CAN\_F3R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2520 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB25@{CAN\_F3R2\_FB25}}
\index{CAN\_F3R2\_FB25@{CAN\_F3R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2521 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB26@{CAN\_F3R2\_FB26}}
\index{CAN\_F3R2\_FB26@{CAN\_F3R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2522 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB27@{CAN\_F3R2\_FB27}}
\index{CAN\_F3R2\_FB27@{CAN\_F3R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2523 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB28@{CAN\_F3R2\_FB28}}
\index{CAN\_F3R2\_FB28@{CAN\_F3R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2524 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB29@{CAN\_F3R2\_FB29}}
\index{CAN\_F3R2\_FB29@{CAN\_F3R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2525 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB3@{CAN\_F3R2\_FB3}}
\index{CAN\_F3R2\_FB3@{CAN\_F3R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2499 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB30@{CAN\_F3R2\_FB30}}
\index{CAN\_F3R2\_FB30@{CAN\_F3R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2526 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB31@{CAN\_F3R2\_FB31}}
\index{CAN\_F3R2\_FB31@{CAN\_F3R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2527 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB4@{CAN\_F3R2\_FB4}}
\index{CAN\_F3R2\_FB4@{CAN\_F3R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2500 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB5@{CAN\_F3R2\_FB5}}
\index{CAN\_F3R2\_FB5@{CAN\_F3R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2501 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB6@{CAN\_F3R2\_FB6}}
\index{CAN\_F3R2\_FB6@{CAN\_F3R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2502 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB7@{CAN\_F3R2\_FB7}}
\index{CAN\_F3R2\_FB7@{CAN\_F3R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2503 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB8@{CAN\_F3R2\_FB8}}
\index{CAN\_F3R2\_FB8@{CAN\_F3R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2504 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F3R2\_FB9@{CAN\_F3R2\_FB9}}
\index{CAN\_F3R2\_FB9@{CAN\_F3R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F3R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F3\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2505 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB0@{CAN\_F4R1\_FB0}}
\index{CAN\_F4R1\_FB0@{CAN\_F4R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2054 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB1@{CAN\_F4R1\_FB1}}
\index{CAN\_F4R1\_FB1@{CAN\_F4R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2055 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB10@{CAN\_F4R1\_FB10}}
\index{CAN\_F4R1\_FB10@{CAN\_F4R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2064 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB11@{CAN\_F4R1\_FB11}}
\index{CAN\_F4R1\_FB11@{CAN\_F4R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2065 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB12@{CAN\_F4R1\_FB12}}
\index{CAN\_F4R1\_FB12@{CAN\_F4R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2066 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB13@{CAN\_F4R1\_FB13}}
\index{CAN\_F4R1\_FB13@{CAN\_F4R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2067 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB14@{CAN\_F4R1\_FB14}}
\index{CAN\_F4R1\_FB14@{CAN\_F4R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2068 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB15@{CAN\_F4R1\_FB15}}
\index{CAN\_F4R1\_FB15@{CAN\_F4R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2069 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB16@{CAN\_F4R1\_FB16}}
\index{CAN\_F4R1\_FB16@{CAN\_F4R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2070 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB17@{CAN\_F4R1\_FB17}}
\index{CAN\_F4R1\_FB17@{CAN\_F4R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2071 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB18@{CAN\_F4R1\_FB18}}
\index{CAN\_F4R1\_FB18@{CAN\_F4R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2072 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB19@{CAN\_F4R1\_FB19}}
\index{CAN\_F4R1\_FB19@{CAN\_F4R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2073 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB2@{CAN\_F4R1\_FB2}}
\index{CAN\_F4R1\_FB2@{CAN\_F4R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2056 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB20@{CAN\_F4R1\_FB20}}
\index{CAN\_F4R1\_FB20@{CAN\_F4R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2074 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB21@{CAN\_F4R1\_FB21}}
\index{CAN\_F4R1\_FB21@{CAN\_F4R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2075 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB22@{CAN\_F4R1\_FB22}}
\index{CAN\_F4R1\_FB22@{CAN\_F4R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2076 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB23@{CAN\_F4R1\_FB23}}
\index{CAN\_F4R1\_FB23@{CAN\_F4R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2077 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB24@{CAN\_F4R1\_FB24}}
\index{CAN\_F4R1\_FB24@{CAN\_F4R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2078 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB25@{CAN\_F4R1\_FB25}}
\index{CAN\_F4R1\_FB25@{CAN\_F4R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2079 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB26@{CAN\_F4R1\_FB26}}
\index{CAN\_F4R1\_FB26@{CAN\_F4R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2080 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB27@{CAN\_F4R1\_FB27}}
\index{CAN\_F4R1\_FB27@{CAN\_F4R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2081 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB28@{CAN\_F4R1\_FB28}}
\index{CAN\_F4R1\_FB28@{CAN\_F4R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2082 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB29@{CAN\_F4R1\_FB29}}
\index{CAN\_F4R1\_FB29@{CAN\_F4R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2083 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB3@{CAN\_F4R1\_FB3}}
\index{CAN\_F4R1\_FB3@{CAN\_F4R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2057 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB30@{CAN\_F4R1\_FB30}}
\index{CAN\_F4R1\_FB30@{CAN\_F4R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2084 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB31@{CAN\_F4R1\_FB31}}
\index{CAN\_F4R1\_FB31@{CAN\_F4R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2085 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB4@{CAN\_F4R1\_FB4}}
\index{CAN\_F4R1\_FB4@{CAN\_F4R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2058 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB5@{CAN\_F4R1\_FB5}}
\index{CAN\_F4R1\_FB5@{CAN\_F4R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2059 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB6@{CAN\_F4R1\_FB6}}
\index{CAN\_F4R1\_FB6@{CAN\_F4R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2060 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB7@{CAN\_F4R1\_FB7}}
\index{CAN\_F4R1\_FB7@{CAN\_F4R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2061 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB8@{CAN\_F4R1\_FB8}}
\index{CAN\_F4R1\_FB8@{CAN\_F4R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2062 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R1\_FB9@{CAN\_F4R1\_FB9}}
\index{CAN\_F4R1\_FB9@{CAN\_F4R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2063 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB0@{CAN\_F4R2\_FB0}}
\index{CAN\_F4R2\_FB0@{CAN\_F4R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2530 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB1@{CAN\_F4R2\_FB1}}
\index{CAN\_F4R2\_FB1@{CAN\_F4R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2531 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB10@{CAN\_F4R2\_FB10}}
\index{CAN\_F4R2\_FB10@{CAN\_F4R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2540 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB11@{CAN\_F4R2\_FB11}}
\index{CAN\_F4R2\_FB11@{CAN\_F4R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2541 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB12@{CAN\_F4R2\_FB12}}
\index{CAN\_F4R2\_FB12@{CAN\_F4R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2542 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB13@{CAN\_F4R2\_FB13}}
\index{CAN\_F4R2\_FB13@{CAN\_F4R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2543 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB14@{CAN\_F4R2\_FB14}}
\index{CAN\_F4R2\_FB14@{CAN\_F4R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2544 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB15@{CAN\_F4R2\_FB15}}
\index{CAN\_F4R2\_FB15@{CAN\_F4R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2545 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB16@{CAN\_F4R2\_FB16}}
\index{CAN\_F4R2\_FB16@{CAN\_F4R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2546 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB17@{CAN\_F4R2\_FB17}}
\index{CAN\_F4R2\_FB17@{CAN\_F4R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2547 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB18@{CAN\_F4R2\_FB18}}
\index{CAN\_F4R2\_FB18@{CAN\_F4R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2548 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB19@{CAN\_F4R2\_FB19}}
\index{CAN\_F4R2\_FB19@{CAN\_F4R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2549 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB2@{CAN\_F4R2\_FB2}}
\index{CAN\_F4R2\_FB2@{CAN\_F4R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2532 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB20@{CAN\_F4R2\_FB20}}
\index{CAN\_F4R2\_FB20@{CAN\_F4R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2550 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB21@{CAN\_F4R2\_FB21}}
\index{CAN\_F4R2\_FB21@{CAN\_F4R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2551 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB22@{CAN\_F4R2\_FB22}}
\index{CAN\_F4R2\_FB22@{CAN\_F4R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2552 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB23@{CAN\_F4R2\_FB23}}
\index{CAN\_F4R2\_FB23@{CAN\_F4R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2553 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB24@{CAN\_F4R2\_FB24}}
\index{CAN\_F4R2\_FB24@{CAN\_F4R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2554 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB25@{CAN\_F4R2\_FB25}}
\index{CAN\_F4R2\_FB25@{CAN\_F4R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2555 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB26@{CAN\_F4R2\_FB26}}
\index{CAN\_F4R2\_FB26@{CAN\_F4R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2556 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB27@{CAN\_F4R2\_FB27}}
\index{CAN\_F4R2\_FB27@{CAN\_F4R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2557 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB28@{CAN\_F4R2\_FB28}}
\index{CAN\_F4R2\_FB28@{CAN\_F4R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2558 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB29@{CAN\_F4R2\_FB29}}
\index{CAN\_F4R2\_FB29@{CAN\_F4R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2559 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB3@{CAN\_F4R2\_FB3}}
\index{CAN\_F4R2\_FB3@{CAN\_F4R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2533 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB30@{CAN\_F4R2\_FB30}}
\index{CAN\_F4R2\_FB30@{CAN\_F4R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2560 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB31@{CAN\_F4R2\_FB31}}
\index{CAN\_F4R2\_FB31@{CAN\_F4R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2561 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB4@{CAN\_F4R2\_FB4}}
\index{CAN\_F4R2\_FB4@{CAN\_F4R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2534 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB5@{CAN\_F4R2\_FB5}}
\index{CAN\_F4R2\_FB5@{CAN\_F4R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2535 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB6@{CAN\_F4R2\_FB6}}
\index{CAN\_F4R2\_FB6@{CAN\_F4R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2536 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB7@{CAN\_F4R2\_FB7}}
\index{CAN\_F4R2\_FB7@{CAN\_F4R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2537 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB8@{CAN\_F4R2\_FB8}}
\index{CAN\_F4R2\_FB8@{CAN\_F4R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2538 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F4R2\_FB9@{CAN\_F4R2\_FB9}}
\index{CAN\_F4R2\_FB9@{CAN\_F4R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F4R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F4\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2539 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB0@{CAN\_F5R1\_FB0}}
\index{CAN\_F5R1\_FB0@{CAN\_F5R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2088 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB1@{CAN\_F5R1\_FB1}}
\index{CAN\_F5R1\_FB1@{CAN\_F5R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2089 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB10@{CAN\_F5R1\_FB10}}
\index{CAN\_F5R1\_FB10@{CAN\_F5R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2098 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB11@{CAN\_F5R1\_FB11}}
\index{CAN\_F5R1\_FB11@{CAN\_F5R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2099 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB12@{CAN\_F5R1\_FB12}}
\index{CAN\_F5R1\_FB12@{CAN\_F5R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2100 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB13@{CAN\_F5R1\_FB13}}
\index{CAN\_F5R1\_FB13@{CAN\_F5R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2101 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB14@{CAN\_F5R1\_FB14}}
\index{CAN\_F5R1\_FB14@{CAN\_F5R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2102 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB15@{CAN\_F5R1\_FB15}}
\index{CAN\_F5R1\_FB15@{CAN\_F5R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2103 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB16@{CAN\_F5R1\_FB16}}
\index{CAN\_F5R1\_FB16@{CAN\_F5R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2104 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB17@{CAN\_F5R1\_FB17}}
\index{CAN\_F5R1\_FB17@{CAN\_F5R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2105 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB18@{CAN\_F5R1\_FB18}}
\index{CAN\_F5R1\_FB18@{CAN\_F5R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2106 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB19@{CAN\_F5R1\_FB19}}
\index{CAN\_F5R1\_FB19@{CAN\_F5R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2107 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB2@{CAN\_F5R1\_FB2}}
\index{CAN\_F5R1\_FB2@{CAN\_F5R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2090 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB20@{CAN\_F5R1\_FB20}}
\index{CAN\_F5R1\_FB20@{CAN\_F5R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2108 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB21@{CAN\_F5R1\_FB21}}
\index{CAN\_F5R1\_FB21@{CAN\_F5R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2109 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB22@{CAN\_F5R1\_FB22}}
\index{CAN\_F5R1\_FB22@{CAN\_F5R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2110 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB23@{CAN\_F5R1\_FB23}}
\index{CAN\_F5R1\_FB23@{CAN\_F5R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2111 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB24@{CAN\_F5R1\_FB24}}
\index{CAN\_F5R1\_FB24@{CAN\_F5R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2112 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB25@{CAN\_F5R1\_FB25}}
\index{CAN\_F5R1\_FB25@{CAN\_F5R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2113 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB26@{CAN\_F5R1\_FB26}}
\index{CAN\_F5R1\_FB26@{CAN\_F5R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2114 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB27@{CAN\_F5R1\_FB27}}
\index{CAN\_F5R1\_FB27@{CAN\_F5R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2115 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB28@{CAN\_F5R1\_FB28}}
\index{CAN\_F5R1\_FB28@{CAN\_F5R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2116 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB29@{CAN\_F5R1\_FB29}}
\index{CAN\_F5R1\_FB29@{CAN\_F5R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2117 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB3@{CAN\_F5R1\_FB3}}
\index{CAN\_F5R1\_FB3@{CAN\_F5R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2091 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB30@{CAN\_F5R1\_FB30}}
\index{CAN\_F5R1\_FB30@{CAN\_F5R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2118 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB31@{CAN\_F5R1\_FB31}}
\index{CAN\_F5R1\_FB31@{CAN\_F5R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2119 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB4@{CAN\_F5R1\_FB4}}
\index{CAN\_F5R1\_FB4@{CAN\_F5R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2092 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB5@{CAN\_F5R1\_FB5}}
\index{CAN\_F5R1\_FB5@{CAN\_F5R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2093 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB6@{CAN\_F5R1\_FB6}}
\index{CAN\_F5R1\_FB6@{CAN\_F5R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2094 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB7@{CAN\_F5R1\_FB7}}
\index{CAN\_F5R1\_FB7@{CAN\_F5R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2095 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB8@{CAN\_F5R1\_FB8}}
\index{CAN\_F5R1\_FB8@{CAN\_F5R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2096 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R1\_FB9@{CAN\_F5R1\_FB9}}
\index{CAN\_F5R1\_FB9@{CAN\_F5R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2097 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB0@{CAN\_F5R2\_FB0}}
\index{CAN\_F5R2\_FB0@{CAN\_F5R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2564 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB1@{CAN\_F5R2\_FB1}}
\index{CAN\_F5R2\_FB1@{CAN\_F5R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2565 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB10@{CAN\_F5R2\_FB10}}
\index{CAN\_F5R2\_FB10@{CAN\_F5R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2574 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB11@{CAN\_F5R2\_FB11}}
\index{CAN\_F5R2\_FB11@{CAN\_F5R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2575 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB12@{CAN\_F5R2\_FB12}}
\index{CAN\_F5R2\_FB12@{CAN\_F5R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2576 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB13@{CAN\_F5R2\_FB13}}
\index{CAN\_F5R2\_FB13@{CAN\_F5R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2577 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB14@{CAN\_F5R2\_FB14}}
\index{CAN\_F5R2\_FB14@{CAN\_F5R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2578 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB15@{CAN\_F5R2\_FB15}}
\index{CAN\_F5R2\_FB15@{CAN\_F5R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2579 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB16@{CAN\_F5R2\_FB16}}
\index{CAN\_F5R2\_FB16@{CAN\_F5R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2580 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB17@{CAN\_F5R2\_FB17}}
\index{CAN\_F5R2\_FB17@{CAN\_F5R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2581 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB18@{CAN\_F5R2\_FB18}}
\index{CAN\_F5R2\_FB18@{CAN\_F5R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2582 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB19@{CAN\_F5R2\_FB19}}
\index{CAN\_F5R2\_FB19@{CAN\_F5R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2583 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB2@{CAN\_F5R2\_FB2}}
\index{CAN\_F5R2\_FB2@{CAN\_F5R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2566 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB20@{CAN\_F5R2\_FB20}}
\index{CAN\_F5R2\_FB20@{CAN\_F5R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2584 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB21@{CAN\_F5R2\_FB21}}
\index{CAN\_F5R2\_FB21@{CAN\_F5R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2585 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB22@{CAN\_F5R2\_FB22}}
\index{CAN\_F5R2\_FB22@{CAN\_F5R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2586 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB23@{CAN\_F5R2\_FB23}}
\index{CAN\_F5R2\_FB23@{CAN\_F5R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2587 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB24@{CAN\_F5R2\_FB24}}
\index{CAN\_F5R2\_FB24@{CAN\_F5R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2588 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB25@{CAN\_F5R2\_FB25}}
\index{CAN\_F5R2\_FB25@{CAN\_F5R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2589 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB26@{CAN\_F5R2\_FB26}}
\index{CAN\_F5R2\_FB26@{CAN\_F5R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2590 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB27@{CAN\_F5R2\_FB27}}
\index{CAN\_F5R2\_FB27@{CAN\_F5R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2591 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB28@{CAN\_F5R2\_FB28}}
\index{CAN\_F5R2\_FB28@{CAN\_F5R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2592 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB29@{CAN\_F5R2\_FB29}}
\index{CAN\_F5R2\_FB29@{CAN\_F5R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2593 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB3@{CAN\_F5R2\_FB3}}
\index{CAN\_F5R2\_FB3@{CAN\_F5R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2567 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB30@{CAN\_F5R2\_FB30}}
\index{CAN\_F5R2\_FB30@{CAN\_F5R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2594 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB31@{CAN\_F5R2\_FB31}}
\index{CAN\_F5R2\_FB31@{CAN\_F5R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2595 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB4@{CAN\_F5R2\_FB4}}
\index{CAN\_F5R2\_FB4@{CAN\_F5R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2568 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB5@{CAN\_F5R2\_FB5}}
\index{CAN\_F5R2\_FB5@{CAN\_F5R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2569 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB6@{CAN\_F5R2\_FB6}}
\index{CAN\_F5R2\_FB6@{CAN\_F5R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2570 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB7@{CAN\_F5R2\_FB7}}
\index{CAN\_F5R2\_FB7@{CAN\_F5R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2571 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB8@{CAN\_F5R2\_FB8}}
\index{CAN\_F5R2\_FB8@{CAN\_F5R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2572 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F5R2\_FB9@{CAN\_F5R2\_FB9}}
\index{CAN\_F5R2\_FB9@{CAN\_F5R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F5R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F5\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2573 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB0@{CAN\_F6R1\_FB0}}
\index{CAN\_F6R1\_FB0@{CAN\_F6R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2122 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB1@{CAN\_F6R1\_FB1}}
\index{CAN\_F6R1\_FB1@{CAN\_F6R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2123 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB10@{CAN\_F6R1\_FB10}}
\index{CAN\_F6R1\_FB10@{CAN\_F6R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2132 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB11@{CAN\_F6R1\_FB11}}
\index{CAN\_F6R1\_FB11@{CAN\_F6R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2133 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB12@{CAN\_F6R1\_FB12}}
\index{CAN\_F6R1\_FB12@{CAN\_F6R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2134 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB13@{CAN\_F6R1\_FB13}}
\index{CAN\_F6R1\_FB13@{CAN\_F6R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2135 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB14@{CAN\_F6R1\_FB14}}
\index{CAN\_F6R1\_FB14@{CAN\_F6R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2136 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB15@{CAN\_F6R1\_FB15}}
\index{CAN\_F6R1\_FB15@{CAN\_F6R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2137 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB16@{CAN\_F6R1\_FB16}}
\index{CAN\_F6R1\_FB16@{CAN\_F6R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2138 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB17@{CAN\_F6R1\_FB17}}
\index{CAN\_F6R1\_FB17@{CAN\_F6R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2139 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB18@{CAN\_F6R1\_FB18}}
\index{CAN\_F6R1\_FB18@{CAN\_F6R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2140 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB19@{CAN\_F6R1\_FB19}}
\index{CAN\_F6R1\_FB19@{CAN\_F6R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2141 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB2@{CAN\_F6R1\_FB2}}
\index{CAN\_F6R1\_FB2@{CAN\_F6R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2124 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB20@{CAN\_F6R1\_FB20}}
\index{CAN\_F6R1\_FB20@{CAN\_F6R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2142 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB21@{CAN\_F6R1\_FB21}}
\index{CAN\_F6R1\_FB21@{CAN\_F6R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2143 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB22@{CAN\_F6R1\_FB22}}
\index{CAN\_F6R1\_FB22@{CAN\_F6R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2144 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB23@{CAN\_F6R1\_FB23}}
\index{CAN\_F6R1\_FB23@{CAN\_F6R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2145 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB24@{CAN\_F6R1\_FB24}}
\index{CAN\_F6R1\_FB24@{CAN\_F6R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2146 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB25@{CAN\_F6R1\_FB25}}
\index{CAN\_F6R1\_FB25@{CAN\_F6R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2147 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB26@{CAN\_F6R1\_FB26}}
\index{CAN\_F6R1\_FB26@{CAN\_F6R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2148 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB27@{CAN\_F6R1\_FB27}}
\index{CAN\_F6R1\_FB27@{CAN\_F6R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2149 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB28@{CAN\_F6R1\_FB28}}
\index{CAN\_F6R1\_FB28@{CAN\_F6R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2150 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB29@{CAN\_F6R1\_FB29}}
\index{CAN\_F6R1\_FB29@{CAN\_F6R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2151 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB3@{CAN\_F6R1\_FB3}}
\index{CAN\_F6R1\_FB3@{CAN\_F6R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2125 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB30@{CAN\_F6R1\_FB30}}
\index{CAN\_F6R1\_FB30@{CAN\_F6R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2152 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB31@{CAN\_F6R1\_FB31}}
\index{CAN\_F6R1\_FB31@{CAN\_F6R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2153 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB4@{CAN\_F6R1\_FB4}}
\index{CAN\_F6R1\_FB4@{CAN\_F6R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2126 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB5@{CAN\_F6R1\_FB5}}
\index{CAN\_F6R1\_FB5@{CAN\_F6R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2127 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB6@{CAN\_F6R1\_FB6}}
\index{CAN\_F6R1\_FB6@{CAN\_F6R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2128 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB7@{CAN\_F6R1\_FB7}}
\index{CAN\_F6R1\_FB7@{CAN\_F6R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2129 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB8@{CAN\_F6R1\_FB8}}
\index{CAN\_F6R1\_FB8@{CAN\_F6R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2130 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R1\_FB9@{CAN\_F6R1\_FB9}}
\index{CAN\_F6R1\_FB9@{CAN\_F6R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2131 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB0@{CAN\_F6R2\_FB0}}
\index{CAN\_F6R2\_FB0@{CAN\_F6R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2598 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB1@{CAN\_F6R2\_FB1}}
\index{CAN\_F6R2\_FB1@{CAN\_F6R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2599 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB10@{CAN\_F6R2\_FB10}}
\index{CAN\_F6R2\_FB10@{CAN\_F6R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2608 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB11@{CAN\_F6R2\_FB11}}
\index{CAN\_F6R2\_FB11@{CAN\_F6R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2609 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB12@{CAN\_F6R2\_FB12}}
\index{CAN\_F6R2\_FB12@{CAN\_F6R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2610 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB13@{CAN\_F6R2\_FB13}}
\index{CAN\_F6R2\_FB13@{CAN\_F6R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2611 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB14@{CAN\_F6R2\_FB14}}
\index{CAN\_F6R2\_FB14@{CAN\_F6R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2612 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB15@{CAN\_F6R2\_FB15}}
\index{CAN\_F6R2\_FB15@{CAN\_F6R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2613 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB16@{CAN\_F6R2\_FB16}}
\index{CAN\_F6R2\_FB16@{CAN\_F6R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2614 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB17@{CAN\_F6R2\_FB17}}
\index{CAN\_F6R2\_FB17@{CAN\_F6R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2615 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB18@{CAN\_F6R2\_FB18}}
\index{CAN\_F6R2\_FB18@{CAN\_F6R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2616 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB19@{CAN\_F6R2\_FB19}}
\index{CAN\_F6R2\_FB19@{CAN\_F6R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2617 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB2@{CAN\_F6R2\_FB2}}
\index{CAN\_F6R2\_FB2@{CAN\_F6R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2600 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB20@{CAN\_F6R2\_FB20}}
\index{CAN\_F6R2\_FB20@{CAN\_F6R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2618 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB21@{CAN\_F6R2\_FB21}}
\index{CAN\_F6R2\_FB21@{CAN\_F6R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2619 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB22@{CAN\_F6R2\_FB22}}
\index{CAN\_F6R2\_FB22@{CAN\_F6R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2620 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB23@{CAN\_F6R2\_FB23}}
\index{CAN\_F6R2\_FB23@{CAN\_F6R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2621 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB24@{CAN\_F6R2\_FB24}}
\index{CAN\_F6R2\_FB24@{CAN\_F6R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2622 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB25@{CAN\_F6R2\_FB25}}
\index{CAN\_F6R2\_FB25@{CAN\_F6R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2623 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB26@{CAN\_F6R2\_FB26}}
\index{CAN\_F6R2\_FB26@{CAN\_F6R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2624 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB27@{CAN\_F6R2\_FB27}}
\index{CAN\_F6R2\_FB27@{CAN\_F6R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2625 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB28@{CAN\_F6R2\_FB28}}
\index{CAN\_F6R2\_FB28@{CAN\_F6R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2626 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB29@{CAN\_F6R2\_FB29}}
\index{CAN\_F6R2\_FB29@{CAN\_F6R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2627 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB3@{CAN\_F6R2\_FB3}}
\index{CAN\_F6R2\_FB3@{CAN\_F6R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2601 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB30@{CAN\_F6R2\_FB30}}
\index{CAN\_F6R2\_FB30@{CAN\_F6R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2628 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB31@{CAN\_F6R2\_FB31}}
\index{CAN\_F6R2\_FB31@{CAN\_F6R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2629 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB4@{CAN\_F6R2\_FB4}}
\index{CAN\_F6R2\_FB4@{CAN\_F6R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2602 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB5@{CAN\_F6R2\_FB5}}
\index{CAN\_F6R2\_FB5@{CAN\_F6R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2603 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB6@{CAN\_F6R2\_FB6}}
\index{CAN\_F6R2\_FB6@{CAN\_F6R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2604 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB7@{CAN\_F6R2\_FB7}}
\index{CAN\_F6R2\_FB7@{CAN\_F6R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2605 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB8@{CAN\_F6R2\_FB8}}
\index{CAN\_F6R2\_FB8@{CAN\_F6R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2606 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F6R2\_FB9@{CAN\_F6R2\_FB9}}
\index{CAN\_F6R2\_FB9@{CAN\_F6R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F6R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F6\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2607 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB0@{CAN\_F7R1\_FB0}}
\index{CAN\_F7R1\_FB0@{CAN\_F7R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2156 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB1@{CAN\_F7R1\_FB1}}
\index{CAN\_F7R1\_FB1@{CAN\_F7R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2157 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB10@{CAN\_F7R1\_FB10}}
\index{CAN\_F7R1\_FB10@{CAN\_F7R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2166 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB11@{CAN\_F7R1\_FB11}}
\index{CAN\_F7R1\_FB11@{CAN\_F7R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2167 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB12@{CAN\_F7R1\_FB12}}
\index{CAN\_F7R1\_FB12@{CAN\_F7R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2168 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB13@{CAN\_F7R1\_FB13}}
\index{CAN\_F7R1\_FB13@{CAN\_F7R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2169 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB14@{CAN\_F7R1\_FB14}}
\index{CAN\_F7R1\_FB14@{CAN\_F7R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2170 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB15@{CAN\_F7R1\_FB15}}
\index{CAN\_F7R1\_FB15@{CAN\_F7R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2171 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB16@{CAN\_F7R1\_FB16}}
\index{CAN\_F7R1\_FB16@{CAN\_F7R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2172 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB17@{CAN\_F7R1\_FB17}}
\index{CAN\_F7R1\_FB17@{CAN\_F7R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2173 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB18@{CAN\_F7R1\_FB18}}
\index{CAN\_F7R1\_FB18@{CAN\_F7R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2174 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB19@{CAN\_F7R1\_FB19}}
\index{CAN\_F7R1\_FB19@{CAN\_F7R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2175 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB2@{CAN\_F7R1\_FB2}}
\index{CAN\_F7R1\_FB2@{CAN\_F7R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2158 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB20@{CAN\_F7R1\_FB20}}
\index{CAN\_F7R1\_FB20@{CAN\_F7R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2176 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB21@{CAN\_F7R1\_FB21}}
\index{CAN\_F7R1\_FB21@{CAN\_F7R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2177 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB22@{CAN\_F7R1\_FB22}}
\index{CAN\_F7R1\_FB22@{CAN\_F7R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2178 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB23@{CAN\_F7R1\_FB23}}
\index{CAN\_F7R1\_FB23@{CAN\_F7R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2179 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB24@{CAN\_F7R1\_FB24}}
\index{CAN\_F7R1\_FB24@{CAN\_F7R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2180 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB25@{CAN\_F7R1\_FB25}}
\index{CAN\_F7R1\_FB25@{CAN\_F7R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2181 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB26@{CAN\_F7R1\_FB26}}
\index{CAN\_F7R1\_FB26@{CAN\_F7R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2182 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB27@{CAN\_F7R1\_FB27}}
\index{CAN\_F7R1\_FB27@{CAN\_F7R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2183 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB28@{CAN\_F7R1\_FB28}}
\index{CAN\_F7R1\_FB28@{CAN\_F7R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2184 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB29@{CAN\_F7R1\_FB29}}
\index{CAN\_F7R1\_FB29@{CAN\_F7R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2185 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB3@{CAN\_F7R1\_FB3}}
\index{CAN\_F7R1\_FB3@{CAN\_F7R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2159 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB30@{CAN\_F7R1\_FB30}}
\index{CAN\_F7R1\_FB30@{CAN\_F7R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2186 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB31@{CAN\_F7R1\_FB31}}
\index{CAN\_F7R1\_FB31@{CAN\_F7R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2187 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB4@{CAN\_F7R1\_FB4}}
\index{CAN\_F7R1\_FB4@{CAN\_F7R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2160 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB5@{CAN\_F7R1\_FB5}}
\index{CAN\_F7R1\_FB5@{CAN\_F7R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2161 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB6@{CAN\_F7R1\_FB6}}
\index{CAN\_F7R1\_FB6@{CAN\_F7R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2162 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB7@{CAN\_F7R1\_FB7}}
\index{CAN\_F7R1\_FB7@{CAN\_F7R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2163 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB8@{CAN\_F7R1\_FB8}}
\index{CAN\_F7R1\_FB8@{CAN\_F7R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2164 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R1\_FB9@{CAN\_F7R1\_FB9}}
\index{CAN\_F7R1\_FB9@{CAN\_F7R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2165 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB0@{CAN\_F7R2\_FB0}}
\index{CAN\_F7R2\_FB0@{CAN\_F7R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2632 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB1@{CAN\_F7R2\_FB1}}
\index{CAN\_F7R2\_FB1@{CAN\_F7R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2633 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB10@{CAN\_F7R2\_FB10}}
\index{CAN\_F7R2\_FB10@{CAN\_F7R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2642 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB11@{CAN\_F7R2\_FB11}}
\index{CAN\_F7R2\_FB11@{CAN\_F7R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2643 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB12@{CAN\_F7R2\_FB12}}
\index{CAN\_F7R2\_FB12@{CAN\_F7R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2644 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB13@{CAN\_F7R2\_FB13}}
\index{CAN\_F7R2\_FB13@{CAN\_F7R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2645 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB14@{CAN\_F7R2\_FB14}}
\index{CAN\_F7R2\_FB14@{CAN\_F7R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2646 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB15@{CAN\_F7R2\_FB15}}
\index{CAN\_F7R2\_FB15@{CAN\_F7R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2647 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB16@{CAN\_F7R2\_FB16}}
\index{CAN\_F7R2\_FB16@{CAN\_F7R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2648 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB17@{CAN\_F7R2\_FB17}}
\index{CAN\_F7R2\_FB17@{CAN\_F7R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2649 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB18@{CAN\_F7R2\_FB18}}
\index{CAN\_F7R2\_FB18@{CAN\_F7R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2650 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB19@{CAN\_F7R2\_FB19}}
\index{CAN\_F7R2\_FB19@{CAN\_F7R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2651 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB2@{CAN\_F7R2\_FB2}}
\index{CAN\_F7R2\_FB2@{CAN\_F7R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2634 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB20@{CAN\_F7R2\_FB20}}
\index{CAN\_F7R2\_FB20@{CAN\_F7R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2652 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB21@{CAN\_F7R2\_FB21}}
\index{CAN\_F7R2\_FB21@{CAN\_F7R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2653 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB22@{CAN\_F7R2\_FB22}}
\index{CAN\_F7R2\_FB22@{CAN\_F7R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2654 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB23@{CAN\_F7R2\_FB23}}
\index{CAN\_F7R2\_FB23@{CAN\_F7R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2655 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB24@{CAN\_F7R2\_FB24}}
\index{CAN\_F7R2\_FB24@{CAN\_F7R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2656 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB25@{CAN\_F7R2\_FB25}}
\index{CAN\_F7R2\_FB25@{CAN\_F7R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2657 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB26@{CAN\_F7R2\_FB26}}
\index{CAN\_F7R2\_FB26@{CAN\_F7R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2658 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB27@{CAN\_F7R2\_FB27}}
\index{CAN\_F7R2\_FB27@{CAN\_F7R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2659 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB28@{CAN\_F7R2\_FB28}}
\index{CAN\_F7R2\_FB28@{CAN\_F7R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2660 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB29@{CAN\_F7R2\_FB29}}
\index{CAN\_F7R2\_FB29@{CAN\_F7R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2661 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB3@{CAN\_F7R2\_FB3}}
\index{CAN\_F7R2\_FB3@{CAN\_F7R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2635 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB30@{CAN\_F7R2\_FB30}}
\index{CAN\_F7R2\_FB30@{CAN\_F7R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2662 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB31@{CAN\_F7R2\_FB31}}
\index{CAN\_F7R2\_FB31@{CAN\_F7R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2663 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB4@{CAN\_F7R2\_FB4}}
\index{CAN\_F7R2\_FB4@{CAN\_F7R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2636 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB5@{CAN\_F7R2\_FB5}}
\index{CAN\_F7R2\_FB5@{CAN\_F7R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2637 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB6@{CAN\_F7R2\_FB6}}
\index{CAN\_F7R2\_FB6@{CAN\_F7R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2638 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB7@{CAN\_F7R2\_FB7}}
\index{CAN\_F7R2\_FB7@{CAN\_F7R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2639 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB8@{CAN\_F7R2\_FB8}}
\index{CAN\_F7R2\_FB8@{CAN\_F7R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2640 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F7R2\_FB9@{CAN\_F7R2\_FB9}}
\index{CAN\_F7R2\_FB9@{CAN\_F7R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F7R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F7\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2641 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB0@{CAN\_F8R1\_FB0}}
\index{CAN\_F8R1\_FB0@{CAN\_F8R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2190 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB1@{CAN\_F8R1\_FB1}}
\index{CAN\_F8R1\_FB1@{CAN\_F8R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2191 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB10@{CAN\_F8R1\_FB10}}
\index{CAN\_F8R1\_FB10@{CAN\_F8R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2200 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB11@{CAN\_F8R1\_FB11}}
\index{CAN\_F8R1\_FB11@{CAN\_F8R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2201 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB12@{CAN\_F8R1\_FB12}}
\index{CAN\_F8R1\_FB12@{CAN\_F8R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2202 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB13@{CAN\_F8R1\_FB13}}
\index{CAN\_F8R1\_FB13@{CAN\_F8R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2203 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB14@{CAN\_F8R1\_FB14}}
\index{CAN\_F8R1\_FB14@{CAN\_F8R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2204 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB15@{CAN\_F8R1\_FB15}}
\index{CAN\_F8R1\_FB15@{CAN\_F8R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2205 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB16@{CAN\_F8R1\_FB16}}
\index{CAN\_F8R1\_FB16@{CAN\_F8R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2206 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB17@{CAN\_F8R1\_FB17}}
\index{CAN\_F8R1\_FB17@{CAN\_F8R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2207 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB18@{CAN\_F8R1\_FB18}}
\index{CAN\_F8R1\_FB18@{CAN\_F8R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2208 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB19@{CAN\_F8R1\_FB19}}
\index{CAN\_F8R1\_FB19@{CAN\_F8R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2209 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB2@{CAN\_F8R1\_FB2}}
\index{CAN\_F8R1\_FB2@{CAN\_F8R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2192 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB20@{CAN\_F8R1\_FB20}}
\index{CAN\_F8R1\_FB20@{CAN\_F8R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2210 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB21@{CAN\_F8R1\_FB21}}
\index{CAN\_F8R1\_FB21@{CAN\_F8R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2211 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB22@{CAN\_F8R1\_FB22}}
\index{CAN\_F8R1\_FB22@{CAN\_F8R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2212 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB23@{CAN\_F8R1\_FB23}}
\index{CAN\_F8R1\_FB23@{CAN\_F8R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2213 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB24@{CAN\_F8R1\_FB24}}
\index{CAN\_F8R1\_FB24@{CAN\_F8R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2214 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB25@{CAN\_F8R1\_FB25}}
\index{CAN\_F8R1\_FB25@{CAN\_F8R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2215 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB26@{CAN\_F8R1\_FB26}}
\index{CAN\_F8R1\_FB26@{CAN\_F8R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2216 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB27@{CAN\_F8R1\_FB27}}
\index{CAN\_F8R1\_FB27@{CAN\_F8R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2217 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB28@{CAN\_F8R1\_FB28}}
\index{CAN\_F8R1\_FB28@{CAN\_F8R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2218 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB29@{CAN\_F8R1\_FB29}}
\index{CAN\_F8R1\_FB29@{CAN\_F8R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2219 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB3@{CAN\_F8R1\_FB3}}
\index{CAN\_F8R1\_FB3@{CAN\_F8R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2193 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB30@{CAN\_F8R1\_FB30}}
\index{CAN\_F8R1\_FB30@{CAN\_F8R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2220 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB31@{CAN\_F8R1\_FB31}}
\index{CAN\_F8R1\_FB31@{CAN\_F8R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2221 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB4@{CAN\_F8R1\_FB4}}
\index{CAN\_F8R1\_FB4@{CAN\_F8R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2194 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB5@{CAN\_F8R1\_FB5}}
\index{CAN\_F8R1\_FB5@{CAN\_F8R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2195 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB6@{CAN\_F8R1\_FB6}}
\index{CAN\_F8R1\_FB6@{CAN\_F8R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2196 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB7@{CAN\_F8R1\_FB7}}
\index{CAN\_F8R1\_FB7@{CAN\_F8R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2197 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB8@{CAN\_F8R1\_FB8}}
\index{CAN\_F8R1\_FB8@{CAN\_F8R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2198 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R1\_FB9@{CAN\_F8R1\_FB9}}
\index{CAN\_F8R1\_FB9@{CAN\_F8R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2199 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB0@{CAN\_F8R2\_FB0}}
\index{CAN\_F8R2\_FB0@{CAN\_F8R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2666 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB1@{CAN\_F8R2\_FB1}}
\index{CAN\_F8R2\_FB1@{CAN\_F8R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2667 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB10@{CAN\_F8R2\_FB10}}
\index{CAN\_F8R2\_FB10@{CAN\_F8R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2676 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB11@{CAN\_F8R2\_FB11}}
\index{CAN\_F8R2\_FB11@{CAN\_F8R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2677 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB12@{CAN\_F8R2\_FB12}}
\index{CAN\_F8R2\_FB12@{CAN\_F8R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2678 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB13@{CAN\_F8R2\_FB13}}
\index{CAN\_F8R2\_FB13@{CAN\_F8R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2679 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB14@{CAN\_F8R2\_FB14}}
\index{CAN\_F8R2\_FB14@{CAN\_F8R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2680 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB15@{CAN\_F8R2\_FB15}}
\index{CAN\_F8R2\_FB15@{CAN\_F8R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2681 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB16@{CAN\_F8R2\_FB16}}
\index{CAN\_F8R2\_FB16@{CAN\_F8R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2682 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB17@{CAN\_F8R2\_FB17}}
\index{CAN\_F8R2\_FB17@{CAN\_F8R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2683 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB18@{CAN\_F8R2\_FB18}}
\index{CAN\_F8R2\_FB18@{CAN\_F8R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2684 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB19@{CAN\_F8R2\_FB19}}
\index{CAN\_F8R2\_FB19@{CAN\_F8R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2685 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB2@{CAN\_F8R2\_FB2}}
\index{CAN\_F8R2\_FB2@{CAN\_F8R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2668 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB20@{CAN\_F8R2\_FB20}}
\index{CAN\_F8R2\_FB20@{CAN\_F8R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2686 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB21@{CAN\_F8R2\_FB21}}
\index{CAN\_F8R2\_FB21@{CAN\_F8R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2687 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB22@{CAN\_F8R2\_FB22}}
\index{CAN\_F8R2\_FB22@{CAN\_F8R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2688 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB23@{CAN\_F8R2\_FB23}}
\index{CAN\_F8R2\_FB23@{CAN\_F8R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2689 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB24@{CAN\_F8R2\_FB24}}
\index{CAN\_F8R2\_FB24@{CAN\_F8R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2690 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB25@{CAN\_F8R2\_FB25}}
\index{CAN\_F8R2\_FB25@{CAN\_F8R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2691 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB26@{CAN\_F8R2\_FB26}}
\index{CAN\_F8R2\_FB26@{CAN\_F8R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2692 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB27@{CAN\_F8R2\_FB27}}
\index{CAN\_F8R2\_FB27@{CAN\_F8R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2693 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB28@{CAN\_F8R2\_FB28}}
\index{CAN\_F8R2\_FB28@{CAN\_F8R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2694 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB29@{CAN\_F8R2\_FB29}}
\index{CAN\_F8R2\_FB29@{CAN\_F8R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2695 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB3@{CAN\_F8R2\_FB3}}
\index{CAN\_F8R2\_FB3@{CAN\_F8R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2669 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB30@{CAN\_F8R2\_FB30}}
\index{CAN\_F8R2\_FB30@{CAN\_F8R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2696 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB31@{CAN\_F8R2\_FB31}}
\index{CAN\_F8R2\_FB31@{CAN\_F8R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2697 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB4@{CAN\_F8R2\_FB4}}
\index{CAN\_F8R2\_FB4@{CAN\_F8R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2670 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB5@{CAN\_F8R2\_FB5}}
\index{CAN\_F8R2\_FB5@{CAN\_F8R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2671 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB6@{CAN\_F8R2\_FB6}}
\index{CAN\_F8R2\_FB6@{CAN\_F8R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2672 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB7@{CAN\_F8R2\_FB7}}
\index{CAN\_F8R2\_FB7@{CAN\_F8R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2673 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB8@{CAN\_F8R2\_FB8}}
\index{CAN\_F8R2\_FB8@{CAN\_F8R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2674 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F8R2\_FB9@{CAN\_F8R2\_FB9}}
\index{CAN\_F8R2\_FB9@{CAN\_F8R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F8R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F8\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2675 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB0@{CAN\_F9R1\_FB0}}
\index{CAN\_F9R1\_FB0@{CAN\_F9R1\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2224 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB1@{CAN\_F9R1\_FB1}}
\index{CAN\_F9R1\_FB1@{CAN\_F9R1\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2225 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB10@{CAN\_F9R1\_FB10}}
\index{CAN\_F9R1\_FB10@{CAN\_F9R1\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2234 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB11@{CAN\_F9R1\_FB11}}
\index{CAN\_F9R1\_FB11@{CAN\_F9R1\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2235 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB12@{CAN\_F9R1\_FB12}}
\index{CAN\_F9R1\_FB12@{CAN\_F9R1\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2236 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB13@{CAN\_F9R1\_FB13}}
\index{CAN\_F9R1\_FB13@{CAN\_F9R1\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2237 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB14@{CAN\_F9R1\_FB14}}
\index{CAN\_F9R1\_FB14@{CAN\_F9R1\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2238 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB15@{CAN\_F9R1\_FB15}}
\index{CAN\_F9R1\_FB15@{CAN\_F9R1\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2239 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB16@{CAN\_F9R1\_FB16}}
\index{CAN\_F9R1\_FB16@{CAN\_F9R1\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2240 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB17@{CAN\_F9R1\_FB17}}
\index{CAN\_F9R1\_FB17@{CAN\_F9R1\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2241 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB18@{CAN\_F9R1\_FB18}}
\index{CAN\_F9R1\_FB18@{CAN\_F9R1\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2242 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB19@{CAN\_F9R1\_FB19}}
\index{CAN\_F9R1\_FB19@{CAN\_F9R1\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2243 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB2@{CAN\_F9R1\_FB2}}
\index{CAN\_F9R1\_FB2@{CAN\_F9R1\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2226 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB20@{CAN\_F9R1\_FB20}}
\index{CAN\_F9R1\_FB20@{CAN\_F9R1\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2244 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB21@{CAN\_F9R1\_FB21}}
\index{CAN\_F9R1\_FB21@{CAN\_F9R1\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2245 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB22@{CAN\_F9R1\_FB22}}
\index{CAN\_F9R1\_FB22@{CAN\_F9R1\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2246 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB23@{CAN\_F9R1\_FB23}}
\index{CAN\_F9R1\_FB23@{CAN\_F9R1\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2247 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB24@{CAN\_F9R1\_FB24}}
\index{CAN\_F9R1\_FB24@{CAN\_F9R1\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2248 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB25@{CAN\_F9R1\_FB25}}
\index{CAN\_F9R1\_FB25@{CAN\_F9R1\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2249 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB26@{CAN\_F9R1\_FB26}}
\index{CAN\_F9R1\_FB26@{CAN\_F9R1\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2250 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB27@{CAN\_F9R1\_FB27}}
\index{CAN\_F9R1\_FB27@{CAN\_F9R1\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2251 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB28@{CAN\_F9R1\_FB28}}
\index{CAN\_F9R1\_FB28@{CAN\_F9R1\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2252 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB29@{CAN\_F9R1\_FB29}}
\index{CAN\_F9R1\_FB29@{CAN\_F9R1\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2253 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB3@{CAN\_F9R1\_FB3}}
\index{CAN\_F9R1\_FB3@{CAN\_F9R1\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2227 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB30@{CAN\_F9R1\_FB30}}
\index{CAN\_F9R1\_FB30@{CAN\_F9R1\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2254 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB31@{CAN\_F9R1\_FB31}}
\index{CAN\_F9R1\_FB31@{CAN\_F9R1\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2255 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB4@{CAN\_F9R1\_FB4}}
\index{CAN\_F9R1\_FB4@{CAN\_F9R1\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2228 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB5@{CAN\_F9R1\_FB5}}
\index{CAN\_F9R1\_FB5@{CAN\_F9R1\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2229 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB6@{CAN\_F9R1\_FB6}}
\index{CAN\_F9R1\_FB6@{CAN\_F9R1\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2230 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB7@{CAN\_F9R1\_FB7}}
\index{CAN\_F9R1\_FB7@{CAN\_F9R1\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2231 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB8@{CAN\_F9R1\_FB8}}
\index{CAN\_F9R1\_FB8@{CAN\_F9R1\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2232 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R1\_FB9@{CAN\_F9R1\_FB9}}
\index{CAN\_F9R1\_FB9@{CAN\_F9R1\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R1\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R1\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2233 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB0@{CAN\_F9R2\_FB0}}
\index{CAN\_F9R2\_FB0@{CAN\_F9R2\_FB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB0~0x00000001U}

Filter bit 0 

Definition at line 2700 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB1@{CAN\_F9R2\_FB1}}
\index{CAN\_F9R2\_FB1@{CAN\_F9R2\_FB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB1~0x00000002U}

Filter bit 1 

Definition at line 2701 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB10@{CAN\_F9R2\_FB10}}
\index{CAN\_F9R2\_FB10@{CAN\_F9R2\_FB10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB10~0x00000400U}

Filter bit 10 

Definition at line 2710 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB11@{CAN\_F9R2\_FB11}}
\index{CAN\_F9R2\_FB11@{CAN\_F9R2\_FB11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB11~0x00000800U}

Filter bit 11 

Definition at line 2711 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB12@{CAN\_F9R2\_FB12}}
\index{CAN\_F9R2\_FB12@{CAN\_F9R2\_FB12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB12~0x00001000U}

Filter bit 12 

Definition at line 2712 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB13@{CAN\_F9R2\_FB13}}
\index{CAN\_F9R2\_FB13@{CAN\_F9R2\_FB13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB13~0x00002000U}

Filter bit 13 

Definition at line 2713 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB14@{CAN\_F9R2\_FB14}}
\index{CAN\_F9R2\_FB14@{CAN\_F9R2\_FB14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB14~0x00004000U}

Filter bit 14 

Definition at line 2714 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB15@{CAN\_F9R2\_FB15}}
\index{CAN\_F9R2\_FB15@{CAN\_F9R2\_FB15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB15~0x00008000U}

Filter bit 15 

Definition at line 2715 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB16@{CAN\_F9R2\_FB16}}
\index{CAN\_F9R2\_FB16@{CAN\_F9R2\_FB16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB16~0x00010000U}

Filter bit 16 

Definition at line 2716 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB17@{CAN\_F9R2\_FB17}}
\index{CAN\_F9R2\_FB17@{CAN\_F9R2\_FB17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB17~0x00020000U}

Filter bit 17 

Definition at line 2717 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB18@{CAN\_F9R2\_FB18}}
\index{CAN\_F9R2\_FB18@{CAN\_F9R2\_FB18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB18~0x00040000U}

Filter bit 18 

Definition at line 2718 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB19@{CAN\_F9R2\_FB19}}
\index{CAN\_F9R2\_FB19@{CAN\_F9R2\_FB19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB19~0x00080000U}

Filter bit 19 

Definition at line 2719 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB2@{CAN\_F9R2\_FB2}}
\index{CAN\_F9R2\_FB2@{CAN\_F9R2\_FB2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB2~0x00000004U}

Filter bit 2 

Definition at line 2702 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB20@{CAN\_F9R2\_FB20}}
\index{CAN\_F9R2\_FB20@{CAN\_F9R2\_FB20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB20~0x00100000U}

Filter bit 20 

Definition at line 2720 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB21@{CAN\_F9R2\_FB21}}
\index{CAN\_F9R2\_FB21@{CAN\_F9R2\_FB21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB21~0x00200000U}

Filter bit 21 

Definition at line 2721 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB22@{CAN\_F9R2\_FB22}}
\index{CAN\_F9R2\_FB22@{CAN\_F9R2\_FB22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB22~0x00400000U}

Filter bit 22 

Definition at line 2722 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB23@{CAN\_F9R2\_FB23}}
\index{CAN\_F9R2\_FB23@{CAN\_F9R2\_FB23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB23~0x00800000U}

Filter bit 23 

Definition at line 2723 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB24@{CAN\_F9R2\_FB24}}
\index{CAN\_F9R2\_FB24@{CAN\_F9R2\_FB24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB24~0x01000000U}

Filter bit 24 

Definition at line 2724 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB25@{CAN\_F9R2\_FB25}}
\index{CAN\_F9R2\_FB25@{CAN\_F9R2\_FB25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB25~0x02000000U}

Filter bit 25 

Definition at line 2725 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB26@{CAN\_F9R2\_FB26}}
\index{CAN\_F9R2\_FB26@{CAN\_F9R2\_FB26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB26~0x04000000U}

Filter bit 26 

Definition at line 2726 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB27@{CAN\_F9R2\_FB27}}
\index{CAN\_F9R2\_FB27@{CAN\_F9R2\_FB27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB27~0x08000000U}

Filter bit 27 

Definition at line 2727 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB28@{CAN\_F9R2\_FB28}}
\index{CAN\_F9R2\_FB28@{CAN\_F9R2\_FB28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB28}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB28~0x10000000U}

Filter bit 28 

Definition at line 2728 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB29@{CAN\_F9R2\_FB29}}
\index{CAN\_F9R2\_FB29@{CAN\_F9R2\_FB29}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB29}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB29~0x20000000U}

Filter bit 29 

Definition at line 2729 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB3@{CAN\_F9R2\_FB3}}
\index{CAN\_F9R2\_FB3@{CAN\_F9R2\_FB3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB3~0x00000008U}

Filter bit 3 

Definition at line 2703 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB30@{CAN\_F9R2\_FB30}}
\index{CAN\_F9R2\_FB30@{CAN\_F9R2\_FB30}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB30}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB30~0x40000000U}

Filter bit 30 

Definition at line 2730 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB31@{CAN\_F9R2\_FB31}}
\index{CAN\_F9R2\_FB31@{CAN\_F9R2\_FB31}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB31}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB31~0x80000000U}

Filter bit 31 

Definition at line 2731 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB4@{CAN\_F9R2\_FB4}}
\index{CAN\_F9R2\_FB4@{CAN\_F9R2\_FB4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB4~0x00000010U}

Filter bit 4 

Definition at line 2704 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB5@{CAN\_F9R2\_FB5}}
\index{CAN\_F9R2\_FB5@{CAN\_F9R2\_FB5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB5~0x00000020U}

Filter bit 5 

Definition at line 2705 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB6@{CAN\_F9R2\_FB6}}
\index{CAN\_F9R2\_FB6@{CAN\_F9R2\_FB6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB6~0x00000040U}

Filter bit 6 

Definition at line 2706 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB7@{CAN\_F9R2\_FB7}}
\index{CAN\_F9R2\_FB7@{CAN\_F9R2\_FB7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB7~0x00000080U}

Filter bit 7 

Definition at line 2707 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB8@{CAN\_F9R2\_FB8}}
\index{CAN\_F9R2\_FB8@{CAN\_F9R2\_FB8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB8~0x00000100U}

Filter bit 8 

Definition at line 2708 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_F9R2\_FB9@{CAN\_F9R2\_FB9}}
\index{CAN\_F9R2\_FB9@{CAN\_F9R2\_FB9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_F9R2\_FB9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+F9\+R2\+\_\+\+FB9~0x00000200U}

Filter bit 9 

Definition at line 2709 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT@{CAN\_FA1R\_FACT}}
\index{CAN\_FA1R\_FACT@{CAN\_FA1R\_FACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT~0x0\+FFFFFFFU}

Filter Active 

Definition at line 1887 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT0@{CAN\_FA1R\_FACT0}}
\index{CAN\_FA1R\_FACT0@{CAN\_FA1R\_FACT0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT0~0x00000001U}

Filter Active bit 0 

Definition at line 1888 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT1@{CAN\_FA1R\_FACT1}}
\index{CAN\_FA1R\_FACT1@{CAN\_FA1R\_FACT1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT1~0x00000002U}

Filter Active bit 1 

Definition at line 1889 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT10@{CAN\_FA1R\_FACT10}}
\index{CAN\_FA1R\_FACT10@{CAN\_FA1R\_FACT10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT10~0x00000400U}

Filter Active bit 10 

Definition at line 1898 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT11@{CAN\_FA1R\_FACT11}}
\index{CAN\_FA1R\_FACT11@{CAN\_FA1R\_FACT11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT11~0x00000800U}

Filter Active bit 11 

Definition at line 1899 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT12@{CAN\_FA1R\_FACT12}}
\index{CAN\_FA1R\_FACT12@{CAN\_FA1R\_FACT12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT12~0x00001000U}

Filter Active bit 12 

Definition at line 1900 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT13@{CAN\_FA1R\_FACT13}}
\index{CAN\_FA1R\_FACT13@{CAN\_FA1R\_FACT13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT13~0x00002000U}

Filter Active bit 13 

Definition at line 1901 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2de45b22180cee8e9b3fef000869af3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT14@{CAN\_FA1R\_FACT14}}
\index{CAN\_FA1R\_FACT14@{CAN\_FA1R\_FACT14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT14~0x00004000U}

Filter Active bit 14 

Definition at line 1902 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9e8c965500f24cb92a72038e9db3a03}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT15@{CAN\_FA1R\_FACT15}}
\index{CAN\_FA1R\_FACT15@{CAN\_FA1R\_FACT15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT15~0x00008000U}

Filter Active bit 15 

Definition at line 1903 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae4054fdf1fced195e59509a2282fd023}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT16@{CAN\_FA1R\_FACT16}}
\index{CAN\_FA1R\_FACT16@{CAN\_FA1R\_FACT16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT16~0x00010000U}

Filter Active bit 16 

Definition at line 1904 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a0970d03bb791397495af0762f54d65}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT17@{CAN\_FA1R\_FACT17}}
\index{CAN\_FA1R\_FACT17@{CAN\_FA1R\_FACT17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT17~0x00020000U}

Filter Active bit 17 

Definition at line 1905 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98ba61a8ef9d4e5cea606148281e432d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT18@{CAN\_FA1R\_FACT18}}
\index{CAN\_FA1R\_FACT18@{CAN\_FA1R\_FACT18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT18~0x00040000U}

Filter Active bit 18 

Definition at line 1906 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga87064c634cec6fc2ee70fecbb04b92c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT19@{CAN\_FA1R\_FACT19}}
\index{CAN\_FA1R\_FACT19@{CAN\_FA1R\_FACT19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT19~0x00080000U}

Filter Active bit 19 

Definition at line 1907 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT2@{CAN\_FA1R\_FACT2}}
\index{CAN\_FA1R\_FACT2@{CAN\_FA1R\_FACT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT2~0x00000004U}

Filter Active bit 2 

Definition at line 1890 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0222f2ac5c4d4b9e6382d4dd8286bb2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT20@{CAN\_FA1R\_FACT20}}
\index{CAN\_FA1R\_FACT20@{CAN\_FA1R\_FACT20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT20~0x00100000U}

Filter Active bit 20 

Definition at line 1908 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22534866322499e9d05513f0d41754fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT21@{CAN\_FA1R\_FACT21}}
\index{CAN\_FA1R\_FACT21@{CAN\_FA1R\_FACT21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT21~0x00200000U}

Filter Active bit 21 

Definition at line 1909 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9febd35acb8257833bf9dbbe18b063b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT22@{CAN\_FA1R\_FACT22}}
\index{CAN\_FA1R\_FACT22@{CAN\_FA1R\_FACT22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT22~0x00400000U}

Filter Active bit 22 

Definition at line 1910 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12e95e773be98669c171971d3be8cc8b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT23@{CAN\_FA1R\_FACT23}}
\index{CAN\_FA1R\_FACT23@{CAN\_FA1R\_FACT23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT23~0x00800000U}

Filter Active bit 23 

Definition at line 1911 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga63dd04052a79614027b3efe30ea1724a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT24@{CAN\_FA1R\_FACT24}}
\index{CAN\_FA1R\_FACT24@{CAN\_FA1R\_FACT24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT24~0x01000000U}

Filter Active bit 24 

Definition at line 1912 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga994fbfb885e73b4221b64f8bcb19631e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT25@{CAN\_FA1R\_FACT25}}
\index{CAN\_FA1R\_FACT25@{CAN\_FA1R\_FACT25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT25~0x02000000U}

Filter Active bit 25 

Definition at line 1913 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf64c2c798a0c3bbe2745bf603e034a89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT26@{CAN\_FA1R\_FACT26}}
\index{CAN\_FA1R\_FACT26@{CAN\_FA1R\_FACT26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT26~0x04000000U}

Filter Active bit 26 

Definition at line 1914 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf72e900b51c3c380a81832d0314643c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT27@{CAN\_FA1R\_FACT27}}
\index{CAN\_FA1R\_FACT27@{CAN\_FA1R\_FACT27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT27~0x08000000U}

Filter Active bit 27 

Definition at line 1915 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT3@{CAN\_FA1R\_FACT3}}
\index{CAN\_FA1R\_FACT3@{CAN\_FA1R\_FACT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT3~0x00000008U}

Filter Active bit 3 

Definition at line 1891 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT4@{CAN\_FA1R\_FACT4}}
\index{CAN\_FA1R\_FACT4@{CAN\_FA1R\_FACT4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT4~0x00000010U}

Filter Active bit 4 

Definition at line 1892 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT5@{CAN\_FA1R\_FACT5}}
\index{CAN\_FA1R\_FACT5@{CAN\_FA1R\_FACT5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT5~0x00000020U}

Filter Active bit 5 

Definition at line 1893 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT6@{CAN\_FA1R\_FACT6}}
\index{CAN\_FA1R\_FACT6@{CAN\_FA1R\_FACT6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT6~0x00000040U}

Filter Active bit 6 

Definition at line 1894 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT7@{CAN\_FA1R\_FACT7}}
\index{CAN\_FA1R\_FACT7@{CAN\_FA1R\_FACT7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT7~0x00000080U}

Filter Active bit 7 

Definition at line 1895 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT8@{CAN\_FA1R\_FACT8}}
\index{CAN\_FA1R\_FACT8@{CAN\_FA1R\_FACT8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT8~0x00000100U}

Filter Active bit 8 

Definition at line 1896 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FA1R\_FACT9@{CAN\_FA1R\_FACT9}}
\index{CAN\_FA1R\_FACT9@{CAN\_FA1R\_FACT9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FA1R\_FACT9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FA1\+R\+\_\+\+FACT9~0x00000200U}

Filter Active bit 9 

Definition at line 1897 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA@{CAN\_FFA1R\_FFA}}
\index{CAN\_FFA1R\_FFA@{CAN\_FFA1R\_FFA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA~0x0\+FFFFFFFU}

Filter FIFO Assignment 

Definition at line 1856 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA0@{CAN\_FFA1R\_FFA0}}
\index{CAN\_FFA1R\_FFA0@{CAN\_FFA1R\_FFA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0~0x00000001U}

Filter FIFO Assignment bit 0 

Definition at line 1857 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA1@{CAN\_FFA1R\_FFA1}}
\index{CAN\_FFA1R\_FFA1@{CAN\_FFA1R\_FFA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1~0x00000002U}

Filter FIFO Assignment bit 1 

Definition at line 1858 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA10@{CAN\_FFA1R\_FFA10}}
\index{CAN\_FFA1R\_FFA10@{CAN\_FFA1R\_FFA10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10~0x00000400U}

Filter FIFO Assignment bit 10 

Definition at line 1867 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA11@{CAN\_FFA1R\_FFA11}}
\index{CAN\_FFA1R\_FFA11@{CAN\_FFA1R\_FFA11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11~0x00000800U}

Filter FIFO Assignment bit 11 

Definition at line 1868 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA12@{CAN\_FFA1R\_FFA12}}
\index{CAN\_FFA1R\_FFA12@{CAN\_FFA1R\_FFA12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12~0x00001000U}

Filter FIFO Assignment bit 12 

Definition at line 1869 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA13@{CAN\_FFA1R\_FFA13}}
\index{CAN\_FFA1R\_FFA13@{CAN\_FFA1R\_FFA13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13~0x00002000U}

Filter FIFO Assignment bit 13 

Definition at line 1870 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6bdc473bfe275c940734d2c1775d982d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA14@{CAN\_FFA1R\_FFA14}}
\index{CAN\_FFA1R\_FFA14@{CAN\_FFA1R\_FFA14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA14~0x00004000U}

Filter FIFO Assignment bit 14 

Definition at line 1871 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8c72b1a17bc4a9c7ec3251af645e290d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA15@{CAN\_FFA1R\_FFA15}}
\index{CAN\_FFA1R\_FFA15@{CAN\_FFA1R\_FFA15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA15~0x00008000U}

Filter FIFO Assignment bit 15 

Definition at line 1872 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadac411834c4a2118354f7b160c292dd6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA16@{CAN\_FFA1R\_FFA16}}
\index{CAN\_FFA1R\_FFA16@{CAN\_FFA1R\_FFA16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA16~0x00010000U}

Filter FIFO Assignment bit 16 

Definition at line 1873 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf73b3c3d378246929f1092416546aa45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA17@{CAN\_FFA1R\_FFA17}}
\index{CAN\_FFA1R\_FFA17@{CAN\_FFA1R\_FFA17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA17~0x00020000U}

Filter FIFO Assignment bit 17 

Definition at line 1874 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc2bf72b9f9c57ddcaf09449a208a4ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA18@{CAN\_FFA1R\_FFA18}}
\index{CAN\_FFA1R\_FFA18@{CAN\_FFA1R\_FFA18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA18~0x00040000U}

Filter FIFO Assignment bit 18 

Definition at line 1875 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a2371494a1ab03e90ff471b4e88d4eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA19@{CAN\_FFA1R\_FFA19}}
\index{CAN\_FFA1R\_FFA19@{CAN\_FFA1R\_FFA19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA19~0x00080000U}

Filter FIFO Assignment bit 19 

Definition at line 1876 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA2@{CAN\_FFA1R\_FFA2}}
\index{CAN\_FFA1R\_FFA2@{CAN\_FFA1R\_FFA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2~0x00000004U}

Filter FIFO Assignment bit 2 

Definition at line 1859 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7359bb245f5bc6f9298bdae577c7f2d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA20@{CAN\_FFA1R\_FFA20}}
\index{CAN\_FFA1R\_FFA20@{CAN\_FFA1R\_FFA20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA20~0x00100000U}

Filter FIFO Assignment bit 20 

Definition at line 1877 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4390bdfd6fb22feb6b64de18b45304d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA21@{CAN\_FFA1R\_FFA21}}
\index{CAN\_FFA1R\_FFA21@{CAN\_FFA1R\_FFA21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA21~0x00200000U}

Filter FIFO Assignment bit 21 

Definition at line 1878 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga029cfaf7e13f5214dd3e056b0984b1d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA22@{CAN\_FFA1R\_FFA22}}
\index{CAN\_FFA1R\_FFA22@{CAN\_FFA1R\_FFA22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA22~0x00400000U}

Filter FIFO Assignment bit 22 

Definition at line 1879 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad969df81e8f4d8902ddf9ac76c7ff9d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA23@{CAN\_FFA1R\_FFA23}}
\index{CAN\_FFA1R\_FFA23@{CAN\_FFA1R\_FFA23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA23~0x00800000U}

Filter FIFO Assignment bit 23 

Definition at line 1880 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d1adf29e37676017c67204623a45985}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA24@{CAN\_FFA1R\_FFA24}}
\index{CAN\_FFA1R\_FFA24@{CAN\_FFA1R\_FFA24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA24~0x01000000U}

Filter FIFO Assignment bit 24 

Definition at line 1881 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40553faf034d88e215c71d40c08f774e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA25@{CAN\_FFA1R\_FFA25}}
\index{CAN\_FFA1R\_FFA25@{CAN\_FFA1R\_FFA25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA25~0x02000000U}

Filter FIFO Assignment bit 25 

Definition at line 1882 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d347ff7528138f59d223adf7c838440}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA26@{CAN\_FFA1R\_FFA26}}
\index{CAN\_FFA1R\_FFA26@{CAN\_FFA1R\_FFA26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA26~0x04000000U}

Filter FIFO Assignment bit 26 

Definition at line 1883 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4ace5c7e4d87bebdc36d66de6cef7442}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA27@{CAN\_FFA1R\_FFA27}}
\index{CAN\_FFA1R\_FFA27@{CAN\_FFA1R\_FFA27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA27~0x08000000U}

Filter FIFO Assignment bit 27 

Definition at line 1884 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA3@{CAN\_FFA1R\_FFA3}}
\index{CAN\_FFA1R\_FFA3@{CAN\_FFA1R\_FFA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3~0x00000008U}

Filter FIFO Assignment bit 3 

Definition at line 1860 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA4@{CAN\_FFA1R\_FFA4}}
\index{CAN\_FFA1R\_FFA4@{CAN\_FFA1R\_FFA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4~0x00000010U}

Filter FIFO Assignment bit 4 

Definition at line 1861 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA5@{CAN\_FFA1R\_FFA5}}
\index{CAN\_FFA1R\_FFA5@{CAN\_FFA1R\_FFA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5~0x00000020U}

Filter FIFO Assignment bit 5 

Definition at line 1862 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA6@{CAN\_FFA1R\_FFA6}}
\index{CAN\_FFA1R\_FFA6@{CAN\_FFA1R\_FFA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6~0x00000040U}

Filter FIFO Assignment bit 6 

Definition at line 1863 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA7@{CAN\_FFA1R\_FFA7}}
\index{CAN\_FFA1R\_FFA7@{CAN\_FFA1R\_FFA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7~0x00000080U}

Filter FIFO Assignment bit 7 

Definition at line 1864 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA8@{CAN\_FFA1R\_FFA8}}
\index{CAN\_FFA1R\_FFA8@{CAN\_FFA1R\_FFA8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8~0x00000100U}

Filter FIFO Assignment bit 8 

Definition at line 1865 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FFA1R\_FFA9@{CAN\_FFA1R\_FFA9}}
\index{CAN\_FFA1R\_FFA9@{CAN\_FFA1R\_FFA9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FFA1R\_FFA9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9~0x00000200U}

Filter FIFO Assignment bit 9 

Definition at line 1866 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM@{CAN\_FM1R\_FBM}}
\index{CAN\_FM1R\_FBM@{CAN\_FM1R\_FBM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM~0x0\+FFFFFFFU}

Filter Mode 

Definition at line 1794 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM0@{CAN\_FM1R\_FBM0}}
\index{CAN\_FM1R\_FBM0@{CAN\_FM1R\_FBM0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM0~0x00000001U}

Filter Init Mode bit 0 

Definition at line 1795 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM1@{CAN\_FM1R\_FBM1}}
\index{CAN\_FM1R\_FBM1@{CAN\_FM1R\_FBM1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM1~0x00000002U}

Filter Init Mode bit 1 

Definition at line 1796 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM10@{CAN\_FM1R\_FBM10}}
\index{CAN\_FM1R\_FBM10@{CAN\_FM1R\_FBM10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM10~0x00000400U}

Filter Init Mode bit 10 

Definition at line 1805 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM11@{CAN\_FM1R\_FBM11}}
\index{CAN\_FM1R\_FBM11@{CAN\_FM1R\_FBM11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM11~0x00000800U}

Filter Init Mode bit 11 

Definition at line 1806 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM12@{CAN\_FM1R\_FBM12}}
\index{CAN\_FM1R\_FBM12@{CAN\_FM1R\_FBM12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM12~0x00001000U}

Filter Init Mode bit 12 

Definition at line 1807 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM13@{CAN\_FM1R\_FBM13}}
\index{CAN\_FM1R\_FBM13@{CAN\_FM1R\_FBM13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM13~0x00002000U}

Filter Init Mode bit 13 

Definition at line 1808 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae348cc5bec6eecd8a188c3e90a9618d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM14@{CAN\_FM1R\_FBM14}}
\index{CAN\_FM1R\_FBM14@{CAN\_FM1R\_FBM14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM14~0x00004000U}

Filter Init Mode bit 14 

Definition at line 1809 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga815c710d287cec5c46a901d01e4cac76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM15@{CAN\_FM1R\_FBM15}}
\index{CAN\_FM1R\_FBM15@{CAN\_FM1R\_FBM15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM15~0x00008000U}

Filter Init Mode bit 15 

Definition at line 1810 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6500fcdf1baf5d5019364ad155e30bf0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM16@{CAN\_FM1R\_FBM16}}
\index{CAN\_FM1R\_FBM16@{CAN\_FM1R\_FBM16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM16~0x00010000U}

Filter Init Mode bit 16 

Definition at line 1811 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga698a1a5cf309ba539973ad61a08ed531}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM17@{CAN\_FM1R\_FBM17}}
\index{CAN\_FM1R\_FBM17@{CAN\_FM1R\_FBM17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM17~0x00020000U}

Filter Init Mode bit 17 

Definition at line 1812 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa47585a76a3ddf465abad7176e993ca1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM18@{CAN\_FM1R\_FBM18}}
\index{CAN\_FM1R\_FBM18@{CAN\_FM1R\_FBM18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM18~0x00040000U}

Filter Init Mode bit 18 

Definition at line 1813 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70c9e6ce3b2e262912480c533cb94c30}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM19@{CAN\_FM1R\_FBM19}}
\index{CAN\_FM1R\_FBM19@{CAN\_FM1R\_FBM19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM19~0x00080000U}

Filter Init Mode bit 19 

Definition at line 1814 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM2@{CAN\_FM1R\_FBM2}}
\index{CAN\_FM1R\_FBM2@{CAN\_FM1R\_FBM2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM2~0x00000004U}

Filter Init Mode bit 2 

Definition at line 1797 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4af2f860f3d7c3bf3509daf366143baf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM20@{CAN\_FM1R\_FBM20}}
\index{CAN\_FM1R\_FBM20@{CAN\_FM1R\_FBM20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM20~0x00100000U}

Filter Init Mode bit 20 

Definition at line 1815 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9bfdcf62b11bffb9afbee7f6258f089b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM21@{CAN\_FM1R\_FBM21}}
\index{CAN\_FM1R\_FBM21@{CAN\_FM1R\_FBM21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM21~0x00200000U}

Filter Init Mode bit 21 

Definition at line 1816 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67e71ecc049fe1c882be5e03aaecdc01}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM22@{CAN\_FM1R\_FBM22}}
\index{CAN\_FM1R\_FBM22@{CAN\_FM1R\_FBM22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM22~0x00400000U}

Filter Init Mode bit 22 

Definition at line 1817 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70ac1d53ad6dbc162272b92aa704eff4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM23@{CAN\_FM1R\_FBM23}}
\index{CAN\_FM1R\_FBM23@{CAN\_FM1R\_FBM23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM23~0x00800000U}

Filter Init Mode bit 23 

Definition at line 1818 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2befceefa1b4600adb96b1150a738dcf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM24@{CAN\_FM1R\_FBM24}}
\index{CAN\_FM1R\_FBM24@{CAN\_FM1R\_FBM24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM24~0x01000000U}

Filter Init Mode bit 24 

Definition at line 1819 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf8302ff02a952e32bd6cb5d8ce17ef94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM25@{CAN\_FM1R\_FBM25}}
\index{CAN\_FM1R\_FBM25@{CAN\_FM1R\_FBM25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM25~0x02000000U}

Filter Init Mode bit 25 

Definition at line 1820 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ea4af83b76361928669dc1de5681bd5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM26@{CAN\_FM1R\_FBM26}}
\index{CAN\_FM1R\_FBM26@{CAN\_FM1R\_FBM26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM26~0x04000000U}

Filter Init Mode bit 26 

Definition at line 1821 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40ca208f170b85611874b2f832623aa8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM27@{CAN\_FM1R\_FBM27}}
\index{CAN\_FM1R\_FBM27@{CAN\_FM1R\_FBM27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM27~0x08000000U}

Filter Init Mode bit 27 

Definition at line 1822 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM3@{CAN\_FM1R\_FBM3}}
\index{CAN\_FM1R\_FBM3@{CAN\_FM1R\_FBM3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM3~0x00000008U}

Filter Init Mode bit 3 

Definition at line 1798 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM4@{CAN\_FM1R\_FBM4}}
\index{CAN\_FM1R\_FBM4@{CAN\_FM1R\_FBM4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM4~0x00000010U}

Filter Init Mode bit 4 

Definition at line 1799 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM5@{CAN\_FM1R\_FBM5}}
\index{CAN\_FM1R\_FBM5@{CAN\_FM1R\_FBM5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM5~0x00000020U}

Filter Init Mode bit 5 

Definition at line 1800 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM6@{CAN\_FM1R\_FBM6}}
\index{CAN\_FM1R\_FBM6@{CAN\_FM1R\_FBM6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM6~0x00000040U}

Filter Init Mode bit 6 

Definition at line 1801 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM7@{CAN\_FM1R\_FBM7}}
\index{CAN\_FM1R\_FBM7@{CAN\_FM1R\_FBM7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM7~0x00000080U}

Filter Init Mode bit 7 

Definition at line 1802 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM8@{CAN\_FM1R\_FBM8}}
\index{CAN\_FM1R\_FBM8@{CAN\_FM1R\_FBM8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM8~0x00000100U}

Filter Init Mode bit 8 

Definition at line 1803 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FM1R\_FBM9@{CAN\_FM1R\_FBM9}}
\index{CAN\_FM1R\_FBM9@{CAN\_FM1R\_FBM9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FM1R\_FBM9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FM1\+R\+\_\+\+FBM9~0x00000200U}

Filter Init Mode bit 9 

Definition at line 1804 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3753c67c075a4508104d112ef9047f21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FMR\_CAN2SB@{CAN\_FMR\_CAN2SB}}
\index{CAN\_FMR\_CAN2SB@{CAN\_FMR\_CAN2SB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FMR\_CAN2SB}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB~0x00003\+F00U}

CAN2 start bank 

Definition at line 1791 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FMR\_FINIT@{CAN\_FMR\_FINIT}}
\index{CAN\_FMR\_FINIT@{CAN\_FMR\_FINIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FMR\_FINIT}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FMR\+\_\+\+FINIT~0x01U}

Filter Init Mode 

Definition at line 1790 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC@{CAN\_FS1R\_FSC}}
\index{CAN\_FS1R\_FSC@{CAN\_FS1R\_FSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC~0x0\+FFFFFFFU}

Filter Scale Configuration 

Definition at line 1825 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC0@{CAN\_FS1R\_FSC0}}
\index{CAN\_FS1R\_FSC0@{CAN\_FS1R\_FSC0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC0~0x00000001U}

Filter Scale Configuration bit 0 

Definition at line 1826 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC1@{CAN\_FS1R\_FSC1}}
\index{CAN\_FS1R\_FSC1@{CAN\_FS1R\_FSC1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC1~0x00000002U}

Filter Scale Configuration bit 1 

Definition at line 1827 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC10@{CAN\_FS1R\_FSC10}}
\index{CAN\_FS1R\_FSC10@{CAN\_FS1R\_FSC10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC10}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC10~0x00000400U}

Filter Scale Configuration bit 10 

Definition at line 1836 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC11@{CAN\_FS1R\_FSC11}}
\index{CAN\_FS1R\_FSC11@{CAN\_FS1R\_FSC11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC11}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC11~0x00000800U}

Filter Scale Configuration bit 11 

Definition at line 1837 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC12@{CAN\_FS1R\_FSC12}}
\index{CAN\_FS1R\_FSC12@{CAN\_FS1R\_FSC12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC12}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC12~0x00001000U}

Filter Scale Configuration bit 12 

Definition at line 1838 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC13@{CAN\_FS1R\_FSC13}}
\index{CAN\_FS1R\_FSC13@{CAN\_FS1R\_FSC13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC13}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC13~0x00002000U}

Filter Scale Configuration bit 13 

Definition at line 1839 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga361a4228de4644d1d6a810f4d074eb5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC14@{CAN\_FS1R\_FSC14}}
\index{CAN\_FS1R\_FSC14@{CAN\_FS1R\_FSC14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC14}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC14~0x00004000U}

Filter Scale Configuration bit 14 

Definition at line 1840 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5ff2e59c16311405dc891f956c7ec96}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC15@{CAN\_FS1R\_FSC15}}
\index{CAN\_FS1R\_FSC15@{CAN\_FS1R\_FSC15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC15}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC15~0x00008000U}

Filter Scale Configuration bit 15 

Definition at line 1841 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0996ddbc1dcd487c052a0ae81ab852e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC16@{CAN\_FS1R\_FSC16}}
\index{CAN\_FS1R\_FSC16@{CAN\_FS1R\_FSC16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC16}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC16~0x00010000U}

Filter Scale Configuration bit 16 

Definition at line 1842 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65482dccb8701bf35d1397aadc1e7dde}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC17@{CAN\_FS1R\_FSC17}}
\index{CAN\_FS1R\_FSC17@{CAN\_FS1R\_FSC17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC17}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC17~0x00020000U}

Filter Scale Configuration bit 17 

Definition at line 1843 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2657192999f8d7f7fdd5c5ef14d884f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC18@{CAN\_FS1R\_FSC18}}
\index{CAN\_FS1R\_FSC18@{CAN\_FS1R\_FSC18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC18}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC18~0x00040000U}

Filter Scale Configuration bit 18 

Definition at line 1844 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd584a3a9b6d6ae964c0484decb86a93}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC19@{CAN\_FS1R\_FSC19}}
\index{CAN\_FS1R\_FSC19@{CAN\_FS1R\_FSC19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC19}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC19~0x00080000U}

Filter Scale Configuration bit 19 

Definition at line 1845 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC2@{CAN\_FS1R\_FSC2}}
\index{CAN\_FS1R\_FSC2@{CAN\_FS1R\_FSC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC2~0x00000004U}

Filter Scale Configuration bit 2 

Definition at line 1828 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae5a5e1f0f1a66d607984d02b96b7fa2a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC20@{CAN\_FS1R\_FSC20}}
\index{CAN\_FS1R\_FSC20@{CAN\_FS1R\_FSC20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC20}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC20~0x00100000U}

Filter Scale Configuration bit 20 

Definition at line 1846 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa1d6dbc3fc5025a9e7416cc4b40cb7d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC21@{CAN\_FS1R\_FSC21}}
\index{CAN\_FS1R\_FSC21@{CAN\_FS1R\_FSC21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC21}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC21~0x00200000U}

Filter Scale Configuration bit 21 

Definition at line 1847 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga586c662a1dd2458cd1644e597c8da86d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC22@{CAN\_FS1R\_FSC22}}
\index{CAN\_FS1R\_FSC22@{CAN\_FS1R\_FSC22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC22}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC22~0x00400000U}

Filter Scale Configuration bit 22 

Definition at line 1848 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga941b39874446041b446c3102646a49b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC23@{CAN\_FS1R\_FSC23}}
\index{CAN\_FS1R\_FSC23@{CAN\_FS1R\_FSC23}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC23}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC23~0x00800000U}

Filter Scale Configuration bit 23 

Definition at line 1849 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga702728de40ecf0afc5bc8f05ee243ece}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC24@{CAN\_FS1R\_FSC24}}
\index{CAN\_FS1R\_FSC24@{CAN\_FS1R\_FSC24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC24}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC24~0x01000000U}

Filter Scale Configuration bit 24 

Definition at line 1850 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bd08e49dcb537e967ef7e8a7b30e9d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC25@{CAN\_FS1R\_FSC25}}
\index{CAN\_FS1R\_FSC25@{CAN\_FS1R\_FSC25}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC25}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC25~0x02000000U}

Filter Scale Configuration bit 25 

Definition at line 1851 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac642623c62041b1be7ce3af929c4f924}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC26@{CAN\_FS1R\_FSC26}}
\index{CAN\_FS1R\_FSC26@{CAN\_FS1R\_FSC26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC26}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC26~0x04000000U}

Filter Scale Configuration bit 26 

Definition at line 1852 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e86579ebc64eda3a65fd8d40e15af57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC27@{CAN\_FS1R\_FSC27}}
\index{CAN\_FS1R\_FSC27@{CAN\_FS1R\_FSC27}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC27}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC27~0x08000000U}

Filter Scale Configuration bit 27 

Definition at line 1853 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC3@{CAN\_FS1R\_FSC3}}
\index{CAN\_FS1R\_FSC3@{CAN\_FS1R\_FSC3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC3~0x00000008U}

Filter Scale Configuration bit 3 

Definition at line 1829 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC4@{CAN\_FS1R\_FSC4}}
\index{CAN\_FS1R\_FSC4@{CAN\_FS1R\_FSC4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC4~0x00000010U}

Filter Scale Configuration bit 4 

Definition at line 1830 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC5@{CAN\_FS1R\_FSC5}}
\index{CAN\_FS1R\_FSC5@{CAN\_FS1R\_FSC5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC5~0x00000020U}

Filter Scale Configuration bit 5 

Definition at line 1831 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC6@{CAN\_FS1R\_FSC6}}
\index{CAN\_FS1R\_FSC6@{CAN\_FS1R\_FSC6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC6~0x00000040U}

Filter Scale Configuration bit 6 

Definition at line 1832 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC7@{CAN\_FS1R\_FSC7}}
\index{CAN\_FS1R\_FSC7@{CAN\_FS1R\_FSC7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC7~0x00000080U}

Filter Scale Configuration bit 7 

Definition at line 1833 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC8@{CAN\_FS1R\_FSC8}}
\index{CAN\_FS1R\_FSC8@{CAN\_FS1R\_FSC8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC8}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC8~0x00000100U}

Filter Scale Configuration bit 8 

Definition at line 1834 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_FS1R\_FSC9@{CAN\_FS1R\_FSC9}}
\index{CAN\_FS1R\_FSC9@{CAN\_FS1R\_FSC9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_FS1R\_FSC9}
{\footnotesize\ttfamily \#define CAN\+\_\+\+FS1\+R\+\_\+\+FSC9~0x00000200U}

Filter Scale Configuration bit 9 

Definition at line 1835 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_BOFIE@{CAN\_IER\_BOFIE}}
\index{CAN\_IER\_BOFIE@{CAN\_IER\_BOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_BOFIE\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+BOFIE~0x00000400U}

Bus-\/\+Off Interrupt Enable

Bus-\/off interrupt enable 

Definition at line 1633 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_BOFIE@{CAN\_IER\_BOFIE}}
\index{CAN\_IER\_BOFIE@{CAN\_IER\_BOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_BOFIE\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+BOFIE~0x00000400U}

Bus-\/\+Off Interrupt Enable

Bus-\/off interrupt enable 

Definition at line 1633 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_EPVIE@{CAN\_IER\_EPVIE}}
\index{CAN\_IER\_EPVIE@{CAN\_IER\_EPVIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_EPVIE\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+EPVIE~0x00000200U}

Error Passive Interrupt Enable

Error passive interrupt enable 

Definition at line 1632 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_EPVIE@{CAN\_IER\_EPVIE}}
\index{CAN\_IER\_EPVIE@{CAN\_IER\_EPVIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_EPVIE\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+EPVIE~0x00000200U}

Error Passive Interrupt Enable

Error passive interrupt enable 

Definition at line 1632 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_ERRIE@{CAN\_IER\_ERRIE}}
\index{CAN\_IER\_ERRIE@{CAN\_IER\_ERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_ERRIE\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+ERRIE~0x00008000U}

Error Interrupt Enable

Error interrupt enable 

Definition at line 1635 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_ERRIE@{CAN\_IER\_ERRIE}}
\index{CAN\_IER\_ERRIE@{CAN\_IER\_ERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_ERRIE\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+ERRIE~0x00008000U}

Error Interrupt Enable

Error interrupt enable 

Definition at line 1635 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_EWGIE@{CAN\_IER\_EWGIE}}
\index{CAN\_IER\_EWGIE@{CAN\_IER\_EWGIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_EWGIE\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+EWGIE~0x00000100U}

Error Warning Interrupt Enable

Error warning interrupt enable 

Definition at line 1631 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_EWGIE@{CAN\_IER\_EWGIE}}
\index{CAN\_IER\_EWGIE@{CAN\_IER\_EWGIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_EWGIE\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+EWGIE~0x00000100U}

Error Warning Interrupt Enable

Error warning interrupt enable 

Definition at line 1631 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FFIE0@{CAN\_IER\_FFIE0}}
\index{CAN\_IER\_FFIE0@{CAN\_IER\_FFIE0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_FFIE0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FFIE0~0x00000004U}

FIFO Full Interrupt Enable 

Definition at line 1619 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FFIE1@{CAN\_IER\_FFIE1}}
\index{CAN\_IER\_FFIE1@{CAN\_IER\_FFIE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_FFIE1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FFIE1~0x00000020U}

FIFO Full Interrupt Enable 

Definition at line 1622 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FMPIE0@{CAN\_IER\_FMPIE0}}
\index{CAN\_IER\_FMPIE0@{CAN\_IER\_FMPIE0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_FMPIE0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FMPIE0~0x00000002U}

FIFO Message Pending Interrupt Enable 

Definition at line 1618 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FMPIE1@{CAN\_IER\_FMPIE1}}
\index{CAN\_IER\_FMPIE1@{CAN\_IER\_FMPIE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_FMPIE1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FMPIE1~0x00000010U}

FIFO Message Pending Interrupt Enable 

Definition at line 1621 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FOVIE0@{CAN\_IER\_FOVIE0}}
\index{CAN\_IER\_FOVIE0@{CAN\_IER\_FOVIE0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_FOVIE0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FOVIE0~0x00000008U}

FIFO Overrun Interrupt Enable 

Definition at line 1620 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_FOVIE1@{CAN\_IER\_FOVIE1}}
\index{CAN\_IER\_FOVIE1@{CAN\_IER\_FOVIE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_FOVIE1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+FOVIE1~0x00000040U}

FIFO Overrun Interrupt Enable 

Definition at line 1623 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_LECIE@{CAN\_IER\_LECIE}}
\index{CAN\_IER\_LECIE@{CAN\_IER\_LECIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_LECIE\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+LECIE~0x00000800U}

Last Error Code Interrupt Enable

Last error code interrupt enable 

Definition at line 1634 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_LECIE@{CAN\_IER\_LECIE}}
\index{CAN\_IER\_LECIE@{CAN\_IER\_LECIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_LECIE\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+LECIE~0x00000800U}

Last Error Code Interrupt Enable

Last error code interrupt enable 

Definition at line 1634 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_SLKIE@{CAN\_IER\_SLKIE}}
\index{CAN\_IER\_SLKIE@{CAN\_IER\_SLKIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_SLKIE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+SLKIE~0x00020000U}

Sleep Interrupt Enable 

Definition at line 1630 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_TMEIE@{CAN\_IER\_TMEIE}}
\index{CAN\_IER\_TMEIE@{CAN\_IER\_TMEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_TMEIE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+TMEIE~0x00000001U}

Transmit Mailbox Empty Interrupt Enable 

Definition at line 1617 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_IER\_WKUIE@{CAN\_IER\_WKUIE}}
\index{CAN\_IER\_WKUIE@{CAN\_IER\_WKUIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_IER\_WKUIE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+IER\+\_\+\+WKUIE~0x00010000U}

Wakeup Interrupt Enable 

Definition at line 1629 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_ABOM@{CAN\_MCR\_ABOM}}
\index{CAN\_MCR\_ABOM@{CAN\_MCR\_ABOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_ABOM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+ABOM~0x00000040U}

Automatic Bus-\/\+Off Management 

Definition at line 1561 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_AWUM@{CAN\_MCR\_AWUM}}
\index{CAN\_MCR\_AWUM@{CAN\_MCR\_AWUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_AWUM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+AWUM~0x00000020U}

Automatic Wakeup Mode 

Definition at line 1560 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf74445921cdd9df3e44b6b9ba8f67491}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_DBF@{CAN\_MCR\_DBF}}
\index{CAN\_MCR\_DBF@{CAN\_MCR\_DBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_DBF}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+DBF~0x00010000U}

bx\+CAN Debug freeze 

Definition at line 1564 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_INRQ@{CAN\_MCR\_INRQ}}
\index{CAN\_MCR\_INRQ@{CAN\_MCR\_INRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_INRQ}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+INRQ~0x00000001U}

$<$CAN control and status registers Initialization Request 

Definition at line 1555 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_NART@{CAN\_MCR\_NART}}
\index{CAN\_MCR\_NART@{CAN\_MCR\_NART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_NART}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+NART~0x00000010U}

No Automatic Retransmission 

Definition at line 1559 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_RESET@{CAN\_MCR\_RESET}}
\index{CAN\_MCR\_RESET@{CAN\_MCR\_RESET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_RESET}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+RESET~0x00008000U}

bx\+CAN software master reset 

Definition at line 1563 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_RFLM@{CAN\_MCR\_RFLM}}
\index{CAN\_MCR\_RFLM@{CAN\_MCR\_RFLM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_RFLM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+RFLM~0x00000008U}

Receive FIFO Locked Mode 

Definition at line 1558 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_SLEEP@{CAN\_MCR\_SLEEP}}
\index{CAN\_MCR\_SLEEP@{CAN\_MCR\_SLEEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_SLEEP}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+SLEEP~0x00000002U}

Sleep Mode Request 

Definition at line 1556 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_TTCM@{CAN\_MCR\_TTCM}}
\index{CAN\_MCR\_TTCM@{CAN\_MCR\_TTCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_TTCM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+TTCM~0x00000080U}

Time Triggered Communication Mode 

Definition at line 1562 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MCR\_TXFP@{CAN\_MCR\_TXFP}}
\index{CAN\_MCR\_TXFP@{CAN\_MCR\_TXFP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MCR\_TXFP}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MCR\+\_\+\+TXFP~0x00000004U}

Transmit FIFO Priority 

Definition at line 1557 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_ERRI@{CAN\_MSR\_ERRI}}
\index{CAN\_MSR\_ERRI@{CAN\_MSR\_ERRI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_ERRI}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+ERRI~0x0004U}

Error Interrupt 

Definition at line 1568 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_INAK@{CAN\_MSR\_INAK}}
\index{CAN\_MSR\_INAK@{CAN\_MSR\_INAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_INAK}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+INAK~0x0001U}

Initialization Acknowledge 

Definition at line 1566 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_RX@{CAN\_MSR\_RX}}
\index{CAN\_MSR\_RX@{CAN\_MSR\_RX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_RX}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+RX~0x0800U}

CAN Rx Signal 

Definition at line 1574 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_RXM@{CAN\_MSR\_RXM}}
\index{CAN\_MSR\_RXM@{CAN\_MSR\_RXM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_RXM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+RXM~0x0200U}

Receive Mode 

Definition at line 1572 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_SAMP@{CAN\_MSR\_SAMP}}
\index{CAN\_MSR\_SAMP@{CAN\_MSR\_SAMP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_SAMP}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+SAMP~0x0400U}

Last Sample Point 

Definition at line 1573 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_SLAK@{CAN\_MSR\_SLAK}}
\index{CAN\_MSR\_SLAK@{CAN\_MSR\_SLAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_SLAK}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+SLAK~0x0002U}

Sleep Acknowledge 

Definition at line 1567 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_SLAKI@{CAN\_MSR\_SLAKI}}
\index{CAN\_MSR\_SLAKI@{CAN\_MSR\_SLAKI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_SLAKI}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+SLAKI~0x0010U}

Sleep Acknowledge Interrupt 

Definition at line 1570 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_TXM@{CAN\_MSR\_TXM}}
\index{CAN\_MSR\_TXM@{CAN\_MSR\_TXM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_TXM}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+TXM~0x0100U}

Transmit Mode 

Definition at line 1571 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_MSR\_WKUI@{CAN\_MSR\_WKUI}}
\index{CAN\_MSR\_WKUI@{CAN\_MSR\_WKUI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_MSR\_WKUI}
{\footnotesize\ttfamily \#define CAN\+\_\+\+MSR\+\_\+\+WKUI~0x0008U}

Wakeup Interrupt 

Definition at line 1569 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH0R\_DATA4@{CAN\_RDH0R\_DATA4}}
\index{CAN\_RDH0R\_DATA4@{CAN\_RDH0R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDH0R\_DATA4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4~0x000000\+FFU}

Data byte 4 

Definition at line 1760 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH0R\_DATA5@{CAN\_RDH0R\_DATA5}}
\index{CAN\_RDH0R\_DATA5@{CAN\_RDH0R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDH0R\_DATA5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5~0x0000\+FF00U}

Data byte 5 

Definition at line 1761 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH0R\_DATA6@{CAN\_RDH0R\_DATA6}}
\index{CAN\_RDH0R\_DATA6@{CAN\_RDH0R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDH0R\_DATA6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6~0x00\+FF0000U}

Data byte 6 

Definition at line 1762 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH0R\_DATA7@{CAN\_RDH0R\_DATA7}}
\index{CAN\_RDH0R\_DATA7@{CAN\_RDH0R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDH0R\_DATA7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7~0x\+FF000000U}

Data byte 7 

Definition at line 1763 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH1R\_DATA4@{CAN\_RDH1R\_DATA4}}
\index{CAN\_RDH1R\_DATA4@{CAN\_RDH1R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDH1R\_DATA4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4~0x000000\+FFU}

Data byte 4 

Definition at line 1783 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH1R\_DATA5@{CAN\_RDH1R\_DATA5}}
\index{CAN\_RDH1R\_DATA5@{CAN\_RDH1R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDH1R\_DATA5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5~0x0000\+FF00U}

Data byte 5 

Definition at line 1784 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH1R\_DATA6@{CAN\_RDH1R\_DATA6}}
\index{CAN\_RDH1R\_DATA6@{CAN\_RDH1R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDH1R\_DATA6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6~0x00\+FF0000U}

Data byte 6 

Definition at line 1785 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDH1R\_DATA7@{CAN\_RDH1R\_DATA7}}
\index{CAN\_RDH1R\_DATA7@{CAN\_RDH1R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDH1R\_DATA7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7~0x\+FF000000U}

Data byte 7 CAN filter registers 

Definition at line 1788 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL0R\_DATA0@{CAN\_RDL0R\_DATA0}}
\index{CAN\_RDL0R\_DATA0@{CAN\_RDL0R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDL0R\_DATA0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0~0x000000\+FFU}

Data byte 0 

Definition at line 1754 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL0R\_DATA1@{CAN\_RDL0R\_DATA1}}
\index{CAN\_RDL0R\_DATA1@{CAN\_RDL0R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDL0R\_DATA1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1~0x0000\+FF00U}

Data byte 1 

Definition at line 1755 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL0R\_DATA2@{CAN\_RDL0R\_DATA2}}
\index{CAN\_RDL0R\_DATA2@{CAN\_RDL0R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDL0R\_DATA2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2~0x00\+FF0000U}

Data byte 2 

Definition at line 1756 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL0R\_DATA3@{CAN\_RDL0R\_DATA3}}
\index{CAN\_RDL0R\_DATA3@{CAN\_RDL0R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDL0R\_DATA3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3~0x\+FF000000U}

Data byte 3 

Definition at line 1757 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL1R\_DATA0@{CAN\_RDL1R\_DATA0}}
\index{CAN\_RDL1R\_DATA0@{CAN\_RDL1R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDL1R\_DATA0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0~0x000000\+FFU}

Data byte 0 

Definition at line 1777 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL1R\_DATA1@{CAN\_RDL1R\_DATA1}}
\index{CAN\_RDL1R\_DATA1@{CAN\_RDL1R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDL1R\_DATA1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1~0x0000\+FF00U}

Data byte 1 

Definition at line 1778 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL1R\_DATA2@{CAN\_RDL1R\_DATA2}}
\index{CAN\_RDL1R\_DATA2@{CAN\_RDL1R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDL1R\_DATA2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2~0x00\+FF0000U}

Data byte 2 

Definition at line 1779 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDL1R\_DATA3@{CAN\_RDL1R\_DATA3}}
\index{CAN\_RDL1R\_DATA3@{CAN\_RDL1R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDL1R\_DATA3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3~0x\+FF000000U}

Data byte 3 

Definition at line 1780 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT0R\_DLC@{CAN\_RDT0R\_DLC}}
\index{CAN\_RDT0R\_DLC@{CAN\_RDT0R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDT0R\_DLC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT0\+R\+\_\+\+DLC~0x0000000\+FU}

Data Length Code 

Definition at line 1749 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT0R\_FMI@{CAN\_RDT0R\_FMI}}
\index{CAN\_RDT0R\_FMI@{CAN\_RDT0R\_FMI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDT0R\_FMI}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT0\+R\+\_\+\+FMI~0x0000\+FF00U}

Filter Match Index 

Definition at line 1750 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT0R\_TIME@{CAN\_RDT0R\_TIME}}
\index{CAN\_RDT0R\_TIME@{CAN\_RDT0R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDT0R\_TIME}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT0\+R\+\_\+\+TIME~0x\+FFFF0000U}

Message Time Stamp 

Definition at line 1751 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT1R\_DLC@{CAN\_RDT1R\_DLC}}
\index{CAN\_RDT1R\_DLC@{CAN\_RDT1R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDT1R\_DLC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT1\+R\+\_\+\+DLC~0x0000000\+FU}

Data Length Code 

Definition at line 1772 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT1R\_FMI@{CAN\_RDT1R\_FMI}}
\index{CAN\_RDT1R\_FMI@{CAN\_RDT1R\_FMI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDT1R\_FMI}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT1\+R\+\_\+\+FMI~0x0000\+FF00U}

Filter Match Index 

Definition at line 1773 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RDT1R\_TIME@{CAN\_RDT1R\_TIME}}
\index{CAN\_RDT1R\_TIME@{CAN\_RDT1R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RDT1R\_TIME}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RDT1\+R\+\_\+\+TIME~0x\+FFFF0000U}

Message Time Stamp 

Definition at line 1774 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF0R\_FMP0@{CAN\_RF0R\_FMP0}}
\index{CAN\_RF0R\_FMP0@{CAN\_RF0R\_FMP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RF0R\_FMP0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF0\+R\+\_\+\+FMP0~0x03U}

FIFO 0 Message Pending 

Definition at line 1605 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF0R\_FOVR0@{CAN\_RF0R\_FOVR0}}
\index{CAN\_RF0R\_FOVR0@{CAN\_RF0R\_FOVR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RF0R\_FOVR0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0~0x10U}

FIFO 0 Overrun 

Definition at line 1607 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF0R\_FULL0@{CAN\_RF0R\_FULL0}}
\index{CAN\_RF0R\_FULL0@{CAN\_RF0R\_FULL0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RF0R\_FULL0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF0\+R\+\_\+\+FULL0~0x08U}

FIFO 0 Full 

Definition at line 1606 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF0R\_RFOM0@{CAN\_RF0R\_RFOM0}}
\index{CAN\_RF0R\_RFOM0@{CAN\_RF0R\_RFOM0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RF0R\_RFOM0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0~0x20U}

Release FIFO 0 Output Mailbox 

Definition at line 1608 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF1R\_FMP1@{CAN\_RF1R\_FMP1}}
\index{CAN\_RF1R\_FMP1@{CAN\_RF1R\_FMP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RF1R\_FMP1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF1\+R\+\_\+\+FMP1~0x03U}

FIFO 1 Message Pending 

Definition at line 1611 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF1R\_FOVR1@{CAN\_RF1R\_FOVR1}}
\index{CAN\_RF1R\_FOVR1@{CAN\_RF1R\_FOVR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RF1R\_FOVR1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1~0x10U}

FIFO 1 Overrun 

Definition at line 1613 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF1R\_FULL1@{CAN\_RF1R\_FULL1}}
\index{CAN\_RF1R\_FULL1@{CAN\_RF1R\_FULL1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RF1R\_FULL1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF1\+R\+\_\+\+FULL1~0x08U}

FIFO 1 Full 

Definition at line 1612 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RF1R\_RFOM1@{CAN\_RF1R\_RFOM1}}
\index{CAN\_RF1R\_RFOM1@{CAN\_RF1R\_RFOM1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RF1R\_RFOM1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1~0x20U}

Release FIFO 1 Output Mailbox 

Definition at line 1614 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI0R\_EXID@{CAN\_RI0R\_EXID}}
\index{CAN\_RI0R\_EXID@{CAN\_RI0R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RI0R\_EXID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI0\+R\+\_\+\+EXID~0x001\+FFFF8U}

Extended Identifier 

Definition at line 1745 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI0R\_IDE@{CAN\_RI0R\_IDE}}
\index{CAN\_RI0R\_IDE@{CAN\_RI0R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RI0R\_IDE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI0\+R\+\_\+\+IDE~0x00000004U}

Identifier Extension 

Definition at line 1744 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI0R\_RTR@{CAN\_RI0R\_RTR}}
\index{CAN\_RI0R\_RTR@{CAN\_RI0R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RI0R\_RTR}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI0\+R\+\_\+\+RTR~0x00000002U}

Remote Transmission Request 

Definition at line 1743 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI0R\_STID@{CAN\_RI0R\_STID}}
\index{CAN\_RI0R\_STID@{CAN\_RI0R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RI0R\_STID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI0\+R\+\_\+\+STID~0x\+FFE00000U}

Standard Identifier or Extended Identifier 

Definition at line 1746 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI1R\_EXID@{CAN\_RI1R\_EXID}}
\index{CAN\_RI1R\_EXID@{CAN\_RI1R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RI1R\_EXID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI1\+R\+\_\+\+EXID~0x001\+FFFF8U}

Extended identifier 

Definition at line 1768 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI1R\_IDE@{CAN\_RI1R\_IDE}}
\index{CAN\_RI1R\_IDE@{CAN\_RI1R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RI1R\_IDE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI1\+R\+\_\+\+IDE~0x00000004U}

Identifier Extension 

Definition at line 1767 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI1R\_RTR@{CAN\_RI1R\_RTR}}
\index{CAN\_RI1R\_RTR@{CAN\_RI1R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RI1R\_RTR}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI1\+R\+\_\+\+RTR~0x00000002U}

Remote Transmission Request 

Definition at line 1766 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_RI1R\_STID@{CAN\_RI1R\_STID}}
\index{CAN\_RI1R\_STID@{CAN\_RI1R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_RI1R\_STID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+RI1\+R\+\_\+\+STID~0x\+FFE00000U}

Standard Identifier or Extended Identifier 

Definition at line 1769 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH0R\_DATA4@{CAN\_TDH0R\_DATA4}}
\index{CAN\_TDH0R\_DATA4@{CAN\_TDH0R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH0R\_DATA4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4~0x000000\+FFU}

Data byte 4 

Definition at line 1689 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH0R\_DATA5@{CAN\_TDH0R\_DATA5}}
\index{CAN\_TDH0R\_DATA5@{CAN\_TDH0R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH0R\_DATA5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5~0x0000\+FF00U}

Data byte 5 

Definition at line 1690 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH0R\_DATA6@{CAN\_TDH0R\_DATA6}}
\index{CAN\_TDH0R\_DATA6@{CAN\_TDH0R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH0R\_DATA6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6~0x00\+FF0000U}

Data byte 6 

Definition at line 1691 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH0R\_DATA7@{CAN\_TDH0R\_DATA7}}
\index{CAN\_TDH0R\_DATA7@{CAN\_TDH0R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH0R\_DATA7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7~0x\+FF000000U}

Data byte 7 

Definition at line 1692 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH1R\_DATA4@{CAN\_TDH1R\_DATA4}}
\index{CAN\_TDH1R\_DATA4@{CAN\_TDH1R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH1R\_DATA4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4~0x000000\+FFU}

Data byte 4 

Definition at line 1713 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH1R\_DATA5@{CAN\_TDH1R\_DATA5}}
\index{CAN\_TDH1R\_DATA5@{CAN\_TDH1R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH1R\_DATA5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5~0x0000\+FF00U}

Data byte 5 

Definition at line 1714 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH1R\_DATA6@{CAN\_TDH1R\_DATA6}}
\index{CAN\_TDH1R\_DATA6@{CAN\_TDH1R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH1R\_DATA6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6~0x00\+FF0000U}

Data byte 6 

Definition at line 1715 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH1R\_DATA7@{CAN\_TDH1R\_DATA7}}
\index{CAN\_TDH1R\_DATA7@{CAN\_TDH1R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH1R\_DATA7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7~0x\+FF000000U}

Data byte 7 

Definition at line 1716 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH2R\_DATA4@{CAN\_TDH2R\_DATA4}}
\index{CAN\_TDH2R\_DATA4@{CAN\_TDH2R\_DATA4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH2R\_DATA4}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4~0x000000\+FFU}

Data byte 4 

Definition at line 1737 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH2R\_DATA5@{CAN\_TDH2R\_DATA5}}
\index{CAN\_TDH2R\_DATA5@{CAN\_TDH2R\_DATA5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH2R\_DATA5}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5~0x0000\+FF00U}

Data byte 5 

Definition at line 1738 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH2R\_DATA6@{CAN\_TDH2R\_DATA6}}
\index{CAN\_TDH2R\_DATA6@{CAN\_TDH2R\_DATA6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH2R\_DATA6}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6~0x00\+FF0000U}

Data byte 6 

Definition at line 1739 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDH2R\_DATA7@{CAN\_TDH2R\_DATA7}}
\index{CAN\_TDH2R\_DATA7@{CAN\_TDH2R\_DATA7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDH2R\_DATA7}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7~0x\+FF000000U}

Data byte 7 

Definition at line 1740 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL0R\_DATA0@{CAN\_TDL0R\_DATA0}}
\index{CAN\_TDL0R\_DATA0@{CAN\_TDL0R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL0R\_DATA0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0~0x000000\+FFU}

Data byte 0 

Definition at line 1683 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL0R\_DATA1@{CAN\_TDL0R\_DATA1}}
\index{CAN\_TDL0R\_DATA1@{CAN\_TDL0R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL0R\_DATA1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1~0x0000\+FF00U}

Data byte 1 

Definition at line 1684 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL0R\_DATA2@{CAN\_TDL0R\_DATA2}}
\index{CAN\_TDL0R\_DATA2@{CAN\_TDL0R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL0R\_DATA2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2~0x00\+FF0000U}

Data byte 2 

Definition at line 1685 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL0R\_DATA3@{CAN\_TDL0R\_DATA3}}
\index{CAN\_TDL0R\_DATA3@{CAN\_TDL0R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL0R\_DATA3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3~0x\+FF000000U}

Data byte 3 

Definition at line 1686 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL1R\_DATA0@{CAN\_TDL1R\_DATA0}}
\index{CAN\_TDL1R\_DATA0@{CAN\_TDL1R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL1R\_DATA0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0~0x000000\+FFU}

Data byte 0 

Definition at line 1707 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL1R\_DATA1@{CAN\_TDL1R\_DATA1}}
\index{CAN\_TDL1R\_DATA1@{CAN\_TDL1R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL1R\_DATA1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1~0x0000\+FF00U}

Data byte 1 

Definition at line 1708 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL1R\_DATA2@{CAN\_TDL1R\_DATA2}}
\index{CAN\_TDL1R\_DATA2@{CAN\_TDL1R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL1R\_DATA2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2~0x00\+FF0000U}

Data byte 2 

Definition at line 1709 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL1R\_DATA3@{CAN\_TDL1R\_DATA3}}
\index{CAN\_TDL1R\_DATA3@{CAN\_TDL1R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL1R\_DATA3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3~0x\+FF000000U}

Data byte 3 

Definition at line 1710 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL2R\_DATA0@{CAN\_TDL2R\_DATA0}}
\index{CAN\_TDL2R\_DATA0@{CAN\_TDL2R\_DATA0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL2R\_DATA0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0~0x000000\+FFU}

Data byte 0 

Definition at line 1731 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL2R\_DATA1@{CAN\_TDL2R\_DATA1}}
\index{CAN\_TDL2R\_DATA1@{CAN\_TDL2R\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL2R\_DATA1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1~0x0000\+FF00U}

Data byte 1 

Definition at line 1732 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL2R\_DATA2@{CAN\_TDL2R\_DATA2}}
\index{CAN\_TDL2R\_DATA2@{CAN\_TDL2R\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL2R\_DATA2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2~0x00\+FF0000U}

Data byte 2 

Definition at line 1733 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDL2R\_DATA3@{CAN\_TDL2R\_DATA3}}
\index{CAN\_TDL2R\_DATA3@{CAN\_TDL2R\_DATA3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDL2R\_DATA3}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3~0x\+FF000000U}

Data byte 3 

Definition at line 1734 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT0R\_DLC@{CAN\_TDT0R\_DLC}}
\index{CAN\_TDT0R\_DLC@{CAN\_TDT0R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT0R\_DLC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT0\+R\+\_\+\+DLC~0x0000000\+FU}

Data Length Code 

Definition at line 1678 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT0R\_TGT@{CAN\_TDT0R\_TGT}}
\index{CAN\_TDT0R\_TGT@{CAN\_TDT0R\_TGT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT0R\_TGT}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT0\+R\+\_\+\+TGT~0x00000100U}

Transmit Global Time 

Definition at line 1679 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT0R\_TIME@{CAN\_TDT0R\_TIME}}
\index{CAN\_TDT0R\_TIME@{CAN\_TDT0R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT0R\_TIME}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT0\+R\+\_\+\+TIME~0x\+FFFF0000U}

Message Time Stamp 

Definition at line 1680 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT1R\_DLC@{CAN\_TDT1R\_DLC}}
\index{CAN\_TDT1R\_DLC@{CAN\_TDT1R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT1R\_DLC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT1\+R\+\_\+\+DLC~0x0000000\+FU}

Data Length Code 

Definition at line 1702 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT1R\_TGT@{CAN\_TDT1R\_TGT}}
\index{CAN\_TDT1R\_TGT@{CAN\_TDT1R\_TGT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT1R\_TGT}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT1\+R\+\_\+\+TGT~0x00000100U}

Transmit Global Time 

Definition at line 1703 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT1R\_TIME@{CAN\_TDT1R\_TIME}}
\index{CAN\_TDT1R\_TIME@{CAN\_TDT1R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT1R\_TIME}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT1\+R\+\_\+\+TIME~0x\+FFFF0000U}

Message Time Stamp 

Definition at line 1704 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT2R\_DLC@{CAN\_TDT2R\_DLC}}
\index{CAN\_TDT2R\_DLC@{CAN\_TDT2R\_DLC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT2R\_DLC}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT2\+R\+\_\+\+DLC~0x0000000\+FU}

Data Length Code 

Definition at line 1726 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT2R\_TGT@{CAN\_TDT2R\_TGT}}
\index{CAN\_TDT2R\_TGT@{CAN\_TDT2R\_TGT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT2R\_TGT}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT2\+R\+\_\+\+TGT~0x00000100U}

Transmit Global Time 

Definition at line 1727 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TDT2R\_TIME@{CAN\_TDT2R\_TIME}}
\index{CAN\_TDT2R\_TIME@{CAN\_TDT2R\_TIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TDT2R\_TIME}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TDT2\+R\+\_\+\+TIME~0x\+FFFF0000U}

Message Time Stamp 

Definition at line 1728 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_EXID@{CAN\_TI0R\_EXID}}
\index{CAN\_TI0R\_EXID@{CAN\_TI0R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI0R\_EXID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+EXID~0x001\+FFFF8U}

Extended Identifier 

Definition at line 1674 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_IDE@{CAN\_TI0R\_IDE}}
\index{CAN\_TI0R\_IDE@{CAN\_TI0R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI0R\_IDE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+IDE~0x00000004U}

Identifier Extension 

Definition at line 1673 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_RTR@{CAN\_TI0R\_RTR}}
\index{CAN\_TI0R\_RTR@{CAN\_TI0R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI0R\_RTR}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+RTR~0x00000002U}

Remote Transmission Request 

Definition at line 1672 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_STID@{CAN\_TI0R\_STID}}
\index{CAN\_TI0R\_STID@{CAN\_TI0R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI0R\_STID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+STID~0x\+FFE00000U}

Standard Identifier or Extended Identifier 

Definition at line 1675 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI0R\_TXRQ@{CAN\_TI0R\_TXRQ}}
\index{CAN\_TI0R\_TXRQ@{CAN\_TI0R\_TXRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI0R\_TXRQ}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ~0x00000001U}

Transmit Mailbox Request 

Definition at line 1671 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_EXID@{CAN\_TI1R\_EXID}}
\index{CAN\_TI1R\_EXID@{CAN\_TI1R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI1R\_EXID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+EXID~0x001\+FFFF8U}

Extended Identifier 

Definition at line 1698 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_IDE@{CAN\_TI1R\_IDE}}
\index{CAN\_TI1R\_IDE@{CAN\_TI1R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI1R\_IDE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+IDE~0x00000004U}

Identifier Extension 

Definition at line 1697 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_RTR@{CAN\_TI1R\_RTR}}
\index{CAN\_TI1R\_RTR@{CAN\_TI1R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI1R\_RTR}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+RTR~0x00000002U}

Remote Transmission Request 

Definition at line 1696 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_STID@{CAN\_TI1R\_STID}}
\index{CAN\_TI1R\_STID@{CAN\_TI1R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI1R\_STID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+STID~0x\+FFE00000U}

Standard Identifier or Extended Identifier 

Definition at line 1699 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI1R\_TXRQ@{CAN\_TI1R\_TXRQ}}
\index{CAN\_TI1R\_TXRQ@{CAN\_TI1R\_TXRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI1R\_TXRQ}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ~0x00000001U}

Transmit Mailbox Request 

Definition at line 1695 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_EXID@{CAN\_TI2R\_EXID}}
\index{CAN\_TI2R\_EXID@{CAN\_TI2R\_EXID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI2R\_EXID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+EXID~0x001\+FFFF8U}

Extended identifier 

Definition at line 1722 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_IDE@{CAN\_TI2R\_IDE}}
\index{CAN\_TI2R\_IDE@{CAN\_TI2R\_IDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI2R\_IDE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+IDE~0x00000004U}

Identifier Extension 

Definition at line 1721 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_RTR@{CAN\_TI2R\_RTR}}
\index{CAN\_TI2R\_RTR@{CAN\_TI2R\_RTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI2R\_RTR}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+RTR~0x00000002U}

Remote Transmission Request 

Definition at line 1720 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_STID@{CAN\_TI2R\_STID}}
\index{CAN\_TI2R\_STID@{CAN\_TI2R\_STID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI2R\_STID}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+STID~0x\+FFE00000U}

Standard Identifier or Extended Identifier 

Definition at line 1723 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TI2R\_TXRQ@{CAN\_TI2R\_TXRQ}}
\index{CAN\_TI2R\_TXRQ@{CAN\_TI2R\_TXRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TI2R\_TXRQ}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ~0x00000001U}

Transmit Mailbox Request 

Definition at line 1719 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ABRQ0@{CAN\_TSR\_ABRQ0}}
\index{CAN\_TSR\_ABRQ0@{CAN\_TSR\_ABRQ0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_ABRQ0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ABRQ0~0x00000080U}

Abort Request for Mailbox0 

Definition at line 1581 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ABRQ1@{CAN\_TSR\_ABRQ1}}
\index{CAN\_TSR\_ABRQ1@{CAN\_TSR\_ABRQ1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_ABRQ1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ABRQ1~0x00008000U}

Abort Request for Mailbox 1 

Definition at line 1586 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ABRQ2@{CAN\_TSR\_ABRQ2}}
\index{CAN\_TSR\_ABRQ2@{CAN\_TSR\_ABRQ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_ABRQ2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ABRQ2~0x00800000U}

Abort Request for Mailbox 2 

Definition at line 1591 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ALST0@{CAN\_TSR\_ALST0}}
\index{CAN\_TSR\_ALST0@{CAN\_TSR\_ALST0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_ALST0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ALST0~0x00000004U}

Arbitration Lost for Mailbox0 

Definition at line 1579 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ALST1@{CAN\_TSR\_ALST1}}
\index{CAN\_TSR\_ALST1@{CAN\_TSR\_ALST1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_ALST1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ALST1~0x00000400U}

Arbitration Lost for Mailbox1 

Definition at line 1584 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_ALST2@{CAN\_TSR\_ALST2}}
\index{CAN\_TSR\_ALST2@{CAN\_TSR\_ALST2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_ALST2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+ALST2~0x00040000U}

Arbitration Lost for mailbox 2 

Definition at line 1589 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_CODE@{CAN\_TSR\_CODE}}
\index{CAN\_TSR\_CODE@{CAN\_TSR\_CODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_CODE}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+CODE~0x03000000U}

Mailbox Code 

Definition at line 1592 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_LOW@{CAN\_TSR\_LOW}}
\index{CAN\_TSR\_LOW@{CAN\_TSR\_LOW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_LOW}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+LOW~0x\+E0000000U}

LOW[2\+:0] bits 

Definition at line 1599 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_LOW0@{CAN\_TSR\_LOW0}}
\index{CAN\_TSR\_LOW0@{CAN\_TSR\_LOW0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_LOW0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+LOW0~0x20000000U}

Lowest Priority Flag for Mailbox 0 

Definition at line 1600 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_LOW1@{CAN\_TSR\_LOW1}}
\index{CAN\_TSR\_LOW1@{CAN\_TSR\_LOW1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_LOW1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+LOW1~0x40000000U}

Lowest Priority Flag for Mailbox 1 

Definition at line 1601 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_LOW2@{CAN\_TSR\_LOW2}}
\index{CAN\_TSR\_LOW2@{CAN\_TSR\_LOW2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_LOW2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+LOW2~0x80000000U}

Lowest Priority Flag for Mailbox 2 

Definition at line 1602 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_RQCP0@{CAN\_TSR\_RQCP0}}
\index{CAN\_TSR\_RQCP0@{CAN\_TSR\_RQCP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_RQCP0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+RQCP0~0x00000001U}

Request Completed Mailbox0 

Definition at line 1577 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_RQCP1@{CAN\_TSR\_RQCP1}}
\index{CAN\_TSR\_RQCP1@{CAN\_TSR\_RQCP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_RQCP1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+RQCP1~0x00000100U}

Request Completed Mailbox1 

Definition at line 1582 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_RQCP2@{CAN\_TSR\_RQCP2}}
\index{CAN\_TSR\_RQCP2@{CAN\_TSR\_RQCP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_RQCP2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+RQCP2~0x00010000U}

Request Completed Mailbox2 

Definition at line 1587 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TERR0@{CAN\_TSR\_TERR0}}
\index{CAN\_TSR\_TERR0@{CAN\_TSR\_TERR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TERR0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TERR0~0x00000008U}

Transmission Error of Mailbox0 

Definition at line 1580 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TERR1@{CAN\_TSR\_TERR1}}
\index{CAN\_TSR\_TERR1@{CAN\_TSR\_TERR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TERR1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TERR1~0x00000800U}

Transmission Error of Mailbox1 

Definition at line 1585 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TERR2@{CAN\_TSR\_TERR2}}
\index{CAN\_TSR\_TERR2@{CAN\_TSR\_TERR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TERR2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TERR2~0x00080000U}

Transmission Error of Mailbox 2 

Definition at line 1590 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TME@{CAN\_TSR\_TME}}
\index{CAN\_TSR\_TME@{CAN\_TSR\_TME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TME}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TME~0x1\+C000000U}

TME[2\+:0] bits 

Definition at line 1594 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TME0@{CAN\_TSR\_TME0}}
\index{CAN\_TSR\_TME0@{CAN\_TSR\_TME0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TME0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TME0~0x04000000U}

Transmit Mailbox 0 Empty 

Definition at line 1595 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TME1@{CAN\_TSR\_TME1}}
\index{CAN\_TSR\_TME1@{CAN\_TSR\_TME1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TME1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TME1~0x08000000U}

Transmit Mailbox 1 Empty 

Definition at line 1596 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TME2@{CAN\_TSR\_TME2}}
\index{CAN\_TSR\_TME2@{CAN\_TSR\_TME2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TME2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TME2~0x10000000U}

Transmit Mailbox 2 Empty 

Definition at line 1597 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TXOK0@{CAN\_TSR\_TXOK0}}
\index{CAN\_TSR\_TXOK0@{CAN\_TSR\_TXOK0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TXOK0}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TXOK0~0x00000002U}

Transmission OK of Mailbox0 

Definition at line 1578 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TXOK1@{CAN\_TSR\_TXOK1}}
\index{CAN\_TSR\_TXOK1@{CAN\_TSR\_TXOK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TXOK1}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TXOK1~0x00000200U}

Transmission OK of Mailbox1 

Definition at line 1583 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CAN\_TSR\_TXOK2@{CAN\_TSR\_TXOK2}}
\index{CAN\_TSR\_TXOK2@{CAN\_TSR\_TXOK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CAN\_TSR\_TXOK2}
{\footnotesize\ttfamily \#define CAN\+\_\+\+TSR\+\_\+\+TXOK2~0x00020000U}

Transmission OK of Mailbox 2 

Definition at line 1588 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_CR\_RESET@{CRC\_CR\_RESET}}
\index{CRC\_CR\_RESET@{CRC\_CR\_RESET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CRC\_CR\_RESET}
{\footnotesize\ttfamily \#define CRC\+\_\+\+CR\+\_\+\+RESET~0x01U}

RESET bit 

Definition at line 2883 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_DR\_DR@{CRC\_DR\_DR}}
\index{CRC\_DR\_DR@{CRC\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CRC\_DR\_DR}
{\footnotesize\ttfamily \#define CRC\+\_\+\+DR\+\_\+\+DR~0x\+FFFFFFFFU}

Data register bits 

Definition at line 2875 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_IDR\_IDR@{CRC\_IDR\_IDR}}
\index{CRC\_IDR\_IDR@{CRC\_IDR\_IDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{CRC\_IDR\_IDR}
{\footnotesize\ttfamily \#define CRC\+\_\+\+IDR\+\_\+\+IDR~0x\+FFU}

General-\/purpose 8-\/bit data register bits 

Definition at line 2879 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_BOFF1@{DAC\_CR\_BOFF1}}
\index{DAC\_CR\_BOFF1@{DAC\_CR\_BOFF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_BOFF1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+BOFF1~0x00000002U}

DAC channel1 output buffer disable 

Definition at line 2893 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_BOFF2@{DAC\_CR\_BOFF2}}
\index{DAC\_CR\_BOFF2@{DAC\_CR\_BOFF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_BOFF2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+BOFF2~0x00020000U}

DAC channel2 output buffer disable 

Definition at line 2914 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_DMAEN1@{DAC\_CR\_DMAEN1}}
\index{DAC\_CR\_DMAEN1@{DAC\_CR\_DMAEN1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_DMAEN1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+DMAEN1~0x00001000U}

DAC channel1 DMA enable 

Definition at line 2911 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_DMAEN2@{DAC\_CR\_DMAEN2}}
\index{DAC\_CR\_DMAEN2@{DAC\_CR\_DMAEN2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_DMAEN2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+DMAEN2~0x10000000U}

DAC channel2 DMA enabled 

Definition at line 2932 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_DMAUDRIE1@{DAC\_CR\_DMAUDRIE1}}
\index{DAC\_CR\_DMAUDRIE1@{DAC\_CR\_DMAUDRIE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_DMAUDRIE1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1~0x00002000U}

DAC channel1 DMA underrun interrupt enable 

Definition at line 2912 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_DMAUDRIE2@{DAC\_CR\_DMAUDRIE2}}
\index{DAC\_CR\_DMAUDRIE2@{DAC\_CR\_DMAUDRIE2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_DMAUDRIE2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2~0x20000000U}

DAC channel2 DMA underrun interrupt enable 

Definition at line 2933 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_EN1@{DAC\_CR\_EN1}}
\index{DAC\_CR\_EN1@{DAC\_CR\_EN1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_EN1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+EN1~0x00000001U}

DAC channel1 enable 

Definition at line 2892 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_EN2@{DAC\_CR\_EN2}}
\index{DAC\_CR\_EN2@{DAC\_CR\_EN2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_EN2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+EN2~0x00010000U}

DAC channel2 enable 

Definition at line 2913 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1@{DAC\_CR\_MAMP1}}
\index{DAC\_CR\_MAMP1@{DAC\_CR\_MAMP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1~0x00000\+F00U}

MAMP1{\texttt{ 3\+:0}} 

Definition at line 2905 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1\_0@{DAC\_CR\_MAMP1\_0}}
\index{DAC\_CR\_MAMP1\_0@{DAC\_CR\_MAMP1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP1\_0}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0~0x00000100U}

Bit 0 

Definition at line 2906 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1\_1@{DAC\_CR\_MAMP1\_1}}
\index{DAC\_CR\_MAMP1\_1@{DAC\_CR\_MAMP1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP1\_1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1~0x00000200U}

Bit 1 

Definition at line 2907 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1\_2@{DAC\_CR\_MAMP1\_2}}
\index{DAC\_CR\_MAMP1\_2@{DAC\_CR\_MAMP1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP1\_2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2~0x00000400U}

Bit 2 

Definition at line 2908 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP1\_3@{DAC\_CR\_MAMP1\_3}}
\index{DAC\_CR\_MAMP1\_3@{DAC\_CR\_MAMP1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP1\_3}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3~0x00000800U}

Bit 3 

Definition at line 2909 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2@{DAC\_CR\_MAMP2}}
\index{DAC\_CR\_MAMP2@{DAC\_CR\_MAMP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2~0x0\+F000000U}

MAMP2{\texttt{ 3\+:0}} 

Definition at line 2926 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2\_0@{DAC\_CR\_MAMP2\_0}}
\index{DAC\_CR\_MAMP2\_0@{DAC\_CR\_MAMP2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP2\_0}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0~0x01000000U}

Bit 0 

Definition at line 2927 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2\_1@{DAC\_CR\_MAMP2\_1}}
\index{DAC\_CR\_MAMP2\_1@{DAC\_CR\_MAMP2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP2\_1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1~0x02000000U}

Bit 1 

Definition at line 2928 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2\_2@{DAC\_CR\_MAMP2\_2}}
\index{DAC\_CR\_MAMP2\_2@{DAC\_CR\_MAMP2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP2\_2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2~0x04000000U}

Bit 2 

Definition at line 2929 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_MAMP2\_3@{DAC\_CR\_MAMP2\_3}}
\index{DAC\_CR\_MAMP2\_3@{DAC\_CR\_MAMP2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_MAMP2\_3}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3~0x08000000U}

Bit 3 

Definition at line 2930 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TEN1@{DAC\_CR\_TEN1}}
\index{DAC\_CR\_TEN1@{DAC\_CR\_TEN1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TEN1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TEN1~0x00000004U}

DAC channel1 Trigger enable 

Definition at line 2894 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TEN2@{DAC\_CR\_TEN2}}
\index{DAC\_CR\_TEN2@{DAC\_CR\_TEN2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TEN2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TEN2~0x00040000U}

DAC channel2 Trigger enable 

Definition at line 2915 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL1@{DAC\_CR\_TSEL1}}
\index{DAC\_CR\_TSEL1@{DAC\_CR\_TSEL1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TSEL1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL1~0x00000038U}

TSEL1[2\+:0] (DAC channel1 Trigger selection) 

Definition at line 2896 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL1\_0@{DAC\_CR\_TSEL1\_0}}
\index{DAC\_CR\_TSEL1\_0@{DAC\_CR\_TSEL1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TSEL1\_0}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0~0x00000008U}

Bit 0 

Definition at line 2897 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL1\_1@{DAC\_CR\_TSEL1\_1}}
\index{DAC\_CR\_TSEL1\_1@{DAC\_CR\_TSEL1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TSEL1\_1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1~0x00000010U}

Bit 1 

Definition at line 2898 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL1\_2@{DAC\_CR\_TSEL1\_2}}
\index{DAC\_CR\_TSEL1\_2@{DAC\_CR\_TSEL1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TSEL1\_2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2~0x00000020U}

Bit 2 

Definition at line 2899 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL2@{DAC\_CR\_TSEL2}}
\index{DAC\_CR\_TSEL2@{DAC\_CR\_TSEL2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TSEL2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL2~0x00380000U}

TSEL2[2\+:0] (DAC channel2 Trigger selection) 

Definition at line 2917 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL2\_0@{DAC\_CR\_TSEL2\_0}}
\index{DAC\_CR\_TSEL2\_0@{DAC\_CR\_TSEL2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TSEL2\_0}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0~0x00080000U}

Bit 0 

Definition at line 2918 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL2\_1@{DAC\_CR\_TSEL2\_1}}
\index{DAC\_CR\_TSEL2\_1@{DAC\_CR\_TSEL2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TSEL2\_1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1~0x00100000U}

Bit 1 

Definition at line 2919 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_TSEL2\_2@{DAC\_CR\_TSEL2\_2}}
\index{DAC\_CR\_TSEL2\_2@{DAC\_CR\_TSEL2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_TSEL2\_2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2~0x00200000U}

Bit 2 

Definition at line 2920 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE1@{DAC\_CR\_WAVE1}}
\index{DAC\_CR\_WAVE1@{DAC\_CR\_WAVE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_WAVE1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE1~0x000000\+C0U}

WAVE1{\texttt{ 1\+:0}} 

Definition at line 2901 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE1\_0@{DAC\_CR\_WAVE1\_0}}
\index{DAC\_CR\_WAVE1\_0@{DAC\_CR\_WAVE1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_WAVE1\_0}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0~0x00000040U}

Bit 0 

Definition at line 2902 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE1\_1@{DAC\_CR\_WAVE1\_1}}
\index{DAC\_CR\_WAVE1\_1@{DAC\_CR\_WAVE1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_WAVE1\_1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1~0x00000080U}

Bit 1 

Definition at line 2903 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE2@{DAC\_CR\_WAVE2}}
\index{DAC\_CR\_WAVE2@{DAC\_CR\_WAVE2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_WAVE2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE2~0x00\+C00000U}

WAVE2{\texttt{ 1\+:0}} 

Definition at line 2922 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE2\_0@{DAC\_CR\_WAVE2\_0}}
\index{DAC\_CR\_WAVE2\_0@{DAC\_CR\_WAVE2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_WAVE2\_0}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0~0x00400000U}

Bit 0 

Definition at line 2923 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_CR\_WAVE2\_1@{DAC\_CR\_WAVE2\_1}}
\index{DAC\_CR\_WAVE2\_1@{DAC\_CR\_WAVE2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_CR\_WAVE2\_1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1~0x00800000U}

Bit 1 

Definition at line 2924 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12L1\_DACC1DHR@{DAC\_DHR12L1\_DACC1DHR}}
\index{DAC\_DHR12L1\_DACC1DHR@{DAC\_DHR12L1\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR12L1\_DACC1DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR~0x\+FFF0U}

DAC channel1 12-\/bit Left aligned data 

Definition at line 2943 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12L2\_DACC2DHR@{DAC\_DHR12L2\_DACC2DHR}}
\index{DAC\_DHR12L2\_DACC2DHR@{DAC\_DHR12L2\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR12L2\_DACC2DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR~0x\+FFF0U}

DAC channel2 12-\/bit Left aligned data 

Definition at line 2952 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12LD\_DACC1DHR@{DAC\_DHR12LD\_DACC1DHR}}
\index{DAC\_DHR12LD\_DACC1DHR@{DAC\_DHR12LD\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR12LD\_DACC1DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR~0x0000\+FFF0U}

DAC channel1 12-\/bit Left aligned data 

Definition at line 2962 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12LD\_DACC2DHR@{DAC\_DHR12LD\_DACC2DHR}}
\index{DAC\_DHR12LD\_DACC2DHR@{DAC\_DHR12LD\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR12LD\_DACC2DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR~0x\+FFF00000U}

DAC channel2 12-\/bit Left aligned data 

Definition at line 2963 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12R1\_DACC1DHR@{DAC\_DHR12R1\_DACC1DHR}}
\index{DAC\_DHR12R1\_DACC1DHR@{DAC\_DHR12R1\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR12R1\_DACC1DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR~0x0\+FFFU}

DAC channel1 12-\/bit Right aligned data 

Definition at line 2940 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12R2\_DACC2DHR@{DAC\_DHR12R2\_DACC2DHR}}
\index{DAC\_DHR12R2\_DACC2DHR@{DAC\_DHR12R2\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR12R2\_DACC2DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR~0x0\+FFFU}

DAC channel2 12-\/bit Right aligned data 

Definition at line 2949 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12RD\_DACC1DHR@{DAC\_DHR12RD\_DACC1DHR}}
\index{DAC\_DHR12RD\_DACC1DHR@{DAC\_DHR12RD\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR12RD\_DACC1DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR~0x00000\+FFFU}

DAC channel1 12-\/bit Right aligned data 

Definition at line 2958 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR12RD\_DACC2DHR@{DAC\_DHR12RD\_DACC2DHR}}
\index{DAC\_DHR12RD\_DACC2DHR@{DAC\_DHR12RD\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR12RD\_DACC2DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR~0x0\+FFF0000U}

DAC channel2 12-\/bit Right aligned data 

Definition at line 2959 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR8R1\_DACC1DHR@{DAC\_DHR8R1\_DACC1DHR}}
\index{DAC\_DHR8R1\_DACC1DHR@{DAC\_DHR8R1\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR8R1\_DACC1DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR~0x\+FFU}

DAC channel1 8-\/bit Right aligned data 

Definition at line 2946 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR8R2\_DACC2DHR@{DAC\_DHR8R2\_DACC2DHR}}
\index{DAC\_DHR8R2\_DACC2DHR@{DAC\_DHR8R2\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR8R2\_DACC2DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR~0x\+FFU}

DAC channel2 8-\/bit Right aligned data 

Definition at line 2955 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR8RD\_DACC1DHR@{DAC\_DHR8RD\_DACC1DHR}}
\index{DAC\_DHR8RD\_DACC1DHR@{DAC\_DHR8RD\_DACC1DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR8RD\_DACC1DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR~0x00\+FFU}

DAC channel1 8-\/bit Right aligned data 

Definition at line 2966 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DHR8RD\_DACC2DHR@{DAC\_DHR8RD\_DACC2DHR}}
\index{DAC\_DHR8RD\_DACC2DHR@{DAC\_DHR8RD\_DACC2DHR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DHR8RD\_DACC2DHR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR~0x\+FF00U}

DAC channel2 8-\/bit Right aligned data 

Definition at line 2967 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DOR1\_DACC1DOR@{DAC\_DOR1\_DACC1DOR}}
\index{DAC\_DOR1\_DACC1DOR@{DAC\_DOR1\_DACC1DOR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DOR1\_DACC1DOR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR~0x0\+FFFU}

DAC channel1 data output 

Definition at line 2970 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_DOR2\_DACC2DOR@{DAC\_DOR2\_DACC2DOR}}
\index{DAC\_DOR2\_DACC2DOR@{DAC\_DOR2\_DACC2DOR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_DOR2\_DACC2DOR}
{\footnotesize\ttfamily \#define DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR~0x0\+FFFU}

DAC channel2 data output 

Definition at line 2973 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_SR\_DMAUDR1@{DAC\_SR\_DMAUDR1}}
\index{DAC\_SR\_DMAUDR1@{DAC\_SR\_DMAUDR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_SR\_DMAUDR1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+SR\+\_\+\+DMAUDR1~0x00002000U}

DAC channel1 DMA underrun flag 

Definition at line 2976 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_SR\_DMAUDR2@{DAC\_SR\_DMAUDR2}}
\index{DAC\_SR\_DMAUDR2@{DAC\_SR\_DMAUDR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_SR\_DMAUDR2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+SR\+\_\+\+DMAUDR2~0x20000000U}

DAC channel2 DMA underrun flag 

Definition at line 2977 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_SWTRIGR\_SWTRIG1@{DAC\_SWTRIGR\_SWTRIG1}}
\index{DAC\_SWTRIGR\_SWTRIG1@{DAC\_SWTRIGR\_SWTRIG1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_SWTRIGR\_SWTRIG1}
{\footnotesize\ttfamily \#define DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1~0x01U}

DAC channel1 software trigger 

Definition at line 2936 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DAC\_SWTRIGR\_SWTRIG2@{DAC\_SWTRIGR\_SWTRIG2}}
\index{DAC\_SWTRIGR\_SWTRIG2@{DAC\_SWTRIGR\_SWTRIG2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DAC\_SWTRIGR\_SWTRIG2}
{\footnotesize\ttfamily \#define DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2~0x02U}

DAC channel2 software trigger 

Definition at line 2937 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP~0x02000000U}



Definition at line 6640 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP~0x04000000U}



Definition at line 6641 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT}}
\index{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT~0x00200000U}



Definition at line 6637 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT}}
\index{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT~0x00400000U}



Definition at line 6638 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT}}
\index{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT~0x00800000U}



Definition at line 6639 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe48f858edb831fbcb8769421df7d8e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP~\textbf{ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}



Definition at line 6643 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP~0x00001000U}



Definition at line 6636 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP~0x00000400U}



Definition at line 6634 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP~0x00000040U}



Definition at line 6631 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP~0x00000080U}



Definition at line 6632 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP~0x00000100U}



Definition at line 6633 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP~0x00000001U}



Definition at line 6625 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP~0x00000002U}



Definition at line 6626 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP~0x00000004U}



Definition at line 6627 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP~0x00000008U}



Definition at line 6628 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP~0x00000010U}



Definition at line 6629 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP~0x00000020U}



Definition at line 6630 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP~0x00000800U}



Definition at line 6635 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP~0x00020000U}



Definition at line 6649 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP~0x00040000U}



Definition at line 6650 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP~0x00000001U}



Definition at line 6646 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP~0x00000002U}



Definition at line 6647 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP~0x00010000U}



Definition at line 6648 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_SLEEP@{DBGMCU\_CR\_DBG\_SLEEP}}
\index{DBGMCU\_CR\_DBG\_SLEEP@{DBGMCU\_CR\_DBG\_SLEEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_CR\_DBG\_SLEEP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP~0x00000001U}



Definition at line 6615 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_STANDBY@{DBGMCU\_CR\_DBG\_STANDBY}}
\index{DBGMCU\_CR\_DBG\_STANDBY@{DBGMCU\_CR\_DBG\_STANDBY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_CR\_DBG\_STANDBY}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY~0x00000004U}



Definition at line 6617 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_STOP@{DBGMCU\_CR\_DBG\_STOP}}
\index{DBGMCU\_CR\_DBG\_STOP@{DBGMCU\_CR\_DBG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_CR\_DBG\_STOP}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP~0x00000002U}



Definition at line 6616 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_IOEN@{DBGMCU\_CR\_TRACE\_IOEN}}
\index{DBGMCU\_CR\_TRACE\_IOEN@{DBGMCU\_CR\_TRACE\_IOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_CR\_TRACE\_IOEN}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN~0x00000020U}



Definition at line 6618 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE@{DBGMCU\_CR\_TRACE\_MODE}}
\index{DBGMCU\_CR\_TRACE\_MODE@{DBGMCU\_CR\_TRACE\_MODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_CR\_TRACE\_MODE}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE~0x000000\+C0U}



Definition at line 6620 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE\_0@{DBGMCU\_CR\_TRACE\_MODE\_0}}
\index{DBGMCU\_CR\_TRACE\_MODE\_0@{DBGMCU\_CR\_TRACE\_MODE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_CR\_TRACE\_MODE\_0}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0~0x00000040U}

Bit 0 

Definition at line 6621 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE\_1@{DBGMCU\_CR\_TRACE\_MODE\_1}}
\index{DBGMCU\_CR\_TRACE\_MODE\_1@{DBGMCU\_CR\_TRACE\_MODE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_CR\_TRACE\_MODE\_1}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1~0x00000080U}

Bit 1 

Definition at line 6622 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_DEV\_ID@{DBGMCU\_IDCODE\_DEV\_ID}}
\index{DBGMCU\_IDCODE\_DEV\_ID@{DBGMCU\_IDCODE\_DEV\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_IDCODE\_DEV\_ID}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID~0x00000\+FFFU}



Definition at line 6611 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID@{DBGMCU\_IDCODE\_REV\_ID}}
\index{DBGMCU\_IDCODE\_REV\_ID@{DBGMCU\_IDCODE\_REV\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DBGMCU\_IDCODE\_REV\_ID}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID~0x\+FFFF0000U}



Definition at line 6612 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f8b54f16f7e17b3da807b6dae1d649e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_CAPTURE@{DCMI\_CR\_CAPTURE}}
\index{DCMI\_CR\_CAPTURE@{DCMI\_CR\_CAPTURE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_CAPTURE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+CAPTURE~0x00000001U}



Definition at line 2991 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47bacab13c750dc0ecc9aaf935d1f435}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_CM@{DCMI\_CR\_CM}}
\index{DCMI\_CR\_CM@{DCMI\_CR\_CM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_CM}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+CM~0x00000002U}



Definition at line 2992 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79e4190a772dc07958573a110106db69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_CRE@{DCMI\_CR\_CRE}}
\index{DCMI\_CR\_CRE@{DCMI\_CR\_CRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_CRE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+CRE~0x00001000U}



Definition at line 3003 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5bb929e7d3b4ea62e80ba66c7bc5c216}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_CROP@{DCMI\_CR\_CROP}}
\index{DCMI\_CR\_CROP@{DCMI\_CR\_CROP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_CROP}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+CROP~0x00000004U}



Definition at line 2993 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9efa61252be662ff473d14156f09d32c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_EDM\_0@{DCMI\_CR\_EDM\_0}}
\index{DCMI\_CR\_EDM\_0@{DCMI\_CR\_EDM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_EDM\_0}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+0~0x00000400U}



Definition at line 3001 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga884b51a3e5bf0d615944f46b1751a97c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_EDM\_1@{DCMI\_CR\_EDM\_1}}
\index{DCMI\_CR\_EDM\_1@{DCMI\_CR\_EDM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_EDM\_1}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+1~0x00000800U}



Definition at line 3002 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1fa2461ca2f0629c2ddd77fea94bbd06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_ENABLE@{DCMI\_CR\_ENABLE}}
\index{DCMI\_CR\_ENABLE@{DCMI\_CR\_ENABLE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_ENABLE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+ENABLE~0x00004000U}



Definition at line 3004 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46851e2b6011a84ecdfc5218a855ad78}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_ESS@{DCMI\_CR\_ESS}}
\index{DCMI\_CR\_ESS@{DCMI\_CR\_ESS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_ESS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+ESS~0x00000010U}



Definition at line 2995 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13263970b396f75e00278ff7b78b313d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_FCRC\_0@{DCMI\_CR\_FCRC\_0}}
\index{DCMI\_CR\_FCRC\_0@{DCMI\_CR\_FCRC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_FCRC\_0}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+0~0x00000100U}



Definition at line 2999 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1658bed43e7d0c3579151498104d5747}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_FCRC\_1@{DCMI\_CR\_FCRC\_1}}
\index{DCMI\_CR\_FCRC\_1@{DCMI\_CR\_FCRC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_FCRC\_1}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+1~0x00000200U}



Definition at line 3000 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2042d3da2719b7c9c6708e0566e46c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_HSPOL@{DCMI\_CR\_HSPOL}}
\index{DCMI\_CR\_HSPOL@{DCMI\_CR\_HSPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_HSPOL}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+HSPOL~0x00000040U}



Definition at line 2997 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd10a1f9c5a588f468e550bb56051b03}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_JPEG@{DCMI\_CR\_JPEG}}
\index{DCMI\_CR\_JPEG@{DCMI\_CR\_JPEG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_JPEG}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+JPEG~0x00000008U}



Definition at line 2994 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00769f93cbcc2693c8fd42f0e8aa31ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_PCKPOL@{DCMI\_CR\_PCKPOL}}
\index{DCMI\_CR\_PCKPOL@{DCMI\_CR\_PCKPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_PCKPOL}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+PCKPOL~0x00000020U}



Definition at line 2996 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga497c7c4bf6fcc842ffc45eedc876ffdb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CR\_VSPOL@{DCMI\_CR\_VSPOL}}
\index{DCMI\_CR\_VSPOL@{DCMI\_CR\_VSPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CR\_VSPOL}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CR\+\_\+\+VSPOL~0x00000080U}



Definition at line 2998 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c31745cc8efc121ae47c30cc42b384f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CWSIZE\_CAPCNT@{DCMI\_CWSIZE\_CAPCNT}}
\index{DCMI\_CWSIZE\_CAPCNT@{DCMI\_CWSIZE\_CAPCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CWSIZE\_CAPCNT}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT~0x00003\+FFFU}



Definition at line 3075 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11c87e423cc974fce1a8a50213e47af8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CWSIZE\_VLINE@{DCMI\_CWSIZE\_VLINE}}
\index{DCMI\_CWSIZE\_VLINE@{DCMI\_CWSIZE\_VLINE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CWSIZE\_VLINE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE~0x3\+FFF0000U}



Definition at line 3076 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae099a5f83a683df21addd2efd2d9400a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CWSTRT\_HOFFCNT@{DCMI\_CWSTRT\_HOFFCNT}}
\index{DCMI\_CWSTRT\_HOFFCNT@{DCMI\_CWSTRT\_HOFFCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CWSTRT\_HOFFCNT}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT~0x00003\+FFFU}



Definition at line 3071 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1f7a07e86f5331bd024197bf986f7fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_CWSTRT\_VST@{DCMI\_CWSTRT\_VST}}
\index{DCMI\_CWSTRT\_VST@{DCMI\_CWSTRT\_VST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_CWSTRT\_VST}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+CWSTRT\+\_\+\+VST~0x1\+FFF0000U}



Definition at line 3072 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac0910a5a593672f96d201adc561a04b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_DR\_BYTE0@{DCMI\_DR\_BYTE0}}
\index{DCMI\_DR\_BYTE0@{DCMI\_DR\_BYTE0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_DR\_BYTE0}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+DR\+\_\+\+BYTE0~0x000000\+FFU}



Definition at line 3079 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab01aefc5cd095660ac49a2b7b9180c82}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_DR\_BYTE1@{DCMI\_DR\_BYTE1}}
\index{DCMI\_DR\_BYTE1@{DCMI\_DR\_BYTE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_DR\_BYTE1}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+DR\+\_\+\+BYTE1~0x0000\+FF00U}



Definition at line 3080 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1bfbeeca97efa76992487f3c22d6aff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_DR\_BYTE2@{DCMI\_DR\_BYTE2}}
\index{DCMI\_DR\_BYTE2@{DCMI\_DR\_BYTE2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_DR\_BYTE2}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+DR\+\_\+\+BYTE2~0x00\+FF0000U}



Definition at line 3081 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa63e80a5e9f30b03e3b01b0c597a5cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_DR\_BYTE3@{DCMI\_DR\_BYTE3}}
\index{DCMI\_DR\_BYTE3@{DCMI\_DR\_BYTE3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_DR\_BYTE3}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+DR\+\_\+\+BYTE3~0x\+FF000000U}



Definition at line 3082 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab398e0b4ccde3ef98da25a420ad0d47d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ESCR\_FEC@{DCMI\_ESCR\_FEC}}
\index{DCMI\_ESCR\_FEC@{DCMI\_ESCR\_FEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ESCR\_FEC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ESCR\+\_\+\+FEC~0x\+FF000000U}



Definition at line 3062 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga822e9340b78048f18504488c6af07b17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ESCR\_FSC@{DCMI\_ESCR\_FSC}}
\index{DCMI\_ESCR\_FSC@{DCMI\_ESCR\_FSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ESCR\_FSC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ESCR\+\_\+\+FSC~0x000000\+FFU}



Definition at line 3059 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga174d7f3b7ae442fa4fa8a95bc551d7fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ESCR\_LEC@{DCMI\_ESCR\_LEC}}
\index{DCMI\_ESCR\_LEC@{DCMI\_ESCR\_LEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ESCR\_LEC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ESCR\+\_\+\+LEC~0x00\+FF0000U}



Definition at line 3061 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f673b3dfe4d73c36ec941780cc91ce5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ESCR\_LSC@{DCMI\_ESCR\_LSC}}
\index{DCMI\_ESCR\_LSC@{DCMI\_ESCR\_LSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ESCR\_LSC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ESCR\+\_\+\+LSC~0x0000\+FF00U}



Definition at line 3060 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga71824df64b1b6626e66e5a83d4663a6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ESUR\_FEU@{DCMI\_ESUR\_FEU}}
\index{DCMI\_ESUR\_FEU@{DCMI\_ESUR\_FEU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ESUR\_FEU}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ESUR\+\_\+\+FEU~0x\+FF000000U}



Definition at line 3068 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga07da26e3445ad620bf9f79853f521985}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ESUR\_FSU@{DCMI\_ESUR\_FSU}}
\index{DCMI\_ESUR\_FSU@{DCMI\_ESUR\_FSU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ESUR\_FSU}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ESUR\+\_\+\+FSU~0x000000\+FFU}



Definition at line 3065 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65e5d6c1fa10262d9deb97e557fd294c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ESUR\_LEU@{DCMI\_ESUR\_LEU}}
\index{DCMI\_ESUR\_LEU@{DCMI\_ESUR\_LEU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ESUR\_LEU}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ESUR\+\_\+\+LEU~0x00\+FF0000U}



Definition at line 3067 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef06107788d6ef1164cca2eec17ccd82}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ESUR\_LSU@{DCMI\_ESUR\_LSU}}
\index{DCMI\_ESUR\_LSU@{DCMI\_ESUR\_LSU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ESUR\_LSU}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ESUR\+\_\+\+LSU~0x0000\+FF00U}



Definition at line 3066 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8da69cdd9d4f4c280279fa05fdf235bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ICR\_ERR\_ISC@{DCMI\_ICR\_ERR\_ISC}}
\index{DCMI\_ICR\_ERR\_ISC@{DCMI\_ICR\_ERR\_ISC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ICR\_ERR\_ISC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC~0x00000004U}



Definition at line 3051 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ce2decf4166be0a5376ea2810403030}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ICR\_FRAME\_ISC@{DCMI\_ICR\_FRAME\_ISC}}
\index{DCMI\_ICR\_FRAME\_ISC@{DCMI\_ICR\_FRAME\_ISC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ICR\_FRAME\_ISC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC~0x00000001U}



Definition at line 3049 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae64182a042ceb8275c54819458b1ca9c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ICR\_LINE\_ISC@{DCMI\_ICR\_LINE\_ISC}}
\index{DCMI\_ICR\_LINE\_ISC@{DCMI\_ICR\_LINE\_ISC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ICR\_LINE\_ISC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC~0x00000010U}



Definition at line 3053 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0318fb46a8594834640d08a9ae06f79e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ICR\_OVF\_ISC@{DCMI\_ICR\_OVF\_ISC}}
\index{DCMI\_ICR\_OVF\_ISC@{DCMI\_ICR\_OVF\_ISC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ICR\_OVF\_ISC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ICR\+\_\+\+OVF\+\_\+\+ISC~\textbf{ DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC}}



Definition at line 3056 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9d9f8083bf587a6e6d6f5470fb29a88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ICR\_OVR\_ISC@{DCMI\_ICR\_OVR\_ISC}}
\index{DCMI\_ICR\_OVR\_ISC@{DCMI\_ICR\_OVR\_ISC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ICR\_OVR\_ISC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC~0x00000002U}



Definition at line 3050 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaedd101bdda4f13c30d7af5a85156a047}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_ICR\_VSYNC\_ISC@{DCMI\_ICR\_VSYNC\_ISC}}
\index{DCMI\_ICR\_VSYNC\_ISC@{DCMI\_ICR\_VSYNC\_ISC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_ICR\_VSYNC\_ISC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC~0x00000008U}



Definition at line 3052 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc9d64d6edc4e8ff9452db0065c12831}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_IER\_ERR\_IE@{DCMI\_IER\_ERR\_IE}}
\index{DCMI\_IER\_ERR\_IE@{DCMI\_IER\_ERR\_IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_IER\_ERR\_IE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE~0x00000004U}



Definition at line 3028 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78d30c219bf7b5ebe0f8ee74cbdae61d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_IER\_FRAME\_IE@{DCMI\_IER\_FRAME\_IE}}
\index{DCMI\_IER\_FRAME\_IE@{DCMI\_IER\_FRAME\_IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_IER\_FRAME\_IE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE~0x00000001U}



Definition at line 3026 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a06c700c5e779551834862a2d14612e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_IER\_LINE\_IE@{DCMI\_IER\_LINE\_IE}}
\index{DCMI\_IER\_LINE\_IE@{DCMI\_IER\_LINE\_IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_IER\_LINE\_IE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE~0x00000010U}



Definition at line 3030 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4f313352a86f6b09726e63f89e161187}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_IER\_OVF\_IE@{DCMI\_IER\_OVF\_IE}}
\index{DCMI\_IER\_OVF\_IE@{DCMI\_IER\_OVF\_IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_IER\_OVF\_IE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+IER\+\_\+\+OVF\+\_\+\+IE~\textbf{ DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE}}



Definition at line 3032 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3526fa00f78f05a35551294374134d81}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_IER\_OVR\_IE@{DCMI\_IER\_OVR\_IE}}
\index{DCMI\_IER\_OVR\_IE@{DCMI\_IER\_OVR\_IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_IER\_OVR\_IE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE~0x00000002U}



Definition at line 3027 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2f335c69d18e49ffb5314e85ac1f4fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_IER\_VSYNC\_IE@{DCMI\_IER\_VSYNC\_IE}}
\index{DCMI\_IER\_VSYNC\_IE@{DCMI\_IER\_VSYNC\_IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_IER\_VSYNC\_IE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE~0x00000008U}



Definition at line 3029 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46deae49ce6acb93a2c9827b7de125ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MIS\_ERR\_MIS@{DCMI\_MIS\_ERR\_MIS}}
\index{DCMI\_MIS\_ERR\_MIS@{DCMI\_MIS\_ERR\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MIS\_ERR\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS~0x00000004U}



Definition at line 3037 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga941155c6f476426df918e806a0f32e4e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MIS\_FRAME\_MIS@{DCMI\_MIS\_FRAME\_MIS}}
\index{DCMI\_MIS\_FRAME\_MIS@{DCMI\_MIS\_FRAME\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MIS\_FRAME\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS~0x00000001U}



Definition at line 3035 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga340adf786e70c8b9ebc2deef9aa30ced}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MIS\_LINE\_MIS@{DCMI\_MIS\_LINE\_MIS}}
\index{DCMI\_MIS\_LINE\_MIS@{DCMI\_MIS\_LINE\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MIS\_LINE\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS~0x00000010U}



Definition at line 3039 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bf479b833da567f2ee940d570a54517}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MIS\_OVR\_MIS@{DCMI\_MIS\_OVR\_MIS}}
\index{DCMI\_MIS\_OVR\_MIS@{DCMI\_MIS\_OVR\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MIS\_OVR\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS~0x00000002U}



Definition at line 3036 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8559771f71aa7c77eec58339c628f26a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MIS\_VSYNC\_MIS@{DCMI\_MIS\_VSYNC\_MIS}}
\index{DCMI\_MIS\_VSYNC\_MIS@{DCMI\_MIS\_VSYNC\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MIS\_VSYNC\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS~0x00000008U}



Definition at line 3038 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga117dd3b10b1c7a03016fce867a6a8281}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MISR\_ERR\_MIS@{DCMI\_MISR\_ERR\_MIS}}
\index{DCMI\_MISR\_ERR\_MIS@{DCMI\_MISR\_ERR\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MISR\_ERR\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MISR\+\_\+\+ERR\+\_\+\+MIS~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS}}



Definition at line 3044 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga73b7d7359389df61668089920ed5b28e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MISR\_FRAME\_MIS@{DCMI\_MISR\_FRAME\_MIS}}
\index{DCMI\_MISR\_FRAME\_MIS@{DCMI\_MISR\_FRAME\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MISR\_FRAME\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MISR\+\_\+\+FRAME\+\_\+\+MIS~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS}}



Definition at line 3042 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77aad6389ea95913c34b2ba3a14cfdca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MISR\_LINE\_MIS@{DCMI\_MISR\_LINE\_MIS}}
\index{DCMI\_MISR\_LINE\_MIS@{DCMI\_MISR\_LINE\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MISR\_LINE\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MISR\+\_\+\+LINE\+\_\+\+MIS~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS}}



Definition at line 3046 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaacaced5931c5790bdf6fc9ede4591496}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MISR\_OVF\_MIS@{DCMI\_MISR\_OVF\_MIS}}
\index{DCMI\_MISR\_OVF\_MIS@{DCMI\_MISR\_OVF\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MISR\_OVF\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MISR\+\_\+\+OVF\+\_\+\+MIS~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS}}



Definition at line 3043 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a02749de4576d3631cf35dbb4e4bf5c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_MISR\_VSYNC\_MIS@{DCMI\_MISR\_VSYNC\_MIS}}
\index{DCMI\_MISR\_VSYNC\_MIS@{DCMI\_MISR\_VSYNC\_MIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_MISR\_VSYNC\_MIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+MISR\+\_\+\+VSYNC\+\_\+\+MIS~\textbf{ DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS}}



Definition at line 3045 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60312c64ac11224348e6817b16b38ace}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RIS\_ERR\_RIS@{DCMI\_RIS\_ERR\_RIS}}
\index{DCMI\_RIS\_ERR\_RIS@{DCMI\_RIS\_ERR\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RIS\_ERR\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS~0x00000004U}



Definition at line 3014 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga188d7dafa72efe56f8363ffee4b0662b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RIS\_FRAME\_RIS@{DCMI\_RIS\_FRAME\_RIS}}
\index{DCMI\_RIS\_FRAME\_RIS@{DCMI\_RIS\_FRAME\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RIS\_FRAME\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS~0x00000001U}



Definition at line 3012 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7df083b857fd655d11a90a7a1ee94d66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RIS\_LINE\_RIS@{DCMI\_RIS\_LINE\_RIS}}
\index{DCMI\_RIS\_LINE\_RIS@{DCMI\_RIS\_LINE\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RIS\_LINE\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS~0x00000010U}



Definition at line 3016 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaeb2e93438e3aa6b72a2f897c3ed86bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RIS\_OVR\_RIS@{DCMI\_RIS\_OVR\_RIS}}
\index{DCMI\_RIS\_OVR\_RIS@{DCMI\_RIS\_OVR\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RIS\_OVR\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS~0x00000002U}



Definition at line 3013 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga57777e4dfeb6df63ffc1eee8e1fd51e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RIS\_VSYNC\_RIS@{DCMI\_RIS\_VSYNC\_RIS}}
\index{DCMI\_RIS\_VSYNC\_RIS@{DCMI\_RIS\_VSYNC\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RIS\_VSYNC\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS~0x00000008U}



Definition at line 3015 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf03ca1f0e5e1a7868c07c8237d7e33a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RISR\_ERR\_RIS@{DCMI\_RISR\_ERR\_RIS}}
\index{DCMI\_RISR\_ERR\_RIS@{DCMI\_RISR\_ERR\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RISR\_ERR\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RISR\+\_\+\+ERR\+\_\+\+RIS~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS}}



Definition at line 3020 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99308f49b63dd49db671a2a26d0d07fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RISR\_FRAME\_RIS@{DCMI\_RISR\_FRAME\_RIS}}
\index{DCMI\_RISR\_FRAME\_RIS@{DCMI\_RISR\_FRAME\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RISR\_FRAME\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RISR\+\_\+\+FRAME\+\_\+\+RIS~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS}}



Definition at line 3018 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf06b386a61d97e046a7f0546478b91b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RISR\_LINE\_RIS@{DCMI\_RISR\_LINE\_RIS}}
\index{DCMI\_RISR\_LINE\_RIS@{DCMI\_RISR\_LINE\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RISR\_LINE\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RISR\+\_\+\+LINE\+\_\+\+RIS~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS}}



Definition at line 3022 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga510c3f423fdddf8a41b6b69d55b6c66d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RISR\_OVF\_RIS@{DCMI\_RISR\_OVF\_RIS}}
\index{DCMI\_RISR\_OVF\_RIS@{DCMI\_RISR\_OVF\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RISR\_OVF\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RISR\+\_\+\+OVF\+\_\+\+RIS~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}}



Definition at line 3023 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae893218ce7d16540e5af7c3afb03bc98}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RISR\_OVR\_RIS@{DCMI\_RISR\_OVR\_RIS}}
\index{DCMI\_RISR\_OVR\_RIS@{DCMI\_RISR\_OVR\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RISR\_OVR\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RISR\+\_\+\+OVR\+\_\+\+RIS~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}}



Definition at line 3019 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga08625c101d8419ca58cc7032f4a936ec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_RISR\_VSYNC\_RIS@{DCMI\_RISR\_VSYNC\_RIS}}
\index{DCMI\_RISR\_VSYNC\_RIS@{DCMI\_RISR\_VSYNC\_RIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_RISR\_VSYNC\_RIS}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+RISR\+\_\+\+VSYNC\+\_\+\+RIS~\textbf{ DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS}}



Definition at line 3021 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga990aaedf052bc3b9ebd115f06aa43ab2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_SR\_FNE@{DCMI\_SR\_FNE}}
\index{DCMI\_SR\_FNE@{DCMI\_SR\_FNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_SR\_FNE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+SR\+\_\+\+FNE~0x00000004U}



Definition at line 3009 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb10174e5a89c32d6413ecf77e6610a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_SR\_HSYNC@{DCMI\_SR\_HSYNC}}
\index{DCMI\_SR\_HSYNC@{DCMI\_SR\_HSYNC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_SR\_HSYNC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+SR\+\_\+\+HSYNC~0x00000001U}



Definition at line 3007 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9608c2fdd5feb3c8c022545f8d7e6adf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DCMI\_SR\_VSYNC@{DCMI\_SR\_VSYNC}}
\index{DCMI\_SR\_VSYNC@{DCMI\_SR\_VSYNC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DCMI\_SR\_VSYNC}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+SR\+\_\+\+VSYNC~0x00000002U}



Definition at line 3008 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CDMEIF4@{DMA\_HIFCR\_CDMEIF4}}
\index{DMA\_HIFCR\_CDMEIF4@{DMA\_HIFCR\_CDMEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CDMEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4~0x00000004U}



Definition at line 3243 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CDMEIF5@{DMA\_HIFCR\_CDMEIF5}}
\index{DMA\_HIFCR\_CDMEIF5@{DMA\_HIFCR\_CDMEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CDMEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5~0x00000100U}



Definition at line 3238 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CDMEIF6@{DMA\_HIFCR\_CDMEIF6}}
\index{DMA\_HIFCR\_CDMEIF6@{DMA\_HIFCR\_CDMEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CDMEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6~0x00040000U}



Definition at line 3233 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CDMEIF7@{DMA\_HIFCR\_CDMEIF7}}
\index{DMA\_HIFCR\_CDMEIF7@{DMA\_HIFCR\_CDMEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CDMEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7~0x01000000U}



Definition at line 3228 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CFEIF4@{DMA\_HIFCR\_CFEIF4}}
\index{DMA\_HIFCR\_CFEIF4@{DMA\_HIFCR\_CFEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CFEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4~0x00000001U}



Definition at line 3244 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CFEIF5@{DMA\_HIFCR\_CFEIF5}}
\index{DMA\_HIFCR\_CFEIF5@{DMA\_HIFCR\_CFEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CFEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5~0x00000040U}



Definition at line 3239 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CFEIF6@{DMA\_HIFCR\_CFEIF6}}
\index{DMA\_HIFCR\_CFEIF6@{DMA\_HIFCR\_CFEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CFEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6~0x00010000U}



Definition at line 3234 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CFEIF7@{DMA\_HIFCR\_CFEIF7}}
\index{DMA\_HIFCR\_CFEIF7@{DMA\_HIFCR\_CFEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CFEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7~0x00400000U}



Definition at line 3229 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CHTIF4@{DMA\_HIFCR\_CHTIF4}}
\index{DMA\_HIFCR\_CHTIF4@{DMA\_HIFCR\_CHTIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CHTIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4~0x00000010U}



Definition at line 3241 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CHTIF5@{DMA\_HIFCR\_CHTIF5}}
\index{DMA\_HIFCR\_CHTIF5@{DMA\_HIFCR\_CHTIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CHTIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5~0x00000400U}



Definition at line 3236 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CHTIF6@{DMA\_HIFCR\_CHTIF6}}
\index{DMA\_HIFCR\_CHTIF6@{DMA\_HIFCR\_CHTIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CHTIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6~0x00100000U}



Definition at line 3231 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CHTIF7@{DMA\_HIFCR\_CHTIF7}}
\index{DMA\_HIFCR\_CHTIF7@{DMA\_HIFCR\_CHTIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CHTIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7~0x04000000U}



Definition at line 3226 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTCIF4@{DMA\_HIFCR\_CTCIF4}}
\index{DMA\_HIFCR\_CTCIF4@{DMA\_HIFCR\_CTCIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CTCIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4~0x00000020U}



Definition at line 3240 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTCIF5@{DMA\_HIFCR\_CTCIF5}}
\index{DMA\_HIFCR\_CTCIF5@{DMA\_HIFCR\_CTCIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CTCIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5~0x00000800U}



Definition at line 3235 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTCIF6@{DMA\_HIFCR\_CTCIF6}}
\index{DMA\_HIFCR\_CTCIF6@{DMA\_HIFCR\_CTCIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CTCIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6~0x00200000U}



Definition at line 3230 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTCIF7@{DMA\_HIFCR\_CTCIF7}}
\index{DMA\_HIFCR\_CTCIF7@{DMA\_HIFCR\_CTCIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CTCIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7~0x08000000U}



Definition at line 3225 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTEIF4@{DMA\_HIFCR\_CTEIF4}}
\index{DMA\_HIFCR\_CTEIF4@{DMA\_HIFCR\_CTEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CTEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4~0x00000008U}



Definition at line 3242 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTEIF5@{DMA\_HIFCR\_CTEIF5}}
\index{DMA\_HIFCR\_CTEIF5@{DMA\_HIFCR\_CTEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CTEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5~0x00000200U}



Definition at line 3237 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTEIF6@{DMA\_HIFCR\_CTEIF6}}
\index{DMA\_HIFCR\_CTEIF6@{DMA\_HIFCR\_CTEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CTEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6~0x00080000U}



Definition at line 3232 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTEIF7@{DMA\_HIFCR\_CTEIF7}}
\index{DMA\_HIFCR\_CTEIF7@{DMA\_HIFCR\_CTEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HIFCR\_CTEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7~0x02000000U}



Definition at line 3227 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_DMEIF4@{DMA\_HISR\_DMEIF4}}
\index{DMA\_HISR\_DMEIF4@{DMA\_HISR\_DMEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_DMEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+DMEIF4~0x00000004U}



Definition at line 3199 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_DMEIF5@{DMA\_HISR\_DMEIF5}}
\index{DMA\_HISR\_DMEIF5@{DMA\_HISR\_DMEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_DMEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+DMEIF5~0x00000100U}



Definition at line 3194 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_DMEIF6@{DMA\_HISR\_DMEIF6}}
\index{DMA\_HISR\_DMEIF6@{DMA\_HISR\_DMEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_DMEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+DMEIF6~0x00040000U}



Definition at line 3189 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_DMEIF7@{DMA\_HISR\_DMEIF7}}
\index{DMA\_HISR\_DMEIF7@{DMA\_HISR\_DMEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_DMEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+DMEIF7~0x01000000U}



Definition at line 3184 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_FEIF4@{DMA\_HISR\_FEIF4}}
\index{DMA\_HISR\_FEIF4@{DMA\_HISR\_FEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_FEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+FEIF4~0x00000001U}



Definition at line 3200 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_FEIF5@{DMA\_HISR\_FEIF5}}
\index{DMA\_HISR\_FEIF5@{DMA\_HISR\_FEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_FEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+FEIF5~0x00000040U}



Definition at line 3195 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_FEIF6@{DMA\_HISR\_FEIF6}}
\index{DMA\_HISR\_FEIF6@{DMA\_HISR\_FEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_FEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+FEIF6~0x00010000U}



Definition at line 3190 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_FEIF7@{DMA\_HISR\_FEIF7}}
\index{DMA\_HISR\_FEIF7@{DMA\_HISR\_FEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_FEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+FEIF7~0x00400000U}



Definition at line 3185 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_HTIF4@{DMA\_HISR\_HTIF4}}
\index{DMA\_HISR\_HTIF4@{DMA\_HISR\_HTIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_HTIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+HTIF4~0x00000010U}



Definition at line 3197 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_HTIF5@{DMA\_HISR\_HTIF5}}
\index{DMA\_HISR\_HTIF5@{DMA\_HISR\_HTIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_HTIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+HTIF5~0x00000400U}



Definition at line 3192 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_HTIF6@{DMA\_HISR\_HTIF6}}
\index{DMA\_HISR\_HTIF6@{DMA\_HISR\_HTIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_HTIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+HTIF6~0x00100000U}



Definition at line 3187 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_HTIF7@{DMA\_HISR\_HTIF7}}
\index{DMA\_HISR\_HTIF7@{DMA\_HISR\_HTIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_HTIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+HTIF7~0x04000000U}



Definition at line 3182 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TCIF4@{DMA\_HISR\_TCIF4}}
\index{DMA\_HISR\_TCIF4@{DMA\_HISR\_TCIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_TCIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TCIF4~0x00000020U}



Definition at line 3196 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TCIF5@{DMA\_HISR\_TCIF5}}
\index{DMA\_HISR\_TCIF5@{DMA\_HISR\_TCIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_TCIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TCIF5~0x00000800U}



Definition at line 3191 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TCIF6@{DMA\_HISR\_TCIF6}}
\index{DMA\_HISR\_TCIF6@{DMA\_HISR\_TCIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_TCIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TCIF6~0x00200000U}



Definition at line 3186 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TCIF7@{DMA\_HISR\_TCIF7}}
\index{DMA\_HISR\_TCIF7@{DMA\_HISR\_TCIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_TCIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TCIF7~0x08000000U}



Definition at line 3181 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TEIF4@{DMA\_HISR\_TEIF4}}
\index{DMA\_HISR\_TEIF4@{DMA\_HISR\_TEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_TEIF4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TEIF4~0x00000008U}



Definition at line 3198 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TEIF5@{DMA\_HISR\_TEIF5}}
\index{DMA\_HISR\_TEIF5@{DMA\_HISR\_TEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_TEIF5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TEIF5~0x00000200U}



Definition at line 3193 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TEIF6@{DMA\_HISR\_TEIF6}}
\index{DMA\_HISR\_TEIF6@{DMA\_HISR\_TEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_TEIF6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TEIF6~0x00080000U}



Definition at line 3188 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TEIF7@{DMA\_HISR\_TEIF7}}
\index{DMA\_HISR\_TEIF7@{DMA\_HISR\_TEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_HISR\_TEIF7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TEIF7~0x02000000U}



Definition at line 3183 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CDMEIF0@{DMA\_LIFCR\_CDMEIF0}}
\index{DMA\_LIFCR\_CDMEIF0@{DMA\_LIFCR\_CDMEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CDMEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0~0x00000004U}



Definition at line 3221 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CDMEIF1@{DMA\_LIFCR\_CDMEIF1}}
\index{DMA\_LIFCR\_CDMEIF1@{DMA\_LIFCR\_CDMEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CDMEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1~0x00000100U}



Definition at line 3216 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CDMEIF2@{DMA\_LIFCR\_CDMEIF2}}
\index{DMA\_LIFCR\_CDMEIF2@{DMA\_LIFCR\_CDMEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CDMEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2~0x00040000U}



Definition at line 3211 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CDMEIF3@{DMA\_LIFCR\_CDMEIF3}}
\index{DMA\_LIFCR\_CDMEIF3@{DMA\_LIFCR\_CDMEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CDMEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3~0x01000000U}



Definition at line 3206 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CFEIF0@{DMA\_LIFCR\_CFEIF0}}
\index{DMA\_LIFCR\_CFEIF0@{DMA\_LIFCR\_CFEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CFEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0~0x00000001U}



Definition at line 3222 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CFEIF1@{DMA\_LIFCR\_CFEIF1}}
\index{DMA\_LIFCR\_CFEIF1@{DMA\_LIFCR\_CFEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CFEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1~0x00000040U}



Definition at line 3217 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CFEIF2@{DMA\_LIFCR\_CFEIF2}}
\index{DMA\_LIFCR\_CFEIF2@{DMA\_LIFCR\_CFEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CFEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2~0x00010000U}



Definition at line 3212 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CFEIF3@{DMA\_LIFCR\_CFEIF3}}
\index{DMA\_LIFCR\_CFEIF3@{DMA\_LIFCR\_CFEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CFEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3~0x00400000U}



Definition at line 3207 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CHTIF0@{DMA\_LIFCR\_CHTIF0}}
\index{DMA\_LIFCR\_CHTIF0@{DMA\_LIFCR\_CHTIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CHTIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0~0x00000010U}



Definition at line 3219 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CHTIF1@{DMA\_LIFCR\_CHTIF1}}
\index{DMA\_LIFCR\_CHTIF1@{DMA\_LIFCR\_CHTIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CHTIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1~0x00000400U}



Definition at line 3214 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CHTIF2@{DMA\_LIFCR\_CHTIF2}}
\index{DMA\_LIFCR\_CHTIF2@{DMA\_LIFCR\_CHTIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CHTIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2~0x00100000U}



Definition at line 3209 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CHTIF3@{DMA\_LIFCR\_CHTIF3}}
\index{DMA\_LIFCR\_CHTIF3@{DMA\_LIFCR\_CHTIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CHTIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3~0x04000000U}



Definition at line 3204 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTCIF0@{DMA\_LIFCR\_CTCIF0}}
\index{DMA\_LIFCR\_CTCIF0@{DMA\_LIFCR\_CTCIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CTCIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0~0x00000020U}



Definition at line 3218 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTCIF1@{DMA\_LIFCR\_CTCIF1}}
\index{DMA\_LIFCR\_CTCIF1@{DMA\_LIFCR\_CTCIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CTCIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1~0x00000800U}



Definition at line 3213 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTCIF2@{DMA\_LIFCR\_CTCIF2}}
\index{DMA\_LIFCR\_CTCIF2@{DMA\_LIFCR\_CTCIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CTCIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2~0x00200000U}



Definition at line 3208 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTCIF3@{DMA\_LIFCR\_CTCIF3}}
\index{DMA\_LIFCR\_CTCIF3@{DMA\_LIFCR\_CTCIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CTCIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3~0x08000000U}



Definition at line 3203 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTEIF0@{DMA\_LIFCR\_CTEIF0}}
\index{DMA\_LIFCR\_CTEIF0@{DMA\_LIFCR\_CTEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CTEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0~0x00000008U}



Definition at line 3220 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTEIF1@{DMA\_LIFCR\_CTEIF1}}
\index{DMA\_LIFCR\_CTEIF1@{DMA\_LIFCR\_CTEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CTEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1~0x00000200U}



Definition at line 3215 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTEIF2@{DMA\_LIFCR\_CTEIF2}}
\index{DMA\_LIFCR\_CTEIF2@{DMA\_LIFCR\_CTEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CTEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2~0x00080000U}



Definition at line 3210 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTEIF3@{DMA\_LIFCR\_CTEIF3}}
\index{DMA\_LIFCR\_CTEIF3@{DMA\_LIFCR\_CTEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LIFCR\_CTEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3~0x02000000U}



Definition at line 3205 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_DMEIF0@{DMA\_LISR\_DMEIF0}}
\index{DMA\_LISR\_DMEIF0@{DMA\_LISR\_DMEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_DMEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+DMEIF0~0x00000004U}



Definition at line 3177 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_DMEIF1@{DMA\_LISR\_DMEIF1}}
\index{DMA\_LISR\_DMEIF1@{DMA\_LISR\_DMEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_DMEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+DMEIF1~0x00000100U}



Definition at line 3172 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_DMEIF2@{DMA\_LISR\_DMEIF2}}
\index{DMA\_LISR\_DMEIF2@{DMA\_LISR\_DMEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_DMEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+DMEIF2~0x00040000U}



Definition at line 3167 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_DMEIF3@{DMA\_LISR\_DMEIF3}}
\index{DMA\_LISR\_DMEIF3@{DMA\_LISR\_DMEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_DMEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+DMEIF3~0x01000000U}



Definition at line 3162 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_FEIF0@{DMA\_LISR\_FEIF0}}
\index{DMA\_LISR\_FEIF0@{DMA\_LISR\_FEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_FEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+FEIF0~0x00000001U}



Definition at line 3178 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_FEIF1@{DMA\_LISR\_FEIF1}}
\index{DMA\_LISR\_FEIF1@{DMA\_LISR\_FEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_FEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+FEIF1~0x00000040U}



Definition at line 3173 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_FEIF2@{DMA\_LISR\_FEIF2}}
\index{DMA\_LISR\_FEIF2@{DMA\_LISR\_FEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_FEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+FEIF2~0x00010000U}



Definition at line 3168 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_FEIF3@{DMA\_LISR\_FEIF3}}
\index{DMA\_LISR\_FEIF3@{DMA\_LISR\_FEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_FEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+FEIF3~0x00400000U}



Definition at line 3163 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_HTIF0@{DMA\_LISR\_HTIF0}}
\index{DMA\_LISR\_HTIF0@{DMA\_LISR\_HTIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_HTIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+HTIF0~0x00000010U}



Definition at line 3175 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_HTIF1@{DMA\_LISR\_HTIF1}}
\index{DMA\_LISR\_HTIF1@{DMA\_LISR\_HTIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_HTIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+HTIF1~0x00000400U}



Definition at line 3170 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_HTIF2@{DMA\_LISR\_HTIF2}}
\index{DMA\_LISR\_HTIF2@{DMA\_LISR\_HTIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_HTIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+HTIF2~0x00100000U}



Definition at line 3165 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_HTIF3@{DMA\_LISR\_HTIF3}}
\index{DMA\_LISR\_HTIF3@{DMA\_LISR\_HTIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_HTIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+HTIF3~0x04000000U}



Definition at line 3160 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TCIF0@{DMA\_LISR\_TCIF0}}
\index{DMA\_LISR\_TCIF0@{DMA\_LISR\_TCIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_TCIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TCIF0~0x00000020U}



Definition at line 3174 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TCIF1@{DMA\_LISR\_TCIF1}}
\index{DMA\_LISR\_TCIF1@{DMA\_LISR\_TCIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_TCIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TCIF1~0x00000800U}



Definition at line 3169 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TCIF2@{DMA\_LISR\_TCIF2}}
\index{DMA\_LISR\_TCIF2@{DMA\_LISR\_TCIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_TCIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TCIF2~0x00200000U}



Definition at line 3164 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TCIF3@{DMA\_LISR\_TCIF3}}
\index{DMA\_LISR\_TCIF3@{DMA\_LISR\_TCIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_TCIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TCIF3~0x08000000U}



Definition at line 3159 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TEIF0@{DMA\_LISR\_TEIF0}}
\index{DMA\_LISR\_TEIF0@{DMA\_LISR\_TEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_TEIF0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TEIF0~0x00000008U}



Definition at line 3176 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TEIF1@{DMA\_LISR\_TEIF1}}
\index{DMA\_LISR\_TEIF1@{DMA\_LISR\_TEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_TEIF1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TEIF1~0x00000200U}



Definition at line 3171 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TEIF2@{DMA\_LISR\_TEIF2}}
\index{DMA\_LISR\_TEIF2@{DMA\_LISR\_TEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_TEIF2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TEIF2~0x00080000U}



Definition at line 3166 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TEIF3@{DMA\_LISR\_TEIF3}}
\index{DMA\_LISR\_TEIF3@{DMA\_LISR\_TEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_LISR\_TEIF3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TEIF3~0x02000000U}



Definition at line 3161 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_ACK@{DMA\_SxCR\_ACK}}
\index{DMA\_SxCR\_ACK@{DMA\_SxCR\_ACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_ACK}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+ACK~0x00100000U}



Definition at line 3126 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CHSEL@{DMA\_SxCR\_CHSEL}}
\index{DMA\_SxCR\_CHSEL@{DMA\_SxCR\_CHSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_CHSEL}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL~0x0\+E000000U}



Definition at line 3090 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CHSEL\_0@{DMA\_SxCR\_CHSEL\_0}}
\index{DMA\_SxCR\_CHSEL\_0@{DMA\_SxCR\_CHSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_CHSEL\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0~0x02000000U}



Definition at line 3091 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CHSEL\_1@{DMA\_SxCR\_CHSEL\_1}}
\index{DMA\_SxCR\_CHSEL\_1@{DMA\_SxCR\_CHSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_CHSEL\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1~0x04000000U}



Definition at line 3092 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CHSEL\_2@{DMA\_SxCR\_CHSEL\_2}}
\index{DMA\_SxCR\_CHSEL\_2@{DMA\_SxCR\_CHSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_CHSEL\_2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2~0x08000000U}



Definition at line 3093 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CIRC@{DMA\_SxCR\_CIRC}}
\index{DMA\_SxCR\_CIRC@{DMA\_SxCR\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_CIRC}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC~0x00000100U}



Definition at line 3114 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CT@{DMA\_SxCR\_CT}}
\index{DMA\_SxCR\_CT@{DMA\_SxCR\_CT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_CT}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CT~0x00080000U}



Definition at line 3100 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DBM@{DMA\_SxCR\_DBM}}
\index{DMA\_SxCR\_DBM@{DMA\_SxCR\_DBM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_DBM}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DBM~0x00040000U}



Definition at line 3101 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DIR@{DMA\_SxCR\_DIR}}
\index{DMA\_SxCR\_DIR@{DMA\_SxCR\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_DIR}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DIR~0x000000\+C0U}



Definition at line 3115 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DIR\_0@{DMA\_SxCR\_DIR\_0}}
\index{DMA\_SxCR\_DIR\_0@{DMA\_SxCR\_DIR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_DIR\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0~0x00000040U}



Definition at line 3116 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DIR\_1@{DMA\_SxCR\_DIR\_1}}
\index{DMA\_SxCR\_DIR\_1@{DMA\_SxCR\_DIR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_DIR\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1~0x00000080U}



Definition at line 3117 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DMEIE@{DMA\_SxCR\_DMEIE}}
\index{DMA\_SxCR\_DMEIE@{DMA\_SxCR\_DMEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_DMEIE}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE~0x00000002U}



Definition at line 3122 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_EN@{DMA\_SxCR\_EN}}
\index{DMA\_SxCR\_EN@{DMA\_SxCR\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_EN}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+EN~0x00000001U}



Definition at line 3123 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_HTIE@{DMA\_SxCR\_HTIE}}
\index{DMA\_SxCR\_HTIE@{DMA\_SxCR\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_HTIE}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE~0x00000008U}



Definition at line 3120 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MBURST@{DMA\_SxCR\_MBURST}}
\index{DMA\_SxCR\_MBURST@{DMA\_SxCR\_MBURST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_MBURST}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST~0x01800000U}



Definition at line 3094 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MBURST\_0@{DMA\_SxCR\_MBURST\_0}}
\index{DMA\_SxCR\_MBURST\_0@{DMA\_SxCR\_MBURST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_MBURST\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0~0x00800000U}



Definition at line 3095 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MBURST\_1@{DMA\_SxCR\_MBURST\_1}}
\index{DMA\_SxCR\_MBURST\_1@{DMA\_SxCR\_MBURST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_MBURST\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1~0x01000000U}



Definition at line 3096 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MINC@{DMA\_SxCR\_MINC}}
\index{DMA\_SxCR\_MINC@{DMA\_SxCR\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_MINC}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MINC~0x00000400U}



Definition at line 3112 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MSIZE@{DMA\_SxCR\_MSIZE}}
\index{DMA\_SxCR\_MSIZE@{DMA\_SxCR\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_MSIZE}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE~0x00006000U}



Definition at line 3106 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MSIZE\_0@{DMA\_SxCR\_MSIZE\_0}}
\index{DMA\_SxCR\_MSIZE\_0@{DMA\_SxCR\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_MSIZE\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0~0x00002000U}



Definition at line 3107 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MSIZE\_1@{DMA\_SxCR\_MSIZE\_1}}
\index{DMA\_SxCR\_MSIZE\_1@{DMA\_SxCR\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_MSIZE\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1~0x00004000U}



Definition at line 3108 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PBURST@{DMA\_SxCR\_PBURST}}
\index{DMA\_SxCR\_PBURST@{DMA\_SxCR\_PBURST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PBURST}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST~0x00600000U}



Definition at line 3097 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PBURST\_0@{DMA\_SxCR\_PBURST\_0}}
\index{DMA\_SxCR\_PBURST\_0@{DMA\_SxCR\_PBURST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PBURST\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0~0x00200000U}



Definition at line 3098 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PBURST\_1@{DMA\_SxCR\_PBURST\_1}}
\index{DMA\_SxCR\_PBURST\_1@{DMA\_SxCR\_PBURST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PBURST\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1~0x00400000U}



Definition at line 3099 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PFCTRL@{DMA\_SxCR\_PFCTRL}}
\index{DMA\_SxCR\_PFCTRL@{DMA\_SxCR\_PFCTRL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PFCTRL}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL~0x00000020U}



Definition at line 3118 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PINC@{DMA\_SxCR\_PINC}}
\index{DMA\_SxCR\_PINC@{DMA\_SxCR\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PINC}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PINC~0x00000200U}



Definition at line 3113 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PINCOS@{DMA\_SxCR\_PINCOS}}
\index{DMA\_SxCR\_PINCOS@{DMA\_SxCR\_PINCOS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PINCOS}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS~0x00008000U}



Definition at line 3105 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PL@{DMA\_SxCR\_PL}}
\index{DMA\_SxCR\_PL@{DMA\_SxCR\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PL}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PL~0x00030000U}



Definition at line 3102 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PL\_0@{DMA\_SxCR\_PL\_0}}
\index{DMA\_SxCR\_PL\_0@{DMA\_SxCR\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PL\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0~0x00010000U}



Definition at line 3103 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PL\_1@{DMA\_SxCR\_PL\_1}}
\index{DMA\_SxCR\_PL\_1@{DMA\_SxCR\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PL\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1~0x00020000U}



Definition at line 3104 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PSIZE@{DMA\_SxCR\_PSIZE}}
\index{DMA\_SxCR\_PSIZE@{DMA\_SxCR\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PSIZE}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE~0x00001800U}



Definition at line 3109 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PSIZE\_0@{DMA\_SxCR\_PSIZE\_0}}
\index{DMA\_SxCR\_PSIZE\_0@{DMA\_SxCR\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PSIZE\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0~0x00000800U}



Definition at line 3110 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PSIZE\_1@{DMA\_SxCR\_PSIZE\_1}}
\index{DMA\_SxCR\_PSIZE\_1@{DMA\_SxCR\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_PSIZE\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1~0x00001000U}



Definition at line 3111 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_TCIE@{DMA\_SxCR\_TCIE}}
\index{DMA\_SxCR\_TCIE@{DMA\_SxCR\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_TCIE}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE~0x00000010U}



Definition at line 3119 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_TEIE@{DMA\_SxCR\_TEIE}}
\index{DMA\_SxCR\_TEIE@{DMA\_SxCR\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxCR\_TEIE}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE~0x00000004U}



Definition at line 3121 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_DMDIS@{DMA\_SxFCR\_DMDIS}}
\index{DMA\_SxFCR\_DMDIS@{DMA\_SxFCR\_DMDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_DMDIS}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS~0x00000004U}



Definition at line 3153 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FEIE@{DMA\_SxFCR\_FEIE}}
\index{DMA\_SxFCR\_FEIE@{DMA\_SxFCR\_FEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_FEIE}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE~0x00000080U}



Definition at line 3148 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FS@{DMA\_SxFCR\_FS}}
\index{DMA\_SxFCR\_FS@{DMA\_SxFCR\_FS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_FS}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FS~0x00000038U}



Definition at line 3149 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FS\_0@{DMA\_SxFCR\_FS\_0}}
\index{DMA\_SxFCR\_FS\_0@{DMA\_SxFCR\_FS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_FS\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0~0x00000008U}



Definition at line 3150 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FS\_1@{DMA\_SxFCR\_FS\_1}}
\index{DMA\_SxFCR\_FS\_1@{DMA\_SxFCR\_FS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_FS\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1~0x00000010U}



Definition at line 3151 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FS\_2@{DMA\_SxFCR\_FS\_2}}
\index{DMA\_SxFCR\_FS\_2@{DMA\_SxFCR\_FS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_FS\_2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2~0x00000020U}



Definition at line 3152 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FTH@{DMA\_SxFCR\_FTH}}
\index{DMA\_SxFCR\_FTH@{DMA\_SxFCR\_FTH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_FTH}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH~0x00000003U}



Definition at line 3154 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FTH\_0@{DMA\_SxFCR\_FTH\_0}}
\index{DMA\_SxFCR\_FTH\_0@{DMA\_SxFCR\_FTH\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_FTH\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0~0x00000001U}



Definition at line 3155 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FTH\_1@{DMA\_SxFCR\_FTH\_1}}
\index{DMA\_SxFCR\_FTH\_1@{DMA\_SxFCR\_FTH\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxFCR\_FTH\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1~0x00000002U}



Definition at line 3156 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT@{DMA\_SxNDT}}
\index{DMA\_SxNDT@{DMA\_SxNDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT~0x0000\+FFFFU}



Definition at line 3129 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_0@{DMA\_SxNDT\_0}}
\index{DMA\_SxNDT\_0@{DMA\_SxNDT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+0~0x00000001U}



Definition at line 3130 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_1@{DMA\_SxNDT\_1}}
\index{DMA\_SxNDT\_1@{DMA\_SxNDT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+1~0x00000002U}



Definition at line 3131 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_10@{DMA\_SxNDT\_10}}
\index{DMA\_SxNDT\_10@{DMA\_SxNDT\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_10}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+10~0x00000400U}



Definition at line 3140 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_11@{DMA\_SxNDT\_11}}
\index{DMA\_SxNDT\_11@{DMA\_SxNDT\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_11}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+11~0x00000800U}



Definition at line 3141 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_12@{DMA\_SxNDT\_12}}
\index{DMA\_SxNDT\_12@{DMA\_SxNDT\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_12}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+12~0x00001000U}



Definition at line 3142 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_13@{DMA\_SxNDT\_13}}
\index{DMA\_SxNDT\_13@{DMA\_SxNDT\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_13}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+13~0x00002000U}



Definition at line 3143 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_14@{DMA\_SxNDT\_14}}
\index{DMA\_SxNDT\_14@{DMA\_SxNDT\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_14}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+14~0x00004000U}



Definition at line 3144 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_15@{DMA\_SxNDT\_15}}
\index{DMA\_SxNDT\_15@{DMA\_SxNDT\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_15}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+15~0x00008000U}



Definition at line 3145 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_2@{DMA\_SxNDT\_2}}
\index{DMA\_SxNDT\_2@{DMA\_SxNDT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+2~0x00000004U}



Definition at line 3132 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_3@{DMA\_SxNDT\_3}}
\index{DMA\_SxNDT\_3@{DMA\_SxNDT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+3~0x00000008U}



Definition at line 3133 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_4@{DMA\_SxNDT\_4}}
\index{DMA\_SxNDT\_4@{DMA\_SxNDT\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+4~0x00000010U}



Definition at line 3134 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_5@{DMA\_SxNDT\_5}}
\index{DMA\_SxNDT\_5@{DMA\_SxNDT\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+5~0x00000020U}



Definition at line 3135 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_6@{DMA\_SxNDT\_6}}
\index{DMA\_SxNDT\_6@{DMA\_SxNDT\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+6~0x00000040U}



Definition at line 3136 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_7@{DMA\_SxNDT\_7}}
\index{DMA\_SxNDT\_7@{DMA\_SxNDT\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+7~0x00000080U}



Definition at line 3137 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_8@{DMA\_SxNDT\_8}}
\index{DMA\_SxNDT\_8@{DMA\_SxNDT\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_8}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+8~0x00000100U}



Definition at line 3138 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_9@{DMA\_SxNDT\_9}}
\index{DMA\_SxNDT\_9@{DMA\_SxNDT\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{DMA\_SxNDT\_9}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+9~0x00000200U}



Definition at line 3139 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacec4fa12c34dc8fcacc2271f09ed0cbd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_AAB@{ETH\_DMABMR\_AAB}}
\index{ETH\_DMABMR\_AAB@{ETH\_DMABMR\_AAB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_AAB}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+AAB~0x02000000U  /$\ast$ Address-\/Aligned beats $\ast$/}



Definition at line 6932 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd126734c36f2db46c51e73cef07afce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_DA@{ETH\_DMABMR\_DA}}
\index{ETH\_DMABMR\_DA@{ETH\_DMABMR\_DA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_DA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+DA~0x00000002U  /$\ast$ DMA arbitration scheme $\ast$/}



Definition at line 6969 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1931fd959cb78283ab0cf0bd9804387}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_DSL@{ETH\_DMABMR\_DSL}}
\index{ETH\_DMABMR\_DSL@{ETH\_DMABMR\_DSL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_DSL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+DSL~0x0000007\+CU  /$\ast$ Descriptor Skip Length $\ast$/}



Definition at line 6968 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf04f1ef51af153093743c190d25ea21b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_EDE@{ETH\_DMABMR\_EDE}}
\index{ETH\_DMABMR\_EDE@{ETH\_DMABMR\_EDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_EDE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+EDE~0x00000080U  /$\ast$ Enhanced Descriptor Enable $\ast$/}



Definition at line 6967 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga717f163fe72c7e1c999123160dde4143}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_FB@{ETH\_DMABMR\_FB}}
\index{ETH\_DMABMR\_FB@{ETH\_DMABMR\_FB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_FB}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+FB~0x00010000U  /$\ast$ Fixed Burst $\ast$/}



Definition at line 6948 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcb4414b6567f8b131712e0dc5c62beb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_FPM@{ETH\_DMABMR\_FPM}}
\index{ETH\_DMABMR\_FPM@{ETH\_DMABMR\_FPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_FPM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+FPM~0x01000000U  /$\ast$ 4x\+PBL mode $\ast$/}



Definition at line 6933 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e3daa2867b6d01e8eda765e77648599}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL@{ETH\_DMABMR\_PBL}}
\index{ETH\_DMABMR\_PBL@{ETH\_DMABMR\_PBL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL~0x00003\+F00U  /$\ast$ Programmable burst length $\ast$/}



Definition at line 6954 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6351d1d02e94053527b8e18f393b1e82}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_16Beat@{ETH\_DMABMR\_PBL\_16Beat}}
\index{ETH\_DMABMR\_PBL\_16Beat@{ETH\_DMABMR\_PBL\_16Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_16Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+16\+Beat~0x00001000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/}



Definition at line 6959 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaefeb5f1c9376d0a0bc956aba567c7cb9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_1Beat@{ETH\_DMABMR\_PBL\_1Beat}}
\index{ETH\_DMABMR\_PBL\_1Beat@{ETH\_DMABMR\_PBL\_1Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_1Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+1\+Beat~0x00000100U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 1 $\ast$/}



Definition at line 6955 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a034f8cf671cba686e882172ad93949}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_2Beat@{ETH\_DMABMR\_PBL\_2Beat}}
\index{ETH\_DMABMR\_PBL\_2Beat@{ETH\_DMABMR\_PBL\_2Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_2Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+2\+Beat~0x00000200U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 2 $\ast$/}



Definition at line 6956 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82d8ee65c1583f4ec9092bc45563d720}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_32Beat@{ETH\_DMABMR\_PBL\_32Beat}}
\index{ETH\_DMABMR\_PBL\_32Beat@{ETH\_DMABMR\_PBL\_32Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_32Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+32\+Beat~0x00002000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/}



Definition at line 6960 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55ff9b7cebc3489fcaab886a065d372c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_4Beat@{ETH\_DMABMR\_PBL\_4Beat}}
\index{ETH\_DMABMR\_PBL\_4Beat@{ETH\_DMABMR\_PBL\_4Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_4Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4\+Beat~0x00000400U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/}



Definition at line 6957 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c90887a852a858c630ac388bec0b392}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_4xPBL\_128Beat@{ETH\_DMABMR\_PBL\_4xPBL\_128Beat}}
\index{ETH\_DMABMR\_PBL\_4xPBL\_128Beat@{ETH\_DMABMR\_PBL\_4xPBL\_128Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_4xPBL\_128Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+128\+Beat~0x01002000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 128 $\ast$/}



Definition at line 6966 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae5c68f3a0a692fbd81bac47bfe2340bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_4xPBL\_16Beat@{ETH\_DMABMR\_PBL\_4xPBL\_16Beat}}
\index{ETH\_DMABMR\_PBL\_4xPBL\_16Beat@{ETH\_DMABMR\_PBL\_4xPBL\_16Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_4xPBL\_16Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+16\+Beat~0x01000400U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/}



Definition at line 6963 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga21298fccc783e5c6d65b9d64960b4ca2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_4xPBL\_32Beat@{ETH\_DMABMR\_PBL\_4xPBL\_32Beat}}
\index{ETH\_DMABMR\_PBL\_4xPBL\_32Beat@{ETH\_DMABMR\_PBL\_4xPBL\_32Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_4xPBL\_32Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+32\+Beat~0x01000800U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/}



Definition at line 6964 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89566024f4f6772d59592f5bacc7828d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_4xPBL\_4Beat@{ETH\_DMABMR\_PBL\_4xPBL\_4Beat}}
\index{ETH\_DMABMR\_PBL\_4xPBL\_4Beat@{ETH\_DMABMR\_PBL\_4xPBL\_4Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_4xPBL\_4Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+4\+Beat~0x01000100U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/}



Definition at line 6961 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40a789fc58356a8084c5f1eeba366de2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_4xPBL\_64Beat@{ETH\_DMABMR\_PBL\_4xPBL\_64Beat}}
\index{ETH\_DMABMR\_PBL\_4xPBL\_64Beat@{ETH\_DMABMR\_PBL\_4xPBL\_64Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_4xPBL\_64Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+64\+Beat~0x01001000U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 64 $\ast$/}



Definition at line 6965 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33acf850c7d6f97899f69d76d87a3dd6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_4xPBL\_8Beat@{ETH\_DMABMR\_PBL\_4xPBL\_8Beat}}
\index{ETH\_DMABMR\_PBL\_4xPBL\_8Beat@{ETH\_DMABMR\_PBL\_4xPBL\_8Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_4xPBL\_8Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+8\+Beat~0x01000200U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/}



Definition at line 6962 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae920200ec813649824a20b434c1eecb5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_PBL\_8Beat@{ETH\_DMABMR\_PBL\_8Beat}}
\index{ETH\_DMABMR\_PBL\_8Beat@{ETH\_DMABMR\_PBL\_8Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_PBL\_8Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+8\+Beat~0x00000800U  /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/}



Definition at line 6958 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4f8be5fad8f704e418e3d799d4c6d3d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP@{ETH\_DMABMR\_RDP}}
\index{ETH\_DMABMR\_RDP@{ETH\_DMABMR\_RDP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP~0x007\+E0000U  /$\ast$ Rx\+DMA PBL $\ast$/}



Definition at line 6935 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ed1d26d7d55828eadcea86f774c5dd3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_16Beat@{ETH\_DMABMR\_RDP\_16Beat}}
\index{ETH\_DMABMR\_RDP\_16Beat@{ETH\_DMABMR\_RDP\_16Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_16Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+16\+Beat~0x00200000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/}



Definition at line 6940 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac56caa9d3b3a4300bd1aa0405131d7b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_1Beat@{ETH\_DMABMR\_RDP\_1Beat}}
\index{ETH\_DMABMR\_RDP\_1Beat@{ETH\_DMABMR\_RDP\_1Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_1Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+1\+Beat~0x00020000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 1 $\ast$/}



Definition at line 6936 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf9bcd9870547bd6f454db6667ccdecb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_2Beat@{ETH\_DMABMR\_RDP\_2Beat}}
\index{ETH\_DMABMR\_RDP\_2Beat@{ETH\_DMABMR\_RDP\_2Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_2Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+2\+Beat~0x00040000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 2 $\ast$/}



Definition at line 6937 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3636f50cc2841e5a945f7e908420cbd5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_32Beat@{ETH\_DMABMR\_RDP\_32Beat}}
\index{ETH\_DMABMR\_RDP\_32Beat@{ETH\_DMABMR\_RDP\_32Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_32Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+32\+Beat~0x00400000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/}



Definition at line 6941 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf514499cdf6581fdcff5eaad5e6ab12f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_4Beat@{ETH\_DMABMR\_RDP\_4Beat}}
\index{ETH\_DMABMR\_RDP\_4Beat@{ETH\_DMABMR\_RDP\_4Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_4Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4\+Beat~0x00080000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/}



Definition at line 6938 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ea2c20d00d2428c5f6a8fe4d7ebb392}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_4xPBL\_128Beat@{ETH\_DMABMR\_RDP\_4xPBL\_128Beat}}
\index{ETH\_DMABMR\_RDP\_4xPBL\_128Beat@{ETH\_DMABMR\_RDP\_4xPBL\_128Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_4xPBL\_128Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+128\+Beat~0x01400000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 128 $\ast$/}



Definition at line 6947 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ebf97fad14c750a087ed09210e42a1b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_4xPBL\_16Beat@{ETH\_DMABMR\_RDP\_4xPBL\_16Beat}}
\index{ETH\_DMABMR\_RDP\_4xPBL\_16Beat@{ETH\_DMABMR\_RDP\_4xPBL\_16Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_4xPBL\_16Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+16\+Beat~0x01080000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/}



Definition at line 6944 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5e2d5606e920b57f303f032b0bad32b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_4xPBL\_32Beat@{ETH\_DMABMR\_RDP\_4xPBL\_32Beat}}
\index{ETH\_DMABMR\_RDP\_4xPBL\_32Beat@{ETH\_DMABMR\_RDP\_4xPBL\_32Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_4xPBL\_32Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+32\+Beat~0x01100000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/}



Definition at line 6945 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a8ea3f877aaa74f8ea2d1a788ae3180}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_4xPBL\_4Beat@{ETH\_DMABMR\_RDP\_4xPBL\_4Beat}}
\index{ETH\_DMABMR\_RDP\_4xPBL\_4Beat@{ETH\_DMABMR\_RDP\_4xPBL\_4Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_4xPBL\_4Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+4\+Beat~0x01020000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/}



Definition at line 6942 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1eab5835a2d15d943d5a8fbed274478}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_4xPBL\_64Beat@{ETH\_DMABMR\_RDP\_4xPBL\_64Beat}}
\index{ETH\_DMABMR\_RDP\_4xPBL\_64Beat@{ETH\_DMABMR\_RDP\_4xPBL\_64Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_4xPBL\_64Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+64\+Beat~0x01200000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 64 $\ast$/}



Definition at line 6946 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f0258c404d957601ae069a77c82d39b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_4xPBL\_8Beat@{ETH\_DMABMR\_RDP\_4xPBL\_8Beat}}
\index{ETH\_DMABMR\_RDP\_4xPBL\_8Beat@{ETH\_DMABMR\_RDP\_4xPBL\_8Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_4xPBL\_8Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+8\+Beat~0x01040000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/}



Definition at line 6943 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5b0089dafe1c8c2410127e93ea40681}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RDP\_8Beat@{ETH\_DMABMR\_RDP\_8Beat}}
\index{ETH\_DMABMR\_RDP\_8Beat@{ETH\_DMABMR\_RDP\_8Beat}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RDP\_8Beat}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+8\+Beat~0x00100000U  /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/}



Definition at line 6939 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae06b7c29931b088e66f13b055aaddcd6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RTPR@{ETH\_DMABMR\_RTPR}}
\index{ETH\_DMABMR\_RTPR@{ETH\_DMABMR\_RTPR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RTPR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RTPR~0x0000\+C000U  /$\ast$ Rx Tx priority ratio $\ast$/}



Definition at line 6949 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga478e7d5ec02db7237be51fa5b83b9e25}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RTPR\_1\_1@{ETH\_DMABMR\_RTPR\_1\_1}}
\index{ETH\_DMABMR\_RTPR\_1\_1@{ETH\_DMABMR\_RTPR\_1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RTPR\_1\_1}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+1\+\_\+1~0x00000000U  /$\ast$ Rx Tx priority ratio $\ast$/}



Definition at line 6950 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d9e5dda525076cc163bdc29f18e4055}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RTPR\_2\_1@{ETH\_DMABMR\_RTPR\_2\_1}}
\index{ETH\_DMABMR\_RTPR\_2\_1@{ETH\_DMABMR\_RTPR\_2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RTPR\_2\_1}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+2\+\_\+1~0x00004000U  /$\ast$ Rx Tx priority ratio $\ast$/}



Definition at line 6951 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9e4fd353c5a9ecee3feb428eb54ce2b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RTPR\_3\_1@{ETH\_DMABMR\_RTPR\_3\_1}}
\index{ETH\_DMABMR\_RTPR\_3\_1@{ETH\_DMABMR\_RTPR\_3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RTPR\_3\_1}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+3\+\_\+1~0x00008000U  /$\ast$ Rx Tx priority ratio $\ast$/}



Definition at line 6952 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaad6d57a1f21bc958fa0cfab0cfed02b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_RTPR\_4\_1@{ETH\_DMABMR\_RTPR\_4\_1}}
\index{ETH\_DMABMR\_RTPR\_4\_1@{ETH\_DMABMR\_RTPR\_4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_RTPR\_4\_1}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+4\+\_\+1~0x0000\+C000U  /$\ast$ Rx Tx priority ratio $\ast$/}



Definition at line 6953 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e8dfe321aeaecaa87e290f4d6e710dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_SR@{ETH\_DMABMR\_SR}}
\index{ETH\_DMABMR\_SR@{ETH\_DMABMR\_SR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_SR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+SR~0x00000001U  /$\ast$ Software reset $\ast$/}



Definition at line 6970 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91e71c4054613222a8610bde0b191d00}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMABMR\_USP@{ETH\_DMABMR\_USP}}
\index{ETH\_DMABMR\_USP@{ETH\_DMABMR\_USP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMABMR\_USP}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMABMR\+\_\+\+USP~0x00800000U  /$\ast$ Use separate PBL $\ast$/}



Definition at line 6934 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1cf1a9ed443f3498b67c658d26468212}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMACHRBAR\_HRBAP@{ETH\_DMACHRBAR\_HRBAP}}
\index{ETH\_DMACHRBAR\_HRBAP@{ETH\_DMACHRBAR\_HRBAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMACHRBAR\_HRBAP}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP~0x\+FFFFFFFFU  /$\ast$ Host receive buffer address pointer $\ast$/}



Definition at line 7082 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb91f0f377b2bb0bfffe7df0ad46c7d3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMACHRDR\_HRDAP@{ETH\_DMACHRDR\_HRDAP}}
\index{ETH\_DMACHRDR\_HRDAP@{ETH\_DMACHRDR\_HRDAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMACHRDR\_HRDAP}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP~0x\+FFFFFFFFU  /$\ast$ Host receive descriptor address pointer $\ast$/}



Definition at line 7076 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3524cdddc8525fe50c6754029011e12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMACHTBAR\_HTBAP@{ETH\_DMACHTBAR\_HTBAP}}
\index{ETH\_DMACHTBAR\_HTBAP@{ETH\_DMACHTBAR\_HTBAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMACHTBAR\_HTBAP}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP~0x\+FFFFFFFFU  /$\ast$ Host transmit buffer address pointer $\ast$/}



Definition at line 7079 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae013d158ee1e13f61069722eff4d52ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMACHTDR\_HTDAP@{ETH\_DMACHTDR\_HTDAP}}
\index{ETH\_DMACHTDR\_HTDAP@{ETH\_DMACHTDR\_HTDAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMACHTDR\_HTDAP}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP~0x\+FFFFFFFFU  /$\ast$ Host transmit descriptor address pointer $\ast$/}



Definition at line 7073 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ae9340fa928abb4664efbb5c8478756}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_AISE@{ETH\_DMAIER\_AISE}}
\index{ETH\_DMAIER\_AISE@{ETH\_DMAIER\_AISE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_AISE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+AISE~0x00008000U  /$\ast$ Abnormal interrupt summary enable $\ast$/}



Definition at line 7051 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4fe43c4432e0505a5509424665692807}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_ERIE@{ETH\_DMAIER\_ERIE}}
\index{ETH\_DMAIER\_ERIE@{ETH\_DMAIER\_ERIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_ERIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+ERIE~0x00004000U  /$\ast$ Early receive interrupt enable $\ast$/}



Definition at line 7052 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b1c57b5102ca78372420b45a707b43e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_ETIE@{ETH\_DMAIER\_ETIE}}
\index{ETH\_DMAIER\_ETIE@{ETH\_DMAIER\_ETIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_ETIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+ETIE~0x00000400U  /$\ast$ Early transmit interrupt enable $\ast$/}



Definition at line 7054 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga92e94d1d37660b7cca9306ac020b4110}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_FBEIE@{ETH\_DMAIER\_FBEIE}}
\index{ETH\_DMAIER\_FBEIE@{ETH\_DMAIER\_FBEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_FBEIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+FBEIE~0x00002000U  /$\ast$ Fatal bus error interrupt enable $\ast$/}



Definition at line 7053 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c12b833cb206d8bafa7d60faebea805}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_NISE@{ETH\_DMAIER\_NISE}}
\index{ETH\_DMAIER\_NISE@{ETH\_DMAIER\_NISE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_NISE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+NISE~0x00010000U  /$\ast$ Normal interrupt summary enable $\ast$/}



Definition at line 7050 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c349d0b4aa329d39fcfd10d59de7b26}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_RBUIE@{ETH\_DMAIER\_RBUIE}}
\index{ETH\_DMAIER\_RBUIE@{ETH\_DMAIER\_RBUIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_RBUIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+RBUIE~0x00000080U  /$\ast$ Receive buffer unavailable interrupt enable $\ast$/}



Definition at line 7057 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4bce67fd8ee3363c1ab95b9f5324f745}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_RIE@{ETH\_DMAIER\_RIE}}
\index{ETH\_DMAIER\_RIE@{ETH\_DMAIER\_RIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_RIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+RIE~0x00000040U  /$\ast$ Receive interrupt enable $\ast$/}



Definition at line 7058 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3cdf8611ab9a0a7f4fc0e0090a33ba6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_ROIE@{ETH\_DMAIER\_ROIE}}
\index{ETH\_DMAIER\_ROIE@{ETH\_DMAIER\_ROIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_ROIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+ROIE~0x00000010U  /$\ast$ Receive Overflow interrupt enable $\ast$/}



Definition at line 7060 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcfba49acf14e8a0194e1fef8b1837f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_RPSIE@{ETH\_DMAIER\_RPSIE}}
\index{ETH\_DMAIER\_RPSIE@{ETH\_DMAIER\_RPSIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_RPSIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+RPSIE~0x00000100U  /$\ast$ Receive process stopped interrupt enable $\ast$/}



Definition at line 7056 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa28e115ada97b2e6d793f9d542f93e35}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_RWTIE@{ETH\_DMAIER\_RWTIE}}
\index{ETH\_DMAIER\_RWTIE@{ETH\_DMAIER\_RWTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_RWTIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+RWTIE~0x00000200U  /$\ast$ Receive watchdog timeout interrupt enable $\ast$/}



Definition at line 7055 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37fc5c9c473407d77a379d7032147b59}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_TBUIE@{ETH\_DMAIER\_TBUIE}}
\index{ETH\_DMAIER\_TBUIE@{ETH\_DMAIER\_TBUIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_TBUIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+TBUIE~0x00000004U  /$\ast$ Transmit buffer unavailable interrupt enable $\ast$/}



Definition at line 7062 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a19f069ddf349de788130cefdbc4149}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_TIE@{ETH\_DMAIER\_TIE}}
\index{ETH\_DMAIER\_TIE@{ETH\_DMAIER\_TIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_TIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+TIE~0x00000001U  /$\ast$ Transmit interrupt enable $\ast$/}



Definition at line 7064 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a9cd48115f0b32941ee3087e9c60ec9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_TJTIE@{ETH\_DMAIER\_TJTIE}}
\index{ETH\_DMAIER\_TJTIE@{ETH\_DMAIER\_TJTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_TJTIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+TJTIE~0x00000008U  /$\ast$ Transmit jabber timeout interrupt enable $\ast$/}



Definition at line 7061 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3d4b2c3e0d50326adf0e8b3955aa9972}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_TPSIE@{ETH\_DMAIER\_TPSIE}}
\index{ETH\_DMAIER\_TPSIE@{ETH\_DMAIER\_TPSIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_TPSIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+TPSIE~0x00000002U  /$\ast$ Transmit process stopped interrupt enable $\ast$/}



Definition at line 7063 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91a59aa3adff595051bdda2da948ec71}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAIER\_TUIE@{ETH\_DMAIER\_TUIE}}
\index{ETH\_DMAIER\_TUIE@{ETH\_DMAIER\_TUIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAIER\_TUIE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAIER\+\_\+\+TUIE~0x00000020U  /$\ast$ Transmit Underflow interrupt enable $\ast$/}



Definition at line 7059 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9595307f4b9d38f6e0991fa54c4bae8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAMFBOCR\_MFA@{ETH\_DMAMFBOCR\_MFA}}
\index{ETH\_DMAMFBOCR\_MFA@{ETH\_DMAMFBOCR\_MFA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAMFBOCR\_MFA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA~0x0\+FFE0000U  /$\ast$ Number of frames missed by the application $\ast$/}



Definition at line 7068 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81aa193a52d5b3757a008b84eb0c6182}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAMFBOCR\_MFC@{ETH\_DMAMFBOCR\_MFC}}
\index{ETH\_DMAMFBOCR\_MFC@{ETH\_DMAMFBOCR\_MFC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAMFBOCR\_MFC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC~0x0000\+FFFFU  /$\ast$ Number of frames missed by the controller $\ast$/}



Definition at line 7070 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3793f0a194ff3a19a1559824a821fe61}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAMFBOCR\_OFOC@{ETH\_DMAMFBOCR\_OFOC}}
\index{ETH\_DMAMFBOCR\_OFOC@{ETH\_DMAMFBOCR\_OFOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAMFBOCR\_OFOC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC~0x10000000U  /$\ast$ Overflow bit for FIFO overflow counter $\ast$/}



Definition at line 7067 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ffc962868d2b5ed265e7bffd6881aab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAMFBOCR\_OMFC@{ETH\_DMAMFBOCR\_OMFC}}
\index{ETH\_DMAMFBOCR\_OMFC@{ETH\_DMAMFBOCR\_OMFC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAMFBOCR\_OMFC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC~0x00010000U  /$\ast$ Overflow bit for missed frame counter $\ast$/}



Definition at line 7069 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga61cfaa51bb7973e7e3c4fd6d549c88b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_DFRF@{ETH\_DMAOMR\_DFRF}}
\index{ETH\_DMAOMR\_DFRF@{ETH\_DMAOMR\_DFRF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_DFRF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+DFRF~0x01000000U  /$\ast$ Disable flushing of received frames $\ast$/}



Definition at line 7026 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade93bfc37c0b1fc371b2fa1278ee7dfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_DTCEFD@{ETH\_DMAOMR\_DTCEFD}}
\index{ETH\_DMAOMR\_DTCEFD@{ETH\_DMAOMR\_DTCEFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_DTCEFD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD~0x04000000U  /$\ast$ Disable Dropping of TCP/IP checksum error frames $\ast$/}



Definition at line 7024 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ff2d7be55ac4e29a18d8490012d8d8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_FEF@{ETH\_DMAOMR\_FEF}}
\index{ETH\_DMAOMR\_FEF@{ETH\_DMAOMR\_FEF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_FEF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+FEF~0x00000080U  /$\ast$ Forward error frames $\ast$/}



Definition at line 7039 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ba6031456a00e99638005b7af823a49}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_FTF@{ETH\_DMAOMR\_FTF}}
\index{ETH\_DMAOMR\_FTF@{ETH\_DMAOMR\_FTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_FTF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+FTF~0x00100000U  /$\ast$ Flush transmit FIFO $\ast$/}



Definition at line 7028 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7fb0b48ffa17fb3c37e730e63790b95}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_FUGF@{ETH\_DMAOMR\_FUGF}}
\index{ETH\_DMAOMR\_FUGF@{ETH\_DMAOMR\_FUGF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_FUGF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+FUGF~0x00000040U  /$\ast$ Forward undersized good frames $\ast$/}



Definition at line 7040 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a9e1270eefa558420deba526b7cd2c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_OSF@{ETH\_DMAOMR\_OSF}}
\index{ETH\_DMAOMR\_OSF@{ETH\_DMAOMR\_OSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_OSF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+OSF~0x00000004U  /$\ast$ operate on second frame $\ast$/}



Definition at line 7046 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7132ff722841d431f9c6d3fc7e0c8912}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_RSF@{ETH\_DMAOMR\_RSF}}
\index{ETH\_DMAOMR\_RSF@{ETH\_DMAOMR\_RSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_RSF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+RSF~0x02000000U  /$\ast$ Receive store and forward $\ast$/}



Definition at line 7025 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00653932f863ff8c73752e4dea63283d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_RTC@{ETH\_DMAOMR\_RTC}}
\index{ETH\_DMAOMR\_RTC@{ETH\_DMAOMR\_RTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_RTC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+RTC~0x00000018U  /$\ast$ receive threshold control $\ast$/}



Definition at line 7041 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7099f07f7c61fdc118cebe38db796e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_RTC\_128Bytes@{ETH\_DMAOMR\_RTC\_128Bytes}}
\index{ETH\_DMAOMR\_RTC\_128Bytes@{ETH\_DMAOMR\_RTC\_128Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_RTC\_128Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+128\+Bytes~0x00000018U  /$\ast$ threshold level of the MTL Receive FIFO is 128 Bytes $\ast$/}



Definition at line 7045 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f4f5e1950abb65d6ed23e30994b7a26}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_RTC\_32Bytes@{ETH\_DMAOMR\_RTC\_32Bytes}}
\index{ETH\_DMAOMR\_RTC\_32Bytes@{ETH\_DMAOMR\_RTC\_32Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_RTC\_32Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+32\+Bytes~0x00000008U  /$\ast$ threshold level of the MTL Receive FIFO is 32 Bytes $\ast$/}



Definition at line 7043 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga29ec3c609bf796437bb50879be53974e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_RTC\_64Bytes@{ETH\_DMAOMR\_RTC\_64Bytes}}
\index{ETH\_DMAOMR\_RTC\_64Bytes@{ETH\_DMAOMR\_RTC\_64Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_RTC\_64Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+64\+Bytes~0x00000000U  /$\ast$ threshold level of the MTL Receive FIFO is 64 Bytes $\ast$/}



Definition at line 7042 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf73706fb0cf9a03909a55e3bcd19c75c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_RTC\_96Bytes@{ETH\_DMAOMR\_RTC\_96Bytes}}
\index{ETH\_DMAOMR\_RTC\_96Bytes@{ETH\_DMAOMR\_RTC\_96Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_RTC\_96Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+96\+Bytes~0x00000010U  /$\ast$ threshold level of the MTL Receive FIFO is 96 Bytes $\ast$/}



Definition at line 7044 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf08aaa0c916bb56d2e4e71fdf0f034da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_SR@{ETH\_DMAOMR\_SR}}
\index{ETH\_DMAOMR\_SR@{ETH\_DMAOMR\_SR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_SR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+SR~0x00000002U  /$\ast$ Start/stop receive $\ast$/}



Definition at line 7047 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5f15d70215b151c4c151b7b8475939ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_ST@{ETH\_DMAOMR\_ST}}
\index{ETH\_DMAOMR\_ST@{ETH\_DMAOMR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_ST}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+ST~0x00002000U  /$\ast$ Start/stop transmission command $\ast$/}



Definition at line 7038 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga600b35b875335358746524e5f6760613}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TSF@{ETH\_DMAOMR\_TSF}}
\index{ETH\_DMAOMR\_TSF@{ETH\_DMAOMR\_TSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TSF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TSF~0x00200000U  /$\ast$ Transmit store and forward $\ast$/}



Definition at line 7027 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8af2f55493df254efed28cad7fb72651}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC@{ETH\_DMAOMR\_TTC}}
\index{ETH\_DMAOMR\_TTC@{ETH\_DMAOMR\_TTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC~0x0001\+C000U  /$\ast$ Transmit threshold control $\ast$/}



Definition at line 7029 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a0af7e5f2074a30e33e4845b1c72155}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC\_128Bytes@{ETH\_DMAOMR\_TTC\_128Bytes}}
\index{ETH\_DMAOMR\_TTC\_128Bytes@{ETH\_DMAOMR\_TTC\_128Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC\_128Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+128\+Bytes~0x00004000U  /$\ast$ threshold level of the MTL Transmit FIFO is 128 Bytes $\ast$/}



Definition at line 7031 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c21df36ca8ecb3c2d016cd4c683aded}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC\_16Bytes@{ETH\_DMAOMR\_TTC\_16Bytes}}
\index{ETH\_DMAOMR\_TTC\_16Bytes@{ETH\_DMAOMR\_TTC\_16Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC\_16Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+16\+Bytes~0x0001\+C000U  /$\ast$ threshold level of the MTL Transmit FIFO is 16 Bytes $\ast$/}



Definition at line 7037 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a29aa54f61418b0086bef0d8c9a4868}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC\_192Bytes@{ETH\_DMAOMR\_TTC\_192Bytes}}
\index{ETH\_DMAOMR\_TTC\_192Bytes@{ETH\_DMAOMR\_TTC\_192Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC\_192Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+192\+Bytes~0x00008000U  /$\ast$ threshold level of the MTL Transmit FIFO is 192 Bytes $\ast$/}



Definition at line 7032 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2e990a61fd2ca6d1f5d9e0fddfc1a76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC\_24Bytes@{ETH\_DMAOMR\_TTC\_24Bytes}}
\index{ETH\_DMAOMR\_TTC\_24Bytes@{ETH\_DMAOMR\_TTC\_24Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC\_24Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+24\+Bytes~0x00018000U  /$\ast$ threshold level of the MTL Transmit FIFO is 24 Bytes $\ast$/}



Definition at line 7036 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9d703eb56388097660839c0dbb2dcf4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC\_256Bytes@{ETH\_DMAOMR\_TTC\_256Bytes}}
\index{ETH\_DMAOMR\_TTC\_256Bytes@{ETH\_DMAOMR\_TTC\_256Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC\_256Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+256\+Bytes~0x0000\+C000U  /$\ast$ threshold level of the MTL Transmit FIFO is 256 Bytes $\ast$/}



Definition at line 7033 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e74522b40a38dbc62dca1cc87f7b13f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC\_32Bytes@{ETH\_DMAOMR\_TTC\_32Bytes}}
\index{ETH\_DMAOMR\_TTC\_32Bytes@{ETH\_DMAOMR\_TTC\_32Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC\_32Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+32\+Bytes~0x00014000U  /$\ast$ threshold level of the MTL Transmit FIFO is 32 Bytes $\ast$/}



Definition at line 7035 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac6c6cd2f59e4f784ef22ca7873bcafe6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC\_40Bytes@{ETH\_DMAOMR\_TTC\_40Bytes}}
\index{ETH\_DMAOMR\_TTC\_40Bytes@{ETH\_DMAOMR\_TTC\_40Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC\_40Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+40\+Bytes~0x00010000U  /$\ast$ threshold level of the MTL Transmit FIFO is 40 Bytes $\ast$/}



Definition at line 7034 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca0372554b5b8c2b816071ced929b30f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMAOMR\_TTC\_64Bytes@{ETH\_DMAOMR\_TTC\_64Bytes}}
\index{ETH\_DMAOMR\_TTC\_64Bytes@{ETH\_DMAOMR\_TTC\_64Bytes}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMAOMR\_TTC\_64Bytes}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+64\+Bytes~0x00000000U  /$\ast$ threshold level of the MTL Transmit FIFO is 64 Bytes $\ast$/}



Definition at line 7030 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34e60ae1c7b80cf199c372b5e701b46e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMARDLAR\_SRL@{ETH\_DMARDLAR\_SRL}}
\index{ETH\_DMARDLAR\_SRL@{ETH\_DMARDLAR\_SRL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMARDLAR\_SRL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMARDLAR\+\_\+\+SRL~0x\+FFFFFFFFU  /$\ast$ Start of receive list $\ast$/}



Definition at line 6979 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83f1c5a5628c6e7dcd853e511eac49e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMARPDR\_RPD@{ETH\_DMARPDR\_RPD}}
\index{ETH\_DMARPDR\_RPD@{ETH\_DMARPDR\_RPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMARPDR\_RPD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMARPDR\+\_\+\+RPD~0x\+FFFFFFFFU  /$\ast$ Receive poll demand  $\ast$/}



Definition at line 6976 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1cb15b33a997bec75b9c8750231ee411}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_AIS@{ETH\_DMASR\_AIS}}
\index{ETH\_DMASR\_AIS@{ETH\_DMASR\_AIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_AIS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+AIS~0x00008000U  /$\ast$ Abnormal interrupt summary $\ast$/}



Definition at line 7008 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga098b5395babfd8474a75a5a2034c94f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_EBS@{ETH\_DMASR\_EBS}}
\index{ETH\_DMASR\_EBS@{ETH\_DMASR\_EBS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_EBS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+EBS~0x03800000U  /$\ast$ Error bits status $\ast$/}



Definition at line 6988 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd56804ed872078d962ef5f01dc295e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_EBS\_DataTransfTx@{ETH\_DMASR\_EBS\_DataTransfTx}}
\index{ETH\_DMASR\_EBS\_DataTransfTx@{ETH\_DMASR\_EBS\_DataTransfTx}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_EBS\_DataTransfTx}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx~0x00800000U  /$\ast$ Error bits 0-\/Rx DMA, 1-\/Tx DMA $\ast$/}



Definition at line 6992 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42e1dfda0e23a1ae10c0c05c405e5c73}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_EBS\_DescAccess@{ETH\_DMASR\_EBS\_DescAccess}}
\index{ETH\_DMASR\_EBS\_DescAccess@{ETH\_DMASR\_EBS\_DescAccess}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_EBS\_DescAccess}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access~0x02000000U  /$\ast$ Error bits 0-\/data buffer, 1-\/desc. access $\ast$/}



Definition at line 6990 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga315c68184fd0f0e510539dc8cd986393}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_EBS\_ReadTransf@{ETH\_DMASR\_EBS\_ReadTransf}}
\index{ETH\_DMASR\_EBS\_ReadTransf@{ETH\_DMASR\_EBS\_ReadTransf}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_EBS\_ReadTransf}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf~0x01000000U  /$\ast$ Error bits 0-\/write trnsf, 1-\/read transfr $\ast$/}



Definition at line 6991 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga899d94d62f011fc56aa5814e528055f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_ERS@{ETH\_DMASR\_ERS}}
\index{ETH\_DMASR\_ERS@{ETH\_DMASR\_ERS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_ERS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+ERS~0x00004000U  /$\ast$ Early receive status $\ast$/}



Definition at line 7009 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb828d827c627f704a53dc486cec821c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_ETS@{ETH\_DMASR\_ETS}}
\index{ETH\_DMASR\_ETS@{ETH\_DMASR\_ETS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_ETS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+ETS~0x00000400U  /$\ast$ Early transmit status $\ast$/}



Definition at line 7011 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab28c0a99d8d2ff948096d06b6dfdab9c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_FBES@{ETH\_DMASR\_FBES}}
\index{ETH\_DMASR\_FBES@{ETH\_DMASR\_FBES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_FBES}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+FBES~0x00002000U  /$\ast$ Fatal bus error status $\ast$/}



Definition at line 7010 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d6207fe0c8383456188e9bb1e2fb9fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_MMCS@{ETH\_DMASR\_MMCS}}
\index{ETH\_DMASR\_MMCS@{ETH\_DMASR\_MMCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_MMCS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+MMCS~0x08000000U  /$\ast$ MMC status $\ast$/}



Definition at line 6987 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8585a6af3197e49831882373410d94c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_NIS@{ETH\_DMASR\_NIS}}
\index{ETH\_DMASR\_NIS@{ETH\_DMASR\_NIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_NIS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+NIS~0x00010000U  /$\ast$ Normal interrupt summary $\ast$/}



Definition at line 7007 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4792ff5cd86cdea1edf34ea90448b34a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_PMTS@{ETH\_DMASR\_PMTS}}
\index{ETH\_DMASR\_PMTS@{ETH\_DMASR\_PMTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_PMTS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+PMTS~0x10000000U  /$\ast$ PMT status $\ast$/}



Definition at line 6986 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5569311c70d6ededf186d9a8af19d884}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RBUS@{ETH\_DMASR\_RBUS}}
\index{ETH\_DMASR\_RBUS@{ETH\_DMASR\_RBUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RBUS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RBUS~0x00000080U  /$\ast$ Receive buffer unavailable status $\ast$/}



Definition at line 7014 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c2f1e3cb729230b1099026b6a53b867}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_ROS@{ETH\_DMASR\_ROS}}
\index{ETH\_DMASR\_ROS@{ETH\_DMASR\_ROS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_ROS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+ROS~0x00000010U  /$\ast$ Receive overflow status $\ast$/}



Definition at line 7017 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae773175991a44530bcd26057a7b3819e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RPS@{ETH\_DMASR\_RPS}}
\index{ETH\_DMASR\_RPS@{ETH\_DMASR\_RPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RPS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RPS~0x000\+E0000U  /$\ast$ Receive process state $\ast$/}



Definition at line 7000 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0976a4ba0b8dcbe42fdef38a8589fda8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RPS\_Closing@{ETH\_DMASR\_RPS\_Closing}}
\index{ETH\_DMASR\_RPS\_Closing@{ETH\_DMASR\_RPS\_Closing}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RPS\_Closing}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing~0x000\+A0000U  /$\ast$ Running -\/ closing descriptor $\ast$/}



Definition at line 7005 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga92a04f8a6f4c047967d38e4fd3f4bbb9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RPS\_Fetching@{ETH\_DMASR\_RPS\_Fetching}}
\index{ETH\_DMASR\_RPS\_Fetching@{ETH\_DMASR\_RPS\_Fetching}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RPS\_Fetching}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching~0x00020000U  /$\ast$ Running -\/ fetching the Rx descriptor $\ast$/}



Definition at line 7002 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae6aaf0193e4f15e2937cb18586567e43}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RPS\_Queuing@{ETH\_DMASR\_RPS\_Queuing}}
\index{ETH\_DMASR\_RPS\_Queuing@{ETH\_DMASR\_RPS\_Queuing}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RPS\_Queuing}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing~0x000\+E0000U  /$\ast$ Running -\/ queuing the recieve frame into host memory $\ast$/}



Definition at line 7006 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a2dfc943902722a1bce1d0a24125e45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RPS\_Stopped@{ETH\_DMASR\_RPS\_Stopped}}
\index{ETH\_DMASR\_RPS\_Stopped@{ETH\_DMASR\_RPS\_Stopped}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RPS\_Stopped}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Stopped~0x00000000U  /$\ast$ Stopped -\/ Reset or Stop Rx Command issued $\ast$/}



Definition at line 7001 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5e1406af058b582a7f60f8415edde15}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RPS\_Suspended@{ETH\_DMASR\_RPS\_Suspended}}
\index{ETH\_DMASR\_RPS\_Suspended@{ETH\_DMASR\_RPS\_Suspended}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RPS\_Suspended}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended~0x00080000U  /$\ast$ Suspended -\/ Rx Descriptor unavailable $\ast$/}



Definition at line 7004 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5440bd06e487e3ca5d64afebc8b48bac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RPS\_Waiting@{ETH\_DMASR\_RPS\_Waiting}}
\index{ETH\_DMASR\_RPS\_Waiting@{ETH\_DMASR\_RPS\_Waiting}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RPS\_Waiting}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting~0x00060000U  /$\ast$ Running -\/ waiting for packet $\ast$/}



Definition at line 7003 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70de31c814e36b7bb2b752e7b62bf840}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RPSS@{ETH\_DMASR\_RPSS}}
\index{ETH\_DMASR\_RPSS@{ETH\_DMASR\_RPSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RPSS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RPSS~0x00000100U  /$\ast$ Receive process stopped status $\ast$/}



Definition at line 7013 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40f33df77007eab0110e1ffef365a2df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RS@{ETH\_DMASR\_RS}}
\index{ETH\_DMASR\_RS@{ETH\_DMASR\_RS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RS~0x00000040U  /$\ast$ Receive status $\ast$/}



Definition at line 7015 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ce8d0c087f96b2b5c3e1db45cd1ecf5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_RWTS@{ETH\_DMASR\_RWTS}}
\index{ETH\_DMASR\_RWTS@{ETH\_DMASR\_RWTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_RWTS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+RWTS~0x00000200U  /$\ast$ Receive watchdog timeout status $\ast$/}



Definition at line 7012 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26668ea80a2d794d72c0a441aa73d0d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TBUS@{ETH\_DMASR\_TBUS}}
\index{ETH\_DMASR\_TBUS@{ETH\_DMASR\_TBUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TBUS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TBUS~0x00000004U  /$\ast$ Transmit buffer unavailable status $\ast$/}



Definition at line 7019 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8c543637a7e9669b8bdb12265b5ff448}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TJTS@{ETH\_DMASR\_TJTS}}
\index{ETH\_DMASR\_TJTS@{ETH\_DMASR\_TJTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TJTS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TJTS~0x00000008U  /$\ast$ Transmit jabber timeout status $\ast$/}



Definition at line 7018 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga806073adcecb9139b1c1d7ed35a4f37c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TPS@{ETH\_DMASR\_TPS}}
\index{ETH\_DMASR\_TPS@{ETH\_DMASR\_TPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TPS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TPS~0x00700000U  /$\ast$ Transmit process state $\ast$/}



Definition at line 6993 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6e95d2a805ec4d8e50de467825c86e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TPS\_Closing@{ETH\_DMASR\_TPS\_Closing}}
\index{ETH\_DMASR\_TPS\_Closing@{ETH\_DMASR\_TPS\_Closing}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TPS\_Closing}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing~0x00700000U  /$\ast$ Running -\/ closing Rx descriptor $\ast$/}



Definition at line 6999 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd9af883f17d4bbbdde6866ecf67afe2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TPS\_Fetching@{ETH\_DMASR\_TPS\_Fetching}}
\index{ETH\_DMASR\_TPS\_Fetching@{ETH\_DMASR\_TPS\_Fetching}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TPS\_Fetching}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching~0x00100000U  /$\ast$ Running -\/ fetching the Tx descriptor $\ast$/}



Definition at line 6995 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72af54920faf4b54e760c3784dccaf65}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TPS\_Reading@{ETH\_DMASR\_TPS\_Reading}}
\index{ETH\_DMASR\_TPS\_Reading@{ETH\_DMASR\_TPS\_Reading}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TPS\_Reading}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading~0x00300000U  /$\ast$ Running -\/ reading the data from host memory $\ast$/}



Definition at line 6997 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c0d4830c8196127e9b26178b23b6f3e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TPS\_Stopped@{ETH\_DMASR\_TPS\_Stopped}}
\index{ETH\_DMASR\_TPS\_Stopped@{ETH\_DMASR\_TPS\_Stopped}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TPS\_Stopped}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Stopped~0x00000000U  /$\ast$ Stopped -\/ Reset or Stop Tx Command issued  $\ast$/}



Definition at line 6994 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80b3558db79b5903dd3966ceed7bb1e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TPS\_Suspended@{ETH\_DMASR\_TPS\_Suspended}}
\index{ETH\_DMASR\_TPS\_Suspended@{ETH\_DMASR\_TPS\_Suspended}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TPS\_Suspended}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended~0x00600000U  /$\ast$ Suspended -\/ Tx Descriptor unavailabe $\ast$/}



Definition at line 6998 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga351ab7003c342ab1b43f9fd158fdc00d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TPS\_Waiting@{ETH\_DMASR\_TPS\_Waiting}}
\index{ETH\_DMASR\_TPS\_Waiting@{ETH\_DMASR\_TPS\_Waiting}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TPS\_Waiting}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting~0x00200000U  /$\ast$ Running -\/ waiting for status $\ast$/}



Definition at line 6996 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad48c871e98a7794ce6cd8294baee114a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TPSS@{ETH\_DMASR\_TPSS}}
\index{ETH\_DMASR\_TPSS@{ETH\_DMASR\_TPSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TPSS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TPSS~0x00000002U  /$\ast$ Transmit process stopped status $\ast$/}



Definition at line 7020 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9aa47191609cba66df647cb7e8e10974}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TS@{ETH\_DMASR\_TS}}
\index{ETH\_DMASR\_TS@{ETH\_DMASR\_TS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TS~0x00000001U  /$\ast$ Transmit status $\ast$/}



Definition at line 7021 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac55027d33ea49f5498f5c9a0dab629d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TSTS@{ETH\_DMASR\_TSTS}}
\index{ETH\_DMASR\_TSTS@{ETH\_DMASR\_TSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TSTS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TSTS~0x20000000U  /$\ast$ Time-\/stamp trigger status $\ast$/}



Definition at line 6985 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2597865c464586829cec4f8d26fb1f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMASR\_TUS@{ETH\_DMASR\_TUS}}
\index{ETH\_DMASR\_TUS@{ETH\_DMASR\_TUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMASR\_TUS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMASR\+\_\+\+TUS~0x00000020U  /$\ast$ Transmit underflow status $\ast$/}



Definition at line 7016 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f9f12964bc4e019afface14df2dc87c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMATDLAR\_STL@{ETH\_DMATDLAR\_STL}}
\index{ETH\_DMATDLAR\_STL@{ETH\_DMATDLAR\_STL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMATDLAR\_STL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMATDLAR\+\_\+\+STL~0x\+FFFFFFFFU  /$\ast$ Start of transmit list $\ast$/}



Definition at line 6982 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef2d9dbefaa6940adf6422092fae2da6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_DMATPDR\_TPD@{ETH\_DMATPDR\_TPD}}
\index{ETH\_DMATPDR\_TPD@{ETH\_DMATPDR\_TPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_DMATPDR\_TPD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMATPDR\+\_\+\+TPD~0x\+FFFFFFFFU  /$\ast$ Transmit poll demand $\ast$/}



Definition at line 6973 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga142dbcbb7da81e8549dde3c239ed8251}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA0HR\_MACA0H@{ETH\_MACA0HR\_MACA0H}}
\index{ETH\_MACA0HR\_MACA0H@{ETH\_MACA0HR\_MACA0H}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA0HR\_MACA0H}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0H~0x0000\+FFFFU  /$\ast$ MAC address0 high $\ast$/}



Definition at line 6775 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3ed9dbd9711ee9c19f40c73d8f33be3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA0LR\_MACA0L@{ETH\_MACA0LR\_MACA0L}}
\index{ETH\_MACA0LR\_MACA0L@{ETH\_MACA0LR\_MACA0L}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA0LR\_MACA0L}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0L~0x\+FFFFFFFFU  /$\ast$ MAC address0 low $\ast$/}



Definition at line 6778 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9f88c5ead1109f1e0abac07bcb2e44ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_AE@{ETH\_MACA1HR\_AE}}
\index{ETH\_MACA1HR\_AE@{ETH\_MACA1HR\_AE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_AE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+AE~0x80000000U  /$\ast$ Address enable $\ast$/}



Definition at line 6781 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaddd4d059d3d4734c2528ef12cadbd769}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_MACA1H@{ETH\_MACA1HR\_MACA1H}}
\index{ETH\_MACA1HR\_MACA1H@{ETH\_MACA1HR\_MACA1H}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_MACA1H}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1H~0x0000\+FFFFU  /$\ast$ MAC address1 high $\ast$/}



Definition at line 6790 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7bf2fe1242cce62c3fe1cc49ce513b6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_MBC@{ETH\_MACA1HR\_MBC}}
\index{ETH\_MACA1HR\_MBC@{ETH\_MACA1HR\_MBC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_MBC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC~0x3\+F000000U  /$\ast$ Mask byte control\+: bits to mask for comparison of the MAC Address bytes $\ast$/}



Definition at line 6783 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3e731440906539ecb1c52a84df889c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_MBC\_HBits15\_8@{ETH\_MACA1HR\_MBC\_HBits15\_8}}
\index{ETH\_MACA1HR\_MBC\_HBits15\_8@{ETH\_MACA1HR\_MBC\_HBits15\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_MBC\_HBits15\_8}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/}



Definition at line 6784 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8ebf87cc6584613fea5a49a382b2d67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_MBC\_HBits7\_0@{ETH\_MACA1HR\_MBC\_HBits7\_0}}
\index{ETH\_MACA1HR\_MBC\_HBits7\_0@{ETH\_MACA1HR\_MBC\_HBits7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_MBC\_HBits7\_0}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/}



Definition at line 6785 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3520a54e7e68617539b51885b7bb918}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_MBC\_LBits15\_8@{ETH\_MACA1HR\_MBC\_LBits15\_8}}
\index{ETH\_MACA1HR\_MBC\_LBits15\_8@{ETH\_MACA1HR\_MBC\_LBits15\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_MBC\_LBits15\_8}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/}



Definition at line 6788 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d3767ea17fd333409e63262ab5f6878}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_MBC\_LBits23\_16@{ETH\_MACA1HR\_MBC\_LBits23\_16}}
\index{ETH\_MACA1HR\_MBC\_LBits23\_16@{ETH\_MACA1HR\_MBC\_LBits23\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_MBC\_LBits23\_16}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/}



Definition at line 6787 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7fa211fa742d34dd8e8d2ca2ea5e865a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_MBC\_LBits31\_24@{ETH\_MACA1HR\_MBC\_LBits31\_24}}
\index{ETH\_MACA1HR\_MBC\_LBits31\_24@{ETH\_MACA1HR\_MBC\_LBits31\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_MBC\_LBits31\_24}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/}



Definition at line 6786 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3894de2dc133fd5e03e4d4817852adfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_MBC\_LBits7\_0@{ETH\_MACA1HR\_MBC\_LBits7\_0}}
\index{ETH\_MACA1HR\_MBC\_LBits7\_0@{ETH\_MACA1HR\_MBC\_LBits7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_MBC\_LBits7\_0}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0~0x01000000U  /$\ast$ Mask MAC Address low reg bits [7\+:0] $\ast$/}



Definition at line 6789 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3840a96465b73115d34360abf3704c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1HR\_SA@{ETH\_MACA1HR\_SA}}
\index{ETH\_MACA1HR\_SA@{ETH\_MACA1HR\_SA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1HR\_SA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+HR\+\_\+\+SA~0x40000000U  /$\ast$ Source address $\ast$/}



Definition at line 6782 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacce742aa0eabc2a8b23ba4f79f18409a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA1LR\_MACA1L@{ETH\_MACA1LR\_MACA1L}}
\index{ETH\_MACA1LR\_MACA1L@{ETH\_MACA1LR\_MACA1L}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA1LR\_MACA1L}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1L~0x\+FFFFFFFFU  /$\ast$ MAC address1 low $\ast$/}



Definition at line 6793 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5713abb4f70f5514d2d44c44ea17254e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_AE@{ETH\_MACA2HR\_AE}}
\index{ETH\_MACA2HR\_AE@{ETH\_MACA2HR\_AE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_AE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+AE~0x80000000U  /$\ast$ Address enable $\ast$/}



Definition at line 6796 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c73a460038c40e28b27fe0cfcd17cef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_MACA2H@{ETH\_MACA2HR\_MACA2H}}
\index{ETH\_MACA2HR\_MACA2H@{ETH\_MACA2HR\_MACA2H}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_MACA2H}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2H~0x0000\+FFFFU  /$\ast$ MAC address1 high $\ast$/}



Definition at line 6805 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga270c0bb939fd71e02a8d221caada1071}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_MBC@{ETH\_MACA2HR\_MBC}}
\index{ETH\_MACA2HR\_MBC@{ETH\_MACA2HR\_MBC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_MBC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC~0x3\+F000000U  /$\ast$ Mask byte control $\ast$/}



Definition at line 6798 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga656070d9cc36501e927908e2f3903332}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_MBC\_HBits15\_8@{ETH\_MACA2HR\_MBC\_HBits15\_8}}
\index{ETH\_MACA2HR\_MBC\_HBits15\_8@{ETH\_MACA2HR\_MBC\_HBits15\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_MBC\_HBits15\_8}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/}



Definition at line 6799 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga322aa03bccdcb0b2e85119629e95be57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_MBC\_HBits7\_0@{ETH\_MACA2HR\_MBC\_HBits7\_0}}
\index{ETH\_MACA2HR\_MBC\_HBits7\_0@{ETH\_MACA2HR\_MBC\_HBits7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_MBC\_HBits7\_0}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/}



Definition at line 6800 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga394acdc62df68dadb1190d4f83f6dbaa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_MBC\_LBits15\_8@{ETH\_MACA2HR\_MBC\_LBits15\_8}}
\index{ETH\_MACA2HR\_MBC\_LBits15\_8@{ETH\_MACA2HR\_MBC\_LBits15\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_MBC\_LBits15\_8}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/}



Definition at line 6803 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8cc71bd0499aaa5a76247a6bd6e5e79a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_MBC\_LBits23\_16@{ETH\_MACA2HR\_MBC\_LBits23\_16}}
\index{ETH\_MACA2HR\_MBC\_LBits23\_16@{ETH\_MACA2HR\_MBC\_LBits23\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_MBC\_LBits23\_16}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/}



Definition at line 6802 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9519b002d1e0c04b1d5989bf410d24cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_MBC\_LBits31\_24@{ETH\_MACA2HR\_MBC\_LBits31\_24}}
\index{ETH\_MACA2HR\_MBC\_LBits31\_24@{ETH\_MACA2HR\_MBC\_LBits31\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_MBC\_LBits31\_24}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/}



Definition at line 6801 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa87b47b25381694fdcc397cc63ea8810}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_MBC\_LBits7\_0@{ETH\_MACA2HR\_MBC\_LBits7\_0}}
\index{ETH\_MACA2HR\_MBC\_LBits7\_0@{ETH\_MACA2HR\_MBC\_LBits7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_MBC\_LBits7\_0}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0~0x01000000U  /$\ast$ Mask MAC Address low reg bits [70] $\ast$/}



Definition at line 6804 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8c3f0a2b08321c5441a87b385bfe0c41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2HR\_SA@{ETH\_MACA2HR\_SA}}
\index{ETH\_MACA2HR\_SA@{ETH\_MACA2HR\_SA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2HR\_SA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+HR\+\_\+\+SA~0x40000000U  /$\ast$ Source address $\ast$/}



Definition at line 6797 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga757e0ceef1c6d529f28c7875ff3e88e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA2LR\_MACA2L@{ETH\_MACA2LR\_MACA2L}}
\index{ETH\_MACA2LR\_MACA2L@{ETH\_MACA2LR\_MACA2L}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA2LR\_MACA2L}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2L~0x\+FFFFFFFFU  /$\ast$ MAC address2 low $\ast$/}



Definition at line 6808 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3bb6d5c1237b2c573f22876a62dcaa9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_AE@{ETH\_MACA3HR\_AE}}
\index{ETH\_MACA3HR\_AE@{ETH\_MACA3HR\_AE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_AE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+AE~0x80000000U  /$\ast$ Address enable $\ast$/}



Definition at line 6811 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b5d9faa67c4cc6d1c42ec26ad99d57b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_MACA3H@{ETH\_MACA3HR\_MACA3H}}
\index{ETH\_MACA3HR\_MACA3H@{ETH\_MACA3HR\_MACA3H}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_MACA3H}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3H~0x0000\+FFFFU  /$\ast$ MAC address3 high $\ast$/}



Definition at line 6820 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64ec855ed04aea21b400ae947b54a353}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_MBC@{ETH\_MACA3HR\_MBC}}
\index{ETH\_MACA3HR\_MBC@{ETH\_MACA3HR\_MBC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_MBC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC~0x3\+F000000U  /$\ast$ Mask byte control $\ast$/}



Definition at line 6813 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga019fe5bc7d94ee1ee4a605e06e777bb5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_MBC\_HBits15\_8@{ETH\_MACA3HR\_MBC\_HBits15\_8}}
\index{ETH\_MACA3HR\_MBC\_HBits15\_8@{ETH\_MACA3HR\_MBC\_HBits15\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_MBC\_HBits15\_8}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8~0x20000000U  /$\ast$ Mask MAC Address high reg bits [15\+:8] $\ast$/}



Definition at line 6814 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33587cdbe844563e853e3815b63c7c47}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_MBC\_HBits7\_0@{ETH\_MACA3HR\_MBC\_HBits7\_0}}
\index{ETH\_MACA3HR\_MBC\_HBits7\_0@{ETH\_MACA3HR\_MBC\_HBits7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_MBC\_HBits7\_0}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0~0x10000000U  /$\ast$ Mask MAC Address high reg bits [7\+:0] $\ast$/}



Definition at line 6815 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4744ba01934291f07b1b132b82cb1bd4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_MBC\_LBits15\_8@{ETH\_MACA3HR\_MBC\_LBits15\_8}}
\index{ETH\_MACA3HR\_MBC\_LBits15\_8@{ETH\_MACA3HR\_MBC\_LBits15\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_MBC\_LBits15\_8}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8~0x02000000U  /$\ast$ Mask MAC Address low reg bits [15\+:8] $\ast$/}



Definition at line 6818 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b47f3fddf3dcd39b3af7785c1e5cced}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_MBC\_LBits23\_16@{ETH\_MACA3HR\_MBC\_LBits23\_16}}
\index{ETH\_MACA3HR\_MBC\_LBits23\_16@{ETH\_MACA3HR\_MBC\_LBits23\_16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_MBC\_LBits23\_16}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16~0x04000000U  /$\ast$ Mask MAC Address low reg bits [23\+:16] $\ast$/}



Definition at line 6817 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae147613a45eb3d13b84b66158217bb89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_MBC\_LBits31\_24@{ETH\_MACA3HR\_MBC\_LBits31\_24}}
\index{ETH\_MACA3HR\_MBC\_LBits31\_24@{ETH\_MACA3HR\_MBC\_LBits31\_24}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_MBC\_LBits31\_24}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24~0x08000000U  /$\ast$ Mask MAC Address low reg bits [31\+:24] $\ast$/}



Definition at line 6816 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60f2f1ab81a02837ed96e5f92fe96181}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_MBC\_LBits7\_0@{ETH\_MACA3HR\_MBC\_LBits7\_0}}
\index{ETH\_MACA3HR\_MBC\_LBits7\_0@{ETH\_MACA3HR\_MBC\_LBits7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_MBC\_LBits7\_0}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0~0x01000000U  /$\ast$ Mask MAC Address low reg bits [70] $\ast$/}



Definition at line 6819 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga54c41346fd61170b413812a19fcac8db}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3HR\_SA@{ETH\_MACA3HR\_SA}}
\index{ETH\_MACA3HR\_SA@{ETH\_MACA3HR\_SA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3HR\_SA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+HR\+\_\+\+SA~0x40000000U  /$\ast$ Source address $\ast$/}



Definition at line 6812 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa08b4ccde1b7251ba6317e744b09a95f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACA3LR\_MACA3L@{ETH\_MACA3LR\_MACA3L}}
\index{ETH\_MACA3LR\_MACA3L@{ETH\_MACA3LR\_MACA3L}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACA3LR\_MACA3L}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3L~0x\+FFFFFFFFU  /$\ast$ MAC address3 low $\ast$/}



Definition at line 6823 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b5d2fe7260609d8186a7005f925dc28}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_APCS@{ETH\_MACCR\_APCS}}
\index{ETH\_MACCR\_APCS@{ETH\_MACCR\_APCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_APCS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+APCS~0x00000080U  /$\ast$ Automatic Pad/\textbf{ CRC} stripping $\ast$/}



Definition at line 6676 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0fab432a0d01c8c1786b3d48489c0f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_BL@{ETH\_MACCR\_BL}}
\index{ETH\_MACCR\_BL@{ETH\_MACCR\_BL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_BL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+BL}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                       0x00000060U  \textcolor{comment}{/* Back-\/off limit: random integer number (r) of slot time delays before rescheduling}}
\DoxyCodeLine{\textcolor{comment}{                                                       a transmission attempt during retries after a collision: 0 =< r <2\string^k */}}

\end{DoxyCode}


Definition at line 6677 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf4db303c5f5822875770938f7cfb7c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_BL\_1@{ETH\_MACCR\_BL\_1}}
\index{ETH\_MACCR\_BL\_1@{ETH\_MACCR\_BL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_BL\_1}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+1~0x00000060U  /$\ast$ k = min (n, 1) $\ast$/}



Definition at line 6681 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9bc0bcf13d6a51de76a67299ba40561f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_BL\_10@{ETH\_MACCR\_BL\_10}}
\index{ETH\_MACCR\_BL\_10@{ETH\_MACCR\_BL\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_BL\_10}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+10~0x00000000U  /$\ast$ k = min (n, 10) $\ast$/}



Definition at line 6678 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d5f35dc63a68792a4abfaf9d11a2feb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_BL\_4@{ETH\_MACCR\_BL\_4}}
\index{ETH\_MACCR\_BL\_4@{ETH\_MACCR\_BL\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_BL\_4}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+4~0x00000040U  /$\ast$ k = min (n, 4) $\ast$/}



Definition at line 6680 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga135a78ac267e35d598ed17aa776a1505}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_BL\_8@{ETH\_MACCR\_BL\_8}}
\index{ETH\_MACCR\_BL\_8@{ETH\_MACCR\_BL\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_BL\_8}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+8~0x00000020U  /$\ast$ k = min (n, 8) $\ast$/}



Definition at line 6679 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad298d344663cc1213716b5981c61682c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_CSD@{ETH\_MACCR\_CSD}}
\index{ETH\_MACCR\_CSD@{ETH\_MACCR\_CSD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_CSD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+CSD~0x00010000U  /$\ast$ Carrier sense disable (during transmission) $\ast$/}



Definition at line 6669 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90347f47e9623d4714e0631b1afbccc9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_DC@{ETH\_MACCR\_DC}}
\index{ETH\_MACCR\_DC@{ETH\_MACCR\_DC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_DC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+DC~0x00000010U  /$\ast$ Defferal check $\ast$/}



Definition at line 6682 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83e463b0497de6801773acd7984722b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_DM@{ETH\_MACCR\_DM}}
\index{ETH\_MACCR\_DM@{ETH\_MACCR\_DM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_DM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+DM~0x00000800U  /$\ast$ Duplex mode $\ast$/}



Definition at line 6673 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafaa2d12a706f5c166e1ed620ec53177c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_FES@{ETH\_MACCR\_FES}}
\index{ETH\_MACCR\_FES@{ETH\_MACCR\_FES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_FES}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+FES~0x00004000U  /$\ast$ Fast ethernet speed $\ast$/}



Definition at line 6670 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga989c71f66d1361519d2b0586f30b148f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG@{ETH\_MACCR\_IFG}}
\index{ETH\_MACCR\_IFG@{ETH\_MACCR\_IFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG~0x000\+E0000U  /$\ast$ Inter-\/frame gap $\ast$/}



Definition at line 6660 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bc414a4c1360538a9ccbea64009d581}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG\_40Bit@{ETH\_MACCR\_IFG\_40Bit}}
\index{ETH\_MACCR\_IFG\_40Bit@{ETH\_MACCR\_IFG\_40Bit}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG\_40Bit}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+40\+Bit~0x000\+E0000U  /$\ast$ Minimum IFG between frames during transmission is 40\+Bit $\ast$/}



Definition at line 6668 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8984fcb3cf6fb85c26878d9341324d77}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG\_48Bit@{ETH\_MACCR\_IFG\_48Bit}}
\index{ETH\_MACCR\_IFG\_48Bit@{ETH\_MACCR\_IFG\_48Bit}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG\_48Bit}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+48\+Bit~0x000\+C0000U  /$\ast$ Minimum IFG between frames during transmission is 48Bit $\ast$/}



Definition at line 6667 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaebea1ff24623d7ba11f9eea98cd5466b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG\_56Bit@{ETH\_MACCR\_IFG\_56Bit}}
\index{ETH\_MACCR\_IFG\_56Bit@{ETH\_MACCR\_IFG\_56Bit}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG\_56Bit}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+56\+Bit~0x000\+A0000U  /$\ast$ Minimum IFG between frames during transmission is 56Bit $\ast$/}



Definition at line 6666 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75c191358878ffd90ad6a6af336b935b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG\_64Bit@{ETH\_MACCR\_IFG\_64Bit}}
\index{ETH\_MACCR\_IFG\_64Bit@{ETH\_MACCR\_IFG\_64Bit}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG\_64Bit}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+64\+Bit~0x00080000U  /$\ast$ Minimum IFG between frames during transmission is 64Bit $\ast$/}



Definition at line 6665 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2e77bc6fa5effe78706bfda4a51d1e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG\_72Bit@{ETH\_MACCR\_IFG\_72Bit}}
\index{ETH\_MACCR\_IFG\_72Bit@{ETH\_MACCR\_IFG\_72Bit}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG\_72Bit}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+72\+Bit~0x00060000U  /$\ast$ Minimum IFG between frames during transmission is 72Bit $\ast$/}



Definition at line 6664 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56adc3166c71f29d2d30efc6ed3a4369}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG\_80Bit@{ETH\_MACCR\_IFG\_80Bit}}
\index{ETH\_MACCR\_IFG\_80Bit@{ETH\_MACCR\_IFG\_80Bit}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG\_80Bit}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+80\+Bit~0x00040000U  /$\ast$ Minimum IFG between frames during transmission is 80\+Bit $\ast$/}



Definition at line 6663 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf0f2ad0cd583f00dd2739cbb3dbdeea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG\_88Bit@{ETH\_MACCR\_IFG\_88Bit}}
\index{ETH\_MACCR\_IFG\_88Bit@{ETH\_MACCR\_IFG\_88Bit}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG\_88Bit}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+88\+Bit~0x00020000U  /$\ast$ Minimum IFG between frames during transmission is 88Bit $\ast$/}



Definition at line 6662 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga004e9dab4a5e1ed4f165facca6fd80aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IFG\_96Bit@{ETH\_MACCR\_IFG\_96Bit}}
\index{ETH\_MACCR\_IFG\_96Bit@{ETH\_MACCR\_IFG\_96Bit}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IFG\_96Bit}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+96\+Bit~0x00000000U  /$\ast$ Minimum IFG between frames during transmission is 96Bit $\ast$/}



Definition at line 6661 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbd6f6975a04c0ded0e1a9e98035e802}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_IPCO@{ETH\_MACCR\_IPCO}}
\index{ETH\_MACCR\_IPCO@{ETH\_MACCR\_IPCO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_IPCO}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+IPCO~0x00000400U  /$\ast$ IP Checksum offload $\ast$/}



Definition at line 6674 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ef1243e257142caa99c086b07fa5d42}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_JD@{ETH\_MACCR\_JD}}
\index{ETH\_MACCR\_JD@{ETH\_MACCR\_JD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_JD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+JD~0x00400000U  /$\ast$ Jabber disable $\ast$/}



Definition at line 6659 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga38ad823b7d50c85fc620a9a93d250d54}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_LM@{ETH\_MACCR\_LM}}
\index{ETH\_MACCR\_LM@{ETH\_MACCR\_LM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_LM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+LM~0x00001000U  /$\ast$ loopback mode $\ast$/}



Definition at line 6672 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2771077782e2dcac94367e54353696e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_RD@{ETH\_MACCR\_RD}}
\index{ETH\_MACCR\_RD@{ETH\_MACCR\_RD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_RD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+RD~0x00000200U  /$\ast$ Retry disable $\ast$/}



Definition at line 6675 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77984e7a5202bdc300bccc9cc90fad3e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_RE@{ETH\_MACCR\_RE}}
\index{ETH\_MACCR\_RE@{ETH\_MACCR\_RE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_RE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+RE~0x00000004U  /$\ast$ Receiver enable $\ast$/}



Definition at line 6684 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13f0065edda127d3f1fb6e88ca6f465b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_ROD@{ETH\_MACCR\_ROD}}
\index{ETH\_MACCR\_ROD@{ETH\_MACCR\_ROD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_ROD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+ROD~0x00002000U  /$\ast$ Receive own disable $\ast$/}



Definition at line 6671 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga87c3818396ef51cad8be1f4c68fff164}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_TE@{ETH\_MACCR\_TE}}
\index{ETH\_MACCR\_TE@{ETH\_MACCR\_TE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_TE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+TE~0x00000008U  /$\ast$ Transmitter enable $\ast$/}



Definition at line 6683 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b90fbae827b1368b83cd9b0d9c64cc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACCR\_WD@{ETH\_MACCR\_WD}}
\index{ETH\_MACCR\_WD@{ETH\_MACCR\_WD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACCR\_WD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACCR\+\_\+\+WD~0x00800000U  /$\ast$ Watchdog disable $\ast$/}



Definition at line 6658 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7dccd98a15d90caf17bcaa6ae13d60a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_FCBBPA@{ETH\_MACFCR\_FCBBPA}}
\index{ETH\_MACFCR\_FCBBPA@{ETH\_MACFCR\_FCBBPA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_FCBBPA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA~0x00000001U  /$\ast$ Flow control busy/backpressure activate $\ast$/}



Definition at line 6734 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa299b14f248991ea740c352c2e2ec1e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_PLT@{ETH\_MACFCR\_PLT}}
\index{ETH\_MACFCR\_PLT@{ETH\_MACFCR\_PLT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_PLT}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+PLT~0x00000030U  /$\ast$ Pause low threshold\+: 4 cases $\ast$/}



Definition at line 6726 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d71124fba7219f43938d8cc25ba4fad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_PLT\_Minus144@{ETH\_MACFCR\_PLT\_Minus144}}
\index{ETH\_MACFCR\_PLT\_Minus144@{ETH\_MACFCR\_PLT\_Minus144}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_PLT\_Minus144}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144~0x00000020U  /$\ast$ Pause time minus 144 slot times $\ast$/}



Definition at line 6729 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf55b57c1a06e060afd934e7883a6ebca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_PLT\_Minus256@{ETH\_MACFCR\_PLT\_Minus256}}
\index{ETH\_MACFCR\_PLT\_Minus256@{ETH\_MACFCR\_PLT\_Minus256}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_PLT\_Minus256}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256~0x00000030U  /$\ast$ Pause time minus 256 slot times $\ast$/}



Definition at line 6730 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga006139afdeadd79e8ead0233a202b3aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_PLT\_Minus28@{ETH\_MACFCR\_PLT\_Minus28}}
\index{ETH\_MACFCR\_PLT\_Minus28@{ETH\_MACFCR\_PLT\_Minus28}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_PLT\_Minus28}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28~0x00000010U  /$\ast$ Pause time minus 28 slot times $\ast$/}



Definition at line 6728 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23d3e1992eec79fe65413ab67d3a3850}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_PLT\_Minus4@{ETH\_MACFCR\_PLT\_Minus4}}
\index{ETH\_MACFCR\_PLT\_Minus4@{ETH\_MACFCR\_PLT\_Minus4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_PLT\_Minus4}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus4~0x00000000U  /$\ast$ Pause time minus 4 slot times $\ast$/}



Definition at line 6727 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b3bc8574eee69d1bf01d5ab91644bbc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_PT@{ETH\_MACFCR\_PT}}
\index{ETH\_MACFCR\_PT@{ETH\_MACFCR\_PT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_PT}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+PT~0x\+FFFF0000U  /$\ast$ Pause time $\ast$/}



Definition at line 6724 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2eec52cb081cdba237e1195fe8c324b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_RFCE@{ETH\_MACFCR\_RFCE}}
\index{ETH\_MACFCR\_RFCE@{ETH\_MACFCR\_RFCE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_RFCE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+RFCE~0x00000004U  /$\ast$ Receive flow control enable $\ast$/}



Definition at line 6732 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5cd88b7b637bef7a8022270ee02c64a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_TFCE@{ETH\_MACFCR\_TFCE}}
\index{ETH\_MACFCR\_TFCE@{ETH\_MACFCR\_TFCE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_TFCE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+TFCE~0x00000002U  /$\ast$ Transmit flow control enable $\ast$/}



Definition at line 6733 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga50539e6dcdc828a70c91ab0cb0c1c27c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_UPFD@{ETH\_MACFCR\_UPFD}}
\index{ETH\_MACFCR\_UPFD@{ETH\_MACFCR\_UPFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_UPFD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+UPFD~0x00000008U  /$\ast$ Unicast pause frame detect $\ast$/}



Definition at line 6731 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf34f51c72bc9733694ca11993cc384e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFCR\_ZQPD@{ETH\_MACFCR\_ZQPD}}
\index{ETH\_MACFCR\_ZQPD@{ETH\_MACFCR\_ZQPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFCR\_ZQPD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFCR\+\_\+\+ZQPD~0x00000080U  /$\ast$ Zero-\/quanta pause disable $\ast$/}



Definition at line 6725 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8fea3f3e6b264e362a84675e09f33cbd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_BFD@{ETH\_MACFFR\_BFD}}
\index{ETH\_MACFFR\_BFD@{ETH\_MACFFR\_BFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_BFD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+BFD~0x00000020U  /$\ast$ Broadcast frame disable $\ast$/}



Definition at line 6695 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f50c885917d6df63e6250a530a9ce0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_DAIF@{ETH\_MACFFR\_DAIF}}
\index{ETH\_MACFFR\_DAIF@{ETH\_MACFFR\_DAIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_DAIF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+DAIF~0x00000008U  /$\ast$ DA Inverse filtering $\ast$/}



Definition at line 6697 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaab1e7a61949844d578d7580b9d2c143}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_HM@{ETH\_MACFFR\_HM}}
\index{ETH\_MACFFR\_HM@{ETH\_MACFFR\_HM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_HM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+HM~0x00000004U  /$\ast$ Hash multicast $\ast$/}



Definition at line 6698 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b902b5561e392e47ce5d66275902e29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_HPF@{ETH\_MACFFR\_HPF}}
\index{ETH\_MACFFR\_HPF@{ETH\_MACFFR\_HPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_HPF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+HPF~0x00000400U  /$\ast$ Hash or perfect filter $\ast$/}



Definition at line 6688 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d925e8aa55a6b07772f86abce601529}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_HU@{ETH\_MACFFR\_HU}}
\index{ETH\_MACFFR\_HU@{ETH\_MACFFR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_HU}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+HU~0x00000002U  /$\ast$ Hash unicast $\ast$/}



Definition at line 6699 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaafaa7da9e50e9ecf39bdc614c01bc22e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_PAM@{ETH\_MACFFR\_PAM}}
\index{ETH\_MACFFR\_PAM@{ETH\_MACFFR\_PAM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_PAM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+PAM~0x00000010U  /$\ast$ Pass all mutlicast $\ast$/}



Definition at line 6696 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25724ed070e5948cb5541d890d2af603}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_PCF@{ETH\_MACFFR\_PCF}}
\index{ETH\_MACFFR\_PCF@{ETH\_MACFFR\_PCF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_PCF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+PCF~0x000000\+C0U  /$\ast$ Pass control frames\+: 3 cases $\ast$/}



Definition at line 6691 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9bcec681af42037508574944fe68d6ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_PCF\_BlockAll@{ETH\_MACFFR\_PCF\_BlockAll}}
\index{ETH\_MACFFR\_PCF\_BlockAll@{ETH\_MACFFR\_PCF\_BlockAll}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_PCF\_BlockAll}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All~0x00000040U  /$\ast$ MAC filters all control frames from reaching the application $\ast$/}



Definition at line 6692 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf694466716e26c52452e21ce2a76f2fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_PCF\_ForwardAll@{ETH\_MACFFR\_PCF\_ForwardAll}}
\index{ETH\_MACFFR\_PCF\_ForwardAll@{ETH\_MACFFR\_PCF\_ForwardAll}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_PCF\_ForwardAll}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All~0x00000080U  /$\ast$ MAC forwards all control frames to application even if they fail the Address Filter $\ast$/}



Definition at line 6693 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3e83e62d864be50e58455719d6df217}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter@{ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter}}
\index{ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter@{ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter~0x000000\+C0U  /$\ast$ MAC forwards control frames that pass the Address Filter. $\ast$/}



Definition at line 6694 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga168f5e4a3eb11474c65396d75c07e086}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_PM@{ETH\_MACFFR\_PM}}
\index{ETH\_MACFFR\_PM@{ETH\_MACFFR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_PM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+PM~0x00000001U  /$\ast$ Promiscuous mode $\ast$/}



Definition at line 6700 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7970ce2fd938029f0a58cf668a82a0fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_RA@{ETH\_MACFFR\_RA}}
\index{ETH\_MACFFR\_RA@{ETH\_MACFFR\_RA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_RA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+RA~0x80000000U  /$\ast$ Receive all $\ast$/}



Definition at line 6687 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e710eda13cca42c8da46d5d37f34552}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_SAF@{ETH\_MACFFR\_SAF}}
\index{ETH\_MACFFR\_SAF@{ETH\_MACFFR\_SAF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_SAF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+SAF~0x00000200U  /$\ast$ Source address filter enable $\ast$/}



Definition at line 6689 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa351de2818df9599ce6b3378ca31f87}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACFFR\_SAIF@{ETH\_MACFFR\_SAIF}}
\index{ETH\_MACFFR\_SAIF@{ETH\_MACFFR\_SAIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACFFR\_SAIF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACFFR\+\_\+\+SAIF~0x00000100U  /$\ast$ SA inverse filtering $\ast$/}



Definition at line 6690 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee61bc9033449996ae9f8f701b3bae23}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACHTHR\_HTH@{ETH\_MACHTHR\_HTH}}
\index{ETH\_MACHTHR\_HTH@{ETH\_MACHTHR\_HTH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACHTHR\_HTH}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACHTHR\+\_\+\+HTH~0x\+FFFFFFFFU  /$\ast$ Hash table high $\ast$/}



Definition at line 6703 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac90cb3090f29ee9e5e7d935e8a3f2340}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACHTLR\_HTL@{ETH\_MACHTLR\_HTL}}
\index{ETH\_MACHTLR\_HTL@{ETH\_MACHTLR\_HTL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACHTLR\_HTL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACHTLR\+\_\+\+HTL~0x\+FFFFFFFFU  /$\ast$ Hash table low $\ast$/}



Definition at line 6706 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2cdb4ba6c97aba3e82e8192ebddcb5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACIMR\_PMTIM@{ETH\_MACIMR\_PMTIM}}
\index{ETH\_MACIMR\_PMTIM@{ETH\_MACIMR\_PMTIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACIMR\_PMTIM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACIMR\+\_\+\+PMTIM~0x00000008U  /$\ast$ PMT interrupt mask $\ast$/}



Definition at line 6772 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f17c13903c30bc301c7897b93a16a24}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACIMR\_TSTIM@{ETH\_MACIMR\_TSTIM}}
\index{ETH\_MACIMR\_TSTIM@{ETH\_MACIMR\_TSTIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACIMR\_TSTIM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACIMR\+\_\+\+TSTIM~0x00000200U  /$\ast$ Time stamp trigger interrupt mask $\ast$/}



Definition at line 6771 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0747e464ca8bb685ee34d28eb2677c40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_CR@{ETH\_MACMIIAR\_CR}}
\index{ETH\_MACMIIAR\_CR@{ETH\_MACMIIAR\_CR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_CR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+CR~0x0000001\+CU  /$\ast$ CR clock range\+: 6 cases $\ast$/}



Definition at line 6711 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga372d485677cd2e3a995dab470abe66b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_CR\_Div102@{ETH\_MACMIIAR\_CR\_Div102}}
\index{ETH\_MACMIIAR\_CR\_Div102@{ETH\_MACMIIAR\_CR\_Div102}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_CR\_Div102}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102~0x00000010U  /$\ast$ HCLK\+:150-\/168 MHz; MDC clock= HCLK/102 $\ast$/}



Definition at line 6716 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49474ccdc05637adbc870989373c6535}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_CR\_Div16@{ETH\_MACMIIAR\_CR\_Div16}}
\index{ETH\_MACMIIAR\_CR\_Div16@{ETH\_MACMIIAR\_CR\_Div16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_CR\_Div16}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16~0x00000008U  /$\ast$ HCLK\+:20-\/35 MHz; MDC clock= HCLK/16 $\ast$/}



Definition at line 6714 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga69a9da5dbeb77d96a729afc82d4f246d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_CR\_Div26@{ETH\_MACMIIAR\_CR\_Div26}}
\index{ETH\_MACMIIAR\_CR\_Div26@{ETH\_MACMIIAR\_CR\_Div26}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_CR\_Div26}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26~0x0000000\+CU  /$\ast$ HCLK\+:35-\/60 MHz; MDC clock= HCLK/26 $\ast$/}



Definition at line 6715 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1fc1c108e8e7faa35839b3f72b5570d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_CR\_Div42@{ETH\_MACMIIAR\_CR\_Div42}}
\index{ETH\_MACMIIAR\_CR\_Div42@{ETH\_MACMIIAR\_CR\_Div42}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_CR\_Div42}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div42~0x00000000U  /$\ast$ HCLK\+:60-\/100 MHz; MDC clock= HCLK/42 $\ast$/}



Definition at line 6712 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0002142eea07988f854915782bd691c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_CR\_Div62@{ETH\_MACMIIAR\_CR\_Div62}}
\index{ETH\_MACMIIAR\_CR\_Div62@{ETH\_MACMIIAR\_CR\_Div62}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_CR\_Div62}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62~0x00000004U  /$\ast$ HCLK\+:100-\/150 MHz; MDC clock= HCLK/62 $\ast$/}



Definition at line 6713 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e3bd36fdbb97a3ec5b541997bf952aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_MB@{ETH\_MACMIIAR\_MB}}
\index{ETH\_MACMIIAR\_MB@{ETH\_MACMIIAR\_MB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_MB}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+MB~0x00000001U  /$\ast$ MII busy $\ast$/}



Definition at line 6718 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa2ab5db007b55dca29e98ba3b31f7e66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_MR@{ETH\_MACMIIAR\_MR}}
\index{ETH\_MACMIIAR\_MR@{ETH\_MACMIIAR\_MR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_MR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+MR~0x000007\+C0U  /$\ast$ MII register in the selected PHY $\ast$/}



Definition at line 6710 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaffdb940b35822107a5959cdd1ab06482}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_MW@{ETH\_MACMIIAR\_MW}}
\index{ETH\_MACMIIAR\_MW@{ETH\_MACMIIAR\_MW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_MW}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+MW~0x00000002U  /$\ast$ MII write $\ast$/}



Definition at line 6717 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga712f44a77db4edfaf961e469153e34a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIAR\_PA@{ETH\_MACMIIAR\_PA}}
\index{ETH\_MACMIIAR\_PA@{ETH\_MACMIIAR\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIAR\_PA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIAR\+\_\+\+PA~0x0000\+F800U  /$\ast$ Physical layer address $\ast$/}



Definition at line 6709 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c1226bcd1fc955b69191cd84c1ffe6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACMIIDR\_MD@{ETH\_MACMIIDR\_MD}}
\index{ETH\_MACMIIDR\_MD@{ETH\_MACMIIDR\_MD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACMIIDR\_MD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACMIIDR\+\_\+\+MD~0x0000\+FFFFU  /$\ast$ MII data\+: read/write data from/to PHY $\ast$/}



Definition at line 6721 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c2d01faf67db27fb0b2cfeaf94242b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACPMTCSR\_GU@{ETH\_MACPMTCSR\_GU}}
\index{ETH\_MACPMTCSR\_GU@{ETH\_MACPMTCSR\_GU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACPMTCSR\_GU}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACPMTCSR\+\_\+\+GU~0x00000200U  /$\ast$ Global Unicast $\ast$/}



Definition at line 6756 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81540e67436a755a7692b32a33871f63}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACPMTCSR\_MPE@{ETH\_MACPMTCSR\_MPE}}
\index{ETH\_MACPMTCSR\_MPE@{ETH\_MACPMTCSR\_MPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACPMTCSR\_MPE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE~0x00000002U  /$\ast$ Magic Packet Enable $\ast$/}



Definition at line 6760 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab855f00737fb7f828752e1353c3a1031}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACPMTCSR\_MPR@{ETH\_MACPMTCSR\_MPR}}
\index{ETH\_MACPMTCSR\_MPR@{ETH\_MACPMTCSR\_MPR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACPMTCSR\_MPR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR~0x00000020U  /$\ast$ Magic Packet Received $\ast$/}



Definition at line 6758 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab454be372dc141b6e515c4389cd18a12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACPMTCSR\_PD@{ETH\_MACPMTCSR\_PD}}
\index{ETH\_MACPMTCSR\_PD@{ETH\_MACPMTCSR\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACPMTCSR\_PD}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACPMTCSR\+\_\+\+PD~0x00000001U  /$\ast$ Power Down $\ast$/}



Definition at line 6761 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga998f1f5665f94008e39dfabb489faf8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACPMTCSR\_WFE@{ETH\_MACPMTCSR\_WFE}}
\index{ETH\_MACPMTCSR\_WFE@{ETH\_MACPMTCSR\_WFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACPMTCSR\_WFE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE~0x00000004U  /$\ast$ Wake-\/Up Frame Enable $\ast$/}



Definition at line 6759 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeaa7046c581aa1b663c819352930cdd8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACPMTCSR\_WFFRPR@{ETH\_MACPMTCSR\_WFFRPR}}
\index{ETH\_MACPMTCSR\_WFFRPR@{ETH\_MACPMTCSR\_WFFRPR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACPMTCSR\_WFFRPR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR~0x80000000U  /$\ast$ Wake-\/Up Frame Filter Register Pointer Reset $\ast$/}



Definition at line 6755 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga597abfcc1408cb51980fa7a594a6cf30}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACPMTCSR\_WFR@{ETH\_MACPMTCSR\_WFR}}
\index{ETH\_MACPMTCSR\_WFR@{ETH\_MACPMTCSR\_WFR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACPMTCSR\_WFR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR~0x00000040U  /$\ast$ Wake-\/Up Frame Received $\ast$/}



Definition at line 6757 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae49a607f4dc4ba71c695b3aa2fc0968}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACRWUFFR\_D@{ETH\_MACRWUFFR\_D}}
\index{ETH\_MACRWUFFR\_D@{ETH\_MACRWUFFR\_D}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACRWUFFR\_D}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACRWUFFR\+\_\+D~0x\+FFFFFFFFU  /$\ast$ Wake-\/up frame filter register data $\ast$/}



Definition at line 6741 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga764dd9b736867f6c5b590c7ca49017c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACSR\_MMCS@{ETH\_MACSR\_MMCS}}
\index{ETH\_MACSR\_MMCS@{ETH\_MACSR\_MMCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACSR\_MMCS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACSR\+\_\+\+MMCS~0x00000010U  /$\ast$ MMC status $\ast$/}



Definition at line 6767 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f628abfb1f1076cd89ac76a373d48d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACSR\_MMCTS@{ETH\_MACSR\_MMCTS}}
\index{ETH\_MACSR\_MMCTS@{ETH\_MACSR\_MMCTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACSR\_MMCTS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACSR\+\_\+\+MMCTS~0x00000040U  /$\ast$ MMC transmit status $\ast$/}



Definition at line 6765 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9faeaa8069b56260ffc8ed2daa06fcd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACSR\_MMMCRS@{ETH\_MACSR\_MMMCRS}}
\index{ETH\_MACSR\_MMMCRS@{ETH\_MACSR\_MMMCRS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACSR\_MMMCRS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACSR\+\_\+\+MMMCRS~0x00000020U  /$\ast$ MMC receive status $\ast$/}



Definition at line 6766 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee99dd08ad3581436f53b7f22452dcb9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACSR\_PMTS@{ETH\_MACSR\_PMTS}}
\index{ETH\_MACSR\_PMTS@{ETH\_MACSR\_PMTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACSR\_PMTS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACSR\+\_\+\+PMTS~0x00000008U  /$\ast$ PMT status $\ast$/}



Definition at line 6768 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5e4af1a52a19f5b2d8f3ce74dd5c85e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACSR\_TSTS@{ETH\_MACSR\_TSTS}}
\index{ETH\_MACSR\_TSTS@{ETH\_MACSR\_TSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACSR\_TSTS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACSR\+\_\+\+TSTS~0x00000200U  /$\ast$ Time stamp trigger status $\ast$/}



Definition at line 6764 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd45480752cd22efecf0d7465bf49500}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACVLANTR\_VLANTC@{ETH\_MACVLANTR\_VLANTC}}
\index{ETH\_MACVLANTR\_VLANTC@{ETH\_MACVLANTR\_VLANTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACVLANTR\_VLANTC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC~0x00010000U  /$\ast$ 12-\/bit VLAN tag comparison $\ast$/}



Definition at line 6737 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga50874dc921fd523d84621a337aebc53d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MACVLANTR\_VLANTI@{ETH\_MACVLANTR\_VLANTI}}
\index{ETH\_MACVLANTR\_VLANTI@{ETH\_MACVLANTR\_VLANTI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MACVLANTR\_VLANTI}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI~0x0000\+FFFFU  /$\ast$ VLAN tag identifier (for receive frames) $\ast$/}



Definition at line 6738 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7cb520c80fc0b2f00304bb7f8f7c5d4e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCCR\_CR@{ETH\_MMCCR\_CR}}
\index{ETH\_MMCCR\_CR@{ETH\_MMCCR\_CR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCCR\_CR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCCR\+\_\+\+CR~0x00000001U  /$\ast$ Counters Reset $\ast$/}



Definition at line 6835 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga948b685211ced94ef5d4b8d2c94df78a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCCR\_CSR@{ETH\_MMCCR\_CSR}}
\index{ETH\_MMCCR\_CSR@{ETH\_MMCCR\_CSR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCCR\_CSR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCCR\+\_\+\+CSR~0x00000002U  /$\ast$ Counter Stop Rollover $\ast$/}



Definition at line 6834 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17ab5fbe6c5189b3f98095f9adb1eeeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCCR\_MCF@{ETH\_MMCCR\_MCF}}
\index{ETH\_MMCCR\_MCF@{ETH\_MMCCR\_MCF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCCR\_MCF}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCCR\+\_\+\+MCF~0x00000008U  /$\ast$ MMC Counter Freeze $\ast$/}



Definition at line 6832 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0eb309947d400951235c17953254fbf8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCCR\_MCFHP@{ETH\_MMCCR\_MCFHP}}
\index{ETH\_MMCCR\_MCFHP@{ETH\_MMCCR\_MCFHP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCCR\_MCFHP}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCCR\+\_\+\+MCFHP~0x00000020U  /$\ast$ MMC counter Full-\/Half preset $\ast$/}



Definition at line 6830 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a6eeda6ffcafe7d8ba531ccaa3abf90}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCCR\_MCP@{ETH\_MMCCR\_MCP}}
\index{ETH\_MMCCR\_MCP@{ETH\_MMCCR\_MCP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCCR\_MCP}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCCR\+\_\+\+MCP~0x00000010U  /$\ast$ MMC counter preset $\ast$/}



Definition at line 6831 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga243ae6b3acbbd295be6f76a84657a48d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCCR\_ROR@{ETH\_MMCCR\_ROR}}
\index{ETH\_MMCCR\_ROR@{ETH\_MMCCR\_ROR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCCR\_ROR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCCR\+\_\+\+ROR~0x00000004U  /$\ast$ Reset on Read $\ast$/}



Definition at line 6833 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac52a70effea67d543da0842e323d2123}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRFAECR\_RFAEC@{ETH\_MMCRFAECR\_RFAEC}}
\index{ETH\_MMCRFAECR\_RFAEC@{ETH\_MMCRFAECR\_RFAEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRFAECR\_RFAEC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC~0x\+FFFFFFFFU  /$\ast$ Number of frames received with alignment (dribble) error $\ast$/}



Definition at line 6870 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8ed4e2c7449a522ecbc811252ba1f12b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRFCECR\_RFCEC@{ETH\_MMCRFCECR\_RFCEC}}
\index{ETH\_MMCRFCECR\_RFCEC@{ETH\_MMCRFCECR\_RFCEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRFCECR\_RFCEC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC~0x\+FFFFFFFFU  /$\ast$ Number of frames received with \textbf{ CRC} error. $\ast$/}



Definition at line 6867 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2dd42857738b46f748bc6a9109ab0f9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRGUFCR\_RGUFC@{ETH\_MMCRGUFCR\_RGUFC}}
\index{ETH\_MMCRGUFCR\_RGUFC@{ETH\_MMCRGUFCR\_RGUFC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRGUFCR\_RGUFC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC~0x\+FFFFFFFFU  /$\ast$ Number of good unicast frames received. $\ast$/}



Definition at line 6873 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c763ea4da19192ab30828971579400c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRIMR\_RFAEM@{ETH\_MMCRIMR\_RFAEM}}
\index{ETH\_MMCRIMR\_RFAEM@{ETH\_MMCRIMR\_RFAEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRIMR\_RFAEM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM~0x00000040U  /$\ast$ Mask the interrupt when when Rx alignment error counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6849 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3eb72a19c5a4bd34a9ec2c624bd8a8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRIMR\_RFCEM@{ETH\_MMCRIMR\_RFCEM}}
\index{ETH\_MMCRIMR\_RFCEM@{ETH\_MMCRIMR\_RFCEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRIMR\_RFCEM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM~0x00000020U  /$\ast$ Mask the interrupt when Rx crc error counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6850 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga873a3b1c0a7756647be8455ea6bea8df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRIMR\_RGUFM@{ETH\_MMCRIMR\_RGUFM}}
\index{ETH\_MMCRIMR\_RGUFM@{ETH\_MMCRIMR\_RGUFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRIMR\_RGUFM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM~0x00020000U  /$\ast$ Mask the interrupt when Rx good unicast frames counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6848 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d3859ff0eb6fff48fb98919fe72da15}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRIR\_RFAES@{ETH\_MMCRIR\_RFAES}}
\index{ETH\_MMCRIR\_RFAES@{ETH\_MMCRIR\_RFAES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRIR\_RFAES}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRIR\+\_\+\+RFAES~0x00000040U  /$\ast$ Set when Rx alignment error counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6839 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac74e35d76820f3c2b0eb743f26023792}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRIR\_RFCES@{ETH\_MMCRIR\_RFCES}}
\index{ETH\_MMCRIR\_RFCES@{ETH\_MMCRIR\_RFCES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRIR\_RFCES}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRIR\+\_\+\+RFCES~0x00000020U  /$\ast$ Set when Rx crc error counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6840 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4b78bde6602ca062513389b8bf43e17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCRIR\_RGUFS@{ETH\_MMCRIR\_RGUFS}}
\index{ETH\_MMCRIR\_RGUFS@{ETH\_MMCRIR\_RGUFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCRIR\_RGUFS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS~0x00020000U  /$\ast$ Set when Rx good unicast frames counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6838 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68b659b400b12fd5c539e24bc115dff2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTGFCR\_TGFC@{ETH\_MMCTGFCR\_TGFC}}
\index{ETH\_MMCTGFCR\_TGFC@{ETH\_MMCTGFCR\_TGFC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTGFCR\_TGFC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC~0x\+FFFFFFFFU  /$\ast$ Number of good frames transmitted. $\ast$/}



Definition at line 6864 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4a8b771ec947fe2b944108f72e64fbf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTGFMSCCR\_TGFMSCC@{ETH\_MMCTGFMSCCR\_TGFMSCC}}
\index{ETH\_MMCTGFMSCCR\_TGFMSCC@{ETH\_MMCTGFMSCCR\_TGFMSCC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTGFMSCCR\_TGFMSCC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC~0x\+FFFFFFFFU  /$\ast$ Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. $\ast$/}



Definition at line 6861 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga784008b2facbc9cab1982e0382057d1c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTGFSCCR\_TGFSCC@{ETH\_MMCTGFSCCR\_TGFSCC}}
\index{ETH\_MMCTGFSCCR\_TGFSCC@{ETH\_MMCTGFSCCR\_TGFSCC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTGFSCCR\_TGFSCC}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC~0x\+FFFFFFFFU  /$\ast$ Number of successfully transmitted frames after a single collision in Half-\/duplex mode. $\ast$/}



Definition at line 6858 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae67e69315d2e64d3f4c9b7e65aacf8be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTIMR\_TGFM@{ETH\_MMCTIMR\_TGFM}}
\index{ETH\_MMCTIMR\_TGFM@{ETH\_MMCTIMR\_TGFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTIMR\_TGFM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM~0x00200000U  /$\ast$ Mask the interrupt when Tx good frame count counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6853 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20b6f12c07d34bcc014eaa31c6719486}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTIMR\_TGFMSCM@{ETH\_MMCTIMR\_TGFMSCM}}
\index{ETH\_MMCTIMR\_TGFMSCM@{ETH\_MMCTIMR\_TGFMSCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTIMR\_TGFMSCM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM~0x00008000U  /$\ast$ Mask the interrupt when Tx good multi col counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6854 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f41666a525c61be9c88f3d54632ce34}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTIMR\_TGFSCM@{ETH\_MMCTIMR\_TGFSCM}}
\index{ETH\_MMCTIMR\_TGFSCM@{ETH\_MMCTIMR\_TGFSCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTIMR\_TGFSCM}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM~0x00004000U  /$\ast$ Mask the interrupt when Tx good single col counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6855 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga796d834a29d0fc6fdc1908ba6db487c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTIR\_TGFMSCS@{ETH\_MMCTIR\_TGFMSCS}}
\index{ETH\_MMCTIR\_TGFMSCS@{ETH\_MMCTIR\_TGFMSCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTIR\_TGFMSCS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS~0x00008000U  /$\ast$ Set when Tx good multi col counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6844 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5d5dcc69902946befc317ea5719a34c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTIR\_TGFS@{ETH\_MMCTIR\_TGFS}}
\index{ETH\_MMCTIR\_TGFS@{ETH\_MMCTIR\_TGFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTIR\_TGFS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTIR\+\_\+\+TGFS~0x00200000U  /$\ast$ Set when Tx good frame count counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6843 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe8e920b9e135d3e3ba61e0db758ff19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_MMCTIR\_TGFSCS@{ETH\_MMCTIR\_TGFSCS}}
\index{ETH\_MMCTIR\_TGFSCS@{ETH\_MMCTIR\_TGFSCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_MMCTIR\_TGFSCS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS~0x00004000U  /$\ast$ Set when Tx good single col counter reaches half the maximum \textbf{ value} $\ast$/}



Definition at line 6845 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab51d59cd679f65a179fe5e271b63a22c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPSSIR\_STSSI@{ETH\_PTPSSIR\_STSSI}}
\index{ETH\_PTPSSIR\_STSSI@{ETH\_PTPSSIR\_STSSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPSSIR\_STSSI}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI~0x000000\+FFU  /$\ast$ System time Sub-\/second increment \textbf{ value} $\ast$/}



Definition at line 6898 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab944b9f1ceff57bb31beb689a19537c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSAR\_TSA@{ETH\_PTPTSAR\_TSA}}
\index{ETH\_PTPTSAR\_TSA@{ETH\_PTPTSAR\_TSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSAR\_TSA}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSAR\+\_\+\+TSA~0x\+FFFFFFFFU  /$\ast$ Time stamp addend $\ast$/}



Definition at line 6915 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19406b465c944a3e465a8077cbfbf39e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSCR\_TSARU@{ETH\_PTPTSCR\_TSARU}}
\index{ETH\_PTPTSCR\_TSARU@{ETH\_PTPTSCR\_TSARU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSCR\_TSARU}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU~0x00000020U  /$\ast$ Addend register update $\ast$/}



Definition at line 6890 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9d47a61f30e11b514ef0840f3a0fb91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSCR\_TSCNT@{ETH\_PTPTSCR\_TSCNT}}
\index{ETH\_PTPTSCR\_TSCNT@{ETH\_PTPTSCR\_TSCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSCR\_TSCNT}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT~0x00030000U  /$\ast$ Time stamp clock node type $\ast$/}



Definition at line 6880 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c1129b1d368bdef0c5c07d9acf8edd7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSCR\_TSE@{ETH\_PTPTSCR\_TSE}}
\index{ETH\_PTPTSCR\_TSE@{ETH\_PTPTSCR\_TSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSCR\_TSE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSCR\+\_\+\+TSE~0x00000001U  /$\ast$ Time stamp enable $\ast$/}



Definition at line 6895 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e58e22d5668ebf118f67df5eb13e834}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSCR\_TSFCU@{ETH\_PTPTSCR\_TSFCU}}
\index{ETH\_PTPTSCR\_TSFCU@{ETH\_PTPTSCR\_TSFCU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSCR\_TSFCU}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU~0x00000002U  /$\ast$ Time stamp fine or coarse update $\ast$/}



Definition at line 6894 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44670d6793da45549fb7ea38c3523783}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSCR\_TSITE@{ETH\_PTPTSCR\_TSITE}}
\index{ETH\_PTPTSCR\_TSITE@{ETH\_PTPTSCR\_TSITE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSCR\_TSITE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE~0x00000010U  /$\ast$ Time stamp interrupt trigger enable $\ast$/}



Definition at line 6891 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad484f7a6e6df6b3f2131d3bfb3dba856}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSCR\_TSSTI@{ETH\_PTPTSCR\_TSSTI}}
\index{ETH\_PTPTSCR\_TSSTI@{ETH\_PTPTSCR\_TSSTI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSCR\_TSSTI}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI~0x00000004U  /$\ast$ Time stamp initialize $\ast$/}



Definition at line 6893 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga589a3a200c3f68543f556432cdb98075}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSCR\_TSSTU@{ETH\_PTPTSCR\_TSSTU}}
\index{ETH\_PTPTSCR\_TSSTU@{ETH\_PTPTSCR\_TSSTU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSCR\_TSSTU}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU~0x00000008U  /$\ast$ Time stamp update $\ast$/}



Definition at line 6892 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4e066e9342e4f16955c1506d64b26d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSHR\_STS@{ETH\_PTPTSHR\_STS}}
\index{ETH\_PTPTSHR\_STS@{ETH\_PTPTSHR\_STS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSHR\_STS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSHR\+\_\+\+STS~0x\+FFFFFFFFU  /$\ast$ System Time second $\ast$/}



Definition at line 6901 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga790cfc8e9a003b703e25d158e3490066}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSHUR\_TSUS@{ETH\_PTPTSHUR\_TSUS}}
\index{ETH\_PTPTSHUR\_TSUS@{ETH\_PTPTSHUR\_TSUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSHUR\_TSUS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS~0x\+FFFFFFFFU  /$\ast$ Time stamp update seconds $\ast$/}



Definition at line 6908 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5db7e66364e5d2022b53561fc6fcbfc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSLR\_STPNS@{ETH\_PTPTSLR\_STPNS}}
\index{ETH\_PTPTSLR\_STPNS@{ETH\_PTPTSLR\_STPNS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSLR\_STPNS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS~0x80000000U  /$\ast$ System Time Positive or negative time $\ast$/}



Definition at line 6904 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56d984d62fb4bfdc0677734863135ade}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSLR\_STSS@{ETH\_PTPTSLR\_STSS}}
\index{ETH\_PTPTSLR\_STSS@{ETH\_PTPTSLR\_STSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSLR\_STSS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSLR\+\_\+\+STSS~0x7\+FFFFFFFU  /$\ast$ System Time sub-\/seconds $\ast$/}



Definition at line 6905 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae03c675fcd71d14198665cb8c5956086}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSLUR\_TSUPNS@{ETH\_PTPTSLUR\_TSUPNS}}
\index{ETH\_PTPTSLUR\_TSUPNS@{ETH\_PTPTSLUR\_TSUPNS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSLUR\_TSUPNS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS~0x80000000U  /$\ast$ Time stamp update Positive or negative time $\ast$/}



Definition at line 6911 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17fdf1f11b40e68b24a27eb2c60f50b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSLUR\_TSUSS@{ETH\_PTPTSLUR\_TSUSS}}
\index{ETH\_PTPTSLUR\_TSUSS@{ETH\_PTPTSLUR\_TSUSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSLUR\_TSUSS}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS~0x7\+FFFFFFFU  /$\ast$ Time stamp update sub-\/seconds $\ast$/}



Definition at line 6912 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga335a3940df21b9ee09ba00c46e2b161a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSPTPPSV2E@{ETH\_PTPTSSR\_TSPTPPSV2E}}
\index{ETH\_PTPTSSR\_TSPTPPSV2E@{ETH\_PTPTSSR\_TSPTPPSV2E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSPTPPSV2E}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSPTPPSV2E~0x00000400U  /$\ast$ Time stamp PTP packet snooping for version2 format enable $\ast$/}



Definition at line 6886 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae3b00141a354c03c06e49046cde7a7e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSSARFE@{ETH\_PTPTSSR\_TSSARFE}}
\index{ETH\_PTPTSSR\_TSSARFE@{ETH\_PTPTSSR\_TSSARFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSSARFE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSSARFE~0x00000100U  /$\ast$ Time stamp snapshot for all received frames enable $\ast$/}



Definition at line 6888 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0eaf5fc7cc8783ac1ca9ace803bb0160}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSSEME@{ETH\_PTPTSSR\_TSSEME}}
\index{ETH\_PTPTSSR\_TSSEME@{ETH\_PTPTSSR\_TSSEME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSSEME}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSSEME~0x00004000U  /$\ast$ Time stamp snapshot for event message enable $\ast$/}



Definition at line 6882 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa2f42e1b4f3b0a00d0dce8d5bd59dee3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSSIPV4FE@{ETH\_PTPTSSR\_TSSIPV4FE}}
\index{ETH\_PTPTSSR\_TSSIPV4FE@{ETH\_PTPTSSR\_TSSIPV4FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSSIPV4FE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV4\+FE~0x00002000U  /$\ast$ Time stamp snapshot for IPv4 frames enable $\ast$/}



Definition at line 6883 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga428ee209868452ee95f36fe45d0a4b4f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSSIPV6FE@{ETH\_PTPTSSR\_TSSIPV6FE}}
\index{ETH\_PTPTSSR\_TSSIPV6FE@{ETH\_PTPTSSR\_TSSIPV6FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSSIPV6FE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV6\+FE~0x00001000U  /$\ast$ Time stamp snapshot for IPv6 frames enable $\ast$/}



Definition at line 6884 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4fc513069f3282a3eb0882aed3bbfd1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSSMRME@{ETH\_PTPTSSR\_TSSMRME}}
\index{ETH\_PTPTSSR\_TSSMRME@{ETH\_PTPTSSR\_TSSMRME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSSMRME}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSSMRME~0x00008000U  /$\ast$ Time stamp snapshot for message relevant to master enable $\ast$/}



Definition at line 6881 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa245035f820779346591bee91d96b473}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSSO@{ETH\_PTPTSSR\_TSSO}}
\index{ETH\_PTPTSSR\_TSSO@{ETH\_PTPTSSR\_TSSO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSSO}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO~0x00000010U  /$\ast$ Time stamp seconds overflow $\ast$/}



Definition at line 6925 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga69cfe467495afe0d32ec28b909b3eb9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSSPTPOEFE@{ETH\_PTPTSSR\_TSSPTPOEFE}}
\index{ETH\_PTPTSSR\_TSSPTPOEFE@{ETH\_PTPTSSR\_TSSPTPOEFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSSPTPOEFE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSSPTPOEFE~0x00000800U  /$\ast$ Time stamp snapshot for PTP over ethernet frames enable $\ast$/}



Definition at line 6885 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2037dd72baca0b1c16a560b8488d92c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSSSR@{ETH\_PTPTSSR\_TSSSR}}
\index{ETH\_PTPTSSR\_TSSSR@{ETH\_PTPTSSR\_TSSSR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSSSR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSSSR~0x00000200U  /$\ast$ Time stamp Sub-\/seconds rollover $\ast$/}



Definition at line 6887 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga491e96ebf2d049900f049cead51f320a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTSSR\_TSTTR@{ETH\_PTPTSSR\_TSTTR}}
\index{ETH\_PTPTSSR\_TSTTR@{ETH\_PTPTSSR\_TSTTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTSSR\_TSTTR}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR~0x00000020U  /$\ast$ Time stamp target time reached $\ast$/}



Definition at line 6924 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga21db9a6b88a17aef32ccce70f017329e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTTHR\_TTSH@{ETH\_PTPTTHR\_TTSH}}
\index{ETH\_PTPTTHR\_TTSH@{ETH\_PTPTTHR\_TTSH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTTHR\_TTSH}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH~0x\+FFFFFFFFU  /$\ast$ Target time stamp high $\ast$/}



Definition at line 6918 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga61e7a9592215e36a8db010374f57d210}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ETH\_PTPTTLR\_TTSL@{ETH\_PTPTTLR\_TTSL}}
\index{ETH\_PTPTTLR\_TTSL@{ETH\_PTPTTLR\_TTSL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{ETH\_PTPTTLR\_TTSL}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL~0x\+FFFFFFFFU  /$\ast$ Target time stamp low $\ast$/}



Definition at line 6921 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR0@{EXTI\_EMR\_MR0}}
\index{EXTI\_EMR\_MR0@{EXTI\_EMR\_MR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR0}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR0~0x00000001U}

Event Mask on line 0 

Definition at line 3278 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR1@{EXTI\_EMR\_MR1}}
\index{EXTI\_EMR\_MR1@{EXTI\_EMR\_MR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR1}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR1~0x00000002U}

Event Mask on line 1 

Definition at line 3279 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR10@{EXTI\_EMR\_MR10}}
\index{EXTI\_EMR\_MR10@{EXTI\_EMR\_MR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR10}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR10~0x00000400U}

Event Mask on line 10 

Definition at line 3288 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR11@{EXTI\_EMR\_MR11}}
\index{EXTI\_EMR\_MR11@{EXTI\_EMR\_MR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR11}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR11~0x00000800U}

Event Mask on line 11 

Definition at line 3289 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR12@{EXTI\_EMR\_MR12}}
\index{EXTI\_EMR\_MR12@{EXTI\_EMR\_MR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR12}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR12~0x00001000U}

Event Mask on line 12 

Definition at line 3290 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR13@{EXTI\_EMR\_MR13}}
\index{EXTI\_EMR\_MR13@{EXTI\_EMR\_MR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR13}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR13~0x00002000U}

Event Mask on line 13 

Definition at line 3291 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR14@{EXTI\_EMR\_MR14}}
\index{EXTI\_EMR\_MR14@{EXTI\_EMR\_MR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR14}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR14~0x00004000U}

Event Mask on line 14 

Definition at line 3292 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR15@{EXTI\_EMR\_MR15}}
\index{EXTI\_EMR\_MR15@{EXTI\_EMR\_MR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR15}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR15~0x00008000U}

Event Mask on line 15 

Definition at line 3293 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR16@{EXTI\_EMR\_MR16}}
\index{EXTI\_EMR\_MR16@{EXTI\_EMR\_MR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR16}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR16~0x00010000U}

Event Mask on line 16 

Definition at line 3294 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR17@{EXTI\_EMR\_MR17}}
\index{EXTI\_EMR\_MR17@{EXTI\_EMR\_MR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR17}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR17~0x00020000U}

Event Mask on line 17 

Definition at line 3295 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR18@{EXTI\_EMR\_MR18}}
\index{EXTI\_EMR\_MR18@{EXTI\_EMR\_MR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR18}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR18~0x00040000U}

Event Mask on line 18 

Definition at line 3296 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR19@{EXTI\_EMR\_MR19}}
\index{EXTI\_EMR\_MR19@{EXTI\_EMR\_MR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR19}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR19~0x00080000U}

Event Mask on line 19 

Definition at line 3297 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR2@{EXTI\_EMR\_MR2}}
\index{EXTI\_EMR\_MR2@{EXTI\_EMR\_MR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR2}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR2~0x00000004U}

Event Mask on line 2 

Definition at line 3280 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR20@{EXTI\_EMR\_MR20}}
\index{EXTI\_EMR\_MR20@{EXTI\_EMR\_MR20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR20}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR20~0x00100000U}

Event Mask on line 20 

Definition at line 3298 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR21@{EXTI\_EMR\_MR21}}
\index{EXTI\_EMR\_MR21@{EXTI\_EMR\_MR21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR21}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR21~0x00200000U}

Event Mask on line 21 

Definition at line 3299 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR22@{EXTI\_EMR\_MR22}}
\index{EXTI\_EMR\_MR22@{EXTI\_EMR\_MR22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR22}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR22~0x00400000U}

Event Mask on line 22 

Definition at line 3300 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR3@{EXTI\_EMR\_MR3}}
\index{EXTI\_EMR\_MR3@{EXTI\_EMR\_MR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR3}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR3~0x00000008U}

Event Mask on line 3 

Definition at line 3281 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR4@{EXTI\_EMR\_MR4}}
\index{EXTI\_EMR\_MR4@{EXTI\_EMR\_MR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR4}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR4~0x00000010U}

Event Mask on line 4 

Definition at line 3282 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR5@{EXTI\_EMR\_MR5}}
\index{EXTI\_EMR\_MR5@{EXTI\_EMR\_MR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR5}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR5~0x00000020U}

Event Mask on line 5 

Definition at line 3283 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR6@{EXTI\_EMR\_MR6}}
\index{EXTI\_EMR\_MR6@{EXTI\_EMR\_MR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR6}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR6~0x00000040U}

Event Mask on line 6 

Definition at line 3284 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR7@{EXTI\_EMR\_MR7}}
\index{EXTI\_EMR\_MR7@{EXTI\_EMR\_MR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR7}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR7~0x00000080U}

Event Mask on line 7 

Definition at line 3285 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR8@{EXTI\_EMR\_MR8}}
\index{EXTI\_EMR\_MR8@{EXTI\_EMR\_MR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR8}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR8~0x00000100U}

Event Mask on line 8 

Definition at line 3286 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR9@{EXTI\_EMR\_MR9}}
\index{EXTI\_EMR\_MR9@{EXTI\_EMR\_MR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_EMR\_MR9}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR9~0x00000200U}

Event Mask on line 9 

Definition at line 3287 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR0@{EXTI\_FTSR\_TR0}}
\index{EXTI\_FTSR\_TR0@{EXTI\_FTSR\_TR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR0}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR0~0x00000001U}

Falling trigger event configuration bit of line 0 

Definition at line 3328 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR1@{EXTI\_FTSR\_TR1}}
\index{EXTI\_FTSR\_TR1@{EXTI\_FTSR\_TR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR1}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR1~0x00000002U}

Falling trigger event configuration bit of line 1 

Definition at line 3329 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR10@{EXTI\_FTSR\_TR10}}
\index{EXTI\_FTSR\_TR10@{EXTI\_FTSR\_TR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR10}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR10~0x00000400U}

Falling trigger event configuration bit of line 10 

Definition at line 3338 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR11@{EXTI\_FTSR\_TR11}}
\index{EXTI\_FTSR\_TR11@{EXTI\_FTSR\_TR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR11}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR11~0x00000800U}

Falling trigger event configuration bit of line 11 

Definition at line 3339 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR12@{EXTI\_FTSR\_TR12}}
\index{EXTI\_FTSR\_TR12@{EXTI\_FTSR\_TR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR12}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR12~0x00001000U}

Falling trigger event configuration bit of line 12 

Definition at line 3340 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR13@{EXTI\_FTSR\_TR13}}
\index{EXTI\_FTSR\_TR13@{EXTI\_FTSR\_TR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR13}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR13~0x00002000U}

Falling trigger event configuration bit of line 13 

Definition at line 3341 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR14@{EXTI\_FTSR\_TR14}}
\index{EXTI\_FTSR\_TR14@{EXTI\_FTSR\_TR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR14}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR14~0x00004000U}

Falling trigger event configuration bit of line 14 

Definition at line 3342 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR15@{EXTI\_FTSR\_TR15}}
\index{EXTI\_FTSR\_TR15@{EXTI\_FTSR\_TR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR15}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR15~0x00008000U}

Falling trigger event configuration bit of line 15 

Definition at line 3343 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR16@{EXTI\_FTSR\_TR16}}
\index{EXTI\_FTSR\_TR16@{EXTI\_FTSR\_TR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR16}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR16~0x00010000U}

Falling trigger event configuration bit of line 16 

Definition at line 3344 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR17@{EXTI\_FTSR\_TR17}}
\index{EXTI\_FTSR\_TR17@{EXTI\_FTSR\_TR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR17}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR17~0x00020000U}

Falling trigger event configuration bit of line 17 

Definition at line 3345 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR18@{EXTI\_FTSR\_TR18}}
\index{EXTI\_FTSR\_TR18@{EXTI\_FTSR\_TR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR18}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR18~0x00040000U}

Falling trigger event configuration bit of line 18 

Definition at line 3346 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR19@{EXTI\_FTSR\_TR19}}
\index{EXTI\_FTSR\_TR19@{EXTI\_FTSR\_TR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR19}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR19~0x00080000U}

Falling trigger event configuration bit of line 19 

Definition at line 3347 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR2@{EXTI\_FTSR\_TR2}}
\index{EXTI\_FTSR\_TR2@{EXTI\_FTSR\_TR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR2}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR2~0x00000004U}

Falling trigger event configuration bit of line 2 

Definition at line 3330 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae185289c161b407cdcd5ca185aca5477}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR20@{EXTI\_FTSR\_TR20}}
\index{EXTI\_FTSR\_TR20@{EXTI\_FTSR\_TR20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR20}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR20~0x00100000U}

Falling trigger event configuration bit of line 20 

Definition at line 3348 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04957f9a7aa38bc50d6ac9340697a826}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR21@{EXTI\_FTSR\_TR21}}
\index{EXTI\_FTSR\_TR21@{EXTI\_FTSR\_TR21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR21}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR21~0x00200000U}

Falling trigger event configuration bit of line 21 

Definition at line 3349 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7931f3a5864584bc80de7ab3455517e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR22@{EXTI\_FTSR\_TR22}}
\index{EXTI\_FTSR\_TR22@{EXTI\_FTSR\_TR22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR22}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR22~0x00400000U}

Falling trigger event configuration bit of line 22 

Definition at line 3350 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR3@{EXTI\_FTSR\_TR3}}
\index{EXTI\_FTSR\_TR3@{EXTI\_FTSR\_TR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR3}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR3~0x00000008U}

Falling trigger event configuration bit of line 3 

Definition at line 3331 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR4@{EXTI\_FTSR\_TR4}}
\index{EXTI\_FTSR\_TR4@{EXTI\_FTSR\_TR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR4}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR4~0x00000010U}

Falling trigger event configuration bit of line 4 

Definition at line 3332 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR5@{EXTI\_FTSR\_TR5}}
\index{EXTI\_FTSR\_TR5@{EXTI\_FTSR\_TR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR5}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR5~0x00000020U}

Falling trigger event configuration bit of line 5 

Definition at line 3333 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR6@{EXTI\_FTSR\_TR6}}
\index{EXTI\_FTSR\_TR6@{EXTI\_FTSR\_TR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR6}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR6~0x00000040U}

Falling trigger event configuration bit of line 6 

Definition at line 3334 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR7@{EXTI\_FTSR\_TR7}}
\index{EXTI\_FTSR\_TR7@{EXTI\_FTSR\_TR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR7}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR7~0x00000080U}

Falling trigger event configuration bit of line 7 

Definition at line 3335 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR8@{EXTI\_FTSR\_TR8}}
\index{EXTI\_FTSR\_TR8@{EXTI\_FTSR\_TR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR8}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR8~0x00000100U}

Falling trigger event configuration bit of line 8 

Definition at line 3336 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR9@{EXTI\_FTSR\_TR9}}
\index{EXTI\_FTSR\_TR9@{EXTI\_FTSR\_TR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_FTSR\_TR9}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR9~0x00000200U}

Falling trigger event configuration bit of line 9 

Definition at line 3337 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR0@{EXTI\_IMR\_MR0}}
\index{EXTI\_IMR\_MR0@{EXTI\_IMR\_MR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR0}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR0~0x00000001U}

Interrupt Mask on line 0 

Definition at line 3253 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR1@{EXTI\_IMR\_MR1}}
\index{EXTI\_IMR\_MR1@{EXTI\_IMR\_MR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR1}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR1~0x00000002U}

Interrupt Mask on line 1 

Definition at line 3254 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR10@{EXTI\_IMR\_MR10}}
\index{EXTI\_IMR\_MR10@{EXTI\_IMR\_MR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR10}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR10~0x00000400U}

Interrupt Mask on line 10 

Definition at line 3263 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR11@{EXTI\_IMR\_MR11}}
\index{EXTI\_IMR\_MR11@{EXTI\_IMR\_MR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR11}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR11~0x00000800U}

Interrupt Mask on line 11 

Definition at line 3264 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR12@{EXTI\_IMR\_MR12}}
\index{EXTI\_IMR\_MR12@{EXTI\_IMR\_MR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR12}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR12~0x00001000U}

Interrupt Mask on line 12 

Definition at line 3265 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR13@{EXTI\_IMR\_MR13}}
\index{EXTI\_IMR\_MR13@{EXTI\_IMR\_MR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR13}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR13~0x00002000U}

Interrupt Mask on line 13 

Definition at line 3266 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR14@{EXTI\_IMR\_MR14}}
\index{EXTI\_IMR\_MR14@{EXTI\_IMR\_MR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR14}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR14~0x00004000U}

Interrupt Mask on line 14 

Definition at line 3267 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR15@{EXTI\_IMR\_MR15}}
\index{EXTI\_IMR\_MR15@{EXTI\_IMR\_MR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR15}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR15~0x00008000U}

Interrupt Mask on line 15 

Definition at line 3268 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR16@{EXTI\_IMR\_MR16}}
\index{EXTI\_IMR\_MR16@{EXTI\_IMR\_MR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR16}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR16~0x00010000U}

Interrupt Mask on line 16 

Definition at line 3269 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR17@{EXTI\_IMR\_MR17}}
\index{EXTI\_IMR\_MR17@{EXTI\_IMR\_MR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR17}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR17~0x00020000U}

Interrupt Mask on line 17 

Definition at line 3270 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR18@{EXTI\_IMR\_MR18}}
\index{EXTI\_IMR\_MR18@{EXTI\_IMR\_MR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR18}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR18~0x00040000U}

Interrupt Mask on line 18 

Definition at line 3271 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR19@{EXTI\_IMR\_MR19}}
\index{EXTI\_IMR\_MR19@{EXTI\_IMR\_MR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR19}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR19~0x00080000U}

Interrupt Mask on line 19 

Definition at line 3272 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR2@{EXTI\_IMR\_MR2}}
\index{EXTI\_IMR\_MR2@{EXTI\_IMR\_MR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR2}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR2~0x00000004U}

Interrupt Mask on line 2 

Definition at line 3255 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR20@{EXTI\_IMR\_MR20}}
\index{EXTI\_IMR\_MR20@{EXTI\_IMR\_MR20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR20}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR20~0x00100000U}

Interrupt Mask on line 20 

Definition at line 3273 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR21@{EXTI\_IMR\_MR21}}
\index{EXTI\_IMR\_MR21@{EXTI\_IMR\_MR21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR21}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR21~0x00200000U}

Interrupt Mask on line 21 

Definition at line 3274 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR22@{EXTI\_IMR\_MR22}}
\index{EXTI\_IMR\_MR22@{EXTI\_IMR\_MR22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR22}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR22~0x00400000U}

Interrupt Mask on line 22 

Definition at line 3275 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR3@{EXTI\_IMR\_MR3}}
\index{EXTI\_IMR\_MR3@{EXTI\_IMR\_MR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR3}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR3~0x00000008U}

Interrupt Mask on line 3 

Definition at line 3256 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR4@{EXTI\_IMR\_MR4}}
\index{EXTI\_IMR\_MR4@{EXTI\_IMR\_MR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR4}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR4~0x00000010U}

Interrupt Mask on line 4 

Definition at line 3257 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR5@{EXTI\_IMR\_MR5}}
\index{EXTI\_IMR\_MR5@{EXTI\_IMR\_MR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR5}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR5~0x00000020U}

Interrupt Mask on line 5 

Definition at line 3258 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR6@{EXTI\_IMR\_MR6}}
\index{EXTI\_IMR\_MR6@{EXTI\_IMR\_MR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR6}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR6~0x00000040U}

Interrupt Mask on line 6 

Definition at line 3259 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR7@{EXTI\_IMR\_MR7}}
\index{EXTI\_IMR\_MR7@{EXTI\_IMR\_MR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR7}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR7~0x00000080U}

Interrupt Mask on line 7 

Definition at line 3260 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR8@{EXTI\_IMR\_MR8}}
\index{EXTI\_IMR\_MR8@{EXTI\_IMR\_MR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR8}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR8~0x00000100U}

Interrupt Mask on line 8 

Definition at line 3261 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR9@{EXTI\_IMR\_MR9}}
\index{EXTI\_IMR\_MR9@{EXTI\_IMR\_MR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_IMR\_MR9}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR9~0x00000200U}

Interrupt Mask on line 9 

Definition at line 3262 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR0@{EXTI\_PR\_PR0}}
\index{EXTI\_PR\_PR0@{EXTI\_PR\_PR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR0}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR0~0x00000001U}

Pending bit for line 0 

Definition at line 3378 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR1@{EXTI\_PR\_PR1}}
\index{EXTI\_PR\_PR1@{EXTI\_PR\_PR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR1}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR1~0x00000002U}

Pending bit for line 1 

Definition at line 3379 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR10@{EXTI\_PR\_PR10}}
\index{EXTI\_PR\_PR10@{EXTI\_PR\_PR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR10}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR10~0x00000400U}

Pending bit for line 10 

Definition at line 3388 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR11@{EXTI\_PR\_PR11}}
\index{EXTI\_PR\_PR11@{EXTI\_PR\_PR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR11}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR11~0x00000800U}

Pending bit for line 11 

Definition at line 3389 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR12@{EXTI\_PR\_PR12}}
\index{EXTI\_PR\_PR12@{EXTI\_PR\_PR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR12}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR12~0x00001000U}

Pending bit for line 12 

Definition at line 3390 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR13@{EXTI\_PR\_PR13}}
\index{EXTI\_PR\_PR13@{EXTI\_PR\_PR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR13}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR13~0x00002000U}

Pending bit for line 13 

Definition at line 3391 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR14@{EXTI\_PR\_PR14}}
\index{EXTI\_PR\_PR14@{EXTI\_PR\_PR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR14}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR14~0x00004000U}

Pending bit for line 14 

Definition at line 3392 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR15@{EXTI\_PR\_PR15}}
\index{EXTI\_PR\_PR15@{EXTI\_PR\_PR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR15}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR15~0x00008000U}

Pending bit for line 15 

Definition at line 3393 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR16@{EXTI\_PR\_PR16}}
\index{EXTI\_PR\_PR16@{EXTI\_PR\_PR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR16}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR16~0x00010000U}

Pending bit for line 16 

Definition at line 3394 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR17@{EXTI\_PR\_PR17}}
\index{EXTI\_PR\_PR17@{EXTI\_PR\_PR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR17}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR17~0x00020000U}

Pending bit for line 17 

Definition at line 3395 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR18@{EXTI\_PR\_PR18}}
\index{EXTI\_PR\_PR18@{EXTI\_PR\_PR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR18}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR18~0x00040000U}

Pending bit for line 18 

Definition at line 3396 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR19@{EXTI\_PR\_PR19}}
\index{EXTI\_PR\_PR19@{EXTI\_PR\_PR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR19}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR19~0x00080000U}

Pending bit for line 19 

Definition at line 3397 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR2@{EXTI\_PR\_PR2}}
\index{EXTI\_PR\_PR2@{EXTI\_PR\_PR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR2}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR2~0x00000004U}

Pending bit for line 2 

Definition at line 3380 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39358e6261a245eba447dfc1a1842e32}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR20@{EXTI\_PR\_PR20}}
\index{EXTI\_PR\_PR20@{EXTI\_PR\_PR20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR20}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR20~0x00100000U}

Pending bit for line 20 

Definition at line 3398 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac14b609a68b5c4cb4a20fb24e34954df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR21@{EXTI\_PR\_PR21}}
\index{EXTI\_PR\_PR21@{EXTI\_PR\_PR21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR21}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR21~0x00200000U}

Pending bit for line 21 

Definition at line 3399 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8199f21c468deeb2685865c26770ac07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR22@{EXTI\_PR\_PR22}}
\index{EXTI\_PR\_PR22@{EXTI\_PR\_PR22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR22}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR22~0x00400000U}

Pending bit for line 22 

Definition at line 3400 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR3@{EXTI\_PR\_PR3}}
\index{EXTI\_PR\_PR3@{EXTI\_PR\_PR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR3}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR3~0x00000008U}

Pending bit for line 3 

Definition at line 3381 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR4@{EXTI\_PR\_PR4}}
\index{EXTI\_PR\_PR4@{EXTI\_PR\_PR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR4}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR4~0x00000010U}

Pending bit for line 4 

Definition at line 3382 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR5@{EXTI\_PR\_PR5}}
\index{EXTI\_PR\_PR5@{EXTI\_PR\_PR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR5}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR5~0x00000020U}

Pending bit for line 5 

Definition at line 3383 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR6@{EXTI\_PR\_PR6}}
\index{EXTI\_PR\_PR6@{EXTI\_PR\_PR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR6}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR6~0x00000040U}

Pending bit for line 6 

Definition at line 3384 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR7@{EXTI\_PR\_PR7}}
\index{EXTI\_PR\_PR7@{EXTI\_PR\_PR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR7}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR7~0x00000080U}

Pending bit for line 7 

Definition at line 3385 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR8@{EXTI\_PR\_PR8}}
\index{EXTI\_PR\_PR8@{EXTI\_PR\_PR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR8}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR8~0x00000100U}

Pending bit for line 8 

Definition at line 3386 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR9@{EXTI\_PR\_PR9}}
\index{EXTI\_PR\_PR9@{EXTI\_PR\_PR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_PR\_PR9}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR9~0x00000200U}

Pending bit for line 9 

Definition at line 3387 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR0@{EXTI\_RTSR\_TR0}}
\index{EXTI\_RTSR\_TR0@{EXTI\_RTSR\_TR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR0}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR0~0x00000001U}

Rising trigger event configuration bit of line 0 

Definition at line 3303 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR1@{EXTI\_RTSR\_TR1}}
\index{EXTI\_RTSR\_TR1@{EXTI\_RTSR\_TR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR1}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR1~0x00000002U}

Rising trigger event configuration bit of line 1 

Definition at line 3304 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR10@{EXTI\_RTSR\_TR10}}
\index{EXTI\_RTSR\_TR10@{EXTI\_RTSR\_TR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR10}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR10~0x00000400U}

Rising trigger event configuration bit of line 10 

Definition at line 3313 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR11@{EXTI\_RTSR\_TR11}}
\index{EXTI\_RTSR\_TR11@{EXTI\_RTSR\_TR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR11}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR11~0x00000800U}

Rising trigger event configuration bit of line 11 

Definition at line 3314 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR12@{EXTI\_RTSR\_TR12}}
\index{EXTI\_RTSR\_TR12@{EXTI\_RTSR\_TR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR12}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR12~0x00001000U}

Rising trigger event configuration bit of line 12 

Definition at line 3315 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR13@{EXTI\_RTSR\_TR13}}
\index{EXTI\_RTSR\_TR13@{EXTI\_RTSR\_TR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR13}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR13~0x00002000U}

Rising trigger event configuration bit of line 13 

Definition at line 3316 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR14@{EXTI\_RTSR\_TR14}}
\index{EXTI\_RTSR\_TR14@{EXTI\_RTSR\_TR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR14}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR14~0x00004000U}

Rising trigger event configuration bit of line 14 

Definition at line 3317 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR15@{EXTI\_RTSR\_TR15}}
\index{EXTI\_RTSR\_TR15@{EXTI\_RTSR\_TR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR15}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR15~0x00008000U}

Rising trigger event configuration bit of line 15 

Definition at line 3318 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR16@{EXTI\_RTSR\_TR16}}
\index{EXTI\_RTSR\_TR16@{EXTI\_RTSR\_TR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR16}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR16~0x00010000U}

Rising trigger event configuration bit of line 16 

Definition at line 3319 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR17@{EXTI\_RTSR\_TR17}}
\index{EXTI\_RTSR\_TR17@{EXTI\_RTSR\_TR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR17}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR17~0x00020000U}

Rising trigger event configuration bit of line 17 

Definition at line 3320 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR18@{EXTI\_RTSR\_TR18}}
\index{EXTI\_RTSR\_TR18@{EXTI\_RTSR\_TR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR18}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR18~0x00040000U}

Rising trigger event configuration bit of line 18 

Definition at line 3321 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR19@{EXTI\_RTSR\_TR19}}
\index{EXTI\_RTSR\_TR19@{EXTI\_RTSR\_TR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR19}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR19~0x00080000U}

Rising trigger event configuration bit of line 19 

Definition at line 3322 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR2@{EXTI\_RTSR\_TR2}}
\index{EXTI\_RTSR\_TR2@{EXTI\_RTSR\_TR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR2}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR2~0x00000004U}

Rising trigger event configuration bit of line 2 

Definition at line 3305 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga076319b89121213ea97b4767182b17bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR20@{EXTI\_RTSR\_TR20}}
\index{EXTI\_RTSR\_TR20@{EXTI\_RTSR\_TR20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR20}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR20~0x00100000U}

Rising trigger event configuration bit of line 20 

Definition at line 3323 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b1fd6472c3739cb5d21ba25bb6f745d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR21@{EXTI\_RTSR\_TR21}}
\index{EXTI\_RTSR\_TR21@{EXTI\_RTSR\_TR21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR21}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR21~0x00200000U}

Rising trigger event configuration bit of line 21 

Definition at line 3324 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca577c5c1742e043ed5e0a2ffcc88f82}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR22@{EXTI\_RTSR\_TR22}}
\index{EXTI\_RTSR\_TR22@{EXTI\_RTSR\_TR22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR22}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR22~0x00400000U}

Rising trigger event configuration bit of line 22 

Definition at line 3325 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR3@{EXTI\_RTSR\_TR3}}
\index{EXTI\_RTSR\_TR3@{EXTI\_RTSR\_TR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR3}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR3~0x00000008U}

Rising trigger event configuration bit of line 3 

Definition at line 3306 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR4@{EXTI\_RTSR\_TR4}}
\index{EXTI\_RTSR\_TR4@{EXTI\_RTSR\_TR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR4}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR4~0x00000010U}

Rising trigger event configuration bit of line 4 

Definition at line 3307 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR5@{EXTI\_RTSR\_TR5}}
\index{EXTI\_RTSR\_TR5@{EXTI\_RTSR\_TR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR5}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR5~0x00000020U}

Rising trigger event configuration bit of line 5 

Definition at line 3308 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR6@{EXTI\_RTSR\_TR6}}
\index{EXTI\_RTSR\_TR6@{EXTI\_RTSR\_TR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR6}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR6~0x00000040U}

Rising trigger event configuration bit of line 6 

Definition at line 3309 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR7@{EXTI\_RTSR\_TR7}}
\index{EXTI\_RTSR\_TR7@{EXTI\_RTSR\_TR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR7}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR7~0x00000080U}

Rising trigger event configuration bit of line 7 

Definition at line 3310 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR8@{EXTI\_RTSR\_TR8}}
\index{EXTI\_RTSR\_TR8@{EXTI\_RTSR\_TR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR8}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR8~0x00000100U}

Rising trigger event configuration bit of line 8 

Definition at line 3311 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR9@{EXTI\_RTSR\_TR9}}
\index{EXTI\_RTSR\_TR9@{EXTI\_RTSR\_TR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_RTSR\_TR9}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR9~0x00000200U}

Rising trigger event configuration bit of line 9 

Definition at line 3312 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER0@{EXTI\_SWIER\_SWIER0}}
\index{EXTI\_SWIER\_SWIER0@{EXTI\_SWIER\_SWIER0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER0}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER0~0x00000001U}

Software Interrupt on line 0 

Definition at line 3353 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER1@{EXTI\_SWIER\_SWIER1}}
\index{EXTI\_SWIER\_SWIER1@{EXTI\_SWIER\_SWIER1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER1}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER1~0x00000002U}

Software Interrupt on line 1 

Definition at line 3354 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER10@{EXTI\_SWIER\_SWIER10}}
\index{EXTI\_SWIER\_SWIER10@{EXTI\_SWIER\_SWIER10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER10}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER10~0x00000400U}

Software Interrupt on line 10 

Definition at line 3363 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER11@{EXTI\_SWIER\_SWIER11}}
\index{EXTI\_SWIER\_SWIER11@{EXTI\_SWIER\_SWIER11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER11}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER11~0x00000800U}

Software Interrupt on line 11 

Definition at line 3364 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER12@{EXTI\_SWIER\_SWIER12}}
\index{EXTI\_SWIER\_SWIER12@{EXTI\_SWIER\_SWIER12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER12}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER12~0x00001000U}

Software Interrupt on line 12 

Definition at line 3365 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER13@{EXTI\_SWIER\_SWIER13}}
\index{EXTI\_SWIER\_SWIER13@{EXTI\_SWIER\_SWIER13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER13}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER13~0x00002000U}

Software Interrupt on line 13 

Definition at line 3366 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER14@{EXTI\_SWIER\_SWIER14}}
\index{EXTI\_SWIER\_SWIER14@{EXTI\_SWIER\_SWIER14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER14}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER14~0x00004000U}

Software Interrupt on line 14 

Definition at line 3367 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER15@{EXTI\_SWIER\_SWIER15}}
\index{EXTI\_SWIER\_SWIER15@{EXTI\_SWIER\_SWIER15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER15}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER15~0x00008000U}

Software Interrupt on line 15 

Definition at line 3368 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER16@{EXTI\_SWIER\_SWIER16}}
\index{EXTI\_SWIER\_SWIER16@{EXTI\_SWIER\_SWIER16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER16}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER16~0x00010000U}

Software Interrupt on line 16 

Definition at line 3369 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER17@{EXTI\_SWIER\_SWIER17}}
\index{EXTI\_SWIER\_SWIER17@{EXTI\_SWIER\_SWIER17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER17}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER17~0x00020000U}

Software Interrupt on line 17 

Definition at line 3370 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER18@{EXTI\_SWIER\_SWIER18}}
\index{EXTI\_SWIER\_SWIER18@{EXTI\_SWIER\_SWIER18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER18}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER18~0x00040000U}

Software Interrupt on line 18 

Definition at line 3371 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER19@{EXTI\_SWIER\_SWIER19}}
\index{EXTI\_SWIER\_SWIER19@{EXTI\_SWIER\_SWIER19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER19}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER19~0x00080000U}

Software Interrupt on line 19 

Definition at line 3372 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER2@{EXTI\_SWIER\_SWIER2}}
\index{EXTI\_SWIER\_SWIER2@{EXTI\_SWIER\_SWIER2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER2}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER2~0x00000004U}

Software Interrupt on line 2 

Definition at line 3355 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac71bf967ecd31eaa57ba4064877a75b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER20@{EXTI\_SWIER\_SWIER20}}
\index{EXTI\_SWIER\_SWIER20@{EXTI\_SWIER\_SWIER20}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER20}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER20~0x00100000U}

Software Interrupt on line 20 

Definition at line 3373 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23b409de4bca55f1f16cd309e58e88e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER21@{EXTI\_SWIER\_SWIER21}}
\index{EXTI\_SWIER\_SWIER21@{EXTI\_SWIER\_SWIER21}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER21}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER21~0x00200000U}

Software Interrupt on line 21 

Definition at line 3374 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6bd7759b8d48c722f05ea3d2e64fc02}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER22@{EXTI\_SWIER\_SWIER22}}
\index{EXTI\_SWIER\_SWIER22@{EXTI\_SWIER\_SWIER22}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER22}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER22~0x00400000U}

Software Interrupt on line 22 

Definition at line 3375 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER3@{EXTI\_SWIER\_SWIER3}}
\index{EXTI\_SWIER\_SWIER3@{EXTI\_SWIER\_SWIER3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER3}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER3~0x00000008U}

Software Interrupt on line 3 

Definition at line 3356 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER4@{EXTI\_SWIER\_SWIER4}}
\index{EXTI\_SWIER\_SWIER4@{EXTI\_SWIER\_SWIER4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER4}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER4~0x00000010U}

Software Interrupt on line 4 

Definition at line 3357 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER5@{EXTI\_SWIER\_SWIER5}}
\index{EXTI\_SWIER\_SWIER5@{EXTI\_SWIER\_SWIER5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER5}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER5~0x00000020U}

Software Interrupt on line 5 

Definition at line 3358 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER6@{EXTI\_SWIER\_SWIER6}}
\index{EXTI\_SWIER\_SWIER6@{EXTI\_SWIER\_SWIER6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER6}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER6~0x00000040U}

Software Interrupt on line 6 

Definition at line 3359 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER7@{EXTI\_SWIER\_SWIER7}}
\index{EXTI\_SWIER\_SWIER7@{EXTI\_SWIER\_SWIER7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER7}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER7~0x00000080U}

Software Interrupt on line 7 

Definition at line 3360 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER8@{EXTI\_SWIER\_SWIER8}}
\index{EXTI\_SWIER\_SWIER8@{EXTI\_SWIER\_SWIER8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER8}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER8~0x00000100U}

Software Interrupt on line 8 

Definition at line 3361 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER9@{EXTI\_SWIER\_SWIER9}}
\index{EXTI\_SWIER\_SWIER9@{EXTI\_SWIER\_SWIER9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{EXTI\_SWIER\_SWIER9}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER9~0x00000200U}

Software Interrupt on line 9 

Definition at line 3362 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_BYTE0\_ADDRESS@{FLASH\_ACR\_BYTE0\_ADDRESS}}
\index{FLASH\_ACR\_BYTE0\_ADDRESS@{FLASH\_ACR\_BYTE0\_ADDRESS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_BYTE0\_ADDRESS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS~0x40023\+C00U}



Definition at line 3423 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_BYTE2\_ADDRESS@{FLASH\_ACR\_BYTE2\_ADDRESS}}
\index{FLASH\_ACR\_BYTE2\_ADDRESS@{FLASH\_ACR\_BYTE2\_ADDRESS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_BYTE2\_ADDRESS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS~0x40023\+C03U}



Definition at line 3424 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_DCEN@{FLASH\_ACR\_DCEN}}
\index{FLASH\_ACR\_DCEN@{FLASH\_ACR\_DCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_DCEN}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+DCEN~0x00000400U}



Definition at line 3420 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_DCRST@{FLASH\_ACR\_DCRST}}
\index{FLASH\_ACR\_DCRST@{FLASH\_ACR\_DCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_DCRST}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+DCRST~0x00001000U}



Definition at line 3422 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_ICEN@{FLASH\_ACR\_ICEN}}
\index{FLASH\_ACR\_ICEN@{FLASH\_ACR\_ICEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_ICEN}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+ICEN~0x00000200U}



Definition at line 3419 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_ICRST@{FLASH\_ACR\_ICRST}}
\index{FLASH\_ACR\_ICRST@{FLASH\_ACR\_ICRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_ICRST}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+ICRST~0x00000800U}



Definition at line 3421 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY@{FLASH\_ACR\_LATENCY}}
\index{FLASH\_ACR\_LATENCY@{FLASH\_ACR\_LATENCY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY~0x0000000\+FU}



Definition at line 3408 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_0WS@{FLASH\_ACR\_LATENCY\_0WS}}
\index{FLASH\_ACR\_LATENCY\_0WS@{FLASH\_ACR\_LATENCY\_0WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY\_0WS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS~0x00000000U}



Definition at line 3409 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_1WS@{FLASH\_ACR\_LATENCY\_1WS}}
\index{FLASH\_ACR\_LATENCY\_1WS@{FLASH\_ACR\_LATENCY\_1WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY\_1WS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS~0x00000001U}



Definition at line 3410 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_2WS@{FLASH\_ACR\_LATENCY\_2WS}}
\index{FLASH\_ACR\_LATENCY\_2WS@{FLASH\_ACR\_LATENCY\_2WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY\_2WS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS~0x00000002U}



Definition at line 3411 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_3WS@{FLASH\_ACR\_LATENCY\_3WS}}
\index{FLASH\_ACR\_LATENCY\_3WS@{FLASH\_ACR\_LATENCY\_3WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY\_3WS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS~0x00000003U}



Definition at line 3412 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_4WS@{FLASH\_ACR\_LATENCY\_4WS}}
\index{FLASH\_ACR\_LATENCY\_4WS@{FLASH\_ACR\_LATENCY\_4WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY\_4WS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS~0x00000004U}



Definition at line 3413 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_5WS@{FLASH\_ACR\_LATENCY\_5WS}}
\index{FLASH\_ACR\_LATENCY\_5WS@{FLASH\_ACR\_LATENCY\_5WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY\_5WS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS~0x00000005U}



Definition at line 3414 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_6WS@{FLASH\_ACR\_LATENCY\_6WS}}
\index{FLASH\_ACR\_LATENCY\_6WS@{FLASH\_ACR\_LATENCY\_6WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY\_6WS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS~0x00000006U}



Definition at line 3415 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_7WS@{FLASH\_ACR\_LATENCY\_7WS}}
\index{FLASH\_ACR\_LATENCY\_7WS@{FLASH\_ACR\_LATENCY\_7WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_LATENCY\_7WS}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS~0x00000007U}



Definition at line 3416 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_PRFTEN@{FLASH\_ACR\_PRFTEN}}
\index{FLASH\_ACR\_PRFTEN@{FLASH\_ACR\_PRFTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_ACR\_PRFTEN}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+PRFTEN~0x00000100U}



Definition at line 3418 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_EOPIE@{FLASH\_CR\_EOPIE}}
\index{FLASH\_CR\_EOPIE@{FLASH\_CR\_EOPIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_EOPIE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+EOPIE~0x01000000U}



Definition at line 3449 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_LOCK@{FLASH\_CR\_LOCK}}
\index{FLASH\_CR\_LOCK@{FLASH\_CR\_LOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_LOCK}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+LOCK~0x80000000U}



Definition at line 3450 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_MER@{FLASH\_CR\_MER}}
\index{FLASH\_CR\_MER@{FLASH\_CR\_MER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_MER}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+MER~0x00000004U}



Definition at line 3438 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PG@{FLASH\_CR\_PG}}
\index{FLASH\_CR\_PG@{FLASH\_CR\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_PG}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PG~0x00000001U}



Definition at line 3436 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PSIZE@{FLASH\_CR\_PSIZE}}
\index{FLASH\_CR\_PSIZE@{FLASH\_CR\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_PSIZE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PSIZE~0x00000300U}



Definition at line 3445 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PSIZE\_0@{FLASH\_CR\_PSIZE\_0}}
\index{FLASH\_CR\_PSIZE\_0@{FLASH\_CR\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_PSIZE\_0}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0~0x00000100U}



Definition at line 3446 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PSIZE\_1@{FLASH\_CR\_PSIZE\_1}}
\index{FLASH\_CR\_PSIZE\_1@{FLASH\_CR\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_PSIZE\_1}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1~0x00000200U}



Definition at line 3447 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SER@{FLASH\_CR\_SER}}
\index{FLASH\_CR\_SER@{FLASH\_CR\_SER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_SER}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SER~0x00000002U}



Definition at line 3437 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB@{FLASH\_CR\_SNB}}
\index{FLASH\_CR\_SNB@{FLASH\_CR\_SNB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_SNB}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB~0x000000\+F8U}



Definition at line 3439 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_0@{FLASH\_CR\_SNB\_0}}
\index{FLASH\_CR\_SNB\_0@{FLASH\_CR\_SNB\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_SNB\_0}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0~0x00000008U}



Definition at line 3440 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_1@{FLASH\_CR\_SNB\_1}}
\index{FLASH\_CR\_SNB\_1@{FLASH\_CR\_SNB\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_SNB\_1}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1~0x00000010U}



Definition at line 3441 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_2@{FLASH\_CR\_SNB\_2}}
\index{FLASH\_CR\_SNB\_2@{FLASH\_CR\_SNB\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_SNB\_2}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2~0x00000020U}



Definition at line 3442 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_3@{FLASH\_CR\_SNB\_3}}
\index{FLASH\_CR\_SNB\_3@{FLASH\_CR\_SNB\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_SNB\_3}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3~0x00000040U}



Definition at line 3443 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga734972442e2704a86bfb69c5707b33a1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_4@{FLASH\_CR\_SNB\_4}}
\index{FLASH\_CR\_SNB\_4@{FLASH\_CR\_SNB\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_SNB\_4}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+4~0x00000080U}



Definition at line 3444 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_STRT@{FLASH\_CR\_STRT}}
\index{FLASH\_CR\_STRT@{FLASH\_CR\_STRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_CR\_STRT}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+STRT~0x00010000U}



Definition at line 3448 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga166b108d44b55fef7da25bb1a9696d4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP@{FLASH\_OPTCR1\_nWRP}}
\index{FLASH\_OPTCR1\_nWRP@{FLASH\_OPTCR1\_nWRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP~0x0\+FFF0000U}



Definition at line 3486 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_0@{FLASH\_OPTCR1\_nWRP\_0}}
\index{FLASH\_OPTCR1\_nWRP\_0@{FLASH\_OPTCR1\_nWRP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_0}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+0~0x00010000U}



Definition at line 3487 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_1@{FLASH\_OPTCR1\_nWRP\_1}}
\index{FLASH\_OPTCR1\_nWRP\_1@{FLASH\_OPTCR1\_nWRP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_1}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+1~0x00020000U}



Definition at line 3488 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_10@{FLASH\_OPTCR1\_nWRP\_10}}
\index{FLASH\_OPTCR1\_nWRP\_10@{FLASH\_OPTCR1\_nWRP\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_10}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+10~0x04000000U}



Definition at line 3497 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_11@{FLASH\_OPTCR1\_nWRP\_11}}
\index{FLASH\_OPTCR1\_nWRP\_11@{FLASH\_OPTCR1\_nWRP\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_11}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+11~0x08000000U}



Definition at line 3498 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_2@{FLASH\_OPTCR1\_nWRP\_2}}
\index{FLASH\_OPTCR1\_nWRP\_2@{FLASH\_OPTCR1\_nWRP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_2}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+2~0x00040000U}



Definition at line 3489 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_3@{FLASH\_OPTCR1\_nWRP\_3}}
\index{FLASH\_OPTCR1\_nWRP\_3@{FLASH\_OPTCR1\_nWRP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_3}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+3~0x00080000U}



Definition at line 3490 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_4@{FLASH\_OPTCR1\_nWRP\_4}}
\index{FLASH\_OPTCR1\_nWRP\_4@{FLASH\_OPTCR1\_nWRP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_4}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+4~0x00100000U}



Definition at line 3491 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_5@{FLASH\_OPTCR1\_nWRP\_5}}
\index{FLASH\_OPTCR1\_nWRP\_5@{FLASH\_OPTCR1\_nWRP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_5}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+5~0x00200000U}



Definition at line 3492 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_6@{FLASH\_OPTCR1\_nWRP\_6}}
\index{FLASH\_OPTCR1\_nWRP\_6@{FLASH\_OPTCR1\_nWRP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_6}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+6~0x00400000U}



Definition at line 3493 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_7@{FLASH\_OPTCR1\_nWRP\_7}}
\index{FLASH\_OPTCR1\_nWRP\_7@{FLASH\_OPTCR1\_nWRP\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_7}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+7~0x00800000U}



Definition at line 3494 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_8@{FLASH\_OPTCR1\_nWRP\_8}}
\index{FLASH\_OPTCR1\_nWRP\_8@{FLASH\_OPTCR1\_nWRP\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_8}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+8~0x01000000U}



Definition at line 3495 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_9@{FLASH\_OPTCR1\_nWRP\_9}}
\index{FLASH\_OPTCR1\_nWRP\_9@{FLASH\_OPTCR1\_nWRP\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR1\_nWRP\_9}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+9~0x02000000U}



Definition at line 3496 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_BOR\_LEV@{FLASH\_OPTCR\_BOR\_LEV}}
\index{FLASH\_OPTCR\_BOR\_LEV@{FLASH\_OPTCR\_BOR\_LEV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_BOR\_LEV}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV~0x0000000\+CU}



Definition at line 3457 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_BOR\_LEV\_0@{FLASH\_OPTCR\_BOR\_LEV\_0}}
\index{FLASH\_OPTCR\_BOR\_LEV\_0@{FLASH\_OPTCR\_BOR\_LEV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_BOR\_LEV\_0}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0~0x00000004U}



Definition at line 3455 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_BOR\_LEV\_1@{FLASH\_OPTCR\_BOR\_LEV\_1}}
\index{FLASH\_OPTCR\_BOR\_LEV\_1@{FLASH\_OPTCR\_BOR\_LEV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_BOR\_LEV\_1}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1~0x00000008U}



Definition at line 3456 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nRST\_STDBY@{FLASH\_OPTCR\_nRST\_STDBY}}
\index{FLASH\_OPTCR\_nRST\_STDBY@{FLASH\_OPTCR\_nRST\_STDBY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nRST\_STDBY}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY~0x00000080U}



Definition at line 3461 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nRST\_STOP@{FLASH\_OPTCR\_nRST\_STOP}}
\index{FLASH\_OPTCR\_nRST\_STOP@{FLASH\_OPTCR\_nRST\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nRST\_STOP}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP~0x00000040U}



Definition at line 3460 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c2bbd885cff2e6c16662a014f3125e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP@{FLASH\_OPTCR\_nWRP}}
\index{FLASH\_OPTCR\_nWRP@{FLASH\_OPTCR\_nWRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP~0x0\+FFF0000U}



Definition at line 3471 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_0@{FLASH\_OPTCR\_nWRP\_0}}
\index{FLASH\_OPTCR\_nWRP\_0@{FLASH\_OPTCR\_nWRP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_0}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0~0x00010000U}



Definition at line 3472 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_1@{FLASH\_OPTCR\_nWRP\_1}}
\index{FLASH\_OPTCR\_nWRP\_1@{FLASH\_OPTCR\_nWRP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_1}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1~0x00020000U}



Definition at line 3473 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_10@{FLASH\_OPTCR\_nWRP\_10}}
\index{FLASH\_OPTCR\_nWRP\_10@{FLASH\_OPTCR\_nWRP\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_10}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10~0x04000000U}



Definition at line 3482 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_11@{FLASH\_OPTCR\_nWRP\_11}}
\index{FLASH\_OPTCR\_nWRP\_11@{FLASH\_OPTCR\_nWRP\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_11}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11~0x08000000U}



Definition at line 3483 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_2@{FLASH\_OPTCR\_nWRP\_2}}
\index{FLASH\_OPTCR\_nWRP\_2@{FLASH\_OPTCR\_nWRP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_2}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2~0x00040000U}



Definition at line 3474 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_3@{FLASH\_OPTCR\_nWRP\_3}}
\index{FLASH\_OPTCR\_nWRP\_3@{FLASH\_OPTCR\_nWRP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_3}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3~0x00080000U}



Definition at line 3475 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_4@{FLASH\_OPTCR\_nWRP\_4}}
\index{FLASH\_OPTCR\_nWRP\_4@{FLASH\_OPTCR\_nWRP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_4}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4~0x00100000U}



Definition at line 3476 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_5@{FLASH\_OPTCR\_nWRP\_5}}
\index{FLASH\_OPTCR\_nWRP\_5@{FLASH\_OPTCR\_nWRP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_5}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5~0x00200000U}



Definition at line 3477 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_6@{FLASH\_OPTCR\_nWRP\_6}}
\index{FLASH\_OPTCR\_nWRP\_6@{FLASH\_OPTCR\_nWRP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_6}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6~0x00400000U}



Definition at line 3478 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_7@{FLASH\_OPTCR\_nWRP\_7}}
\index{FLASH\_OPTCR\_nWRP\_7@{FLASH\_OPTCR\_nWRP\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_7}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7~0x00800000U}



Definition at line 3479 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_8@{FLASH\_OPTCR\_nWRP\_8}}
\index{FLASH\_OPTCR\_nWRP\_8@{FLASH\_OPTCR\_nWRP\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_8}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8~0x01000000U}



Definition at line 3480 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_9@{FLASH\_OPTCR\_nWRP\_9}}
\index{FLASH\_OPTCR\_nWRP\_9@{FLASH\_OPTCR\_nWRP\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_nWRP\_9}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9~0x02000000U}



Definition at line 3481 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_OPTLOCK@{FLASH\_OPTCR\_OPTLOCK}}
\index{FLASH\_OPTCR\_OPTLOCK@{FLASH\_OPTCR\_OPTLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_OPTLOCK}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK~0x00000001U}



Definition at line 3453 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_OPTSTRT@{FLASH\_OPTCR\_OPTSTRT}}
\index{FLASH\_OPTCR\_OPTSTRT@{FLASH\_OPTCR\_OPTSTRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_OPTSTRT}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT~0x00000002U}



Definition at line 3454 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa180c5732c34b271618aa58695c8ff5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP@{FLASH\_OPTCR\_RDP}}
\index{FLASH\_OPTCR\_RDP@{FLASH\_OPTCR\_RDP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP~0x0000\+FF00U}



Definition at line 3462 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_0@{FLASH\_OPTCR\_RDP\_0}}
\index{FLASH\_OPTCR\_RDP\_0@{FLASH\_OPTCR\_RDP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP\_0}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0~0x00000100U}



Definition at line 3463 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_1@{FLASH\_OPTCR\_RDP\_1}}
\index{FLASH\_OPTCR\_RDP\_1@{FLASH\_OPTCR\_RDP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP\_1}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1~0x00000200U}



Definition at line 3464 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_2@{FLASH\_OPTCR\_RDP\_2}}
\index{FLASH\_OPTCR\_RDP\_2@{FLASH\_OPTCR\_RDP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP\_2}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2~0x00000400U}



Definition at line 3465 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_3@{FLASH\_OPTCR\_RDP\_3}}
\index{FLASH\_OPTCR\_RDP\_3@{FLASH\_OPTCR\_RDP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP\_3}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3~0x00000800U}



Definition at line 3466 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_4@{FLASH\_OPTCR\_RDP\_4}}
\index{FLASH\_OPTCR\_RDP\_4@{FLASH\_OPTCR\_RDP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP\_4}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4~0x00001000U}



Definition at line 3467 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_5@{FLASH\_OPTCR\_RDP\_5}}
\index{FLASH\_OPTCR\_RDP\_5@{FLASH\_OPTCR\_RDP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP\_5}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5~0x00002000U}



Definition at line 3468 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_6@{FLASH\_OPTCR\_RDP\_6}}
\index{FLASH\_OPTCR\_RDP\_6@{FLASH\_OPTCR\_RDP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP\_6}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6~0x00004000U}



Definition at line 3469 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_7@{FLASH\_OPTCR\_RDP\_7}}
\index{FLASH\_OPTCR\_RDP\_7@{FLASH\_OPTCR\_RDP\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_RDP\_7}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7~0x00008000U}



Definition at line 3470 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_WDG\_SW@{FLASH\_OPTCR\_WDG\_SW}}
\index{FLASH\_OPTCR\_WDG\_SW@{FLASH\_OPTCR\_WDG\_SW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_OPTCR\_WDG\_SW}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW~0x00000020U}



Definition at line 3459 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_BSY@{FLASH\_SR\_BSY}}
\index{FLASH\_SR\_BSY@{FLASH\_SR\_BSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_SR\_BSY}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+BSY~0x00010000U}



Definition at line 3433 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_EOP@{FLASH\_SR\_EOP}}
\index{FLASH\_SR\_EOP@{FLASH\_SR\_EOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_SR\_EOP}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+EOP~0x00000001U}



Definition at line 3427 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_PGAERR@{FLASH\_SR\_PGAERR}}
\index{FLASH\_SR\_PGAERR@{FLASH\_SR\_PGAERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_SR\_PGAERR}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+PGAERR~0x00000020U}



Definition at line 3430 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_PGPERR@{FLASH\_SR\_PGPERR}}
\index{FLASH\_SR\_PGPERR@{FLASH\_SR\_PGPERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_SR\_PGPERR}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+PGPERR~0x00000040U}



Definition at line 3431 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_PGSERR@{FLASH\_SR\_PGSERR}}
\index{FLASH\_SR\_PGSERR@{FLASH\_SR\_PGSERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_SR\_PGSERR}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+PGSERR~0x00000080U}



Definition at line 3432 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_SOP@{FLASH\_SR\_SOP}}
\index{FLASH\_SR\_SOP@{FLASH\_SR\_SOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_SR\_SOP}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+SOP~0x00000002U}



Definition at line 3428 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_WRPERR@{FLASH\_SR\_WRPERR}}
\index{FLASH\_SR\_WRPERR@{FLASH\_SR\_WRPERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FLASH\_SR\_WRPERR}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+WRPERR~0x00000010U}



Definition at line 3429 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_ASYNCWAIT@{FSMC\_BCR1\_ASYNCWAIT}}
\index{FSMC\_BCR1\_ASYNCWAIT@{FSMC\_BCR1\_ASYNCWAIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_ASYNCWAIT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT~0x00008000U}

Asynchronous wait ~\newline
 

Definition at line 3525 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_BURSTEN@{FSMC\_BCR1\_BURSTEN}}
\index{FSMC\_BCR1\_BURSTEN@{FSMC\_BCR1\_BURSTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_BURSTEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN~0x00000100U}

Burst enable bit ~\newline
 

Definition at line 3518 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_CBURSTRW@{FSMC\_BCR1\_CBURSTRW}}
\index{FSMC\_BCR1\_CBURSTRW@{FSMC\_BCR1\_CBURSTRW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_CBURSTRW}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW~0x00080000U}

Write burst enable ~\newline
 

Definition at line 3530 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga192791b6dc4c25e4992b07f098006a4e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_CPSIZE@{FSMC\_BCR1\_CPSIZE}}
\index{FSMC\_BCR1\_CPSIZE@{FSMC\_BCR1\_CPSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_CPSIZE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE~0x00070000U}

CRAM page size 

Definition at line 3526 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90f6d13b70b5cadaf0325336ffa204c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_CPSIZE\_0@{FSMC\_BCR1\_CPSIZE\_0}}
\index{FSMC\_BCR1\_CPSIZE\_0@{FSMC\_BCR1\_CPSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_CPSIZE\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3527 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23f9cde76aa0df2b76bec396614542d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_CPSIZE\_1@{FSMC\_BCR1\_CPSIZE\_1}}
\index{FSMC\_BCR1\_CPSIZE\_1@{FSMC\_BCR1\_CPSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_CPSIZE\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3528 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b7e96850fe4f75e4ad878696ef94356}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_CPSIZE\_2@{FSMC\_BCR1\_CPSIZE\_2}}
\index{FSMC\_BCR1\_CPSIZE\_2@{FSMC\_BCR1\_CPSIZE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_CPSIZE\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3529 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_EXTMOD@{FSMC\_BCR1\_EXTMOD}}
\index{FSMC\_BCR1\_EXTMOD@{FSMC\_BCR1\_EXTMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_EXTMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD~0x00004000U}

Extended mode enable ~\newline
 

Definition at line 3524 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_FACCEN@{FSMC\_BCR1\_FACCEN}}
\index{FSMC\_BCR1\_FACCEN@{FSMC\_BCR1\_FACCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_FACCEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+FACCEN~0x00000040U}

Flash access enable ~\newline
 

Definition at line 3517 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MBKEN@{FSMC\_BCR1\_MBKEN}}
\index{FSMC\_BCR1\_MBKEN@{FSMC\_BCR1\_MBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_MBKEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MBKEN~0x00000001U}

Memory bank enable bit ~\newline
 

Definition at line 3506 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MTYP@{FSMC\_BCR1\_MTYP}}
\index{FSMC\_BCR1\_MTYP@{FSMC\_BCR1\_MTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_MTYP}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MTYP~0x0000000\+CU}

MTYP[1\+:0] bits (Memory type) ~\newline
 

Definition at line 3509 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MTYP\_0@{FSMC\_BCR1\_MTYP\_0}}
\index{FSMC\_BCR1\_MTYP\_0@{FSMC\_BCR1\_MTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_MTYP\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+0~0x00000004U}

Bit 0 

Definition at line 3510 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MTYP\_1@{FSMC\_BCR1\_MTYP\_1}}
\index{FSMC\_BCR1\_MTYP\_1@{FSMC\_BCR1\_MTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_MTYP\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+1~0x00000008U}

Bit 1 

Definition at line 3511 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MUXEN@{FSMC\_BCR1\_MUXEN}}
\index{FSMC\_BCR1\_MUXEN@{FSMC\_BCR1\_MUXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_MUXEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MUXEN~0x00000002U}

Address/data multiplexing enable bit ~\newline
 

Definition at line 3507 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MWID@{FSMC\_BCR1\_MWID}}
\index{FSMC\_BCR1\_MWID@{FSMC\_BCR1\_MWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_MWID}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MWID~0x00000030U}

MWID[1\+:0] bits (Memory data bus width) 

Definition at line 3513 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MWID\_0@{FSMC\_BCR1\_MWID\_0}}
\index{FSMC\_BCR1\_MWID\_0@{FSMC\_BCR1\_MWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_MWID\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3514 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_MWID\_1@{FSMC\_BCR1\_MWID\_1}}
\index{FSMC\_BCR1\_MWID\_1@{FSMC\_BCR1\_MWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_MWID\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3515 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WAITCFG@{FSMC\_BCR1\_WAITCFG}}
\index{FSMC\_BCR1\_WAITCFG@{FSMC\_BCR1\_WAITCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_WAITCFG}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG~0x00000800U}

Wait timing configuration ~\newline
 

Definition at line 3521 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WAITEN@{FSMC\_BCR1\_WAITEN}}
\index{FSMC\_BCR1\_WAITEN@{FSMC\_BCR1\_WAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_WAITEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WAITEN~0x00002000U}

Wait enable bit ~\newline
 

Definition at line 3523 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WAITPOL@{FSMC\_BCR1\_WAITPOL}}
\index{FSMC\_BCR1\_WAITPOL@{FSMC\_BCR1\_WAITPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_WAITPOL}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL~0x00000200U}

Wait signal polarity bit ~\newline
 

Definition at line 3519 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WRAPMOD@{FSMC\_BCR1\_WRAPMOD}}
\index{FSMC\_BCR1\_WRAPMOD@{FSMC\_BCR1\_WRAPMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_WRAPMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD~0x00000400U}

Wrapped burst mode support ~\newline
 

Definition at line 3520 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR1\_WREN@{FSMC\_BCR1\_WREN}}
\index{FSMC\_BCR1\_WREN@{FSMC\_BCR1\_WREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR1\_WREN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR1\+\_\+\+WREN~0x00001000U}

Write enable bit ~\newline
 

Definition at line 3522 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_ASYNCWAIT@{FSMC\_BCR2\_ASYNCWAIT}}
\index{FSMC\_BCR2\_ASYNCWAIT@{FSMC\_BCR2\_ASYNCWAIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_ASYNCWAIT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT~0x00008000U}

Asynchronous wait ~\newline
 

Definition at line 3552 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_BURSTEN@{FSMC\_BCR2\_BURSTEN}}
\index{FSMC\_BCR2\_BURSTEN@{FSMC\_BCR2\_BURSTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_BURSTEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN~0x00000100U}

Burst enable bit ~\newline
 

Definition at line 3545 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_CBURSTRW@{FSMC\_BCR2\_CBURSTRW}}
\index{FSMC\_BCR2\_CBURSTRW@{FSMC\_BCR2\_CBURSTRW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_CBURSTRW}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW~0x00080000U}

Write burst enable ~\newline
 

Definition at line 3557 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4546f80f34121d6700fbb8389f69854a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_CPSIZE@{FSMC\_BCR2\_CPSIZE}}
\index{FSMC\_BCR2\_CPSIZE@{FSMC\_BCR2\_CPSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_CPSIZE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE~0x00070000U}

CRAM page size 

Definition at line 3553 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4bd12d2e7ea6f99a6fb5c2519d3f7a48}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_CPSIZE\_0@{FSMC\_BCR2\_CPSIZE\_0}}
\index{FSMC\_BCR2\_CPSIZE\_0@{FSMC\_BCR2\_CPSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_CPSIZE\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3554 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2db6a0901e5f500c9c907a8fa2304c4d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_CPSIZE\_1@{FSMC\_BCR2\_CPSIZE\_1}}
\index{FSMC\_BCR2\_CPSIZE\_1@{FSMC\_BCR2\_CPSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_CPSIZE\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3555 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga983f7ba781deff462208b000d0749d42}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_CPSIZE\_2@{FSMC\_BCR2\_CPSIZE\_2}}
\index{FSMC\_BCR2\_CPSIZE\_2@{FSMC\_BCR2\_CPSIZE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_CPSIZE\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3556 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_EXTMOD@{FSMC\_BCR2\_EXTMOD}}
\index{FSMC\_BCR2\_EXTMOD@{FSMC\_BCR2\_EXTMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_EXTMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD~0x00004000U}

Extended mode enable ~\newline
 

Definition at line 3551 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_FACCEN@{FSMC\_BCR2\_FACCEN}}
\index{FSMC\_BCR2\_FACCEN@{FSMC\_BCR2\_FACCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_FACCEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+FACCEN~0x00000040U}

Flash access enable ~\newline
 

Definition at line 3544 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MBKEN@{FSMC\_BCR2\_MBKEN}}
\index{FSMC\_BCR2\_MBKEN@{FSMC\_BCR2\_MBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_MBKEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MBKEN~0x00000001U}

Memory bank enable bit ~\newline
 

Definition at line 3533 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MTYP@{FSMC\_BCR2\_MTYP}}
\index{FSMC\_BCR2\_MTYP@{FSMC\_BCR2\_MTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_MTYP}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MTYP~0x0000000\+CU}

MTYP[1\+:0] bits (Memory type) ~\newline
 

Definition at line 3536 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MTYP\_0@{FSMC\_BCR2\_MTYP\_0}}
\index{FSMC\_BCR2\_MTYP\_0@{FSMC\_BCR2\_MTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_MTYP\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+0~0x00000004U}

Bit 0 

Definition at line 3537 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MTYP\_1@{FSMC\_BCR2\_MTYP\_1}}
\index{FSMC\_BCR2\_MTYP\_1@{FSMC\_BCR2\_MTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_MTYP\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+1~0x00000008U}

Bit 1 

Definition at line 3538 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MUXEN@{FSMC\_BCR2\_MUXEN}}
\index{FSMC\_BCR2\_MUXEN@{FSMC\_BCR2\_MUXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_MUXEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MUXEN~0x00000002U}

Address/data multiplexing enable bit ~\newline
 

Definition at line 3534 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MWID@{FSMC\_BCR2\_MWID}}
\index{FSMC\_BCR2\_MWID@{FSMC\_BCR2\_MWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_MWID}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MWID~0x00000030U}

MWID[1\+:0] bits (Memory data bus width) 

Definition at line 3540 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MWID\_0@{FSMC\_BCR2\_MWID\_0}}
\index{FSMC\_BCR2\_MWID\_0@{FSMC\_BCR2\_MWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_MWID\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3541 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_MWID\_1@{FSMC\_BCR2\_MWID\_1}}
\index{FSMC\_BCR2\_MWID\_1@{FSMC\_BCR2\_MWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_MWID\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3542 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WAITCFG@{FSMC\_BCR2\_WAITCFG}}
\index{FSMC\_BCR2\_WAITCFG@{FSMC\_BCR2\_WAITCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_WAITCFG}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG~0x00000800U}

Wait timing configuration ~\newline
 

Definition at line 3548 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WAITEN@{FSMC\_BCR2\_WAITEN}}
\index{FSMC\_BCR2\_WAITEN@{FSMC\_BCR2\_WAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_WAITEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WAITEN~0x00002000U}

Wait enable bit ~\newline
 

Definition at line 3550 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WAITPOL@{FSMC\_BCR2\_WAITPOL}}
\index{FSMC\_BCR2\_WAITPOL@{FSMC\_BCR2\_WAITPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_WAITPOL}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL~0x00000200U}

Wait signal polarity bit ~\newline
 

Definition at line 3546 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WRAPMOD@{FSMC\_BCR2\_WRAPMOD}}
\index{FSMC\_BCR2\_WRAPMOD@{FSMC\_BCR2\_WRAPMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_WRAPMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD~0x00000400U}

Wrapped burst mode support ~\newline
 

Definition at line 3547 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR2\_WREN@{FSMC\_BCR2\_WREN}}
\index{FSMC\_BCR2\_WREN@{FSMC\_BCR2\_WREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR2\_WREN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR2\+\_\+\+WREN~0x00001000U}

Write enable bit ~\newline
 

Definition at line 3549 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_ASYNCWAIT@{FSMC\_BCR3\_ASYNCWAIT}}
\index{FSMC\_BCR3\_ASYNCWAIT@{FSMC\_BCR3\_ASYNCWAIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_ASYNCWAIT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT~0x00008000U}

Asynchronous wait ~\newline
 

Definition at line 3579 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_BURSTEN@{FSMC\_BCR3\_BURSTEN}}
\index{FSMC\_BCR3\_BURSTEN@{FSMC\_BCR3\_BURSTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_BURSTEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN~0x00000100U}

Burst enable bit ~\newline
 

Definition at line 3572 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_CBURSTRW@{FSMC\_BCR3\_CBURSTRW}}
\index{FSMC\_BCR3\_CBURSTRW@{FSMC\_BCR3\_CBURSTRW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_CBURSTRW}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW~0x00080000U}

Write burst enable ~\newline
 

Definition at line 3584 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49e7953ee4991f90a96c3b6a72315731}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_CPSIZE@{FSMC\_BCR3\_CPSIZE}}
\index{FSMC\_BCR3\_CPSIZE@{FSMC\_BCR3\_CPSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_CPSIZE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE~0x00070000U}

CRAM page size 

Definition at line 3580 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbe607c14de8dfcce9919fecba70f4b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_CPSIZE\_0@{FSMC\_BCR3\_CPSIZE\_0}}
\index{FSMC\_BCR3\_CPSIZE\_0@{FSMC\_BCR3\_CPSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_CPSIZE\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3581 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6790c025341fd005cee64fb8a4a231d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_CPSIZE\_1@{FSMC\_BCR3\_CPSIZE\_1}}
\index{FSMC\_BCR3\_CPSIZE\_1@{FSMC\_BCR3\_CPSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_CPSIZE\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3582 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad77d43cb841e9374c76e93ea443630ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_CPSIZE\_2@{FSMC\_BCR3\_CPSIZE\_2}}
\index{FSMC\_BCR3\_CPSIZE\_2@{FSMC\_BCR3\_CPSIZE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_CPSIZE\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3583 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_EXTMOD@{FSMC\_BCR3\_EXTMOD}}
\index{FSMC\_BCR3\_EXTMOD@{FSMC\_BCR3\_EXTMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_EXTMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD~0x00004000U}

Extended mode enable ~\newline
 

Definition at line 3578 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_FACCEN@{FSMC\_BCR3\_FACCEN}}
\index{FSMC\_BCR3\_FACCEN@{FSMC\_BCR3\_FACCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_FACCEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+FACCEN~0x00000040U}

Flash access enable ~\newline
 

Definition at line 3571 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MBKEN@{FSMC\_BCR3\_MBKEN}}
\index{FSMC\_BCR3\_MBKEN@{FSMC\_BCR3\_MBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_MBKEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MBKEN~0x00000001U}

Memory bank enable bit ~\newline
 

Definition at line 3560 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MTYP@{FSMC\_BCR3\_MTYP}}
\index{FSMC\_BCR3\_MTYP@{FSMC\_BCR3\_MTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_MTYP}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MTYP~0x0000000\+CU}

MTYP[1\+:0] bits (Memory type) ~\newline
 

Definition at line 3563 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MTYP\_0@{FSMC\_BCR3\_MTYP\_0}}
\index{FSMC\_BCR3\_MTYP\_0@{FSMC\_BCR3\_MTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_MTYP\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+0~0x00000004U}

Bit 0 

Definition at line 3564 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MTYP\_1@{FSMC\_BCR3\_MTYP\_1}}
\index{FSMC\_BCR3\_MTYP\_1@{FSMC\_BCR3\_MTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_MTYP\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+1~0x00000008U}

Bit 1 

Definition at line 3565 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MUXEN@{FSMC\_BCR3\_MUXEN}}
\index{FSMC\_BCR3\_MUXEN@{FSMC\_BCR3\_MUXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_MUXEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MUXEN~0x00000002U}

Address/data multiplexing enable bit ~\newline
 

Definition at line 3561 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MWID@{FSMC\_BCR3\_MWID}}
\index{FSMC\_BCR3\_MWID@{FSMC\_BCR3\_MWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_MWID}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MWID~0x00000030U}

MWID[1\+:0] bits (Memory data bus width) 

Definition at line 3567 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MWID\_0@{FSMC\_BCR3\_MWID\_0}}
\index{FSMC\_BCR3\_MWID\_0@{FSMC\_BCR3\_MWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_MWID\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3568 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_MWID\_1@{FSMC\_BCR3\_MWID\_1}}
\index{FSMC\_BCR3\_MWID\_1@{FSMC\_BCR3\_MWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_MWID\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3569 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WAITCFG@{FSMC\_BCR3\_WAITCFG}}
\index{FSMC\_BCR3\_WAITCFG@{FSMC\_BCR3\_WAITCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_WAITCFG}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG~0x00000800U}

Wait timing configuration ~\newline
 

Definition at line 3575 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WAITEN@{FSMC\_BCR3\_WAITEN}}
\index{FSMC\_BCR3\_WAITEN@{FSMC\_BCR3\_WAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_WAITEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WAITEN~0x00002000U}

Wait enable bit ~\newline
 

Definition at line 3577 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WAITPOL@{FSMC\_BCR3\_WAITPOL}}
\index{FSMC\_BCR3\_WAITPOL@{FSMC\_BCR3\_WAITPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_WAITPOL}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL~0x00000200U}

Wait signal polarity bit ~\newline
 

Definition at line 3573 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WRAPMOD@{FSMC\_BCR3\_WRAPMOD}}
\index{FSMC\_BCR3\_WRAPMOD@{FSMC\_BCR3\_WRAPMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_WRAPMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD~0x00000400U}

Wrapped burst mode support ~\newline
 

Definition at line 3574 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR3\_WREN@{FSMC\_BCR3\_WREN}}
\index{FSMC\_BCR3\_WREN@{FSMC\_BCR3\_WREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR3\_WREN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR3\+\_\+\+WREN~0x00001000U}

Write enable bit ~\newline
 

Definition at line 3576 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_ASYNCWAIT@{FSMC\_BCR4\_ASYNCWAIT}}
\index{FSMC\_BCR4\_ASYNCWAIT@{FSMC\_BCR4\_ASYNCWAIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_ASYNCWAIT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT~0x00008000U}

Asynchronous wait ~\newline
 

Definition at line 3606 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_BURSTEN@{FSMC\_BCR4\_BURSTEN}}
\index{FSMC\_BCR4\_BURSTEN@{FSMC\_BCR4\_BURSTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_BURSTEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN~0x00000100U}

Burst enable bit ~\newline
 

Definition at line 3599 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_CBURSTRW@{FSMC\_BCR4\_CBURSTRW}}
\index{FSMC\_BCR4\_CBURSTRW@{FSMC\_BCR4\_CBURSTRW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_CBURSTRW}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW~0x00080000U}

Write burst enable ~\newline
 

Definition at line 3611 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad40c68c7a7806c531d78af3ba712f0cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_CPSIZE@{FSMC\_BCR4\_CPSIZE}}
\index{FSMC\_BCR4\_CPSIZE@{FSMC\_BCR4\_CPSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_CPSIZE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE~0x00070000U}

CRAM page size 

Definition at line 3607 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga801fee8ca2fcd5c881f95fa7eb319160}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_CPSIZE\_0@{FSMC\_BCR4\_CPSIZE\_0}}
\index{FSMC\_BCR4\_CPSIZE\_0@{FSMC\_BCR4\_CPSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_CPSIZE\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3608 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7615f0150d36affdecdb05bdff084020}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_CPSIZE\_1@{FSMC\_BCR4\_CPSIZE\_1}}
\index{FSMC\_BCR4\_CPSIZE\_1@{FSMC\_BCR4\_CPSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_CPSIZE\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3609 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga59bdb0695f948fa7369451fc38380c12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_CPSIZE\_2@{FSMC\_BCR4\_CPSIZE\_2}}
\index{FSMC\_BCR4\_CPSIZE\_2@{FSMC\_BCR4\_CPSIZE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_CPSIZE\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3610 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_EXTMOD@{FSMC\_BCR4\_EXTMOD}}
\index{FSMC\_BCR4\_EXTMOD@{FSMC\_BCR4\_EXTMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_EXTMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD~0x00004000U}

Extended mode enable ~\newline
 

Definition at line 3605 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_FACCEN@{FSMC\_BCR4\_FACCEN}}
\index{FSMC\_BCR4\_FACCEN@{FSMC\_BCR4\_FACCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_FACCEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+FACCEN~0x00000040U}

Flash access enable ~\newline
 

Definition at line 3598 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MBKEN@{FSMC\_BCR4\_MBKEN}}
\index{FSMC\_BCR4\_MBKEN@{FSMC\_BCR4\_MBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_MBKEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MBKEN~0x00000001U}

Memory bank enable bit 

Definition at line 3587 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MTYP@{FSMC\_BCR4\_MTYP}}
\index{FSMC\_BCR4\_MTYP@{FSMC\_BCR4\_MTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_MTYP}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MTYP~0x0000000\+CU}

MTYP[1\+:0] bits (Memory type) ~\newline
 

Definition at line 3590 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MTYP\_0@{FSMC\_BCR4\_MTYP\_0}}
\index{FSMC\_BCR4\_MTYP\_0@{FSMC\_BCR4\_MTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_MTYP\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+0~0x00000004U}

Bit 0 

Definition at line 3591 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MTYP\_1@{FSMC\_BCR4\_MTYP\_1}}
\index{FSMC\_BCR4\_MTYP\_1@{FSMC\_BCR4\_MTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_MTYP\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+1~0x00000008U}

Bit 1 

Definition at line 3592 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MUXEN@{FSMC\_BCR4\_MUXEN}}
\index{FSMC\_BCR4\_MUXEN@{FSMC\_BCR4\_MUXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_MUXEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MUXEN~0x00000002U}

Address/data multiplexing enable bit ~\newline
 

Definition at line 3588 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MWID@{FSMC\_BCR4\_MWID}}
\index{FSMC\_BCR4\_MWID@{FSMC\_BCR4\_MWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_MWID}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MWID~0x00000030U}

MWID[1\+:0] bits (Memory data bus width) 

Definition at line 3594 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MWID\_0@{FSMC\_BCR4\_MWID\_0}}
\index{FSMC\_BCR4\_MWID\_0@{FSMC\_BCR4\_MWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_MWID\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3595 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_MWID\_1@{FSMC\_BCR4\_MWID\_1}}
\index{FSMC\_BCR4\_MWID\_1@{FSMC\_BCR4\_MWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_MWID\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3596 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WAITCFG@{FSMC\_BCR4\_WAITCFG}}
\index{FSMC\_BCR4\_WAITCFG@{FSMC\_BCR4\_WAITCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_WAITCFG}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG~0x00000800U}

Wait timing configuration ~\newline
 

Definition at line 3602 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WAITEN@{FSMC\_BCR4\_WAITEN}}
\index{FSMC\_BCR4\_WAITEN@{FSMC\_BCR4\_WAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_WAITEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WAITEN~0x00002000U}

Wait enable bit ~\newline
 

Definition at line 3604 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WAITPOL@{FSMC\_BCR4\_WAITPOL}}
\index{FSMC\_BCR4\_WAITPOL@{FSMC\_BCR4\_WAITPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_WAITPOL}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL~0x00000200U}

Wait signal polarity bit ~\newline
 

Definition at line 3600 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WRAPMOD@{FSMC\_BCR4\_WRAPMOD}}
\index{FSMC\_BCR4\_WRAPMOD@{FSMC\_BCR4\_WRAPMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_WRAPMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD~0x00000400U}

Wrapped burst mode support ~\newline
 

Definition at line 3601 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BCR4\_WREN@{FSMC\_BCR4\_WREN}}
\index{FSMC\_BCR4\_WREN@{FSMC\_BCR4\_WREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BCR4\_WREN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BCR4\+\_\+\+WREN~0x00001000U}

Write enable bit ~\newline
 

Definition at line 3603 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ACCMOD@{FSMC\_BTR1\_ACCMOD}}
\index{FSMC\_BTR1\_ACCMOD@{FSMC\_BTR1\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ACCMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD~0x30000000U}

ACCMOD[1\+:0] bits (Access mode) 

Definition at line 3654 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ACCMOD\_0@{FSMC\_BTR1\_ACCMOD\_0}}
\index{FSMC\_BTR1\_ACCMOD\_0@{FSMC\_BTR1\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ACCMOD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+0~0x10000000U}

Bit 0 

Definition at line 3655 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ACCMOD\_1@{FSMC\_BTR1\_ACCMOD\_1}}
\index{FSMC\_BTR1\_ACCMOD\_1@{FSMC\_BTR1\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ACCMOD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+1~0x20000000U}

Bit 1 

Definition at line 3656 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD@{FSMC\_BTR1\_ADDHLD}}
\index{FSMC\_BTR1\_ADDHLD@{FSMC\_BTR1\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDHLD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD~0x000000\+F0U}

ADDHLD[3\+:0] bits (Address-\/hold phase duration) 

Definition at line 3620 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD\_0@{FSMC\_BTR1\_ADDHLD\_0}}
\index{FSMC\_BTR1\_ADDHLD\_0@{FSMC\_BTR1\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDHLD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3621 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD\_1@{FSMC\_BTR1\_ADDHLD\_1}}
\index{FSMC\_BTR1\_ADDHLD\_1@{FSMC\_BTR1\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDHLD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3622 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD\_2@{FSMC\_BTR1\_ADDHLD\_2}}
\index{FSMC\_BTR1\_ADDHLD\_2@{FSMC\_BTR1\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDHLD\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 3623 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDHLD\_3@{FSMC\_BTR1\_ADDHLD\_3}}
\index{FSMC\_BTR1\_ADDHLD\_3@{FSMC\_BTR1\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDHLD\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 3624 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET@{FSMC\_BTR1\_ADDSET}}
\index{FSMC\_BTR1\_ADDSET@{FSMC\_BTR1\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDSET}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET~0x0000000\+FU}

ADDSET[3\+:0] bits (Address setup phase duration) 

Definition at line 3614 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET\_0@{FSMC\_BTR1\_ADDSET\_0}}
\index{FSMC\_BTR1\_ADDSET\_0@{FSMC\_BTR1\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDSET\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+0~0x00000001U}

Bit 0 

Definition at line 3615 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET\_1@{FSMC\_BTR1\_ADDSET\_1}}
\index{FSMC\_BTR1\_ADDSET\_1@{FSMC\_BTR1\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDSET\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+1~0x00000002U}

Bit 1 

Definition at line 3616 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET\_2@{FSMC\_BTR1\_ADDSET\_2}}
\index{FSMC\_BTR1\_ADDSET\_2@{FSMC\_BTR1\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDSET\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+2~0x00000004U}

Bit 2 

Definition at line 3617 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_ADDSET\_3@{FSMC\_BTR1\_ADDSET\_3}}
\index{FSMC\_BTR1\_ADDSET\_3@{FSMC\_BTR1\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_ADDSET\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+3~0x00000008U}

Bit 3 

Definition at line 3618 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN@{FSMC\_BTR1\_BUSTURN}}
\index{FSMC\_BTR1\_BUSTURN@{FSMC\_BTR1\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_BUSTURN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN~0x000\+F0000U}

BUSTURN[3\+:0] bits (Bus turnaround phase duration) 

Definition at line 3636 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN\_0@{FSMC\_BTR1\_BUSTURN\_0}}
\index{FSMC\_BTR1\_BUSTURN\_0@{FSMC\_BTR1\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_BUSTURN\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3637 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN\_1@{FSMC\_BTR1\_BUSTURN\_1}}
\index{FSMC\_BTR1\_BUSTURN\_1@{FSMC\_BTR1\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_BUSTURN\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3638 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN\_2@{FSMC\_BTR1\_BUSTURN\_2}}
\index{FSMC\_BTR1\_BUSTURN\_2@{FSMC\_BTR1\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_BUSTURN\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3639 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_BUSTURN\_3@{FSMC\_BTR1\_BUSTURN\_3}}
\index{FSMC\_BTR1\_BUSTURN\_3@{FSMC\_BTR1\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_BUSTURN\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+3~0x00080000U}

Bit 3 

Definition at line 3640 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV@{FSMC\_BTR1\_CLKDIV}}
\index{FSMC\_BTR1\_CLKDIV@{FSMC\_BTR1\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_CLKDIV}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV~0x00\+F00000U}

CLKDIV[3\+:0] bits (Clock divide ratio) 

Definition at line 3642 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV\_0@{FSMC\_BTR1\_CLKDIV\_0}}
\index{FSMC\_BTR1\_CLKDIV\_0@{FSMC\_BTR1\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_CLKDIV\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+0~0x00100000U}

Bit 0 

Definition at line 3643 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV\_1@{FSMC\_BTR1\_CLKDIV\_1}}
\index{FSMC\_BTR1\_CLKDIV\_1@{FSMC\_BTR1\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_CLKDIV\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+1~0x00200000U}

Bit 1 

Definition at line 3644 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV\_2@{FSMC\_BTR1\_CLKDIV\_2}}
\index{FSMC\_BTR1\_CLKDIV\_2@{FSMC\_BTR1\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_CLKDIV\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+2~0x00400000U}

Bit 2 

Definition at line 3645 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_CLKDIV\_3@{FSMC\_BTR1\_CLKDIV\_3}}
\index{FSMC\_BTR1\_CLKDIV\_3@{FSMC\_BTR1\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_CLKDIV\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+3~0x00800000U}

Bit 3 

Definition at line 3646 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST@{FSMC\_BTR1\_DATAST}}
\index{FSMC\_BTR1\_DATAST@{FSMC\_BTR1\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST~0x0000\+FF00U}

DATAST [7\+:0] bits (Data-\/phase duration) 

Definition at line 3626 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_0@{FSMC\_BTR1\_DATAST\_0}}
\index{FSMC\_BTR1\_DATAST\_0@{FSMC\_BTR1\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+0~0x00000100U}

Bit 0 

Definition at line 3627 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_1@{FSMC\_BTR1\_DATAST\_1}}
\index{FSMC\_BTR1\_DATAST\_1@{FSMC\_BTR1\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+1~0x00000200U}

Bit 1 

Definition at line 3628 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_2@{FSMC\_BTR1\_DATAST\_2}}
\index{FSMC\_BTR1\_DATAST\_2@{FSMC\_BTR1\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+2~0x00000400U}

Bit 2 

Definition at line 3629 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_3@{FSMC\_BTR1\_DATAST\_3}}
\index{FSMC\_BTR1\_DATAST\_3@{FSMC\_BTR1\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+3~0x00000800U}

Bit 3 

Definition at line 3630 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46c64dd27460218f4398f84f8a1eb050}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_4@{FSMC\_BTR1\_DATAST\_4}}
\index{FSMC\_BTR1\_DATAST\_4@{FSMC\_BTR1\_DATAST\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+4~0x00001000U}

Bit 4 

Definition at line 3631 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d19491b3e729c6aac0fea41cc62b695}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_5@{FSMC\_BTR1\_DATAST\_5}}
\index{FSMC\_BTR1\_DATAST\_5@{FSMC\_BTR1\_DATAST\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+5~0x00002000U}

Bit 5 

Definition at line 3632 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga50c28cb325d28369d1a9ef764c63887b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_6@{FSMC\_BTR1\_DATAST\_6}}
\index{FSMC\_BTR1\_DATAST\_6@{FSMC\_BTR1\_DATAST\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+6~0x00004000U}

Bit 6 

Definition at line 3633 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f54453aa732f52cbb5a1562d2eddd23}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATAST\_7@{FSMC\_BTR1\_DATAST\_7}}
\index{FSMC\_BTR1\_DATAST\_7@{FSMC\_BTR1\_DATAST\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATAST\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+7~0x00008000U}

Bit 7 

Definition at line 3634 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT@{FSMC\_BTR1\_DATLAT}}
\index{FSMC\_BTR1\_DATLAT@{FSMC\_BTR1\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATLAT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT~0x0\+F000000U}

DATLA[3\+:0] bits (Data latency) 

Definition at line 3648 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT\_0@{FSMC\_BTR1\_DATLAT\_0}}
\index{FSMC\_BTR1\_DATLAT\_0@{FSMC\_BTR1\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATLAT\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+0~0x01000000U}

Bit 0 

Definition at line 3649 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT\_1@{FSMC\_BTR1\_DATLAT\_1}}
\index{FSMC\_BTR1\_DATLAT\_1@{FSMC\_BTR1\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATLAT\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+1~0x02000000U}

Bit 1 

Definition at line 3650 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT\_2@{FSMC\_BTR1\_DATLAT\_2}}
\index{FSMC\_BTR1\_DATLAT\_2@{FSMC\_BTR1\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATLAT\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+2~0x04000000U}

Bit 2 

Definition at line 3651 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR1\_DATLAT\_3@{FSMC\_BTR1\_DATLAT\_3}}
\index{FSMC\_BTR1\_DATLAT\_3@{FSMC\_BTR1\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR1\_DATLAT\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+3~0x08000000U}

Bit 3 

Definition at line 3652 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ACCMOD@{FSMC\_BTR2\_ACCMOD}}
\index{FSMC\_BTR2\_ACCMOD@{FSMC\_BTR2\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ACCMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD~0x30000000U}

ACCMOD[1\+:0] bits (Access mode) 

Definition at line 3699 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ACCMOD\_0@{FSMC\_BTR2\_ACCMOD\_0}}
\index{FSMC\_BTR2\_ACCMOD\_0@{FSMC\_BTR2\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ACCMOD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+0~0x10000000U}

Bit 0 

Definition at line 3700 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ACCMOD\_1@{FSMC\_BTR2\_ACCMOD\_1}}
\index{FSMC\_BTR2\_ACCMOD\_1@{FSMC\_BTR2\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ACCMOD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+1~0x20000000U}

Bit 1 

Definition at line 3701 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD@{FSMC\_BTR2\_ADDHLD}}
\index{FSMC\_BTR2\_ADDHLD@{FSMC\_BTR2\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDHLD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD~0x000000\+F0U}

ADDHLD[3\+:0] bits (Address-\/hold phase duration) 

Definition at line 3665 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD\_0@{FSMC\_BTR2\_ADDHLD\_0}}
\index{FSMC\_BTR2\_ADDHLD\_0@{FSMC\_BTR2\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDHLD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3666 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD\_1@{FSMC\_BTR2\_ADDHLD\_1}}
\index{FSMC\_BTR2\_ADDHLD\_1@{FSMC\_BTR2\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDHLD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3667 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD\_2@{FSMC\_BTR2\_ADDHLD\_2}}
\index{FSMC\_BTR2\_ADDHLD\_2@{FSMC\_BTR2\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDHLD\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 3668 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDHLD\_3@{FSMC\_BTR2\_ADDHLD\_3}}
\index{FSMC\_BTR2\_ADDHLD\_3@{FSMC\_BTR2\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDHLD\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 3669 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET@{FSMC\_BTR2\_ADDSET}}
\index{FSMC\_BTR2\_ADDSET@{FSMC\_BTR2\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDSET}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET~0x0000000\+FU}

ADDSET[3\+:0] bits (Address setup phase duration) 

Definition at line 3659 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET\_0@{FSMC\_BTR2\_ADDSET\_0}}
\index{FSMC\_BTR2\_ADDSET\_0@{FSMC\_BTR2\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDSET\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+0~0x00000001U}

Bit 0 

Definition at line 3660 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET\_1@{FSMC\_BTR2\_ADDSET\_1}}
\index{FSMC\_BTR2\_ADDSET\_1@{FSMC\_BTR2\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDSET\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+1~0x00000002U}

Bit 1 

Definition at line 3661 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET\_2@{FSMC\_BTR2\_ADDSET\_2}}
\index{FSMC\_BTR2\_ADDSET\_2@{FSMC\_BTR2\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDSET\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+2~0x00000004U}

Bit 2 

Definition at line 3662 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_ADDSET\_3@{FSMC\_BTR2\_ADDSET\_3}}
\index{FSMC\_BTR2\_ADDSET\_3@{FSMC\_BTR2\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_ADDSET\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+3~0x00000008U}

Bit 3 

Definition at line 3663 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN@{FSMC\_BTR2\_BUSTURN}}
\index{FSMC\_BTR2\_BUSTURN@{FSMC\_BTR2\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_BUSTURN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN~0x000\+F0000U}

BUSTURN[3\+:0] bits (Bus turnaround phase duration) 

Definition at line 3681 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN\_0@{FSMC\_BTR2\_BUSTURN\_0}}
\index{FSMC\_BTR2\_BUSTURN\_0@{FSMC\_BTR2\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_BUSTURN\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3682 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN\_1@{FSMC\_BTR2\_BUSTURN\_1}}
\index{FSMC\_BTR2\_BUSTURN\_1@{FSMC\_BTR2\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_BUSTURN\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3683 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN\_2@{FSMC\_BTR2\_BUSTURN\_2}}
\index{FSMC\_BTR2\_BUSTURN\_2@{FSMC\_BTR2\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_BUSTURN\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3684 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_BUSTURN\_3@{FSMC\_BTR2\_BUSTURN\_3}}
\index{FSMC\_BTR2\_BUSTURN\_3@{FSMC\_BTR2\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_BUSTURN\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+3~0x00080000U}

Bit 3 

Definition at line 3685 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV@{FSMC\_BTR2\_CLKDIV}}
\index{FSMC\_BTR2\_CLKDIV@{FSMC\_BTR2\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_CLKDIV}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV~0x00\+F00000U}

CLKDIV[3\+:0] bits (Clock divide ratio) 

Definition at line 3687 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV\_0@{FSMC\_BTR2\_CLKDIV\_0}}
\index{FSMC\_BTR2\_CLKDIV\_0@{FSMC\_BTR2\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_CLKDIV\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+0~0x00100000U}

Bit 0 

Definition at line 3688 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV\_1@{FSMC\_BTR2\_CLKDIV\_1}}
\index{FSMC\_BTR2\_CLKDIV\_1@{FSMC\_BTR2\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_CLKDIV\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+1~0x00200000U}

Bit 1 

Definition at line 3689 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV\_2@{FSMC\_BTR2\_CLKDIV\_2}}
\index{FSMC\_BTR2\_CLKDIV\_2@{FSMC\_BTR2\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_CLKDIV\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+2~0x00400000U}

Bit 2 

Definition at line 3690 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_CLKDIV\_3@{FSMC\_BTR2\_CLKDIV\_3}}
\index{FSMC\_BTR2\_CLKDIV\_3@{FSMC\_BTR2\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_CLKDIV\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+3~0x00800000U}

Bit 3 

Definition at line 3691 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST@{FSMC\_BTR2\_DATAST}}
\index{FSMC\_BTR2\_DATAST@{FSMC\_BTR2\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST~0x0000\+FF00U}

DATAST [7\+:0] bits (Data-\/phase duration) 

Definition at line 3671 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_0@{FSMC\_BTR2\_DATAST\_0}}
\index{FSMC\_BTR2\_DATAST\_0@{FSMC\_BTR2\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+0~0x00000100U}

Bit 0 

Definition at line 3672 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_1@{FSMC\_BTR2\_DATAST\_1}}
\index{FSMC\_BTR2\_DATAST\_1@{FSMC\_BTR2\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+1~0x00000200U}

Bit 1 

Definition at line 3673 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_2@{FSMC\_BTR2\_DATAST\_2}}
\index{FSMC\_BTR2\_DATAST\_2@{FSMC\_BTR2\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+2~0x00000400U}

Bit 2 

Definition at line 3674 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_3@{FSMC\_BTR2\_DATAST\_3}}
\index{FSMC\_BTR2\_DATAST\_3@{FSMC\_BTR2\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+3~0x00000800U}

Bit 3 

Definition at line 3675 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4856fb97d7d04d612f24d7267e6c9b76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_4@{FSMC\_BTR2\_DATAST\_4}}
\index{FSMC\_BTR2\_DATAST\_4@{FSMC\_BTR2\_DATAST\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+4~0x00001000U}

Bit 4 

Definition at line 3676 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb50ada649984a8bde5535cc3163344c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_5@{FSMC\_BTR2\_DATAST\_5}}
\index{FSMC\_BTR2\_DATAST\_5@{FSMC\_BTR2\_DATAST\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+5~0x00002000U}

Bit 5 

Definition at line 3677 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac4784549001168b5ab21a93852100d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_6@{FSMC\_BTR2\_DATAST\_6}}
\index{FSMC\_BTR2\_DATAST\_6@{FSMC\_BTR2\_DATAST\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+6~0x00004000U}

Bit 6 

Definition at line 3678 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4bdd6994cb33a10447cbce5c563746da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATAST\_7@{FSMC\_BTR2\_DATAST\_7}}
\index{FSMC\_BTR2\_DATAST\_7@{FSMC\_BTR2\_DATAST\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATAST\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+7~0x00008000U}

Bit 7 

Definition at line 3679 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT@{FSMC\_BTR2\_DATLAT}}
\index{FSMC\_BTR2\_DATLAT@{FSMC\_BTR2\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATLAT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT~0x0\+F000000U}

DATLA[3\+:0] bits (Data latency) 

Definition at line 3693 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT\_0@{FSMC\_BTR2\_DATLAT\_0}}
\index{FSMC\_BTR2\_DATLAT\_0@{FSMC\_BTR2\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATLAT\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+0~0x01000000U}

Bit 0 

Definition at line 3694 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT\_1@{FSMC\_BTR2\_DATLAT\_1}}
\index{FSMC\_BTR2\_DATLAT\_1@{FSMC\_BTR2\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATLAT\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+1~0x02000000U}

Bit 1 

Definition at line 3695 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT\_2@{FSMC\_BTR2\_DATLAT\_2}}
\index{FSMC\_BTR2\_DATLAT\_2@{FSMC\_BTR2\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATLAT\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+2~0x04000000U}

Bit 2 

Definition at line 3696 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR2\_DATLAT\_3@{FSMC\_BTR2\_DATLAT\_3}}
\index{FSMC\_BTR2\_DATLAT\_3@{FSMC\_BTR2\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR2\_DATLAT\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+3~0x08000000U}

Bit 3 

Definition at line 3697 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ACCMOD@{FSMC\_BTR3\_ACCMOD}}
\index{FSMC\_BTR3\_ACCMOD@{FSMC\_BTR3\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ACCMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD~0x30000000U}

ACCMOD[1\+:0] bits (Access mode) 

Definition at line 3744 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ACCMOD\_0@{FSMC\_BTR3\_ACCMOD\_0}}
\index{FSMC\_BTR3\_ACCMOD\_0@{FSMC\_BTR3\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ACCMOD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+0~0x10000000U}

Bit 0 

Definition at line 3745 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ACCMOD\_1@{FSMC\_BTR3\_ACCMOD\_1}}
\index{FSMC\_BTR3\_ACCMOD\_1@{FSMC\_BTR3\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ACCMOD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+1~0x20000000U}

Bit 1 

Definition at line 3746 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD@{FSMC\_BTR3\_ADDHLD}}
\index{FSMC\_BTR3\_ADDHLD@{FSMC\_BTR3\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDHLD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD~0x000000\+F0U}

ADDHLD[3\+:0] bits (Address-\/hold phase duration) 

Definition at line 3710 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD\_0@{FSMC\_BTR3\_ADDHLD\_0}}
\index{FSMC\_BTR3\_ADDHLD\_0@{FSMC\_BTR3\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDHLD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3711 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD\_1@{FSMC\_BTR3\_ADDHLD\_1}}
\index{FSMC\_BTR3\_ADDHLD\_1@{FSMC\_BTR3\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDHLD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3712 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD\_2@{FSMC\_BTR3\_ADDHLD\_2}}
\index{FSMC\_BTR3\_ADDHLD\_2@{FSMC\_BTR3\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDHLD\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 3713 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDHLD\_3@{FSMC\_BTR3\_ADDHLD\_3}}
\index{FSMC\_BTR3\_ADDHLD\_3@{FSMC\_BTR3\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDHLD\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 3714 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET@{FSMC\_BTR3\_ADDSET}}
\index{FSMC\_BTR3\_ADDSET@{FSMC\_BTR3\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDSET}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET~0x0000000\+FU}

ADDSET[3\+:0] bits (Address setup phase duration) 

Definition at line 3704 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET\_0@{FSMC\_BTR3\_ADDSET\_0}}
\index{FSMC\_BTR3\_ADDSET\_0@{FSMC\_BTR3\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDSET\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+0~0x00000001U}

Bit 0 

Definition at line 3705 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET\_1@{FSMC\_BTR3\_ADDSET\_1}}
\index{FSMC\_BTR3\_ADDSET\_1@{FSMC\_BTR3\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDSET\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+1~0x00000002U}

Bit 1 

Definition at line 3706 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET\_2@{FSMC\_BTR3\_ADDSET\_2}}
\index{FSMC\_BTR3\_ADDSET\_2@{FSMC\_BTR3\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDSET\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+2~0x00000004U}

Bit 2 

Definition at line 3707 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_ADDSET\_3@{FSMC\_BTR3\_ADDSET\_3}}
\index{FSMC\_BTR3\_ADDSET\_3@{FSMC\_BTR3\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_ADDSET\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+3~0x00000008U}

Bit 3 

Definition at line 3708 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN@{FSMC\_BTR3\_BUSTURN}}
\index{FSMC\_BTR3\_BUSTURN@{FSMC\_BTR3\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_BUSTURN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN~0x000\+F0000U}

BUSTURN[3\+:0] bits (Bus turnaround phase duration) 

Definition at line 3726 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN\_0@{FSMC\_BTR3\_BUSTURN\_0}}
\index{FSMC\_BTR3\_BUSTURN\_0@{FSMC\_BTR3\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_BUSTURN\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3727 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN\_1@{FSMC\_BTR3\_BUSTURN\_1}}
\index{FSMC\_BTR3\_BUSTURN\_1@{FSMC\_BTR3\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_BUSTURN\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3728 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN\_2@{FSMC\_BTR3\_BUSTURN\_2}}
\index{FSMC\_BTR3\_BUSTURN\_2@{FSMC\_BTR3\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_BUSTURN\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3729 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_BUSTURN\_3@{FSMC\_BTR3\_BUSTURN\_3}}
\index{FSMC\_BTR3\_BUSTURN\_3@{FSMC\_BTR3\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_BUSTURN\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+3~0x00080000U}

Bit 3 

Definition at line 3730 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV@{FSMC\_BTR3\_CLKDIV}}
\index{FSMC\_BTR3\_CLKDIV@{FSMC\_BTR3\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_CLKDIV}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV~0x00\+F00000U}

CLKDIV[3\+:0] bits (Clock divide ratio) 

Definition at line 3732 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV\_0@{FSMC\_BTR3\_CLKDIV\_0}}
\index{FSMC\_BTR3\_CLKDIV\_0@{FSMC\_BTR3\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_CLKDIV\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+0~0x00100000U}

Bit 0 

Definition at line 3733 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV\_1@{FSMC\_BTR3\_CLKDIV\_1}}
\index{FSMC\_BTR3\_CLKDIV\_1@{FSMC\_BTR3\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_CLKDIV\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+1~0x00200000U}

Bit 1 

Definition at line 3734 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV\_2@{FSMC\_BTR3\_CLKDIV\_2}}
\index{FSMC\_BTR3\_CLKDIV\_2@{FSMC\_BTR3\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_CLKDIV\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+2~0x00400000U}

Bit 2 

Definition at line 3735 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_CLKDIV\_3@{FSMC\_BTR3\_CLKDIV\_3}}
\index{FSMC\_BTR3\_CLKDIV\_3@{FSMC\_BTR3\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_CLKDIV\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+3~0x00800000U}

Bit 3 

Definition at line 3736 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST@{FSMC\_BTR3\_DATAST}}
\index{FSMC\_BTR3\_DATAST@{FSMC\_BTR3\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST~0x0000\+FF00U}

DATAST [7\+:0] bits (Data-\/phase duration) 

Definition at line 3716 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_0@{FSMC\_BTR3\_DATAST\_0}}
\index{FSMC\_BTR3\_DATAST\_0@{FSMC\_BTR3\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+0~0x00000100U}

Bit 0 

Definition at line 3717 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_1@{FSMC\_BTR3\_DATAST\_1}}
\index{FSMC\_BTR3\_DATAST\_1@{FSMC\_BTR3\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+1~0x00000200U}

Bit 1 

Definition at line 3718 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_2@{FSMC\_BTR3\_DATAST\_2}}
\index{FSMC\_BTR3\_DATAST\_2@{FSMC\_BTR3\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+2~0x00000400U}

Bit 2 

Definition at line 3719 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_3@{FSMC\_BTR3\_DATAST\_3}}
\index{FSMC\_BTR3\_DATAST\_3@{FSMC\_BTR3\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+3~0x00000800U}

Bit 3 

Definition at line 3720 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab78ca925e07c24a308b1e603ed42aae1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_4@{FSMC\_BTR3\_DATAST\_4}}
\index{FSMC\_BTR3\_DATAST\_4@{FSMC\_BTR3\_DATAST\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+4~0x00001000U}

Bit 4 

Definition at line 3721 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b61775591ffb8faef03a13435fd98b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_5@{FSMC\_BTR3\_DATAST\_5}}
\index{FSMC\_BTR3\_DATAST\_5@{FSMC\_BTR3\_DATAST\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+5~0x00002000U}

Bit 5 

Definition at line 3722 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d58607a3de993f0f7227a14b81ab56c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_6@{FSMC\_BTR3\_DATAST\_6}}
\index{FSMC\_BTR3\_DATAST\_6@{FSMC\_BTR3\_DATAST\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+6~0x00004000U}

Bit 6 

Definition at line 3723 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga10dc7226824fa6ad00380417b3ba095d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATAST\_7@{FSMC\_BTR3\_DATAST\_7}}
\index{FSMC\_BTR3\_DATAST\_7@{FSMC\_BTR3\_DATAST\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATAST\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+7~0x00008000U}

Bit 7 

Definition at line 3724 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT@{FSMC\_BTR3\_DATLAT}}
\index{FSMC\_BTR3\_DATLAT@{FSMC\_BTR3\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATLAT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT~0x0\+F000000U}

DATLA[3\+:0] bits (Data latency) 

Definition at line 3738 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT\_0@{FSMC\_BTR3\_DATLAT\_0}}
\index{FSMC\_BTR3\_DATLAT\_0@{FSMC\_BTR3\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATLAT\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+0~0x01000000U}

Bit 0 

Definition at line 3739 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT\_1@{FSMC\_BTR3\_DATLAT\_1}}
\index{FSMC\_BTR3\_DATLAT\_1@{FSMC\_BTR3\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATLAT\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+1~0x02000000U}

Bit 1 

Definition at line 3740 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT\_2@{FSMC\_BTR3\_DATLAT\_2}}
\index{FSMC\_BTR3\_DATLAT\_2@{FSMC\_BTR3\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATLAT\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+2~0x04000000U}

Bit 2 

Definition at line 3741 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR3\_DATLAT\_3@{FSMC\_BTR3\_DATLAT\_3}}
\index{FSMC\_BTR3\_DATLAT\_3@{FSMC\_BTR3\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR3\_DATLAT\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+3~0x08000000U}

Bit 3 

Definition at line 3742 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ACCMOD@{FSMC\_BTR4\_ACCMOD}}
\index{FSMC\_BTR4\_ACCMOD@{FSMC\_BTR4\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ACCMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD~0x30000000U}

ACCMOD[1\+:0] bits (Access mode) 

Definition at line 3789 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ACCMOD\_0@{FSMC\_BTR4\_ACCMOD\_0}}
\index{FSMC\_BTR4\_ACCMOD\_0@{FSMC\_BTR4\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ACCMOD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+0~0x10000000U}

Bit 0 

Definition at line 3790 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ACCMOD\_1@{FSMC\_BTR4\_ACCMOD\_1}}
\index{FSMC\_BTR4\_ACCMOD\_1@{FSMC\_BTR4\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ACCMOD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+1~0x20000000U}

Bit 1 

Definition at line 3791 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD@{FSMC\_BTR4\_ADDHLD}}
\index{FSMC\_BTR4\_ADDHLD@{FSMC\_BTR4\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDHLD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD~0x000000\+F0U}

ADDHLD[3\+:0] bits (Address-\/hold phase duration) 

Definition at line 3755 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD\_0@{FSMC\_BTR4\_ADDHLD\_0}}
\index{FSMC\_BTR4\_ADDHLD\_0@{FSMC\_BTR4\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDHLD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3756 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD\_1@{FSMC\_BTR4\_ADDHLD\_1}}
\index{FSMC\_BTR4\_ADDHLD\_1@{FSMC\_BTR4\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDHLD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3757 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD\_2@{FSMC\_BTR4\_ADDHLD\_2}}
\index{FSMC\_BTR4\_ADDHLD\_2@{FSMC\_BTR4\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDHLD\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 3758 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDHLD\_3@{FSMC\_BTR4\_ADDHLD\_3}}
\index{FSMC\_BTR4\_ADDHLD\_3@{FSMC\_BTR4\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDHLD\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 3759 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET@{FSMC\_BTR4\_ADDSET}}
\index{FSMC\_BTR4\_ADDSET@{FSMC\_BTR4\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDSET}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET~0x0000000\+FU}

ADDSET[3\+:0] bits (Address setup phase duration) 

Definition at line 3749 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET\_0@{FSMC\_BTR4\_ADDSET\_0}}
\index{FSMC\_BTR4\_ADDSET\_0@{FSMC\_BTR4\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDSET\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+0~0x00000001U}

Bit 0 

Definition at line 3750 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET\_1@{FSMC\_BTR4\_ADDSET\_1}}
\index{FSMC\_BTR4\_ADDSET\_1@{FSMC\_BTR4\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDSET\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+1~0x00000002U}

Bit 1 

Definition at line 3751 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET\_2@{FSMC\_BTR4\_ADDSET\_2}}
\index{FSMC\_BTR4\_ADDSET\_2@{FSMC\_BTR4\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDSET\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+2~0x00000004U}

Bit 2 

Definition at line 3752 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_ADDSET\_3@{FSMC\_BTR4\_ADDSET\_3}}
\index{FSMC\_BTR4\_ADDSET\_3@{FSMC\_BTR4\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_ADDSET\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+3~0x00000008U}

Bit 3 

Definition at line 3753 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN@{FSMC\_BTR4\_BUSTURN}}
\index{FSMC\_BTR4\_BUSTURN@{FSMC\_BTR4\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_BUSTURN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN~0x000\+F0000U}

BUSTURN[3\+:0] bits (Bus turnaround phase duration) 

Definition at line 3771 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN\_0@{FSMC\_BTR4\_BUSTURN\_0}}
\index{FSMC\_BTR4\_BUSTURN\_0@{FSMC\_BTR4\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_BUSTURN\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3772 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN\_1@{FSMC\_BTR4\_BUSTURN\_1}}
\index{FSMC\_BTR4\_BUSTURN\_1@{FSMC\_BTR4\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_BUSTURN\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3773 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN\_2@{FSMC\_BTR4\_BUSTURN\_2}}
\index{FSMC\_BTR4\_BUSTURN\_2@{FSMC\_BTR4\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_BUSTURN\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3774 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_BUSTURN\_3@{FSMC\_BTR4\_BUSTURN\_3}}
\index{FSMC\_BTR4\_BUSTURN\_3@{FSMC\_BTR4\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_BUSTURN\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+3~0x00080000U}

Bit 3 

Definition at line 3775 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV@{FSMC\_BTR4\_CLKDIV}}
\index{FSMC\_BTR4\_CLKDIV@{FSMC\_BTR4\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_CLKDIV}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV~0x00\+F00000U}

CLKDIV[3\+:0] bits (Clock divide ratio) 

Definition at line 3777 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV\_0@{FSMC\_BTR4\_CLKDIV\_0}}
\index{FSMC\_BTR4\_CLKDIV\_0@{FSMC\_BTR4\_CLKDIV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_CLKDIV\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+0~0x00100000U}

Bit 0 

Definition at line 3778 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV\_1@{FSMC\_BTR4\_CLKDIV\_1}}
\index{FSMC\_BTR4\_CLKDIV\_1@{FSMC\_BTR4\_CLKDIV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_CLKDIV\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+1~0x00200000U}

Bit 1 

Definition at line 3779 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV\_2@{FSMC\_BTR4\_CLKDIV\_2}}
\index{FSMC\_BTR4\_CLKDIV\_2@{FSMC\_BTR4\_CLKDIV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_CLKDIV\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+2~0x00400000U}

Bit 2 

Definition at line 3780 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_CLKDIV\_3@{FSMC\_BTR4\_CLKDIV\_3}}
\index{FSMC\_BTR4\_CLKDIV\_3@{FSMC\_BTR4\_CLKDIV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_CLKDIV\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+3~0x00800000U}

Bit 3 

Definition at line 3781 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST@{FSMC\_BTR4\_DATAST}}
\index{FSMC\_BTR4\_DATAST@{FSMC\_BTR4\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST~0x0000\+FF00U}

DATAST [3\+:0] bits (Data-\/phase duration) 

Definition at line 3761 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_0@{FSMC\_BTR4\_DATAST\_0}}
\index{FSMC\_BTR4\_DATAST\_0@{FSMC\_BTR4\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+0~0x00000100U}

Bit 0 

Definition at line 3762 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_1@{FSMC\_BTR4\_DATAST\_1}}
\index{FSMC\_BTR4\_DATAST\_1@{FSMC\_BTR4\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+1~0x00000200U}

Bit 1 

Definition at line 3763 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_2@{FSMC\_BTR4\_DATAST\_2}}
\index{FSMC\_BTR4\_DATAST\_2@{FSMC\_BTR4\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+2~0x00000400U}

Bit 2 

Definition at line 3764 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_3@{FSMC\_BTR4\_DATAST\_3}}
\index{FSMC\_BTR4\_DATAST\_3@{FSMC\_BTR4\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+3~0x00000800U}

Bit 3 

Definition at line 3765 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d6f871ca941d2beed194d2fc5190183}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_4@{FSMC\_BTR4\_DATAST\_4}}
\index{FSMC\_BTR4\_DATAST\_4@{FSMC\_BTR4\_DATAST\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+4~0x00001000U}

Bit 4 

Definition at line 3766 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa798a7170769793b25d5cc37e9eff679}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_5@{FSMC\_BTR4\_DATAST\_5}}
\index{FSMC\_BTR4\_DATAST\_5@{FSMC\_BTR4\_DATAST\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+5~0x00002000U}

Bit 5 

Definition at line 3767 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4c89f39ac5a74bdd3fc406da173fe79}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_6@{FSMC\_BTR4\_DATAST\_6}}
\index{FSMC\_BTR4\_DATAST\_6@{FSMC\_BTR4\_DATAST\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+6~0x00004000U}

Bit 6 

Definition at line 3768 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga633b76f7fce6507cf044dcb3d82a0d8d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATAST\_7@{FSMC\_BTR4\_DATAST\_7}}
\index{FSMC\_BTR4\_DATAST\_7@{FSMC\_BTR4\_DATAST\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATAST\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+7~0x00008000U}

Bit 7 

Definition at line 3769 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT@{FSMC\_BTR4\_DATLAT}}
\index{FSMC\_BTR4\_DATLAT@{FSMC\_BTR4\_DATLAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATLAT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT~0x0\+F000000U}

DATLA[3\+:0] bits (Data latency) 

Definition at line 3783 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT\_0@{FSMC\_BTR4\_DATLAT\_0}}
\index{FSMC\_BTR4\_DATLAT\_0@{FSMC\_BTR4\_DATLAT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATLAT\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+0~0x01000000U}

Bit 0 

Definition at line 3784 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT\_1@{FSMC\_BTR4\_DATLAT\_1}}
\index{FSMC\_BTR4\_DATLAT\_1@{FSMC\_BTR4\_DATLAT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATLAT\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+1~0x02000000U}

Bit 1 

Definition at line 3785 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT\_2@{FSMC\_BTR4\_DATLAT\_2}}
\index{FSMC\_BTR4\_DATLAT\_2@{FSMC\_BTR4\_DATLAT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATLAT\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+2~0x04000000U}

Bit 2 

Definition at line 3786 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BTR4\_DATLAT\_3@{FSMC\_BTR4\_DATLAT\_3}}
\index{FSMC\_BTR4\_DATLAT\_3@{FSMC\_BTR4\_DATLAT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BTR4\_DATLAT\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+3~0x08000000U}

Bit 3 

Definition at line 3787 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ACCMOD@{FSMC\_BWTR1\_ACCMOD}}
\index{FSMC\_BWTR1\_ACCMOD@{FSMC\_BWTR1\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ACCMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD~0x30000000U}

ACCMOD[1\+:0] bits (Access mode) 

Definition at line 3822 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ACCMOD\_0@{FSMC\_BWTR1\_ACCMOD\_0}}
\index{FSMC\_BWTR1\_ACCMOD\_0@{FSMC\_BWTR1\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ACCMOD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+0~0x10000000U}

Bit 0 

Definition at line 3823 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ACCMOD\_1@{FSMC\_BWTR1\_ACCMOD\_1}}
\index{FSMC\_BWTR1\_ACCMOD\_1@{FSMC\_BWTR1\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ACCMOD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+1~0x20000000U}

Bit 1 

Definition at line 3824 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD@{FSMC\_BWTR1\_ADDHLD}}
\index{FSMC\_BWTR1\_ADDHLD@{FSMC\_BWTR1\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDHLD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD~0x000000\+F0U}

ADDHLD[3\+:0] bits (Address-\/hold phase duration) 

Definition at line 3800 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD\_0@{FSMC\_BWTR1\_ADDHLD\_0}}
\index{FSMC\_BWTR1\_ADDHLD\_0@{FSMC\_BWTR1\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDHLD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3801 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD\_1@{FSMC\_BWTR1\_ADDHLD\_1}}
\index{FSMC\_BWTR1\_ADDHLD\_1@{FSMC\_BWTR1\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDHLD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3802 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD\_2@{FSMC\_BWTR1\_ADDHLD\_2}}
\index{FSMC\_BWTR1\_ADDHLD\_2@{FSMC\_BWTR1\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDHLD\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 3803 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDHLD\_3@{FSMC\_BWTR1\_ADDHLD\_3}}
\index{FSMC\_BWTR1\_ADDHLD\_3@{FSMC\_BWTR1\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDHLD\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 3804 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET@{FSMC\_BWTR1\_ADDSET}}
\index{FSMC\_BWTR1\_ADDSET@{FSMC\_BWTR1\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDSET}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET~0x0000000\+FU}

ADDSET[3\+:0] bits (Address setup phase duration) 

Definition at line 3794 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET\_0@{FSMC\_BWTR1\_ADDSET\_0}}
\index{FSMC\_BWTR1\_ADDSET\_0@{FSMC\_BWTR1\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDSET\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+0~0x00000001U}

Bit 0 

Definition at line 3795 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET\_1@{FSMC\_BWTR1\_ADDSET\_1}}
\index{FSMC\_BWTR1\_ADDSET\_1@{FSMC\_BWTR1\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDSET\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+1~0x00000002U}

Bit 1 

Definition at line 3796 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET\_2@{FSMC\_BWTR1\_ADDSET\_2}}
\index{FSMC\_BWTR1\_ADDSET\_2@{FSMC\_BWTR1\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDSET\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+2~0x00000004U}

Bit 2 

Definition at line 3797 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_ADDSET\_3@{FSMC\_BWTR1\_ADDSET\_3}}
\index{FSMC\_BWTR1\_ADDSET\_3@{FSMC\_BWTR1\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_ADDSET\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+3~0x00000008U}

Bit 3 

Definition at line 3798 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga01289633ae20e7face5cb85cc031b532}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_BUSTURN@{FSMC\_BWTR1\_BUSTURN}}
\index{FSMC\_BWTR1\_BUSTURN@{FSMC\_BWTR1\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_BUSTURN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN~0x000\+F0000U}

BUSTURN[3\+:0] bits (Bus turnaround duration) 

Definition at line 3816 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98fad3a30bdcb37dadcf7a443798e202}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_BUSTURN\_0@{FSMC\_BWTR1\_BUSTURN\_0}}
\index{FSMC\_BWTR1\_BUSTURN\_0@{FSMC\_BWTR1\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_BUSTURN\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3817 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8c0dc053a9639673abb045e1d50756fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_BUSTURN\_1@{FSMC\_BWTR1\_BUSTURN\_1}}
\index{FSMC\_BWTR1\_BUSTURN\_1@{FSMC\_BWTR1\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_BUSTURN\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3818 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafafcc625222c5be36a617572881d6704}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_BUSTURN\_2@{FSMC\_BWTR1\_BUSTURN\_2}}
\index{FSMC\_BWTR1\_BUSTURN\_2@{FSMC\_BWTR1\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_BUSTURN\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3819 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd830ff4d12444139479977ee13c730b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_BUSTURN\_3@{FSMC\_BWTR1\_BUSTURN\_3}}
\index{FSMC\_BWTR1\_BUSTURN\_3@{FSMC\_BWTR1\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_BUSTURN\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+3~0x00080000U}

Bit 3 

Definition at line 3820 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST@{FSMC\_BWTR1\_DATAST}}
\index{FSMC\_BWTR1\_DATAST@{FSMC\_BWTR1\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST~0x0000\+FF00U}

DATAST [7\+:0] bits (Data-\/phase duration) 

Definition at line 3806 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_0@{FSMC\_BWTR1\_DATAST\_0}}
\index{FSMC\_BWTR1\_DATAST\_0@{FSMC\_BWTR1\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+0~0x00000100U}

Bit 0 

Definition at line 3807 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_1@{FSMC\_BWTR1\_DATAST\_1}}
\index{FSMC\_BWTR1\_DATAST\_1@{FSMC\_BWTR1\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+1~0x00000200U}

Bit 1 

Definition at line 3808 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_2@{FSMC\_BWTR1\_DATAST\_2}}
\index{FSMC\_BWTR1\_DATAST\_2@{FSMC\_BWTR1\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+2~0x00000400U}

Bit 2 

Definition at line 3809 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_3@{FSMC\_BWTR1\_DATAST\_3}}
\index{FSMC\_BWTR1\_DATAST\_3@{FSMC\_BWTR1\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+3~0x00000800U}

Bit 3 

Definition at line 3810 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39b5d7ddf6673ff23684c147c192f61b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_4@{FSMC\_BWTR1\_DATAST\_4}}
\index{FSMC\_BWTR1\_DATAST\_4@{FSMC\_BWTR1\_DATAST\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+4~0x00001000U}

Bit 4 

Definition at line 3811 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga211042c480c7d87941b584a591f7d0ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_5@{FSMC\_BWTR1\_DATAST\_5}}
\index{FSMC\_BWTR1\_DATAST\_5@{FSMC\_BWTR1\_DATAST\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+5~0x00002000U}

Bit 5 

Definition at line 3812 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62232d4ec2bbbf375cfa555f947345fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_6@{FSMC\_BWTR1\_DATAST\_6}}
\index{FSMC\_BWTR1\_DATAST\_6@{FSMC\_BWTR1\_DATAST\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+6~0x00004000U}

Bit 6 

Definition at line 3813 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7768908f2843432c6e4a4eb8e5153539}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR1\_DATAST\_7@{FSMC\_BWTR1\_DATAST\_7}}
\index{FSMC\_BWTR1\_DATAST\_7@{FSMC\_BWTR1\_DATAST\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR1\_DATAST\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+7~0x00008000U}

Bit 7 

Definition at line 3814 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ACCMOD@{FSMC\_BWTR2\_ACCMOD}}
\index{FSMC\_BWTR2\_ACCMOD@{FSMC\_BWTR2\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ACCMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD~0x30000000U}

ACCMOD[1\+:0] bits (Access mode) 

Definition at line 3855 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ACCMOD\_0@{FSMC\_BWTR2\_ACCMOD\_0}}
\index{FSMC\_BWTR2\_ACCMOD\_0@{FSMC\_BWTR2\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ACCMOD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+0~0x10000000U}

Bit 0 

Definition at line 3856 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ACCMOD\_1@{FSMC\_BWTR2\_ACCMOD\_1}}
\index{FSMC\_BWTR2\_ACCMOD\_1@{FSMC\_BWTR2\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ACCMOD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+1~0x20000000U}

Bit 1 

Definition at line 3857 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD@{FSMC\_BWTR2\_ADDHLD}}
\index{FSMC\_BWTR2\_ADDHLD@{FSMC\_BWTR2\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDHLD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD~0x000000\+F0U}

ADDHLD[3\+:0] bits (Address-\/hold phase duration) 

Definition at line 3833 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD\_0@{FSMC\_BWTR2\_ADDHLD\_0}}
\index{FSMC\_BWTR2\_ADDHLD\_0@{FSMC\_BWTR2\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDHLD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3834 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD\_1@{FSMC\_BWTR2\_ADDHLD\_1}}
\index{FSMC\_BWTR2\_ADDHLD\_1@{FSMC\_BWTR2\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDHLD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3835 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD\_2@{FSMC\_BWTR2\_ADDHLD\_2}}
\index{FSMC\_BWTR2\_ADDHLD\_2@{FSMC\_BWTR2\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDHLD\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 3836 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDHLD\_3@{FSMC\_BWTR2\_ADDHLD\_3}}
\index{FSMC\_BWTR2\_ADDHLD\_3@{FSMC\_BWTR2\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDHLD\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 3837 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET@{FSMC\_BWTR2\_ADDSET}}
\index{FSMC\_BWTR2\_ADDSET@{FSMC\_BWTR2\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDSET}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET~0x0000000\+FU}

ADDSET[3\+:0] bits (Address setup phase duration) 

Definition at line 3827 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET\_0@{FSMC\_BWTR2\_ADDSET\_0}}
\index{FSMC\_BWTR2\_ADDSET\_0@{FSMC\_BWTR2\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDSET\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+0~0x00000001U}

Bit 0 

Definition at line 3828 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET\_1@{FSMC\_BWTR2\_ADDSET\_1}}
\index{FSMC\_BWTR2\_ADDSET\_1@{FSMC\_BWTR2\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDSET\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+1~0x00000002U}

Bit 1 

Definition at line 3829 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET\_2@{FSMC\_BWTR2\_ADDSET\_2}}
\index{FSMC\_BWTR2\_ADDSET\_2@{FSMC\_BWTR2\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDSET\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+2~0x00000004U}

Bit 2 

Definition at line 3830 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_ADDSET\_3@{FSMC\_BWTR2\_ADDSET\_3}}
\index{FSMC\_BWTR2\_ADDSET\_3@{FSMC\_BWTR2\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_ADDSET\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+3~0x00000008U}

Bit 3 

Definition at line 3831 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46c9ba35109d12ff41e5d40f16911546}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_BUSTURN@{FSMC\_BWTR2\_BUSTURN}}
\index{FSMC\_BWTR2\_BUSTURN@{FSMC\_BWTR2\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_BUSTURN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN~0x000\+F0000U}

BUSTURN[3\+:0] bits (Bus turnaround duration) 

Definition at line 3849 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2e0a32552e1d57efa9ecacb5121a685}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_BUSTURN\_0@{FSMC\_BWTR2\_BUSTURN\_0}}
\index{FSMC\_BWTR2\_BUSTURN\_0@{FSMC\_BWTR2\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_BUSTURN\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3850 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec6ea37fe04083cee9202e3b814095cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_BUSTURN\_1@{FSMC\_BWTR2\_BUSTURN\_1}}
\index{FSMC\_BWTR2\_BUSTURN\_1@{FSMC\_BWTR2\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_BUSTURN\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3851 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaff765b875a7e16a849d6019e1af147f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_BUSTURN\_2@{FSMC\_BWTR2\_BUSTURN\_2}}
\index{FSMC\_BWTR2\_BUSTURN\_2@{FSMC\_BWTR2\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_BUSTURN\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3852 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a0684d050236cdf6c0a1b6e99c523fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_BUSTURN\_3@{FSMC\_BWTR2\_BUSTURN\_3}}
\index{FSMC\_BWTR2\_BUSTURN\_3@{FSMC\_BWTR2\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_BUSTURN\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+3~0x00080000U}

Bit 3 

Definition at line 3853 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST@{FSMC\_BWTR2\_DATAST}}
\index{FSMC\_BWTR2\_DATAST@{FSMC\_BWTR2\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST~0x0000\+FF00U}

DATAST [7\+:0] bits (Data-\/phase duration) 

Definition at line 3839 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_0@{FSMC\_BWTR2\_DATAST\_0}}
\index{FSMC\_BWTR2\_DATAST\_0@{FSMC\_BWTR2\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+0~0x00000100U}

Bit 0 

Definition at line 3840 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_1@{FSMC\_BWTR2\_DATAST\_1}}
\index{FSMC\_BWTR2\_DATAST\_1@{FSMC\_BWTR2\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+1~0x00000200U}

Bit 1 

Definition at line 3841 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_2@{FSMC\_BWTR2\_DATAST\_2}}
\index{FSMC\_BWTR2\_DATAST\_2@{FSMC\_BWTR2\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+2~0x00000400U}

Bit 2 

Definition at line 3842 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_3@{FSMC\_BWTR2\_DATAST\_3}}
\index{FSMC\_BWTR2\_DATAST\_3@{FSMC\_BWTR2\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+3~0x00000800U}

Bit 3 

Definition at line 3843 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga59727cc45244014c0837b63b79787ef8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_4@{FSMC\_BWTR2\_DATAST\_4}}
\index{FSMC\_BWTR2\_DATAST\_4@{FSMC\_BWTR2\_DATAST\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+4~0x00001000U}

Bit 4 

Definition at line 3844 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7bb34356cc805ef2354194307e4119c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_5@{FSMC\_BWTR2\_DATAST\_5}}
\index{FSMC\_BWTR2\_DATAST\_5@{FSMC\_BWTR2\_DATAST\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+5~0x00002000U}

Bit 5 

Definition at line 3845 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga348a18f1a4b0c5463a8692a9f12464a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_6@{FSMC\_BWTR2\_DATAST\_6}}
\index{FSMC\_BWTR2\_DATAST\_6@{FSMC\_BWTR2\_DATAST\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+6~0x00004000U}

Bit 6 

Definition at line 3846 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6497892b70d765d6f54b43351140d9c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR2\_DATAST\_7@{FSMC\_BWTR2\_DATAST\_7}}
\index{FSMC\_BWTR2\_DATAST\_7@{FSMC\_BWTR2\_DATAST\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR2\_DATAST\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+7~0x00008000U}

Bit 7 

Definition at line 3847 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ACCMOD@{FSMC\_BWTR3\_ACCMOD}}
\index{FSMC\_BWTR3\_ACCMOD@{FSMC\_BWTR3\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ACCMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD~0x30000000U}

ACCMOD[1\+:0] bits (Access mode) 

Definition at line 3888 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ACCMOD\_0@{FSMC\_BWTR3\_ACCMOD\_0}}
\index{FSMC\_BWTR3\_ACCMOD\_0@{FSMC\_BWTR3\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ACCMOD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+0~0x10000000U}

Bit 0 

Definition at line 3889 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ACCMOD\_1@{FSMC\_BWTR3\_ACCMOD\_1}}
\index{FSMC\_BWTR3\_ACCMOD\_1@{FSMC\_BWTR3\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ACCMOD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+1~0x20000000U}

Bit 1 

Definition at line 3890 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD@{FSMC\_BWTR3\_ADDHLD}}
\index{FSMC\_BWTR3\_ADDHLD@{FSMC\_BWTR3\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDHLD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD~0x000000\+F0U}

ADDHLD[3\+:0] bits (Address-\/hold phase duration) 

Definition at line 3866 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD\_0@{FSMC\_BWTR3\_ADDHLD\_0}}
\index{FSMC\_BWTR3\_ADDHLD\_0@{FSMC\_BWTR3\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDHLD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3867 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD\_1@{FSMC\_BWTR3\_ADDHLD\_1}}
\index{FSMC\_BWTR3\_ADDHLD\_1@{FSMC\_BWTR3\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDHLD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3868 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD\_2@{FSMC\_BWTR3\_ADDHLD\_2}}
\index{FSMC\_BWTR3\_ADDHLD\_2@{FSMC\_BWTR3\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDHLD\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 3869 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDHLD\_3@{FSMC\_BWTR3\_ADDHLD\_3}}
\index{FSMC\_BWTR3\_ADDHLD\_3@{FSMC\_BWTR3\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDHLD\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 3870 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET@{FSMC\_BWTR3\_ADDSET}}
\index{FSMC\_BWTR3\_ADDSET@{FSMC\_BWTR3\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDSET}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET~0x0000000\+FU}

ADDSET[3\+:0] bits (Address setup phase duration) 

Definition at line 3860 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET\_0@{FSMC\_BWTR3\_ADDSET\_0}}
\index{FSMC\_BWTR3\_ADDSET\_0@{FSMC\_BWTR3\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDSET\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+0~0x00000001U}

Bit 0 

Definition at line 3861 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET\_1@{FSMC\_BWTR3\_ADDSET\_1}}
\index{FSMC\_BWTR3\_ADDSET\_1@{FSMC\_BWTR3\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDSET\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+1~0x00000002U}

Bit 1 

Definition at line 3862 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET\_2@{FSMC\_BWTR3\_ADDSET\_2}}
\index{FSMC\_BWTR3\_ADDSET\_2@{FSMC\_BWTR3\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDSET\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+2~0x00000004U}

Bit 2 

Definition at line 3863 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_ADDSET\_3@{FSMC\_BWTR3\_ADDSET\_3}}
\index{FSMC\_BWTR3\_ADDSET\_3@{FSMC\_BWTR3\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_ADDSET\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+3~0x00000008U}

Bit 3 

Definition at line 3864 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga333004366913e1c938f2efb57c259c39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_BUSTURN@{FSMC\_BWTR3\_BUSTURN}}
\index{FSMC\_BWTR3\_BUSTURN@{FSMC\_BWTR3\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_BUSTURN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN~0x000\+F0000U}

BUSTURN[3\+:0] bits (Bus turnaround duration) 

Definition at line 3882 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga966a4bb7d0878efc320d50457c26749d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_BUSTURN\_0@{FSMC\_BWTR3\_BUSTURN\_0}}
\index{FSMC\_BWTR3\_BUSTURN\_0@{FSMC\_BWTR3\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_BUSTURN\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3883 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44b560ff9aaa44e2f4a18ac548c8d65e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_BUSTURN\_1@{FSMC\_BWTR3\_BUSTURN\_1}}
\index{FSMC\_BWTR3\_BUSTURN\_1@{FSMC\_BWTR3\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_BUSTURN\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3884 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89448c3668da87fe261d575166325f3d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_BUSTURN\_2@{FSMC\_BWTR3\_BUSTURN\_2}}
\index{FSMC\_BWTR3\_BUSTURN\_2@{FSMC\_BWTR3\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_BUSTURN\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3885 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86e615ef161c836eb338cc410f474cf6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_BUSTURN\_3@{FSMC\_BWTR3\_BUSTURN\_3}}
\index{FSMC\_BWTR3\_BUSTURN\_3@{FSMC\_BWTR3\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_BUSTURN\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+3~0x00080000U}

Bit 3 

Definition at line 3886 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST@{FSMC\_BWTR3\_DATAST}}
\index{FSMC\_BWTR3\_DATAST@{FSMC\_BWTR3\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST~0x0000\+FF00U}

DATAST [7\+:0] bits (Data-\/phase duration) 

Definition at line 3872 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_0@{FSMC\_BWTR3\_DATAST\_0}}
\index{FSMC\_BWTR3\_DATAST\_0@{FSMC\_BWTR3\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+0~0x00000100U}

Bit 0 

Definition at line 3873 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_1@{FSMC\_BWTR3\_DATAST\_1}}
\index{FSMC\_BWTR3\_DATAST\_1@{FSMC\_BWTR3\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+1~0x00000200U}

Bit 1 

Definition at line 3874 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_2@{FSMC\_BWTR3\_DATAST\_2}}
\index{FSMC\_BWTR3\_DATAST\_2@{FSMC\_BWTR3\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+2~0x00000400U}

Bit 2 

Definition at line 3875 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_3@{FSMC\_BWTR3\_DATAST\_3}}
\index{FSMC\_BWTR3\_DATAST\_3@{FSMC\_BWTR3\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+3~0x00000800U}

Bit 3 

Definition at line 3876 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd5b6e11c52314eb07772d72353002fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_4@{FSMC\_BWTR3\_DATAST\_4}}
\index{FSMC\_BWTR3\_DATAST\_4@{FSMC\_BWTR3\_DATAST\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+4~0x00001000U}

Bit 4 

Definition at line 3877 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga590322c15eb3fb579edec41fd4a86ea5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_5@{FSMC\_BWTR3\_DATAST\_5}}
\index{FSMC\_BWTR3\_DATAST\_5@{FSMC\_BWTR3\_DATAST\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+5~0x00002000U}

Bit 5 

Definition at line 3878 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3aec6604821cd38fafbceeaf81556d63}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_6@{FSMC\_BWTR3\_DATAST\_6}}
\index{FSMC\_BWTR3\_DATAST\_6@{FSMC\_BWTR3\_DATAST\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+6~0x00004000U}

Bit 6 

Definition at line 3879 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79e7035f0bb60e6082f699ee98d2ffc2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR3\_DATAST\_7@{FSMC\_BWTR3\_DATAST\_7}}
\index{FSMC\_BWTR3\_DATAST\_7@{FSMC\_BWTR3\_DATAST\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR3\_DATAST\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+7~0x00008000U}

Bit 7 

Definition at line 3880 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ACCMOD@{FSMC\_BWTR4\_ACCMOD}}
\index{FSMC\_BWTR4\_ACCMOD@{FSMC\_BWTR4\_ACCMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ACCMOD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD~0x30000000U}

ACCMOD[1\+:0] bits (Access mode) 

Definition at line 3921 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ACCMOD\_0@{FSMC\_BWTR4\_ACCMOD\_0}}
\index{FSMC\_BWTR4\_ACCMOD\_0@{FSMC\_BWTR4\_ACCMOD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ACCMOD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+0~0x10000000U}

Bit 0 

Definition at line 3922 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ACCMOD\_1@{FSMC\_BWTR4\_ACCMOD\_1}}
\index{FSMC\_BWTR4\_ACCMOD\_1@{FSMC\_BWTR4\_ACCMOD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ACCMOD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+1~0x20000000U}

Bit 1 

Definition at line 3923 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD@{FSMC\_BWTR4\_ADDHLD}}
\index{FSMC\_BWTR4\_ADDHLD@{FSMC\_BWTR4\_ADDHLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDHLD}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD~0x000000\+F0U}

ADDHLD[3\+:0] bits (Address-\/hold phase duration) 

Definition at line 3899 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD\_0@{FSMC\_BWTR4\_ADDHLD\_0}}
\index{FSMC\_BWTR4\_ADDHLD\_0@{FSMC\_BWTR4\_ADDHLD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDHLD\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3900 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD\_1@{FSMC\_BWTR4\_ADDHLD\_1}}
\index{FSMC\_BWTR4\_ADDHLD\_1@{FSMC\_BWTR4\_ADDHLD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDHLD\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3901 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD\_2@{FSMC\_BWTR4\_ADDHLD\_2}}
\index{FSMC\_BWTR4\_ADDHLD\_2@{FSMC\_BWTR4\_ADDHLD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDHLD\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 3902 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDHLD\_3@{FSMC\_BWTR4\_ADDHLD\_3}}
\index{FSMC\_BWTR4\_ADDHLD\_3@{FSMC\_BWTR4\_ADDHLD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDHLD\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 3903 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET@{FSMC\_BWTR4\_ADDSET}}
\index{FSMC\_BWTR4\_ADDSET@{FSMC\_BWTR4\_ADDSET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDSET}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET~0x0000000\+FU}

ADDSET[3\+:0] bits (Address setup phase duration) 

Definition at line 3893 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET\_0@{FSMC\_BWTR4\_ADDSET\_0}}
\index{FSMC\_BWTR4\_ADDSET\_0@{FSMC\_BWTR4\_ADDSET\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDSET\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+0~0x00000001U}

Bit 0 

Definition at line 3894 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET\_1@{FSMC\_BWTR4\_ADDSET\_1}}
\index{FSMC\_BWTR4\_ADDSET\_1@{FSMC\_BWTR4\_ADDSET\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDSET\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+1~0x00000002U}

Bit 1 

Definition at line 3895 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET\_2@{FSMC\_BWTR4\_ADDSET\_2}}
\index{FSMC\_BWTR4\_ADDSET\_2@{FSMC\_BWTR4\_ADDSET\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDSET\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+2~0x00000004U}

Bit 2 

Definition at line 3896 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_ADDSET\_3@{FSMC\_BWTR4\_ADDSET\_3}}
\index{FSMC\_BWTR4\_ADDSET\_3@{FSMC\_BWTR4\_ADDSET\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_ADDSET\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+3~0x00000008U}

Bit 3 

Definition at line 3897 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2251ad4a30e8fd743b5ee0cf1f64b479}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_BUSTURN@{FSMC\_BWTR4\_BUSTURN}}
\index{FSMC\_BWTR4\_BUSTURN@{FSMC\_BWTR4\_BUSTURN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_BUSTURN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN~0x000\+F0000U}

BUSTURN[3\+:0] bits (Bus turnaround duration) 

Definition at line 3915 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc959ee76e0bf42eca48b4cc8ddb5bf6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_BUSTURN\_0@{FSMC\_BWTR4\_BUSTURN\_0}}
\index{FSMC\_BWTR4\_BUSTURN\_0@{FSMC\_BWTR4\_BUSTURN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_BUSTURN\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+0~0x00010000U}

Bit 0 

Definition at line 3916 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e77325faba8acb512b97a5bfac186df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_BUSTURN\_1@{FSMC\_BWTR4\_BUSTURN\_1}}
\index{FSMC\_BWTR4\_BUSTURN\_1@{FSMC\_BWTR4\_BUSTURN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_BUSTURN\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+1~0x00020000U}

Bit 1 

Definition at line 3917 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc92938093fc0c4da4b3e82b0ac0f440}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_BUSTURN\_2@{FSMC\_BWTR4\_BUSTURN\_2}}
\index{FSMC\_BWTR4\_BUSTURN\_2@{FSMC\_BWTR4\_BUSTURN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_BUSTURN\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+2~0x00040000U}

Bit 2 

Definition at line 3918 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c239a600bcaa8addc11ef97c5c6248c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_BUSTURN\_3@{FSMC\_BWTR4\_BUSTURN\_3}}
\index{FSMC\_BWTR4\_BUSTURN\_3@{FSMC\_BWTR4\_BUSTURN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_BUSTURN\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+3~0x00080000U}

Bit 3 

Definition at line 3919 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST@{FSMC\_BWTR4\_DATAST}}
\index{FSMC\_BWTR4\_DATAST@{FSMC\_BWTR4\_DATAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST~0x0000\+FF00U}

DATAST [3\+:0] bits (Data-\/phase duration) 

Definition at line 3905 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_0@{FSMC\_BWTR4\_DATAST\_0}}
\index{FSMC\_BWTR4\_DATAST\_0@{FSMC\_BWTR4\_DATAST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+0~0x00000100U}

Bit 0 

Definition at line 3906 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_1@{FSMC\_BWTR4\_DATAST\_1}}
\index{FSMC\_BWTR4\_DATAST\_1@{FSMC\_BWTR4\_DATAST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+1~0x00000200U}

Bit 1 

Definition at line 3907 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_2@{FSMC\_BWTR4\_DATAST\_2}}
\index{FSMC\_BWTR4\_DATAST\_2@{FSMC\_BWTR4\_DATAST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+2~0x00000400U}

Bit 2 

Definition at line 3908 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_3@{FSMC\_BWTR4\_DATAST\_3}}
\index{FSMC\_BWTR4\_DATAST\_3@{FSMC\_BWTR4\_DATAST\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+3~0x00000800U}

Bit 3 

Definition at line 3909 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c8dde48be5fa0ea0e920d72e7b43ad0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_4@{FSMC\_BWTR4\_DATAST\_4}}
\index{FSMC\_BWTR4\_DATAST\_4@{FSMC\_BWTR4\_DATAST\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+4~0x00001000U}

Bit 4 

Definition at line 3910 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ff7e92fad8d55c205ee1225868c54a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_5@{FSMC\_BWTR4\_DATAST\_5}}
\index{FSMC\_BWTR4\_DATAST\_5@{FSMC\_BWTR4\_DATAST\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+5~0x00002000U}

Bit 5 

Definition at line 3911 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2dbfd952e906c67ec6bb813d220638f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_6@{FSMC\_BWTR4\_DATAST\_6}}
\index{FSMC\_BWTR4\_DATAST\_6@{FSMC\_BWTR4\_DATAST\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+6~0x00004000U}

Bit 6 

Definition at line 3912 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67a7e379e49efcdb4a42ed45eb20c620}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_BWTR4\_DATAST\_7@{FSMC\_BWTR4\_DATAST\_7}}
\index{FSMC\_BWTR4\_DATAST\_7@{FSMC\_BWTR4\_DATAST\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_BWTR4\_DATAST\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+7~0x00008000U}

Bit 7 

Definition at line 3913 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_ECCR2\_ECC2@{FSMC\_ECCR2\_ECC2}}
\index{FSMC\_ECCR2\_ECC2@{FSMC\_ECCR2\_ECC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_ECCR2\_ECC2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+ECCR2\+\_\+\+ECC2~0x\+FFFFFFFFU}

ECC result 

Definition at line 4324 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_ECCR3\_ECC3@{FSMC\_ECCR3\_ECC3}}
\index{FSMC\_ECCR3\_ECC3@{FSMC\_ECCR3\_ECC3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_ECCR3\_ECC3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+ECCR3\+\_\+\+ECC3~0x\+FFFFFFFFU}

ECC result 

Definition at line 4327 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2@{FSMC\_PATT2\_ATTHIZ2}}
\index{FSMC\_PATT2\_ATTHIZ2@{FSMC\_PATT2\_ATTHIZ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2~0x\+FF000000U}

ATTHIZ2[7\+:0] bits (Attribute memory 2 databus HiZ time) 

Definition at line 4190 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_0@{FSMC\_PATT2\_ATTHIZ2\_0}}
\index{FSMC\_PATT2\_ATTHIZ2\_0@{FSMC\_PATT2\_ATTHIZ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+0~0x01000000U}

Bit 0 

Definition at line 4191 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_1@{FSMC\_PATT2\_ATTHIZ2\_1}}
\index{FSMC\_PATT2\_ATTHIZ2\_1@{FSMC\_PATT2\_ATTHIZ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+1~0x02000000U}

Bit 1 

Definition at line 4192 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_2@{FSMC\_PATT2\_ATTHIZ2\_2}}
\index{FSMC\_PATT2\_ATTHIZ2\_2@{FSMC\_PATT2\_ATTHIZ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+2~0x04000000U}

Bit 2 

Definition at line 4193 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_3@{FSMC\_PATT2\_ATTHIZ2\_3}}
\index{FSMC\_PATT2\_ATTHIZ2\_3@{FSMC\_PATT2\_ATTHIZ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+3~0x08000000U}

Bit 3 

Definition at line 4194 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_4@{FSMC\_PATT2\_ATTHIZ2\_4}}
\index{FSMC\_PATT2\_ATTHIZ2\_4@{FSMC\_PATT2\_ATTHIZ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+4~0x10000000U}

Bit 4 

Definition at line 4195 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_5@{FSMC\_PATT2\_ATTHIZ2\_5}}
\index{FSMC\_PATT2\_ATTHIZ2\_5@{FSMC\_PATT2\_ATTHIZ2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+5~0x20000000U}

Bit 5 

Definition at line 4196 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_6@{FSMC\_PATT2\_ATTHIZ2\_6}}
\index{FSMC\_PATT2\_ATTHIZ2\_6@{FSMC\_PATT2\_ATTHIZ2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+6~0x40000000U}

Bit 6 

Definition at line 4197 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHIZ2\_7@{FSMC\_PATT2\_ATTHIZ2\_7}}
\index{FSMC\_PATT2\_ATTHIZ2\_7@{FSMC\_PATT2\_ATTHIZ2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHIZ2\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+7~0x80000000U}

Bit 7 

Definition at line 4198 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2@{FSMC\_PATT2\_ATTHOLD2}}
\index{FSMC\_PATT2\_ATTHOLD2@{FSMC\_PATT2\_ATTHOLD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2~0x00\+FF0000U}

ATTHOLD2[7\+:0] bits (Attribute memory 2 hold time) 

Definition at line 4180 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_0@{FSMC\_PATT2\_ATTHOLD2\_0}}
\index{FSMC\_PATT2\_ATTHOLD2\_0@{FSMC\_PATT2\_ATTHOLD2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+0~0x00010000U}

Bit 0 

Definition at line 4181 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_1@{FSMC\_PATT2\_ATTHOLD2\_1}}
\index{FSMC\_PATT2\_ATTHOLD2\_1@{FSMC\_PATT2\_ATTHOLD2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+1~0x00020000U}

Bit 1 

Definition at line 4182 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_2@{FSMC\_PATT2\_ATTHOLD2\_2}}
\index{FSMC\_PATT2\_ATTHOLD2\_2@{FSMC\_PATT2\_ATTHOLD2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+2~0x00040000U}

Bit 2 

Definition at line 4183 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_3@{FSMC\_PATT2\_ATTHOLD2\_3}}
\index{FSMC\_PATT2\_ATTHOLD2\_3@{FSMC\_PATT2\_ATTHOLD2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+3~0x00080000U}

Bit 3 

Definition at line 4184 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_4@{FSMC\_PATT2\_ATTHOLD2\_4}}
\index{FSMC\_PATT2\_ATTHOLD2\_4@{FSMC\_PATT2\_ATTHOLD2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+4~0x00100000U}

Bit 4 

Definition at line 4185 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_5@{FSMC\_PATT2\_ATTHOLD2\_5}}
\index{FSMC\_PATT2\_ATTHOLD2\_5@{FSMC\_PATT2\_ATTHOLD2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+5~0x00200000U}

Bit 5 

Definition at line 4186 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_6@{FSMC\_PATT2\_ATTHOLD2\_6}}
\index{FSMC\_PATT2\_ATTHOLD2\_6@{FSMC\_PATT2\_ATTHOLD2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+6~0x00400000U}

Bit 6 

Definition at line 4187 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTHOLD2\_7@{FSMC\_PATT2\_ATTHOLD2\_7}}
\index{FSMC\_PATT2\_ATTHOLD2\_7@{FSMC\_PATT2\_ATTHOLD2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTHOLD2\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+7~0x00800000U}

Bit 7 

Definition at line 4188 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2@{FSMC\_PATT2\_ATTSET2}}
\index{FSMC\_PATT2\_ATTSET2@{FSMC\_PATT2\_ATTSET2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2~0x000000\+FFU}

ATTSET2[7\+:0] bits (Attribute memory 2 setup time) 

Definition at line 4160 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_0@{FSMC\_PATT2\_ATTSET2\_0}}
\index{FSMC\_PATT2\_ATTSET2\_0@{FSMC\_PATT2\_ATTSET2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4161 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_1@{FSMC\_PATT2\_ATTSET2\_1}}
\index{FSMC\_PATT2\_ATTSET2\_1@{FSMC\_PATT2\_ATTSET2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4162 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_2@{FSMC\_PATT2\_ATTSET2\_2}}
\index{FSMC\_PATT2\_ATTSET2\_2@{FSMC\_PATT2\_ATTSET2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+2~0x00000004U}

Bit 2 

Definition at line 4163 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_3@{FSMC\_PATT2\_ATTSET2\_3}}
\index{FSMC\_PATT2\_ATTSET2\_3@{FSMC\_PATT2\_ATTSET2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+3~0x00000008U}

Bit 3 

Definition at line 4164 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_4@{FSMC\_PATT2\_ATTSET2\_4}}
\index{FSMC\_PATT2\_ATTSET2\_4@{FSMC\_PATT2\_ATTSET2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+4~0x00000010U}

Bit 4 

Definition at line 4165 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_5@{FSMC\_PATT2\_ATTSET2\_5}}
\index{FSMC\_PATT2\_ATTSET2\_5@{FSMC\_PATT2\_ATTSET2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+5~0x00000020U}

Bit 5 

Definition at line 4166 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_6@{FSMC\_PATT2\_ATTSET2\_6}}
\index{FSMC\_PATT2\_ATTSET2\_6@{FSMC\_PATT2\_ATTSET2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+6~0x00000040U}

Bit 6 

Definition at line 4167 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTSET2\_7@{FSMC\_PATT2\_ATTSET2\_7}}
\index{FSMC\_PATT2\_ATTSET2\_7@{FSMC\_PATT2\_ATTSET2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTSET2\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+7~0x00000080U}

Bit 7 

Definition at line 4168 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2@{FSMC\_PATT2\_ATTWAIT2}}
\index{FSMC\_PATT2\_ATTWAIT2@{FSMC\_PATT2\_ATTWAIT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2~0x0000\+FF00U}

ATTWAIT2[7\+:0] bits (Attribute memory 2 wait time) 

Definition at line 4170 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_0@{FSMC\_PATT2\_ATTWAIT2\_0}}
\index{FSMC\_PATT2\_ATTWAIT2\_0@{FSMC\_PATT2\_ATTWAIT2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+0~0x00000100U}

Bit 0 

Definition at line 4171 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_1@{FSMC\_PATT2\_ATTWAIT2\_1}}
\index{FSMC\_PATT2\_ATTWAIT2\_1@{FSMC\_PATT2\_ATTWAIT2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+1~0x00000200U}

Bit 1 

Definition at line 4172 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_2@{FSMC\_PATT2\_ATTWAIT2\_2}}
\index{FSMC\_PATT2\_ATTWAIT2\_2@{FSMC\_PATT2\_ATTWAIT2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+2~0x00000400U}

Bit 2 

Definition at line 4173 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_3@{FSMC\_PATT2\_ATTWAIT2\_3}}
\index{FSMC\_PATT2\_ATTWAIT2\_3@{FSMC\_PATT2\_ATTWAIT2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+3~0x00000800U}

Bit 3 

Definition at line 4174 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_4@{FSMC\_PATT2\_ATTWAIT2\_4}}
\index{FSMC\_PATT2\_ATTWAIT2\_4@{FSMC\_PATT2\_ATTWAIT2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+4~0x00001000U}

Bit 4 

Definition at line 4175 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_5@{FSMC\_PATT2\_ATTWAIT2\_5}}
\index{FSMC\_PATT2\_ATTWAIT2\_5@{FSMC\_PATT2\_ATTWAIT2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+5~0x00002000U}

Bit 5 

Definition at line 4176 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_6@{FSMC\_PATT2\_ATTWAIT2\_6}}
\index{FSMC\_PATT2\_ATTWAIT2\_6@{FSMC\_PATT2\_ATTWAIT2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+6~0x00004000U}

Bit 6 

Definition at line 4177 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT2\_ATTWAIT2\_7@{FSMC\_PATT2\_ATTWAIT2\_7}}
\index{FSMC\_PATT2\_ATTWAIT2\_7@{FSMC\_PATT2\_ATTWAIT2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT2\_ATTWAIT2\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+7~0x00008000U}

Bit 7 

Definition at line 4178 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3@{FSMC\_PATT3\_ATTHIZ3}}
\index{FSMC\_PATT3\_ATTHIZ3@{FSMC\_PATT3\_ATTHIZ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3~0x\+FF000000U}

ATTHIZ3[7\+:0] bits (Attribute memory 3 databus HiZ time) 

Definition at line 4231 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_0@{FSMC\_PATT3\_ATTHIZ3\_0}}
\index{FSMC\_PATT3\_ATTHIZ3\_0@{FSMC\_PATT3\_ATTHIZ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+0~0x01000000U}

Bit 0 

Definition at line 4232 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_1@{FSMC\_PATT3\_ATTHIZ3\_1}}
\index{FSMC\_PATT3\_ATTHIZ3\_1@{FSMC\_PATT3\_ATTHIZ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+1~0x02000000U}

Bit 1 

Definition at line 4233 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_2@{FSMC\_PATT3\_ATTHIZ3\_2}}
\index{FSMC\_PATT3\_ATTHIZ3\_2@{FSMC\_PATT3\_ATTHIZ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+2~0x04000000U}

Bit 2 

Definition at line 4234 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_3@{FSMC\_PATT3\_ATTHIZ3\_3}}
\index{FSMC\_PATT3\_ATTHIZ3\_3@{FSMC\_PATT3\_ATTHIZ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+3~0x08000000U}

Bit 3 

Definition at line 4235 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_4@{FSMC\_PATT3\_ATTHIZ3\_4}}
\index{FSMC\_PATT3\_ATTHIZ3\_4@{FSMC\_PATT3\_ATTHIZ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+4~0x10000000U}

Bit 4 

Definition at line 4236 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_5@{FSMC\_PATT3\_ATTHIZ3\_5}}
\index{FSMC\_PATT3\_ATTHIZ3\_5@{FSMC\_PATT3\_ATTHIZ3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+5~0x20000000U}

Bit 5 

Definition at line 4237 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_6@{FSMC\_PATT3\_ATTHIZ3\_6}}
\index{FSMC\_PATT3\_ATTHIZ3\_6@{FSMC\_PATT3\_ATTHIZ3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+6~0x40000000U}

Bit 6 

Definition at line 4238 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHIZ3\_7@{FSMC\_PATT3\_ATTHIZ3\_7}}
\index{FSMC\_PATT3\_ATTHIZ3\_7@{FSMC\_PATT3\_ATTHIZ3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHIZ3\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+7~0x80000000U}

Bit 7 

Definition at line 4239 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3@{FSMC\_PATT3\_ATTHOLD3}}
\index{FSMC\_PATT3\_ATTHOLD3@{FSMC\_PATT3\_ATTHOLD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3~0x00\+FF0000U}

ATTHOLD3[7\+:0] bits (Attribute memory 3 hold time) 

Definition at line 4221 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_0@{FSMC\_PATT3\_ATTHOLD3\_0}}
\index{FSMC\_PATT3\_ATTHOLD3\_0@{FSMC\_PATT3\_ATTHOLD3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+0~0x00010000U}

Bit 0 

Definition at line 4222 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_1@{FSMC\_PATT3\_ATTHOLD3\_1}}
\index{FSMC\_PATT3\_ATTHOLD3\_1@{FSMC\_PATT3\_ATTHOLD3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+1~0x00020000U}

Bit 1 

Definition at line 4223 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_2@{FSMC\_PATT3\_ATTHOLD3\_2}}
\index{FSMC\_PATT3\_ATTHOLD3\_2@{FSMC\_PATT3\_ATTHOLD3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+2~0x00040000U}

Bit 2 

Definition at line 4224 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_3@{FSMC\_PATT3\_ATTHOLD3\_3}}
\index{FSMC\_PATT3\_ATTHOLD3\_3@{FSMC\_PATT3\_ATTHOLD3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+3~0x00080000U}

Bit 3 

Definition at line 4225 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_4@{FSMC\_PATT3\_ATTHOLD3\_4}}
\index{FSMC\_PATT3\_ATTHOLD3\_4@{FSMC\_PATT3\_ATTHOLD3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+4~0x00100000U}

Bit 4 

Definition at line 4226 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_5@{FSMC\_PATT3\_ATTHOLD3\_5}}
\index{FSMC\_PATT3\_ATTHOLD3\_5@{FSMC\_PATT3\_ATTHOLD3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+5~0x00200000U}

Bit 5 

Definition at line 4227 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_6@{FSMC\_PATT3\_ATTHOLD3\_6}}
\index{FSMC\_PATT3\_ATTHOLD3\_6@{FSMC\_PATT3\_ATTHOLD3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+6~0x00400000U}

Bit 6 

Definition at line 4228 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTHOLD3\_7@{FSMC\_PATT3\_ATTHOLD3\_7}}
\index{FSMC\_PATT3\_ATTHOLD3\_7@{FSMC\_PATT3\_ATTHOLD3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTHOLD3\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+7~0x00800000U}

Bit 7 

Definition at line 4229 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3@{FSMC\_PATT3\_ATTSET3}}
\index{FSMC\_PATT3\_ATTSET3@{FSMC\_PATT3\_ATTSET3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3~0x000000\+FFU}

ATTSET3[7\+:0] bits (Attribute memory 3 setup time) 

Definition at line 4201 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_0@{FSMC\_PATT3\_ATTSET3\_0}}
\index{FSMC\_PATT3\_ATTSET3\_0@{FSMC\_PATT3\_ATTSET3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4202 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_1@{FSMC\_PATT3\_ATTSET3\_1}}
\index{FSMC\_PATT3\_ATTSET3\_1@{FSMC\_PATT3\_ATTSET3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4203 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_2@{FSMC\_PATT3\_ATTSET3\_2}}
\index{FSMC\_PATT3\_ATTSET3\_2@{FSMC\_PATT3\_ATTSET3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+2~0x00000004U}

Bit 2 

Definition at line 4204 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_3@{FSMC\_PATT3\_ATTSET3\_3}}
\index{FSMC\_PATT3\_ATTSET3\_3@{FSMC\_PATT3\_ATTSET3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+3~0x00000008U}

Bit 3 

Definition at line 4205 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_4@{FSMC\_PATT3\_ATTSET3\_4}}
\index{FSMC\_PATT3\_ATTSET3\_4@{FSMC\_PATT3\_ATTSET3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+4~0x00000010U}

Bit 4 

Definition at line 4206 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_5@{FSMC\_PATT3\_ATTSET3\_5}}
\index{FSMC\_PATT3\_ATTSET3\_5@{FSMC\_PATT3\_ATTSET3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+5~0x00000020U}

Bit 5 

Definition at line 4207 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_6@{FSMC\_PATT3\_ATTSET3\_6}}
\index{FSMC\_PATT3\_ATTSET3\_6@{FSMC\_PATT3\_ATTSET3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+6~0x00000040U}

Bit 6 

Definition at line 4208 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTSET3\_7@{FSMC\_PATT3\_ATTSET3\_7}}
\index{FSMC\_PATT3\_ATTSET3\_7@{FSMC\_PATT3\_ATTSET3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTSET3\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+7~0x00000080U}

Bit 7 

Definition at line 4209 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3@{FSMC\_PATT3\_ATTWAIT3}}
\index{FSMC\_PATT3\_ATTWAIT3@{FSMC\_PATT3\_ATTWAIT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3~0x0000\+FF00U}

ATTWAIT3[7\+:0] bits (Attribute memory 3 wait time) 

Definition at line 4211 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_0@{FSMC\_PATT3\_ATTWAIT3\_0}}
\index{FSMC\_PATT3\_ATTWAIT3\_0@{FSMC\_PATT3\_ATTWAIT3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+0~0x00000100U}

Bit 0 

Definition at line 4212 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_1@{FSMC\_PATT3\_ATTWAIT3\_1}}
\index{FSMC\_PATT3\_ATTWAIT3\_1@{FSMC\_PATT3\_ATTWAIT3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+1~0x00000200U}

Bit 1 

Definition at line 4213 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_2@{FSMC\_PATT3\_ATTWAIT3\_2}}
\index{FSMC\_PATT3\_ATTWAIT3\_2@{FSMC\_PATT3\_ATTWAIT3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+2~0x00000400U}

Bit 2 

Definition at line 4214 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_3@{FSMC\_PATT3\_ATTWAIT3\_3}}
\index{FSMC\_PATT3\_ATTWAIT3\_3@{FSMC\_PATT3\_ATTWAIT3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+3~0x00000800U}

Bit 3 

Definition at line 4215 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_4@{FSMC\_PATT3\_ATTWAIT3\_4}}
\index{FSMC\_PATT3\_ATTWAIT3\_4@{FSMC\_PATT3\_ATTWAIT3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+4~0x00001000U}

Bit 4 

Definition at line 4216 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_5@{FSMC\_PATT3\_ATTWAIT3\_5}}
\index{FSMC\_PATT3\_ATTWAIT3\_5@{FSMC\_PATT3\_ATTWAIT3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+5~0x00002000U}

Bit 5 

Definition at line 4217 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_6@{FSMC\_PATT3\_ATTWAIT3\_6}}
\index{FSMC\_PATT3\_ATTWAIT3\_6@{FSMC\_PATT3\_ATTWAIT3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+6~0x00004000U}

Bit 6 

Definition at line 4218 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT3\_ATTWAIT3\_7@{FSMC\_PATT3\_ATTWAIT3\_7}}
\index{FSMC\_PATT3\_ATTWAIT3\_7@{FSMC\_PATT3\_ATTWAIT3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT3\_ATTWAIT3\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+7~0x00008000U}

Bit 7 

Definition at line 4219 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4@{FSMC\_PATT4\_ATTHIZ4}}
\index{FSMC\_PATT4\_ATTHIZ4@{FSMC\_PATT4\_ATTHIZ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4~0x\+FF000000U}

ATTHIZ4[7\+:0] bits (Attribute memory 4 databus HiZ time) 

Definition at line 4272 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_0@{FSMC\_PATT4\_ATTHIZ4\_0}}
\index{FSMC\_PATT4\_ATTHIZ4\_0@{FSMC\_PATT4\_ATTHIZ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+0~0x01000000U}

Bit 0 

Definition at line 4273 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_1@{FSMC\_PATT4\_ATTHIZ4\_1}}
\index{FSMC\_PATT4\_ATTHIZ4\_1@{FSMC\_PATT4\_ATTHIZ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+1~0x02000000U}

Bit 1 

Definition at line 4274 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_2@{FSMC\_PATT4\_ATTHIZ4\_2}}
\index{FSMC\_PATT4\_ATTHIZ4\_2@{FSMC\_PATT4\_ATTHIZ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+2~0x04000000U}

Bit 2 

Definition at line 4275 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_3@{FSMC\_PATT4\_ATTHIZ4\_3}}
\index{FSMC\_PATT4\_ATTHIZ4\_3@{FSMC\_PATT4\_ATTHIZ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+3~0x08000000U}

Bit 3 

Definition at line 4276 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_4@{FSMC\_PATT4\_ATTHIZ4\_4}}
\index{FSMC\_PATT4\_ATTHIZ4\_4@{FSMC\_PATT4\_ATTHIZ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+4~0x10000000U}

Bit 4 

Definition at line 4277 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_5@{FSMC\_PATT4\_ATTHIZ4\_5}}
\index{FSMC\_PATT4\_ATTHIZ4\_5@{FSMC\_PATT4\_ATTHIZ4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+5~0x20000000U}

Bit 5 

Definition at line 4278 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_6@{FSMC\_PATT4\_ATTHIZ4\_6}}
\index{FSMC\_PATT4\_ATTHIZ4\_6@{FSMC\_PATT4\_ATTHIZ4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+6~0x40000000U}

Bit 6 

Definition at line 4279 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHIZ4\_7@{FSMC\_PATT4\_ATTHIZ4\_7}}
\index{FSMC\_PATT4\_ATTHIZ4\_7@{FSMC\_PATT4\_ATTHIZ4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHIZ4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+7~0x80000000U}

Bit 7 

Definition at line 4280 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4@{FSMC\_PATT4\_ATTHOLD4}}
\index{FSMC\_PATT4\_ATTHOLD4@{FSMC\_PATT4\_ATTHOLD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4~0x00\+FF0000U}

ATTHOLD4[7\+:0] bits (Attribute memory 4 hold time) 

Definition at line 4262 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_0@{FSMC\_PATT4\_ATTHOLD4\_0}}
\index{FSMC\_PATT4\_ATTHOLD4\_0@{FSMC\_PATT4\_ATTHOLD4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+0~0x00010000U}

Bit 0 

Definition at line 4263 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_1@{FSMC\_PATT4\_ATTHOLD4\_1}}
\index{FSMC\_PATT4\_ATTHOLD4\_1@{FSMC\_PATT4\_ATTHOLD4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+1~0x00020000U}

Bit 1 

Definition at line 4264 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_2@{FSMC\_PATT4\_ATTHOLD4\_2}}
\index{FSMC\_PATT4\_ATTHOLD4\_2@{FSMC\_PATT4\_ATTHOLD4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+2~0x00040000U}

Bit 2 

Definition at line 4265 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_3@{FSMC\_PATT4\_ATTHOLD4\_3}}
\index{FSMC\_PATT4\_ATTHOLD4\_3@{FSMC\_PATT4\_ATTHOLD4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+3~0x00080000U}

Bit 3 

Definition at line 4266 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_4@{FSMC\_PATT4\_ATTHOLD4\_4}}
\index{FSMC\_PATT4\_ATTHOLD4\_4@{FSMC\_PATT4\_ATTHOLD4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+4~0x00100000U}

Bit 4 

Definition at line 4267 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_5@{FSMC\_PATT4\_ATTHOLD4\_5}}
\index{FSMC\_PATT4\_ATTHOLD4\_5@{FSMC\_PATT4\_ATTHOLD4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+5~0x00200000U}

Bit 5 

Definition at line 4268 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_6@{FSMC\_PATT4\_ATTHOLD4\_6}}
\index{FSMC\_PATT4\_ATTHOLD4\_6@{FSMC\_PATT4\_ATTHOLD4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+6~0x00400000U}

Bit 6 

Definition at line 4269 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTHOLD4\_7@{FSMC\_PATT4\_ATTHOLD4\_7}}
\index{FSMC\_PATT4\_ATTHOLD4\_7@{FSMC\_PATT4\_ATTHOLD4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTHOLD4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+7~0x00800000U}

Bit 7 

Definition at line 4270 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4@{FSMC\_PATT4\_ATTSET4}}
\index{FSMC\_PATT4\_ATTSET4@{FSMC\_PATT4\_ATTSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4~0x000000\+FFU}

ATTSET4[7\+:0] bits (Attribute memory 4 setup time) 

Definition at line 4242 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_0@{FSMC\_PATT4\_ATTSET4\_0}}
\index{FSMC\_PATT4\_ATTSET4\_0@{FSMC\_PATT4\_ATTSET4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4243 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_1@{FSMC\_PATT4\_ATTSET4\_1}}
\index{FSMC\_PATT4\_ATTSET4\_1@{FSMC\_PATT4\_ATTSET4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4244 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_2@{FSMC\_PATT4\_ATTSET4\_2}}
\index{FSMC\_PATT4\_ATTSET4\_2@{FSMC\_PATT4\_ATTSET4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+2~0x00000004U}

Bit 2 

Definition at line 4245 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_3@{FSMC\_PATT4\_ATTSET4\_3}}
\index{FSMC\_PATT4\_ATTSET4\_3@{FSMC\_PATT4\_ATTSET4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+3~0x00000008U}

Bit 3 

Definition at line 4246 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_4@{FSMC\_PATT4\_ATTSET4\_4}}
\index{FSMC\_PATT4\_ATTSET4\_4@{FSMC\_PATT4\_ATTSET4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+4~0x00000010U}

Bit 4 

Definition at line 4247 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_5@{FSMC\_PATT4\_ATTSET4\_5}}
\index{FSMC\_PATT4\_ATTSET4\_5@{FSMC\_PATT4\_ATTSET4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+5~0x00000020U}

Bit 5 

Definition at line 4248 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_6@{FSMC\_PATT4\_ATTSET4\_6}}
\index{FSMC\_PATT4\_ATTSET4\_6@{FSMC\_PATT4\_ATTSET4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+6~0x00000040U}

Bit 6 

Definition at line 4249 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTSET4\_7@{FSMC\_PATT4\_ATTSET4\_7}}
\index{FSMC\_PATT4\_ATTSET4\_7@{FSMC\_PATT4\_ATTSET4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTSET4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+7~0x00000080U}

Bit 7 

Definition at line 4250 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4@{FSMC\_PATT4\_ATTWAIT4}}
\index{FSMC\_PATT4\_ATTWAIT4@{FSMC\_PATT4\_ATTWAIT4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4~0x0000\+FF00U}

ATTWAIT4[7\+:0] bits (Attribute memory 4 wait time) 

Definition at line 4252 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_0@{FSMC\_PATT4\_ATTWAIT4\_0}}
\index{FSMC\_PATT4\_ATTWAIT4\_0@{FSMC\_PATT4\_ATTWAIT4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+0~0x00000100U}

Bit 0 

Definition at line 4253 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_1@{FSMC\_PATT4\_ATTWAIT4\_1}}
\index{FSMC\_PATT4\_ATTWAIT4\_1@{FSMC\_PATT4\_ATTWAIT4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+1~0x00000200U}

Bit 1 

Definition at line 4254 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_2@{FSMC\_PATT4\_ATTWAIT4\_2}}
\index{FSMC\_PATT4\_ATTWAIT4\_2@{FSMC\_PATT4\_ATTWAIT4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+2~0x00000400U}

Bit 2 

Definition at line 4255 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_3@{FSMC\_PATT4\_ATTWAIT4\_3}}
\index{FSMC\_PATT4\_ATTWAIT4\_3@{FSMC\_PATT4\_ATTWAIT4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+3~0x00000800U}

Bit 3 

Definition at line 4256 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_4@{FSMC\_PATT4\_ATTWAIT4\_4}}
\index{FSMC\_PATT4\_ATTWAIT4\_4@{FSMC\_PATT4\_ATTWAIT4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+4~0x00001000U}

Bit 4 

Definition at line 4257 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_5@{FSMC\_PATT4\_ATTWAIT4\_5}}
\index{FSMC\_PATT4\_ATTWAIT4\_5@{FSMC\_PATT4\_ATTWAIT4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+5~0x00002000U}

Bit 5 

Definition at line 4258 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_6@{FSMC\_PATT4\_ATTWAIT4\_6}}
\index{FSMC\_PATT4\_ATTWAIT4\_6@{FSMC\_PATT4\_ATTWAIT4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+6~0x00004000U}

Bit 6 

Definition at line 4259 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PATT4\_ATTWAIT4\_7@{FSMC\_PATT4\_ATTWAIT4\_7}}
\index{FSMC\_PATT4\_ATTWAIT4\_7@{FSMC\_PATT4\_ATTWAIT4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PATT4\_ATTWAIT4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+7~0x00008000U}

Bit 7 

Definition at line 4260 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCEN@{FSMC\_PCR2\_ECCEN}}
\index{FSMC\_PCR2\_ECCEN@{FSMC\_PCR2\_ECCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_ECCEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCEN~0x00000040U}

ECC computation logic enable bit 

Definition at line 3934 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCPS@{FSMC\_PCR2\_ECCPS}}
\index{FSMC\_PCR2\_ECCPS@{FSMC\_PCR2\_ECCPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_ECCPS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCPS~0x000\+E0000U}

ECCPS[1\+:0] bits (ECC page size) 

Definition at line 3948 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCPS\_0@{FSMC\_PCR2\_ECCPS\_0}}
\index{FSMC\_PCR2\_ECCPS\_0@{FSMC\_PCR2\_ECCPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_ECCPS\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+0~0x00020000U}

Bit 0 

Definition at line 3949 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCPS\_1@{FSMC\_PCR2\_ECCPS\_1}}
\index{FSMC\_PCR2\_ECCPS\_1@{FSMC\_PCR2\_ECCPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_ECCPS\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+1~0x00040000U}

Bit 1 

Definition at line 3950 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_ECCPS\_2@{FSMC\_PCR2\_ECCPS\_2}}
\index{FSMC\_PCR2\_ECCPS\_2@{FSMC\_PCR2\_ECCPS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_ECCPS\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+2~0x00080000U}

Bit 2 

Definition at line 3951 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PBKEN@{FSMC\_PCR2\_PBKEN}}
\index{FSMC\_PCR2\_PBKEN@{FSMC\_PCR2\_PBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_PBKEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PBKEN~0x00000004U}

PC Card/\+NAND Flash memory bank enable bit 

Definition at line 3927 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PTYP@{FSMC\_PCR2\_PTYP}}
\index{FSMC\_PCR2\_PTYP@{FSMC\_PCR2\_PTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_PTYP}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PTYP~0x00000008U}

Memory type 

Definition at line 3928 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PWAITEN@{FSMC\_PCR2\_PWAITEN}}
\index{FSMC\_PCR2\_PWAITEN@{FSMC\_PCR2\_PWAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_PWAITEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN~0x00000002U}

Wait feature enable bit 

Definition at line 3926 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PWID@{FSMC\_PCR2\_PWID}}
\index{FSMC\_PCR2\_PWID@{FSMC\_PCR2\_PWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_PWID}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PWID~0x00000030U}

PWID[1\+:0] bits (NAND Flash databus width) 

Definition at line 3930 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PWID\_0@{FSMC\_PCR2\_PWID\_0}}
\index{FSMC\_PCR2\_PWID\_0@{FSMC\_PCR2\_PWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_PWID\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3931 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_PWID\_1@{FSMC\_PCR2\_PWID\_1}}
\index{FSMC\_PCR2\_PWID\_1@{FSMC\_PCR2\_PWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_PWID\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3932 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR@{FSMC\_PCR2\_TAR}}
\index{FSMC\_PCR2\_TAR@{FSMC\_PCR2\_TAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TAR}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR~0x0001\+E000U}

TAR[3\+:0] bits (ALE to RE delay) 

Definition at line 3942 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR\_0@{FSMC\_PCR2\_TAR\_0}}
\index{FSMC\_PCR2\_TAR\_0@{FSMC\_PCR2\_TAR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TAR\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+0~0x00002000U}

Bit 0 

Definition at line 3943 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR\_1@{FSMC\_PCR2\_TAR\_1}}
\index{FSMC\_PCR2\_TAR\_1@{FSMC\_PCR2\_TAR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TAR\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+1~0x00004000U}

Bit 1 

Definition at line 3944 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR\_2@{FSMC\_PCR2\_TAR\_2}}
\index{FSMC\_PCR2\_TAR\_2@{FSMC\_PCR2\_TAR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TAR\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+2~0x00008000U}

Bit 2 

Definition at line 3945 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TAR\_3@{FSMC\_PCR2\_TAR\_3}}
\index{FSMC\_PCR2\_TAR\_3@{FSMC\_PCR2\_TAR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TAR\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+3~0x00010000U}

Bit 3 

Definition at line 3946 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR@{FSMC\_PCR2\_TCLR}}
\index{FSMC\_PCR2\_TCLR@{FSMC\_PCR2\_TCLR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TCLR}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR~0x00001\+E00U}

TCLR[3\+:0] bits (CLE to RE delay) 

Definition at line 3936 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR\_0@{FSMC\_PCR2\_TCLR\_0}}
\index{FSMC\_PCR2\_TCLR\_0@{FSMC\_PCR2\_TCLR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TCLR\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+0~0x00000200U}

Bit 0 

Definition at line 3937 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR\_1@{FSMC\_PCR2\_TCLR\_1}}
\index{FSMC\_PCR2\_TCLR\_1@{FSMC\_PCR2\_TCLR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TCLR\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+1~0x00000400U}

Bit 1 

Definition at line 3938 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR\_2@{FSMC\_PCR2\_TCLR\_2}}
\index{FSMC\_PCR2\_TCLR\_2@{FSMC\_PCR2\_TCLR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TCLR\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+2~0x00000800U}

Bit 2 

Definition at line 3939 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR2\_TCLR\_3@{FSMC\_PCR2\_TCLR\_3}}
\index{FSMC\_PCR2\_TCLR\_3@{FSMC\_PCR2\_TCLR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR2\_TCLR\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+3~0x00001000U}

Bit 3 

Definition at line 3940 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCEN@{FSMC\_PCR3\_ECCEN}}
\index{FSMC\_PCR3\_ECCEN@{FSMC\_PCR3\_ECCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_ECCEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCEN~0x00000040U}

ECC computation logic enable bit 

Definition at line 3962 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCPS@{FSMC\_PCR3\_ECCPS}}
\index{FSMC\_PCR3\_ECCPS@{FSMC\_PCR3\_ECCPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_ECCPS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCPS~0x000\+E0000U}

ECCPS[2\+:0] bits (ECC page size) 

Definition at line 3976 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCPS\_0@{FSMC\_PCR3\_ECCPS\_0}}
\index{FSMC\_PCR3\_ECCPS\_0@{FSMC\_PCR3\_ECCPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_ECCPS\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+0~0x00020000U}

Bit 0 

Definition at line 3977 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCPS\_1@{FSMC\_PCR3\_ECCPS\_1}}
\index{FSMC\_PCR3\_ECCPS\_1@{FSMC\_PCR3\_ECCPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_ECCPS\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+1~0x00040000U}

Bit 1 

Definition at line 3978 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_ECCPS\_2@{FSMC\_PCR3\_ECCPS\_2}}
\index{FSMC\_PCR3\_ECCPS\_2@{FSMC\_PCR3\_ECCPS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_ECCPS\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+2~0x00080000U}

Bit 2 

Definition at line 3979 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PBKEN@{FSMC\_PCR3\_PBKEN}}
\index{FSMC\_PCR3\_PBKEN@{FSMC\_PCR3\_PBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_PBKEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PBKEN~0x00000004U}

PC Card/\+NAND Flash memory bank enable bit 

Definition at line 3955 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PTYP@{FSMC\_PCR3\_PTYP}}
\index{FSMC\_PCR3\_PTYP@{FSMC\_PCR3\_PTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_PTYP}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PTYP~0x00000008U}

Memory type 

Definition at line 3956 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PWAITEN@{FSMC\_PCR3\_PWAITEN}}
\index{FSMC\_PCR3\_PWAITEN@{FSMC\_PCR3\_PWAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_PWAITEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN~0x00000002U}

Wait feature enable bit 

Definition at line 3954 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PWID@{FSMC\_PCR3\_PWID}}
\index{FSMC\_PCR3\_PWID@{FSMC\_PCR3\_PWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_PWID}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PWID~0x00000030U}

PWID[1\+:0] bits (NAND Flash databus width) 

Definition at line 3958 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PWID\_0@{FSMC\_PCR3\_PWID\_0}}
\index{FSMC\_PCR3\_PWID\_0@{FSMC\_PCR3\_PWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_PWID\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3959 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_PWID\_1@{FSMC\_PCR3\_PWID\_1}}
\index{FSMC\_PCR3\_PWID\_1@{FSMC\_PCR3\_PWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_PWID\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3960 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR@{FSMC\_PCR3\_TAR}}
\index{FSMC\_PCR3\_TAR@{FSMC\_PCR3\_TAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TAR}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR~0x0001\+E000U}

TAR[3\+:0] bits (ALE to RE delay) 

Definition at line 3970 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR\_0@{FSMC\_PCR3\_TAR\_0}}
\index{FSMC\_PCR3\_TAR\_0@{FSMC\_PCR3\_TAR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TAR\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+0~0x00002000U}

Bit 0 

Definition at line 3971 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR\_1@{FSMC\_PCR3\_TAR\_1}}
\index{FSMC\_PCR3\_TAR\_1@{FSMC\_PCR3\_TAR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TAR\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+1~0x00004000U}

Bit 1 

Definition at line 3972 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR\_2@{FSMC\_PCR3\_TAR\_2}}
\index{FSMC\_PCR3\_TAR\_2@{FSMC\_PCR3\_TAR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TAR\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+2~0x00008000U}

Bit 2 

Definition at line 3973 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TAR\_3@{FSMC\_PCR3\_TAR\_3}}
\index{FSMC\_PCR3\_TAR\_3@{FSMC\_PCR3\_TAR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TAR\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+3~0x00010000U}

Bit 3 

Definition at line 3974 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR@{FSMC\_PCR3\_TCLR}}
\index{FSMC\_PCR3\_TCLR@{FSMC\_PCR3\_TCLR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TCLR}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR~0x00001\+E00U}

TCLR[3\+:0] bits (CLE to RE delay) 

Definition at line 3964 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR\_0@{FSMC\_PCR3\_TCLR\_0}}
\index{FSMC\_PCR3\_TCLR\_0@{FSMC\_PCR3\_TCLR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TCLR\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+0~0x00000200U}

Bit 0 

Definition at line 3965 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR\_1@{FSMC\_PCR3\_TCLR\_1}}
\index{FSMC\_PCR3\_TCLR\_1@{FSMC\_PCR3\_TCLR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TCLR\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+1~0x00000400U}

Bit 1 

Definition at line 3966 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR\_2@{FSMC\_PCR3\_TCLR\_2}}
\index{FSMC\_PCR3\_TCLR\_2@{FSMC\_PCR3\_TCLR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TCLR\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+2~0x00000800U}

Bit 2 

Definition at line 3967 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR3\_TCLR\_3@{FSMC\_PCR3\_TCLR\_3}}
\index{FSMC\_PCR3\_TCLR\_3@{FSMC\_PCR3\_TCLR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR3\_TCLR\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+3~0x00001000U}

Bit 3 

Definition at line 3968 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCEN@{FSMC\_PCR4\_ECCEN}}
\index{FSMC\_PCR4\_ECCEN@{FSMC\_PCR4\_ECCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_ECCEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCEN~0x00000040U}

ECC computation logic enable bit 

Definition at line 3990 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCPS@{FSMC\_PCR4\_ECCPS}}
\index{FSMC\_PCR4\_ECCPS@{FSMC\_PCR4\_ECCPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_ECCPS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCPS~0x000\+E0000U}

ECCPS[2\+:0] bits (ECC page size) 

Definition at line 4004 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCPS\_0@{FSMC\_PCR4\_ECCPS\_0}}
\index{FSMC\_PCR4\_ECCPS\_0@{FSMC\_PCR4\_ECCPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_ECCPS\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+0~0x00020000U}

Bit 0 

Definition at line 4005 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCPS\_1@{FSMC\_PCR4\_ECCPS\_1}}
\index{FSMC\_PCR4\_ECCPS\_1@{FSMC\_PCR4\_ECCPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_ECCPS\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+1~0x00040000U}

Bit 1 

Definition at line 4006 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_ECCPS\_2@{FSMC\_PCR4\_ECCPS\_2}}
\index{FSMC\_PCR4\_ECCPS\_2@{FSMC\_PCR4\_ECCPS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_ECCPS\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+2~0x00080000U}

Bit 2 

Definition at line 4007 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PBKEN@{FSMC\_PCR4\_PBKEN}}
\index{FSMC\_PCR4\_PBKEN@{FSMC\_PCR4\_PBKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_PBKEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PBKEN~0x00000004U}

PC Card/\+NAND Flash memory bank enable bit 

Definition at line 3983 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PTYP@{FSMC\_PCR4\_PTYP}}
\index{FSMC\_PCR4\_PTYP@{FSMC\_PCR4\_PTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_PTYP}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PTYP~0x00000008U}

Memory type 

Definition at line 3984 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PWAITEN@{FSMC\_PCR4\_PWAITEN}}
\index{FSMC\_PCR4\_PWAITEN@{FSMC\_PCR4\_PWAITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_PWAITEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN~0x00000002U}

Wait feature enable bit 

Definition at line 3982 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PWID@{FSMC\_PCR4\_PWID}}
\index{FSMC\_PCR4\_PWID@{FSMC\_PCR4\_PWID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_PWID}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PWID~0x00000030U}

PWID[1\+:0] bits (NAND Flash databus width) 

Definition at line 3986 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PWID\_0@{FSMC\_PCR4\_PWID\_0}}
\index{FSMC\_PCR4\_PWID\_0@{FSMC\_PCR4\_PWID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_PWID\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+0~0x00000010U}

Bit 0 

Definition at line 3987 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_PWID\_1@{FSMC\_PCR4\_PWID\_1}}
\index{FSMC\_PCR4\_PWID\_1@{FSMC\_PCR4\_PWID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_PWID\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+1~0x00000020U}

Bit 1 

Definition at line 3988 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR@{FSMC\_PCR4\_TAR}}
\index{FSMC\_PCR4\_TAR@{FSMC\_PCR4\_TAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TAR}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR~0x0001\+E000U}

TAR[3\+:0] bits (ALE to RE delay) 

Definition at line 3998 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR\_0@{FSMC\_PCR4\_TAR\_0}}
\index{FSMC\_PCR4\_TAR\_0@{FSMC\_PCR4\_TAR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TAR\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+0~0x00002000U}

Bit 0 

Definition at line 3999 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR\_1@{FSMC\_PCR4\_TAR\_1}}
\index{FSMC\_PCR4\_TAR\_1@{FSMC\_PCR4\_TAR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TAR\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+1~0x00004000U}

Bit 1 

Definition at line 4000 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR\_2@{FSMC\_PCR4\_TAR\_2}}
\index{FSMC\_PCR4\_TAR\_2@{FSMC\_PCR4\_TAR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TAR\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+2~0x00008000U}

Bit 2 

Definition at line 4001 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TAR\_3@{FSMC\_PCR4\_TAR\_3}}
\index{FSMC\_PCR4\_TAR\_3@{FSMC\_PCR4\_TAR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TAR\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+3~0x00010000U}

Bit 3 

Definition at line 4002 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR@{FSMC\_PCR4\_TCLR}}
\index{FSMC\_PCR4\_TCLR@{FSMC\_PCR4\_TCLR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TCLR}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR~0x00001\+E00U}

TCLR[3\+:0] bits (CLE to RE delay) 

Definition at line 3992 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR\_0@{FSMC\_PCR4\_TCLR\_0}}
\index{FSMC\_PCR4\_TCLR\_0@{FSMC\_PCR4\_TCLR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TCLR\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+0~0x00000200U}

Bit 0 

Definition at line 3993 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR\_1@{FSMC\_PCR4\_TCLR\_1}}
\index{FSMC\_PCR4\_TCLR\_1@{FSMC\_PCR4\_TCLR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TCLR\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+1~0x00000400U}

Bit 1 

Definition at line 3994 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR\_2@{FSMC\_PCR4\_TCLR\_2}}
\index{FSMC\_PCR4\_TCLR\_2@{FSMC\_PCR4\_TCLR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TCLR\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+2~0x00000800U}

Bit 2 

Definition at line 3995 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PCR4\_TCLR\_3@{FSMC\_PCR4\_TCLR\_3}}
\index{FSMC\_PCR4\_TCLR\_3@{FSMC\_PCR4\_TCLR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PCR4\_TCLR\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+3~0x00001000U}

Bit 3 

Definition at line 3996 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4@{FSMC\_PIO4\_IOHIZ4}}
\index{FSMC\_PIO4\_IOHIZ4@{FSMC\_PIO4\_IOHIZ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4~0x\+FF000000U}

IOHIZ4[7\+:0] bits (I/O 4 databus HiZ time) 

Definition at line 4313 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_0@{FSMC\_PIO4\_IOHIZ4\_0}}
\index{FSMC\_PIO4\_IOHIZ4\_0@{FSMC\_PIO4\_IOHIZ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+0~0x01000000U}

Bit 0 

Definition at line 4314 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_1@{FSMC\_PIO4\_IOHIZ4\_1}}
\index{FSMC\_PIO4\_IOHIZ4\_1@{FSMC\_PIO4\_IOHIZ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+1~0x02000000U}

Bit 1 

Definition at line 4315 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_2@{FSMC\_PIO4\_IOHIZ4\_2}}
\index{FSMC\_PIO4\_IOHIZ4\_2@{FSMC\_PIO4\_IOHIZ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+2~0x04000000U}

Bit 2 

Definition at line 4316 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_3@{FSMC\_PIO4\_IOHIZ4\_3}}
\index{FSMC\_PIO4\_IOHIZ4\_3@{FSMC\_PIO4\_IOHIZ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+3~0x08000000U}

Bit 3 

Definition at line 4317 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_4@{FSMC\_PIO4\_IOHIZ4\_4}}
\index{FSMC\_PIO4\_IOHIZ4\_4@{FSMC\_PIO4\_IOHIZ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+4~0x10000000U}

Bit 4 

Definition at line 4318 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_5@{FSMC\_PIO4\_IOHIZ4\_5}}
\index{FSMC\_PIO4\_IOHIZ4\_5@{FSMC\_PIO4\_IOHIZ4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+5~0x20000000U}

Bit 5 

Definition at line 4319 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_6@{FSMC\_PIO4\_IOHIZ4\_6}}
\index{FSMC\_PIO4\_IOHIZ4\_6@{FSMC\_PIO4\_IOHIZ4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+6~0x40000000U}

Bit 6 

Definition at line 4320 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHIZ4\_7@{FSMC\_PIO4\_IOHIZ4\_7}}
\index{FSMC\_PIO4\_IOHIZ4\_7@{FSMC\_PIO4\_IOHIZ4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHIZ4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+7~0x80000000U}

Bit 7 

Definition at line 4321 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4@{FSMC\_PIO4\_IOHOLD4}}
\index{FSMC\_PIO4\_IOHOLD4@{FSMC\_PIO4\_IOHOLD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4~0x00\+FF0000U}

IOHOLD4[7\+:0] bits (I/O 4 hold time) 

Definition at line 4303 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_0@{FSMC\_PIO4\_IOHOLD4\_0}}
\index{FSMC\_PIO4\_IOHOLD4\_0@{FSMC\_PIO4\_IOHOLD4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+0~0x00010000U}

Bit 0 

Definition at line 4304 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_1@{FSMC\_PIO4\_IOHOLD4\_1}}
\index{FSMC\_PIO4\_IOHOLD4\_1@{FSMC\_PIO4\_IOHOLD4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+1~0x00020000U}

Bit 1 

Definition at line 4305 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_2@{FSMC\_PIO4\_IOHOLD4\_2}}
\index{FSMC\_PIO4\_IOHOLD4\_2@{FSMC\_PIO4\_IOHOLD4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+2~0x00040000U}

Bit 2 

Definition at line 4306 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_3@{FSMC\_PIO4\_IOHOLD4\_3}}
\index{FSMC\_PIO4\_IOHOLD4\_3@{FSMC\_PIO4\_IOHOLD4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+3~0x00080000U}

Bit 3 

Definition at line 4307 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_4@{FSMC\_PIO4\_IOHOLD4\_4}}
\index{FSMC\_PIO4\_IOHOLD4\_4@{FSMC\_PIO4\_IOHOLD4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+4~0x00100000U}

Bit 4 

Definition at line 4308 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_5@{FSMC\_PIO4\_IOHOLD4\_5}}
\index{FSMC\_PIO4\_IOHOLD4\_5@{FSMC\_PIO4\_IOHOLD4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+5~0x00200000U}

Bit 5 

Definition at line 4309 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_6@{FSMC\_PIO4\_IOHOLD4\_6}}
\index{FSMC\_PIO4\_IOHOLD4\_6@{FSMC\_PIO4\_IOHOLD4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+6~0x00400000U}

Bit 6 

Definition at line 4310 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOHOLD4\_7@{FSMC\_PIO4\_IOHOLD4\_7}}
\index{FSMC\_PIO4\_IOHOLD4\_7@{FSMC\_PIO4\_IOHOLD4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOHOLD4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+7~0x00800000U}

Bit 7 

Definition at line 4311 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4@{FSMC\_PIO4\_IOSET4}}
\index{FSMC\_PIO4\_IOSET4@{FSMC\_PIO4\_IOSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4~0x000000\+FFU}

IOSET4[7\+:0] bits (I/O 4 setup time) 

Definition at line 4283 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_0@{FSMC\_PIO4\_IOSET4\_0}}
\index{FSMC\_PIO4\_IOSET4\_0@{FSMC\_PIO4\_IOSET4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4284 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_1@{FSMC\_PIO4\_IOSET4\_1}}
\index{FSMC\_PIO4\_IOSET4\_1@{FSMC\_PIO4\_IOSET4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4285 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_2@{FSMC\_PIO4\_IOSET4\_2}}
\index{FSMC\_PIO4\_IOSET4\_2@{FSMC\_PIO4\_IOSET4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+2~0x00000004U}

Bit 2 

Definition at line 4286 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_3@{FSMC\_PIO4\_IOSET4\_3}}
\index{FSMC\_PIO4\_IOSET4\_3@{FSMC\_PIO4\_IOSET4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+3~0x00000008U}

Bit 3 

Definition at line 4287 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_4@{FSMC\_PIO4\_IOSET4\_4}}
\index{FSMC\_PIO4\_IOSET4\_4@{FSMC\_PIO4\_IOSET4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+4~0x00000010U}

Bit 4 

Definition at line 4288 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_5@{FSMC\_PIO4\_IOSET4\_5}}
\index{FSMC\_PIO4\_IOSET4\_5@{FSMC\_PIO4\_IOSET4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+5~0x00000020U}

Bit 5 

Definition at line 4289 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_6@{FSMC\_PIO4\_IOSET4\_6}}
\index{FSMC\_PIO4\_IOSET4\_6@{FSMC\_PIO4\_IOSET4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+6~0x00000040U}

Bit 6 

Definition at line 4290 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOSET4\_7@{FSMC\_PIO4\_IOSET4\_7}}
\index{FSMC\_PIO4\_IOSET4\_7@{FSMC\_PIO4\_IOSET4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOSET4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+7~0x00000080U}

Bit 7 

Definition at line 4291 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4@{FSMC\_PIO4\_IOWAIT4}}
\index{FSMC\_PIO4\_IOWAIT4@{FSMC\_PIO4\_IOWAIT4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4~0x0000\+FF00U}

IOWAIT4[7\+:0] bits (I/O 4 wait time) 

Definition at line 4293 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_0@{FSMC\_PIO4\_IOWAIT4\_0}}
\index{FSMC\_PIO4\_IOWAIT4\_0@{FSMC\_PIO4\_IOWAIT4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+0~0x00000100U}

Bit 0 

Definition at line 4294 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_1@{FSMC\_PIO4\_IOWAIT4\_1}}
\index{FSMC\_PIO4\_IOWAIT4\_1@{FSMC\_PIO4\_IOWAIT4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+1~0x00000200U}

Bit 1 

Definition at line 4295 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_2@{FSMC\_PIO4\_IOWAIT4\_2}}
\index{FSMC\_PIO4\_IOWAIT4\_2@{FSMC\_PIO4\_IOWAIT4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+2~0x00000400U}

Bit 2 

Definition at line 4296 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_3@{FSMC\_PIO4\_IOWAIT4\_3}}
\index{FSMC\_PIO4\_IOWAIT4\_3@{FSMC\_PIO4\_IOWAIT4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+3~0x00000800U}

Bit 3 

Definition at line 4297 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_4@{FSMC\_PIO4\_IOWAIT4\_4}}
\index{FSMC\_PIO4\_IOWAIT4\_4@{FSMC\_PIO4\_IOWAIT4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+4~0x00001000U}

Bit 4 

Definition at line 4298 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_5@{FSMC\_PIO4\_IOWAIT4\_5}}
\index{FSMC\_PIO4\_IOWAIT4\_5@{FSMC\_PIO4\_IOWAIT4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+5~0x00002000U}

Bit 5 

Definition at line 4299 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_6@{FSMC\_PIO4\_IOWAIT4\_6}}
\index{FSMC\_PIO4\_IOWAIT4\_6@{FSMC\_PIO4\_IOWAIT4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+6~0x00004000U}

Bit 6 

Definition at line 4300 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PIO4\_IOWAIT4\_7@{FSMC\_PIO4\_IOWAIT4\_7}}
\index{FSMC\_PIO4\_IOWAIT4\_7@{FSMC\_PIO4\_IOWAIT4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PIO4\_IOWAIT4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+7~0x00008000U}

Bit 7 

Definition at line 4301 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2@{FSMC\_PMEM2\_MEMHIZ2}}
\index{FSMC\_PMEM2\_MEMHIZ2@{FSMC\_PMEM2\_MEMHIZ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2~0x\+FF000000U}

MEMHIZ2[7\+:0] bits (Common memory 2 databus HiZ time) 

Definition at line 4067 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_0@{FSMC\_PMEM2\_MEMHIZ2\_0}}
\index{FSMC\_PMEM2\_MEMHIZ2\_0@{FSMC\_PMEM2\_MEMHIZ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+0~0x01000000U}

Bit 0 

Definition at line 4068 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_1@{FSMC\_PMEM2\_MEMHIZ2\_1}}
\index{FSMC\_PMEM2\_MEMHIZ2\_1@{FSMC\_PMEM2\_MEMHIZ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+1~0x02000000U}

Bit 1 

Definition at line 4069 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_2@{FSMC\_PMEM2\_MEMHIZ2\_2}}
\index{FSMC\_PMEM2\_MEMHIZ2\_2@{FSMC\_PMEM2\_MEMHIZ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+2~0x04000000U}

Bit 2 

Definition at line 4070 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_3@{FSMC\_PMEM2\_MEMHIZ2\_3}}
\index{FSMC\_PMEM2\_MEMHIZ2\_3@{FSMC\_PMEM2\_MEMHIZ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+3~0x08000000U}

Bit 3 

Definition at line 4071 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_4@{FSMC\_PMEM2\_MEMHIZ2\_4}}
\index{FSMC\_PMEM2\_MEMHIZ2\_4@{FSMC\_PMEM2\_MEMHIZ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+4~0x10000000U}

Bit 4 

Definition at line 4072 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_5@{FSMC\_PMEM2\_MEMHIZ2\_5}}
\index{FSMC\_PMEM2\_MEMHIZ2\_5@{FSMC\_PMEM2\_MEMHIZ2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+5~0x20000000U}

Bit 5 

Definition at line 4073 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_6@{FSMC\_PMEM2\_MEMHIZ2\_6}}
\index{FSMC\_PMEM2\_MEMHIZ2\_6@{FSMC\_PMEM2\_MEMHIZ2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+6~0x40000000U}

Bit 6 

Definition at line 4074 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHIZ2\_7@{FSMC\_PMEM2\_MEMHIZ2\_7}}
\index{FSMC\_PMEM2\_MEMHIZ2\_7@{FSMC\_PMEM2\_MEMHIZ2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHIZ2\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+7~0x80000000U}

Bit 7 

Definition at line 4075 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2@{FSMC\_PMEM2\_MEMHOLD2}}
\index{FSMC\_PMEM2\_MEMHOLD2@{FSMC\_PMEM2\_MEMHOLD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2~0x00\+FF0000U}

MEMHOLD2[7\+:0] bits (Common memory 2 hold time) 

Definition at line 4057 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_0@{FSMC\_PMEM2\_MEMHOLD2\_0}}
\index{FSMC\_PMEM2\_MEMHOLD2\_0@{FSMC\_PMEM2\_MEMHOLD2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+0~0x00010000U}

Bit 0 

Definition at line 4058 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_1@{FSMC\_PMEM2\_MEMHOLD2\_1}}
\index{FSMC\_PMEM2\_MEMHOLD2\_1@{FSMC\_PMEM2\_MEMHOLD2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+1~0x00020000U}

Bit 1 

Definition at line 4059 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_2@{FSMC\_PMEM2\_MEMHOLD2\_2}}
\index{FSMC\_PMEM2\_MEMHOLD2\_2@{FSMC\_PMEM2\_MEMHOLD2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+2~0x00040000U}

Bit 2 

Definition at line 4060 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_3@{FSMC\_PMEM2\_MEMHOLD2\_3}}
\index{FSMC\_PMEM2\_MEMHOLD2\_3@{FSMC\_PMEM2\_MEMHOLD2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+3~0x00080000U}

Bit 3 

Definition at line 4061 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_4@{FSMC\_PMEM2\_MEMHOLD2\_4}}
\index{FSMC\_PMEM2\_MEMHOLD2\_4@{FSMC\_PMEM2\_MEMHOLD2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+4~0x00100000U}

Bit 4 

Definition at line 4062 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_5@{FSMC\_PMEM2\_MEMHOLD2\_5}}
\index{FSMC\_PMEM2\_MEMHOLD2\_5@{FSMC\_PMEM2\_MEMHOLD2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+5~0x00200000U}

Bit 5 

Definition at line 4063 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_6@{FSMC\_PMEM2\_MEMHOLD2\_6}}
\index{FSMC\_PMEM2\_MEMHOLD2\_6@{FSMC\_PMEM2\_MEMHOLD2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+6~0x00400000U}

Bit 6 

Definition at line 4064 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMHOLD2\_7@{FSMC\_PMEM2\_MEMHOLD2\_7}}
\index{FSMC\_PMEM2\_MEMHOLD2\_7@{FSMC\_PMEM2\_MEMHOLD2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMHOLD2\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+7~0x00800000U}

Bit 7 

Definition at line 4065 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2@{FSMC\_PMEM2\_MEMSET2}}
\index{FSMC\_PMEM2\_MEMSET2@{FSMC\_PMEM2\_MEMSET2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2~0x000000\+FFU}

MEMSET2[7\+:0] bits (Common memory 2 setup time) 

Definition at line 4037 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_0@{FSMC\_PMEM2\_MEMSET2\_0}}
\index{FSMC\_PMEM2\_MEMSET2\_0@{FSMC\_PMEM2\_MEMSET2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4038 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_1@{FSMC\_PMEM2\_MEMSET2\_1}}
\index{FSMC\_PMEM2\_MEMSET2\_1@{FSMC\_PMEM2\_MEMSET2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4039 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_2@{FSMC\_PMEM2\_MEMSET2\_2}}
\index{FSMC\_PMEM2\_MEMSET2\_2@{FSMC\_PMEM2\_MEMSET2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+2~0x00000004U}

Bit 2 

Definition at line 4040 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_3@{FSMC\_PMEM2\_MEMSET2\_3}}
\index{FSMC\_PMEM2\_MEMSET2\_3@{FSMC\_PMEM2\_MEMSET2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+3~0x00000008U}

Bit 3 

Definition at line 4041 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_4@{FSMC\_PMEM2\_MEMSET2\_4}}
\index{FSMC\_PMEM2\_MEMSET2\_4@{FSMC\_PMEM2\_MEMSET2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+4~0x00000010U}

Bit 4 

Definition at line 4042 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_5@{FSMC\_PMEM2\_MEMSET2\_5}}
\index{FSMC\_PMEM2\_MEMSET2\_5@{FSMC\_PMEM2\_MEMSET2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+5~0x00000020U}

Bit 5 

Definition at line 4043 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_6@{FSMC\_PMEM2\_MEMSET2\_6}}
\index{FSMC\_PMEM2\_MEMSET2\_6@{FSMC\_PMEM2\_MEMSET2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+6~0x00000040U}

Bit 6 

Definition at line 4044 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMSET2\_7@{FSMC\_PMEM2\_MEMSET2\_7}}
\index{FSMC\_PMEM2\_MEMSET2\_7@{FSMC\_PMEM2\_MEMSET2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMSET2\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+7~0x00000080U}

Bit 7 

Definition at line 4045 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2@{FSMC\_PMEM2\_MEMWAIT2}}
\index{FSMC\_PMEM2\_MEMWAIT2@{FSMC\_PMEM2\_MEMWAIT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2~0x0000\+FF00U}

MEMWAIT2[7\+:0] bits (Common memory 2 wait time) 

Definition at line 4047 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_0@{FSMC\_PMEM2\_MEMWAIT2\_0}}
\index{FSMC\_PMEM2\_MEMWAIT2\_0@{FSMC\_PMEM2\_MEMWAIT2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+0~0x00000100U}

Bit 0 

Definition at line 4048 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_1@{FSMC\_PMEM2\_MEMWAIT2\_1}}
\index{FSMC\_PMEM2\_MEMWAIT2\_1@{FSMC\_PMEM2\_MEMWAIT2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+1~0x00000200U}

Bit 1 

Definition at line 4049 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_2@{FSMC\_PMEM2\_MEMWAIT2\_2}}
\index{FSMC\_PMEM2\_MEMWAIT2\_2@{FSMC\_PMEM2\_MEMWAIT2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+2~0x00000400U}

Bit 2 

Definition at line 4050 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_3@{FSMC\_PMEM2\_MEMWAIT2\_3}}
\index{FSMC\_PMEM2\_MEMWAIT2\_3@{FSMC\_PMEM2\_MEMWAIT2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+3~0x00000800U}

Bit 3 

Definition at line 4051 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_4@{FSMC\_PMEM2\_MEMWAIT2\_4}}
\index{FSMC\_PMEM2\_MEMWAIT2\_4@{FSMC\_PMEM2\_MEMWAIT2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+4~0x00001000U}

Bit 4 

Definition at line 4052 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_5@{FSMC\_PMEM2\_MEMWAIT2\_5}}
\index{FSMC\_PMEM2\_MEMWAIT2\_5@{FSMC\_PMEM2\_MEMWAIT2\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+5~0x00002000U}

Bit 5 

Definition at line 4053 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_6@{FSMC\_PMEM2\_MEMWAIT2\_6}}
\index{FSMC\_PMEM2\_MEMWAIT2\_6@{FSMC\_PMEM2\_MEMWAIT2\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+6~0x00004000U}

Bit 6 

Definition at line 4054 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM2\_MEMWAIT2\_7@{FSMC\_PMEM2\_MEMWAIT2\_7}}
\index{FSMC\_PMEM2\_MEMWAIT2\_7@{FSMC\_PMEM2\_MEMWAIT2\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM2\_MEMWAIT2\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+7~0x00008000U}

Bit 7 

Definition at line 4055 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3@{FSMC\_PMEM3\_MEMHIZ3}}
\index{FSMC\_PMEM3\_MEMHIZ3@{FSMC\_PMEM3\_MEMHIZ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3~0x\+FF000000U}

MEMHIZ3[7\+:0] bits (Common memory 3 databus HiZ time) 

Definition at line 4108 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_0@{FSMC\_PMEM3\_MEMHIZ3\_0}}
\index{FSMC\_PMEM3\_MEMHIZ3\_0@{FSMC\_PMEM3\_MEMHIZ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+0~0x01000000U}

Bit 0 

Definition at line 4109 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_1@{FSMC\_PMEM3\_MEMHIZ3\_1}}
\index{FSMC\_PMEM3\_MEMHIZ3\_1@{FSMC\_PMEM3\_MEMHIZ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+1~0x02000000U}

Bit 1 

Definition at line 4110 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_2@{FSMC\_PMEM3\_MEMHIZ3\_2}}
\index{FSMC\_PMEM3\_MEMHIZ3\_2@{FSMC\_PMEM3\_MEMHIZ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+2~0x04000000U}

Bit 2 

Definition at line 4111 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_3@{FSMC\_PMEM3\_MEMHIZ3\_3}}
\index{FSMC\_PMEM3\_MEMHIZ3\_3@{FSMC\_PMEM3\_MEMHIZ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+3~0x08000000U}

Bit 3 

Definition at line 4112 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_4@{FSMC\_PMEM3\_MEMHIZ3\_4}}
\index{FSMC\_PMEM3\_MEMHIZ3\_4@{FSMC\_PMEM3\_MEMHIZ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+4~0x10000000U}

Bit 4 

Definition at line 4113 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_5@{FSMC\_PMEM3\_MEMHIZ3\_5}}
\index{FSMC\_PMEM3\_MEMHIZ3\_5@{FSMC\_PMEM3\_MEMHIZ3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+5~0x20000000U}

Bit 5 

Definition at line 4114 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_6@{FSMC\_PMEM3\_MEMHIZ3\_6}}
\index{FSMC\_PMEM3\_MEMHIZ3\_6@{FSMC\_PMEM3\_MEMHIZ3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+6~0x40000000U}

Bit 6 

Definition at line 4115 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHIZ3\_7@{FSMC\_PMEM3\_MEMHIZ3\_7}}
\index{FSMC\_PMEM3\_MEMHIZ3\_7@{FSMC\_PMEM3\_MEMHIZ3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHIZ3\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+7~0x80000000U}

Bit 7 

Definition at line 4116 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3@{FSMC\_PMEM3\_MEMHOLD3}}
\index{FSMC\_PMEM3\_MEMHOLD3@{FSMC\_PMEM3\_MEMHOLD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3~0x00\+FF0000U}

MEMHOLD3[7\+:0] bits (Common memory 3 hold time) 

Definition at line 4098 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_0@{FSMC\_PMEM3\_MEMHOLD3\_0}}
\index{FSMC\_PMEM3\_MEMHOLD3\_0@{FSMC\_PMEM3\_MEMHOLD3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+0~0x00010000U}

Bit 0 

Definition at line 4099 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_1@{FSMC\_PMEM3\_MEMHOLD3\_1}}
\index{FSMC\_PMEM3\_MEMHOLD3\_1@{FSMC\_PMEM3\_MEMHOLD3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+1~0x00020000U}

Bit 1 

Definition at line 4100 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_2@{FSMC\_PMEM3\_MEMHOLD3\_2}}
\index{FSMC\_PMEM3\_MEMHOLD3\_2@{FSMC\_PMEM3\_MEMHOLD3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+2~0x00040000U}

Bit 2 

Definition at line 4101 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_3@{FSMC\_PMEM3\_MEMHOLD3\_3}}
\index{FSMC\_PMEM3\_MEMHOLD3\_3@{FSMC\_PMEM3\_MEMHOLD3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+3~0x00080000U}

Bit 3 

Definition at line 4102 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_4@{FSMC\_PMEM3\_MEMHOLD3\_4}}
\index{FSMC\_PMEM3\_MEMHOLD3\_4@{FSMC\_PMEM3\_MEMHOLD3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+4~0x00100000U}

Bit 4 

Definition at line 4103 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_5@{FSMC\_PMEM3\_MEMHOLD3\_5}}
\index{FSMC\_PMEM3\_MEMHOLD3\_5@{FSMC\_PMEM3\_MEMHOLD3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+5~0x00200000U}

Bit 5 

Definition at line 4104 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_6@{FSMC\_PMEM3\_MEMHOLD3\_6}}
\index{FSMC\_PMEM3\_MEMHOLD3\_6@{FSMC\_PMEM3\_MEMHOLD3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+6~0x00400000U}

Bit 6 

Definition at line 4105 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMHOLD3\_7@{FSMC\_PMEM3\_MEMHOLD3\_7}}
\index{FSMC\_PMEM3\_MEMHOLD3\_7@{FSMC\_PMEM3\_MEMHOLD3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMHOLD3\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+7~0x00800000U}

Bit 7 

Definition at line 4106 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3@{FSMC\_PMEM3\_MEMSET3}}
\index{FSMC\_PMEM3\_MEMSET3@{FSMC\_PMEM3\_MEMSET3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3~0x000000\+FFU}

MEMSET3[7\+:0] bits (Common memory 3 setup time) 

Definition at line 4078 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_0@{FSMC\_PMEM3\_MEMSET3\_0}}
\index{FSMC\_PMEM3\_MEMSET3\_0@{FSMC\_PMEM3\_MEMSET3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4079 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_1@{FSMC\_PMEM3\_MEMSET3\_1}}
\index{FSMC\_PMEM3\_MEMSET3\_1@{FSMC\_PMEM3\_MEMSET3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4080 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_2@{FSMC\_PMEM3\_MEMSET3\_2}}
\index{FSMC\_PMEM3\_MEMSET3\_2@{FSMC\_PMEM3\_MEMSET3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+2~0x00000004U}

Bit 2 

Definition at line 4081 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_3@{FSMC\_PMEM3\_MEMSET3\_3}}
\index{FSMC\_PMEM3\_MEMSET3\_3@{FSMC\_PMEM3\_MEMSET3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+3~0x00000008U}

Bit 3 

Definition at line 4082 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_4@{FSMC\_PMEM3\_MEMSET3\_4}}
\index{FSMC\_PMEM3\_MEMSET3\_4@{FSMC\_PMEM3\_MEMSET3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+4~0x00000010U}

Bit 4 

Definition at line 4083 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_5@{FSMC\_PMEM3\_MEMSET3\_5}}
\index{FSMC\_PMEM3\_MEMSET3\_5@{FSMC\_PMEM3\_MEMSET3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+5~0x00000020U}

Bit 5 

Definition at line 4084 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_6@{FSMC\_PMEM3\_MEMSET3\_6}}
\index{FSMC\_PMEM3\_MEMSET3\_6@{FSMC\_PMEM3\_MEMSET3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+6~0x00000040U}

Bit 6 

Definition at line 4085 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMSET3\_7@{FSMC\_PMEM3\_MEMSET3\_7}}
\index{FSMC\_PMEM3\_MEMSET3\_7@{FSMC\_PMEM3\_MEMSET3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMSET3\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+7~0x00000080U}

Bit 7 

Definition at line 4086 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3@{FSMC\_PMEM3\_MEMWAIT3}}
\index{FSMC\_PMEM3\_MEMWAIT3@{FSMC\_PMEM3\_MEMWAIT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3~0x0000\+FF00U}

MEMWAIT3[7\+:0] bits (Common memory 3 wait time) 

Definition at line 4088 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_0@{FSMC\_PMEM3\_MEMWAIT3\_0}}
\index{FSMC\_PMEM3\_MEMWAIT3\_0@{FSMC\_PMEM3\_MEMWAIT3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+0~0x00000100U}

Bit 0 

Definition at line 4089 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_1@{FSMC\_PMEM3\_MEMWAIT3\_1}}
\index{FSMC\_PMEM3\_MEMWAIT3\_1@{FSMC\_PMEM3\_MEMWAIT3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+1~0x00000200U}

Bit 1 

Definition at line 4090 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_2@{FSMC\_PMEM3\_MEMWAIT3\_2}}
\index{FSMC\_PMEM3\_MEMWAIT3\_2@{FSMC\_PMEM3\_MEMWAIT3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+2~0x00000400U}

Bit 2 

Definition at line 4091 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_3@{FSMC\_PMEM3\_MEMWAIT3\_3}}
\index{FSMC\_PMEM3\_MEMWAIT3\_3@{FSMC\_PMEM3\_MEMWAIT3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+3~0x00000800U}

Bit 3 

Definition at line 4092 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_4@{FSMC\_PMEM3\_MEMWAIT3\_4}}
\index{FSMC\_PMEM3\_MEMWAIT3\_4@{FSMC\_PMEM3\_MEMWAIT3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+4~0x00001000U}

Bit 4 

Definition at line 4093 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_5@{FSMC\_PMEM3\_MEMWAIT3\_5}}
\index{FSMC\_PMEM3\_MEMWAIT3\_5@{FSMC\_PMEM3\_MEMWAIT3\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+5~0x00002000U}

Bit 5 

Definition at line 4094 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_6@{FSMC\_PMEM3\_MEMWAIT3\_6}}
\index{FSMC\_PMEM3\_MEMWAIT3\_6@{FSMC\_PMEM3\_MEMWAIT3\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+6~0x00004000U}

Bit 6 

Definition at line 4095 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM3\_MEMWAIT3\_7@{FSMC\_PMEM3\_MEMWAIT3\_7}}
\index{FSMC\_PMEM3\_MEMWAIT3\_7@{FSMC\_PMEM3\_MEMWAIT3\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM3\_MEMWAIT3\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+7~0x00008000U}

Bit 7 

Definition at line 4096 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4@{FSMC\_PMEM4\_MEMHIZ4}}
\index{FSMC\_PMEM4\_MEMHIZ4@{FSMC\_PMEM4\_MEMHIZ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4~0x\+FF000000U}

MEMHIZ4[7\+:0] bits (Common memory 4 databus HiZ time) 

Definition at line 4149 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_0@{FSMC\_PMEM4\_MEMHIZ4\_0}}
\index{FSMC\_PMEM4\_MEMHIZ4\_0@{FSMC\_PMEM4\_MEMHIZ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+0~0x01000000U}

Bit 0 

Definition at line 4150 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_1@{FSMC\_PMEM4\_MEMHIZ4\_1}}
\index{FSMC\_PMEM4\_MEMHIZ4\_1@{FSMC\_PMEM4\_MEMHIZ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+1~0x02000000U}

Bit 1 

Definition at line 4151 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_2@{FSMC\_PMEM4\_MEMHIZ4\_2}}
\index{FSMC\_PMEM4\_MEMHIZ4\_2@{FSMC\_PMEM4\_MEMHIZ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+2~0x04000000U}

Bit 2 

Definition at line 4152 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_3@{FSMC\_PMEM4\_MEMHIZ4\_3}}
\index{FSMC\_PMEM4\_MEMHIZ4\_3@{FSMC\_PMEM4\_MEMHIZ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+3~0x08000000U}

Bit 3 

Definition at line 4153 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_4@{FSMC\_PMEM4\_MEMHIZ4\_4}}
\index{FSMC\_PMEM4\_MEMHIZ4\_4@{FSMC\_PMEM4\_MEMHIZ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+4~0x10000000U}

Bit 4 

Definition at line 4154 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_5@{FSMC\_PMEM4\_MEMHIZ4\_5}}
\index{FSMC\_PMEM4\_MEMHIZ4\_5@{FSMC\_PMEM4\_MEMHIZ4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+5~0x20000000U}

Bit 5 

Definition at line 4155 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_6@{FSMC\_PMEM4\_MEMHIZ4\_6}}
\index{FSMC\_PMEM4\_MEMHIZ4\_6@{FSMC\_PMEM4\_MEMHIZ4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+6~0x40000000U}

Bit 6 

Definition at line 4156 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHIZ4\_7@{FSMC\_PMEM4\_MEMHIZ4\_7}}
\index{FSMC\_PMEM4\_MEMHIZ4\_7@{FSMC\_PMEM4\_MEMHIZ4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHIZ4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+7~0x80000000U}

Bit 7 

Definition at line 4157 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4@{FSMC\_PMEM4\_MEMHOLD4}}
\index{FSMC\_PMEM4\_MEMHOLD4@{FSMC\_PMEM4\_MEMHOLD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4~0x00\+FF0000U}

MEMHOLD4[7\+:0] bits (Common memory 4 hold time) 

Definition at line 4139 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_0@{FSMC\_PMEM4\_MEMHOLD4\_0}}
\index{FSMC\_PMEM4\_MEMHOLD4\_0@{FSMC\_PMEM4\_MEMHOLD4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+0~0x00010000U}

Bit 0 

Definition at line 4140 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_1@{FSMC\_PMEM4\_MEMHOLD4\_1}}
\index{FSMC\_PMEM4\_MEMHOLD4\_1@{FSMC\_PMEM4\_MEMHOLD4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+1~0x00020000U}

Bit 1 

Definition at line 4141 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_2@{FSMC\_PMEM4\_MEMHOLD4\_2}}
\index{FSMC\_PMEM4\_MEMHOLD4\_2@{FSMC\_PMEM4\_MEMHOLD4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+2~0x00040000U}

Bit 2 

Definition at line 4142 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_3@{FSMC\_PMEM4\_MEMHOLD4\_3}}
\index{FSMC\_PMEM4\_MEMHOLD4\_3@{FSMC\_PMEM4\_MEMHOLD4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+3~0x00080000U}

Bit 3 

Definition at line 4143 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_4@{FSMC\_PMEM4\_MEMHOLD4\_4}}
\index{FSMC\_PMEM4\_MEMHOLD4\_4@{FSMC\_PMEM4\_MEMHOLD4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+4~0x00100000U}

Bit 4 

Definition at line 4144 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_5@{FSMC\_PMEM4\_MEMHOLD4\_5}}
\index{FSMC\_PMEM4\_MEMHOLD4\_5@{FSMC\_PMEM4\_MEMHOLD4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+5~0x00200000U}

Bit 5 

Definition at line 4145 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_6@{FSMC\_PMEM4\_MEMHOLD4\_6}}
\index{FSMC\_PMEM4\_MEMHOLD4\_6@{FSMC\_PMEM4\_MEMHOLD4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+6~0x00400000U}

Bit 6 

Definition at line 4146 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMHOLD4\_7@{FSMC\_PMEM4\_MEMHOLD4\_7}}
\index{FSMC\_PMEM4\_MEMHOLD4\_7@{FSMC\_PMEM4\_MEMHOLD4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMHOLD4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+7~0x00800000U}

Bit 7 

Definition at line 4147 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4@{FSMC\_PMEM4\_MEMSET4}}
\index{FSMC\_PMEM4\_MEMSET4@{FSMC\_PMEM4\_MEMSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4~0x000000\+FFU}

MEMSET4[7\+:0] bits (Common memory 4 setup time) 

Definition at line 4119 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_0@{FSMC\_PMEM4\_MEMSET4\_0}}
\index{FSMC\_PMEM4\_MEMSET4\_0@{FSMC\_PMEM4\_MEMSET4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4120 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_1@{FSMC\_PMEM4\_MEMSET4\_1}}
\index{FSMC\_PMEM4\_MEMSET4\_1@{FSMC\_PMEM4\_MEMSET4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4121 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_2@{FSMC\_PMEM4\_MEMSET4\_2}}
\index{FSMC\_PMEM4\_MEMSET4\_2@{FSMC\_PMEM4\_MEMSET4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+2~0x00000004U}

Bit 2 

Definition at line 4122 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_3@{FSMC\_PMEM4\_MEMSET4\_3}}
\index{FSMC\_PMEM4\_MEMSET4\_3@{FSMC\_PMEM4\_MEMSET4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+3~0x00000008U}

Bit 3 

Definition at line 4123 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_4@{FSMC\_PMEM4\_MEMSET4\_4}}
\index{FSMC\_PMEM4\_MEMSET4\_4@{FSMC\_PMEM4\_MEMSET4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+4~0x00000010U}

Bit 4 

Definition at line 4124 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_5@{FSMC\_PMEM4\_MEMSET4\_5}}
\index{FSMC\_PMEM4\_MEMSET4\_5@{FSMC\_PMEM4\_MEMSET4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+5~0x00000020U}

Bit 5 

Definition at line 4125 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_6@{FSMC\_PMEM4\_MEMSET4\_6}}
\index{FSMC\_PMEM4\_MEMSET4\_6@{FSMC\_PMEM4\_MEMSET4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+6~0x00000040U}

Bit 6 

Definition at line 4126 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMSET4\_7@{FSMC\_PMEM4\_MEMSET4\_7}}
\index{FSMC\_PMEM4\_MEMSET4\_7@{FSMC\_PMEM4\_MEMSET4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMSET4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+7~0x00000080U}

Bit 7 

Definition at line 4127 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4@{FSMC\_PMEM4\_MEMWAIT4}}
\index{FSMC\_PMEM4\_MEMWAIT4@{FSMC\_PMEM4\_MEMWAIT4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4~0x0000\+FF00U}

MEMWAIT4[7\+:0] bits (Common memory 4 wait time) 

Definition at line 4129 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_0@{FSMC\_PMEM4\_MEMWAIT4\_0}}
\index{FSMC\_PMEM4\_MEMWAIT4\_0@{FSMC\_PMEM4\_MEMWAIT4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4\_0}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+0~0x00000100U}

Bit 0 

Definition at line 4130 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_1@{FSMC\_PMEM4\_MEMWAIT4\_1}}
\index{FSMC\_PMEM4\_MEMWAIT4\_1@{FSMC\_PMEM4\_MEMWAIT4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4\_1}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+1~0x00000200U}

Bit 1 

Definition at line 4131 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_2@{FSMC\_PMEM4\_MEMWAIT4\_2}}
\index{FSMC\_PMEM4\_MEMWAIT4\_2@{FSMC\_PMEM4\_MEMWAIT4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4\_2}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+2~0x00000400U}

Bit 2 

Definition at line 4132 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_3@{FSMC\_PMEM4\_MEMWAIT4\_3}}
\index{FSMC\_PMEM4\_MEMWAIT4\_3@{FSMC\_PMEM4\_MEMWAIT4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4\_3}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+3~0x00000800U}

Bit 3 

Definition at line 4133 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_4@{FSMC\_PMEM4\_MEMWAIT4\_4}}
\index{FSMC\_PMEM4\_MEMWAIT4\_4@{FSMC\_PMEM4\_MEMWAIT4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4\_4}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+4~0x00001000U}

Bit 4 

Definition at line 4134 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_5@{FSMC\_PMEM4\_MEMWAIT4\_5}}
\index{FSMC\_PMEM4\_MEMWAIT4\_5@{FSMC\_PMEM4\_MEMWAIT4\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4\_5}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+5~0x00002000U}

Bit 5 

Definition at line 4135 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_6@{FSMC\_PMEM4\_MEMWAIT4\_6}}
\index{FSMC\_PMEM4\_MEMWAIT4\_6@{FSMC\_PMEM4\_MEMWAIT4\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4\_6}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+6~0x00004000U}

Bit 6 

Definition at line 4136 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_PMEM4\_MEMWAIT4\_7@{FSMC\_PMEM4\_MEMWAIT4\_7}}
\index{FSMC\_PMEM4\_MEMWAIT4\_7@{FSMC\_PMEM4\_MEMWAIT4\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_PMEM4\_MEMWAIT4\_7}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+7~0x00008000U}

Bit 7 

Definition at line 4137 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_FEMPT@{FSMC\_SR2\_FEMPT}}
\index{FSMC\_SR2\_FEMPT@{FSMC\_SR2\_FEMPT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR2\_FEMPT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+FEMPT~0x40U}

FIFO empty 

Definition at line 4016 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_IFEN@{FSMC\_SR2\_IFEN}}
\index{FSMC\_SR2\_IFEN@{FSMC\_SR2\_IFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR2\_IFEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+IFEN~0x20U}

Interrupt Falling Edge detection Enable bit 

Definition at line 4015 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_IFS@{FSMC\_SR2\_IFS}}
\index{FSMC\_SR2\_IFS@{FSMC\_SR2\_IFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR2\_IFS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+IFS~0x04U}

Interrupt Falling Edge status ~\newline
 

Definition at line 4012 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_ILEN@{FSMC\_SR2\_ILEN}}
\index{FSMC\_SR2\_ILEN@{FSMC\_SR2\_ILEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR2\_ILEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+ILEN~0x10U}

Interrupt Level detection Enable bit ~\newline
 

Definition at line 4014 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_ILS@{FSMC\_SR2\_ILS}}
\index{FSMC\_SR2\_ILS@{FSMC\_SR2\_ILS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR2\_ILS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+ILS~0x02U}

Interrupt Level status ~\newline
 

Definition at line 4011 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_IREN@{FSMC\_SR2\_IREN}}
\index{FSMC\_SR2\_IREN@{FSMC\_SR2\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR2\_IREN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+IREN~0x08U}

Interrupt Rising Edge detection Enable bit ~\newline
 

Definition at line 4013 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR2\_IRS@{FSMC\_SR2\_IRS}}
\index{FSMC\_SR2\_IRS@{FSMC\_SR2\_IRS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR2\_IRS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR2\+\_\+\+IRS~0x01U}

Interrupt Rising Edge status ~\newline
 

Definition at line 4010 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_FEMPT@{FSMC\_SR3\_FEMPT}}
\index{FSMC\_SR3\_FEMPT@{FSMC\_SR3\_FEMPT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR3\_FEMPT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+FEMPT~0x40U}

FIFO empty 

Definition at line 4025 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_IFEN@{FSMC\_SR3\_IFEN}}
\index{FSMC\_SR3\_IFEN@{FSMC\_SR3\_IFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR3\_IFEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+IFEN~0x20U}

Interrupt Falling Edge detection Enable bit 

Definition at line 4024 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_IFS@{FSMC\_SR3\_IFS}}
\index{FSMC\_SR3\_IFS@{FSMC\_SR3\_IFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR3\_IFS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+IFS~0x04U}

Interrupt Falling Edge status ~\newline
 

Definition at line 4021 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_ILEN@{FSMC\_SR3\_ILEN}}
\index{FSMC\_SR3\_ILEN@{FSMC\_SR3\_ILEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR3\_ILEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+ILEN~0x10U}

Interrupt Level detection Enable bit ~\newline
 

Definition at line 4023 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_ILS@{FSMC\_SR3\_ILS}}
\index{FSMC\_SR3\_ILS@{FSMC\_SR3\_ILS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR3\_ILS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+ILS~0x02U}

Interrupt Level status ~\newline
 

Definition at line 4020 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_IREN@{FSMC\_SR3\_IREN}}
\index{FSMC\_SR3\_IREN@{FSMC\_SR3\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR3\_IREN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+IREN~0x08U}

Interrupt Rising Edge detection Enable bit ~\newline
 

Definition at line 4022 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR3\_IRS@{FSMC\_SR3\_IRS}}
\index{FSMC\_SR3\_IRS@{FSMC\_SR3\_IRS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR3\_IRS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR3\+\_\+\+IRS~0x01U}

Interrupt Rising Edge status ~\newline
 

Definition at line 4019 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_FEMPT@{FSMC\_SR4\_FEMPT}}
\index{FSMC\_SR4\_FEMPT@{FSMC\_SR4\_FEMPT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR4\_FEMPT}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+FEMPT~0x40U}

FIFO empty 

Definition at line 4034 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_IFEN@{FSMC\_SR4\_IFEN}}
\index{FSMC\_SR4\_IFEN@{FSMC\_SR4\_IFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR4\_IFEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+IFEN~0x20U}

Interrupt Falling Edge detection Enable bit ~\newline
 

Definition at line 4033 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_IFS@{FSMC\_SR4\_IFS}}
\index{FSMC\_SR4\_IFS@{FSMC\_SR4\_IFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR4\_IFS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+IFS~0x04U}

Interrupt Falling Edge status ~\newline
 

Definition at line 4030 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_ILEN@{FSMC\_SR4\_ILEN}}
\index{FSMC\_SR4\_ILEN@{FSMC\_SR4\_ILEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR4\_ILEN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+ILEN~0x10U}

Interrupt Level detection Enable bit ~\newline
 

Definition at line 4032 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_ILS@{FSMC\_SR4\_ILS}}
\index{FSMC\_SR4\_ILS@{FSMC\_SR4\_ILS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR4\_ILS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+ILS~0x02U}

Interrupt Level status ~\newline
 

Definition at line 4029 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_IREN@{FSMC\_SR4\_IREN}}
\index{FSMC\_SR4\_IREN@{FSMC\_SR4\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR4\_IREN}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+IREN~0x08U}

Interrupt Rising Edge detection Enable bit ~\newline
 

Definition at line 4031 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FSMC\_SR4\_IRS@{FSMC\_SR4\_IRS}}
\index{FSMC\_SR4\_IRS@{FSMC\_SR4\_IRS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{FSMC\_SR4\_IRS}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+SR4\+\_\+\+IRS~0x01U}

Interrupt Rising Edge status ~\newline
 

Definition at line 4028 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_0@{GPIO\_BSRR\_BR\_0}}
\index{GPIO\_BSRR\_BR\_0@{GPIO\_BSRR\_BR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0~0x00010000U}



Definition at line 4634 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_1@{GPIO\_BSRR\_BR\_1}}
\index{GPIO\_BSRR\_BR\_1@{GPIO\_BSRR\_BR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1~0x00020000U}



Definition at line 4635 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_10@{GPIO\_BSRR\_BR\_10}}
\index{GPIO\_BSRR\_BR\_10@{GPIO\_BSRR\_BR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10~0x04000000U}



Definition at line 4644 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_11@{GPIO\_BSRR\_BR\_11}}
\index{GPIO\_BSRR\_BR\_11@{GPIO\_BSRR\_BR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11~0x08000000U}



Definition at line 4645 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_12@{GPIO\_BSRR\_BR\_12}}
\index{GPIO\_BSRR\_BR\_12@{GPIO\_BSRR\_BR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12~0x10000000U}



Definition at line 4646 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_13@{GPIO\_BSRR\_BR\_13}}
\index{GPIO\_BSRR\_BR\_13@{GPIO\_BSRR\_BR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13~0x20000000U}



Definition at line 4647 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_14@{GPIO\_BSRR\_BR\_14}}
\index{GPIO\_BSRR\_BR\_14@{GPIO\_BSRR\_BR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14~0x40000000U}



Definition at line 4648 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_15@{GPIO\_BSRR\_BR\_15}}
\index{GPIO\_BSRR\_BR\_15@{GPIO\_BSRR\_BR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15~0x80000000U}



Definition at line 4649 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_2@{GPIO\_BSRR\_BR\_2}}
\index{GPIO\_BSRR\_BR\_2@{GPIO\_BSRR\_BR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2~0x00040000U}



Definition at line 4636 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_3@{GPIO\_BSRR\_BR\_3}}
\index{GPIO\_BSRR\_BR\_3@{GPIO\_BSRR\_BR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3~0x00080000U}



Definition at line 4637 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_4@{GPIO\_BSRR\_BR\_4}}
\index{GPIO\_BSRR\_BR\_4@{GPIO\_BSRR\_BR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4~0x00100000U}



Definition at line 4638 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_5@{GPIO\_BSRR\_BR\_5}}
\index{GPIO\_BSRR\_BR\_5@{GPIO\_BSRR\_BR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5~0x00200000U}



Definition at line 4639 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_6@{GPIO\_BSRR\_BR\_6}}
\index{GPIO\_BSRR\_BR\_6@{GPIO\_BSRR\_BR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6~0x00400000U}



Definition at line 4640 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_7@{GPIO\_BSRR\_BR\_7}}
\index{GPIO\_BSRR\_BR\_7@{GPIO\_BSRR\_BR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7~0x00800000U}



Definition at line 4641 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_8@{GPIO\_BSRR\_BR\_8}}
\index{GPIO\_BSRR\_BR\_8@{GPIO\_BSRR\_BR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8~0x01000000U}



Definition at line 4642 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_9@{GPIO\_BSRR\_BR\_9}}
\index{GPIO\_BSRR\_BR\_9@{GPIO\_BSRR\_BR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BR\_9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9~0x02000000U}



Definition at line 4643 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_0@{GPIO\_BSRR\_BS\_0}}
\index{GPIO\_BSRR\_BS\_0@{GPIO\_BSRR\_BS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0~0x00000001U}



Definition at line 4618 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_1@{GPIO\_BSRR\_BS\_1}}
\index{GPIO\_BSRR\_BS\_1@{GPIO\_BSRR\_BS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1~0x00000002U}



Definition at line 4619 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_10@{GPIO\_BSRR\_BS\_10}}
\index{GPIO\_BSRR\_BS\_10@{GPIO\_BSRR\_BS\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10~0x00000400U}



Definition at line 4628 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_11@{GPIO\_BSRR\_BS\_11}}
\index{GPIO\_BSRR\_BS\_11@{GPIO\_BSRR\_BS\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11~0x00000800U}



Definition at line 4629 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_12@{GPIO\_BSRR\_BS\_12}}
\index{GPIO\_BSRR\_BS\_12@{GPIO\_BSRR\_BS\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12~0x00001000U}



Definition at line 4630 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_13@{GPIO\_BSRR\_BS\_13}}
\index{GPIO\_BSRR\_BS\_13@{GPIO\_BSRR\_BS\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13~0x00002000U}



Definition at line 4631 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_14@{GPIO\_BSRR\_BS\_14}}
\index{GPIO\_BSRR\_BS\_14@{GPIO\_BSRR\_BS\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14~0x00004000U}



Definition at line 4632 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_15@{GPIO\_BSRR\_BS\_15}}
\index{GPIO\_BSRR\_BS\_15@{GPIO\_BSRR\_BS\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15~0x00008000U}



Definition at line 4633 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_2@{GPIO\_BSRR\_BS\_2}}
\index{GPIO\_BSRR\_BS\_2@{GPIO\_BSRR\_BS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2~0x00000004U}



Definition at line 4620 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_3@{GPIO\_BSRR\_BS\_3}}
\index{GPIO\_BSRR\_BS\_3@{GPIO\_BSRR\_BS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3~0x00000008U}



Definition at line 4621 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_4@{GPIO\_BSRR\_BS\_4}}
\index{GPIO\_BSRR\_BS\_4@{GPIO\_BSRR\_BS\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4~0x00000010U}



Definition at line 4622 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_5@{GPIO\_BSRR\_BS\_5}}
\index{GPIO\_BSRR\_BS\_5@{GPIO\_BSRR\_BS\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5~0x00000020U}



Definition at line 4623 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_6@{GPIO\_BSRR\_BS\_6}}
\index{GPIO\_BSRR\_BS\_6@{GPIO\_BSRR\_BS\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6~0x00000040U}



Definition at line 4624 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_7@{GPIO\_BSRR\_BS\_7}}
\index{GPIO\_BSRR\_BS\_7@{GPIO\_BSRR\_BS\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7~0x00000080U}



Definition at line 4625 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_8@{GPIO\_BSRR\_BS\_8}}
\index{GPIO\_BSRR\_BS\_8@{GPIO\_BSRR\_BS\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8~0x00000100U}



Definition at line 4626 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_9@{GPIO\_BSRR\_BS\_9}}
\index{GPIO\_BSRR\_BS\_9@{GPIO\_BSRR\_BS\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_BSRR\_BS\_9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9~0x00000200U}



Definition at line 4627 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_0@{GPIO\_IDR\_IDR\_0}}
\index{GPIO\_IDR\_IDR\_0@{GPIO\_IDR\_IDR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0~0x00000001U}



Definition at line 4548 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_1@{GPIO\_IDR\_IDR\_1}}
\index{GPIO\_IDR\_IDR\_1@{GPIO\_IDR\_IDR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1~0x00000002U}



Definition at line 4549 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_10@{GPIO\_IDR\_IDR\_10}}
\index{GPIO\_IDR\_IDR\_10@{GPIO\_IDR\_IDR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10~0x00000400U}



Definition at line 4558 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_11@{GPIO\_IDR\_IDR\_11}}
\index{GPIO\_IDR\_IDR\_11@{GPIO\_IDR\_IDR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11~0x00000800U}



Definition at line 4559 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_12@{GPIO\_IDR\_IDR\_12}}
\index{GPIO\_IDR\_IDR\_12@{GPIO\_IDR\_IDR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12~0x00001000U}



Definition at line 4560 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_13@{GPIO\_IDR\_IDR\_13}}
\index{GPIO\_IDR\_IDR\_13@{GPIO\_IDR\_IDR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13~0x00002000U}



Definition at line 4561 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_14@{GPIO\_IDR\_IDR\_14}}
\index{GPIO\_IDR\_IDR\_14@{GPIO\_IDR\_IDR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14~0x00004000U}



Definition at line 4562 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_15@{GPIO\_IDR\_IDR\_15}}
\index{GPIO\_IDR\_IDR\_15@{GPIO\_IDR\_IDR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15~0x00008000U}



Definition at line 4563 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_2@{GPIO\_IDR\_IDR\_2}}
\index{GPIO\_IDR\_IDR\_2@{GPIO\_IDR\_IDR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2~0x00000004U}



Definition at line 4550 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_3@{GPIO\_IDR\_IDR\_3}}
\index{GPIO\_IDR\_IDR\_3@{GPIO\_IDR\_IDR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3~0x00000008U}



Definition at line 4551 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_4@{GPIO\_IDR\_IDR\_4}}
\index{GPIO\_IDR\_IDR\_4@{GPIO\_IDR\_IDR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4~0x00000010U}



Definition at line 4552 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_5@{GPIO\_IDR\_IDR\_5}}
\index{GPIO\_IDR\_IDR\_5@{GPIO\_IDR\_IDR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5~0x00000020U}



Definition at line 4553 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_6@{GPIO\_IDR\_IDR\_6}}
\index{GPIO\_IDR\_IDR\_6@{GPIO\_IDR\_IDR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6~0x00000040U}



Definition at line 4554 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_7@{GPIO\_IDR\_IDR\_7}}
\index{GPIO\_IDR\_IDR\_7@{GPIO\_IDR\_IDR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7~0x00000080U}



Definition at line 4555 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_8@{GPIO\_IDR\_IDR\_8}}
\index{GPIO\_IDR\_IDR\_8@{GPIO\_IDR\_IDR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8~0x00000100U}



Definition at line 4556 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_9@{GPIO\_IDR\_IDR\_9}}
\index{GPIO\_IDR\_IDR\_9@{GPIO\_IDR\_IDR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_IDR\_IDR\_9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9~0x00000200U}



Definition at line 4557 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK0@{GPIO\_LCKR\_LCK0}}
\index{GPIO\_LCKR\_LCK0@{GPIO\_LCKR\_LCK0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK0~0x00000001U}



Definition at line 4652 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK1@{GPIO\_LCKR\_LCK1}}
\index{GPIO\_LCKR\_LCK1@{GPIO\_LCKR\_LCK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK1~0x00000002U}



Definition at line 4653 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK10@{GPIO\_LCKR\_LCK10}}
\index{GPIO\_LCKR\_LCK10@{GPIO\_LCKR\_LCK10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK10~0x00000400U}



Definition at line 4662 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK11@{GPIO\_LCKR\_LCK11}}
\index{GPIO\_LCKR\_LCK11@{GPIO\_LCKR\_LCK11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK11~0x00000800U}



Definition at line 4663 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK12@{GPIO\_LCKR\_LCK12}}
\index{GPIO\_LCKR\_LCK12@{GPIO\_LCKR\_LCK12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK12~0x00001000U}



Definition at line 4664 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK13@{GPIO\_LCKR\_LCK13}}
\index{GPIO\_LCKR\_LCK13@{GPIO\_LCKR\_LCK13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK13~0x00002000U}



Definition at line 4665 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK14@{GPIO\_LCKR\_LCK14}}
\index{GPIO\_LCKR\_LCK14@{GPIO\_LCKR\_LCK14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK14~0x00004000U}



Definition at line 4666 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK15@{GPIO\_LCKR\_LCK15}}
\index{GPIO\_LCKR\_LCK15@{GPIO\_LCKR\_LCK15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK15~0x00008000U}



Definition at line 4667 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK2@{GPIO\_LCKR\_LCK2}}
\index{GPIO\_LCKR\_LCK2@{GPIO\_LCKR\_LCK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK2~0x00000004U}



Definition at line 4654 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK3@{GPIO\_LCKR\_LCK3}}
\index{GPIO\_LCKR\_LCK3@{GPIO\_LCKR\_LCK3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK3~0x00000008U}



Definition at line 4655 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK4@{GPIO\_LCKR\_LCK4}}
\index{GPIO\_LCKR\_LCK4@{GPIO\_LCKR\_LCK4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK4~0x00000010U}



Definition at line 4656 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK5@{GPIO\_LCKR\_LCK5}}
\index{GPIO\_LCKR\_LCK5@{GPIO\_LCKR\_LCK5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK5~0x00000020U}



Definition at line 4657 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK6@{GPIO\_LCKR\_LCK6}}
\index{GPIO\_LCKR\_LCK6@{GPIO\_LCKR\_LCK6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK6~0x00000040U}



Definition at line 4658 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK7@{GPIO\_LCKR\_LCK7}}
\index{GPIO\_LCKR\_LCK7@{GPIO\_LCKR\_LCK7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK7~0x00000080U}



Definition at line 4659 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK8@{GPIO\_LCKR\_LCK8}}
\index{GPIO\_LCKR\_LCK8@{GPIO\_LCKR\_LCK8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK8~0x00000100U}



Definition at line 4660 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK9@{GPIO\_LCKR\_LCK9}}
\index{GPIO\_LCKR\_LCK9@{GPIO\_LCKR\_LCK9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCK9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK9~0x00000200U}



Definition at line 4661 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCKK@{GPIO\_LCKR\_LCKK}}
\index{GPIO\_LCKR\_LCKK@{GPIO\_LCKR\_LCKK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_LCKR\_LCKK}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCKK~0x00010000U}



Definition at line 4668 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER0@{GPIO\_MODER\_MODER0}}
\index{GPIO\_MODER\_MODER0@{GPIO\_MODER\_MODER0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER0~0x00000003U}



Definition at line 4335 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER0\_0@{GPIO\_MODER\_MODER0\_0}}
\index{GPIO\_MODER\_MODER0\_0@{GPIO\_MODER\_MODER0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER0\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0~0x00000001U}



Definition at line 4336 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER0\_1@{GPIO\_MODER\_MODER0\_1}}
\index{GPIO\_MODER\_MODER0\_1@{GPIO\_MODER\_MODER0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER0\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1~0x00000002U}



Definition at line 4337 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER1@{GPIO\_MODER\_MODER1}}
\index{GPIO\_MODER\_MODER1@{GPIO\_MODER\_MODER1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER1~0x0000000\+CU}



Definition at line 4339 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER10@{GPIO\_MODER\_MODER10}}
\index{GPIO\_MODER\_MODER10@{GPIO\_MODER\_MODER10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER10~0x00300000U}



Definition at line 4375 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER10\_0@{GPIO\_MODER\_MODER10\_0}}
\index{GPIO\_MODER\_MODER10\_0@{GPIO\_MODER\_MODER10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER10\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0~0x00100000U}



Definition at line 4376 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER10\_1@{GPIO\_MODER\_MODER10\_1}}
\index{GPIO\_MODER\_MODER10\_1@{GPIO\_MODER\_MODER10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER10\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1~0x00200000U}



Definition at line 4377 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER11@{GPIO\_MODER\_MODER11}}
\index{GPIO\_MODER\_MODER11@{GPIO\_MODER\_MODER11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER11~0x00\+C00000U}



Definition at line 4379 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER11\_0@{GPIO\_MODER\_MODER11\_0}}
\index{GPIO\_MODER\_MODER11\_0@{GPIO\_MODER\_MODER11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER11\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0~0x00400000U}



Definition at line 4380 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER11\_1@{GPIO\_MODER\_MODER11\_1}}
\index{GPIO\_MODER\_MODER11\_1@{GPIO\_MODER\_MODER11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER11\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1~0x00800000U}



Definition at line 4381 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER12@{GPIO\_MODER\_MODER12}}
\index{GPIO\_MODER\_MODER12@{GPIO\_MODER\_MODER12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER12~0x03000000U}



Definition at line 4383 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER12\_0@{GPIO\_MODER\_MODER12\_0}}
\index{GPIO\_MODER\_MODER12\_0@{GPIO\_MODER\_MODER12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER12\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0~0x01000000U}



Definition at line 4384 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER12\_1@{GPIO\_MODER\_MODER12\_1}}
\index{GPIO\_MODER\_MODER12\_1@{GPIO\_MODER\_MODER12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER12\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1~0x02000000U}



Definition at line 4385 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER13@{GPIO\_MODER\_MODER13}}
\index{GPIO\_MODER\_MODER13@{GPIO\_MODER\_MODER13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER13~0x0\+C000000U}



Definition at line 4387 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER13\_0@{GPIO\_MODER\_MODER13\_0}}
\index{GPIO\_MODER\_MODER13\_0@{GPIO\_MODER\_MODER13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER13\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0~0x04000000U}



Definition at line 4388 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER13\_1@{GPIO\_MODER\_MODER13\_1}}
\index{GPIO\_MODER\_MODER13\_1@{GPIO\_MODER\_MODER13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER13\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1~0x08000000U}



Definition at line 4389 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER14@{GPIO\_MODER\_MODER14}}
\index{GPIO\_MODER\_MODER14@{GPIO\_MODER\_MODER14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER14~0x30000000U}



Definition at line 4391 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER14\_0@{GPIO\_MODER\_MODER14\_0}}
\index{GPIO\_MODER\_MODER14\_0@{GPIO\_MODER\_MODER14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER14\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0~0x10000000U}



Definition at line 4392 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER14\_1@{GPIO\_MODER\_MODER14\_1}}
\index{GPIO\_MODER\_MODER14\_1@{GPIO\_MODER\_MODER14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER14\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1~0x20000000U}



Definition at line 4393 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER15@{GPIO\_MODER\_MODER15}}
\index{GPIO\_MODER\_MODER15@{GPIO\_MODER\_MODER15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER15~0x\+C0000000U}



Definition at line 4395 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER15\_0@{GPIO\_MODER\_MODER15\_0}}
\index{GPIO\_MODER\_MODER15\_0@{GPIO\_MODER\_MODER15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER15\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0~0x40000000U}



Definition at line 4396 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER15\_1@{GPIO\_MODER\_MODER15\_1}}
\index{GPIO\_MODER\_MODER15\_1@{GPIO\_MODER\_MODER15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER15\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1~0x80000000U}



Definition at line 4397 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER1\_0@{GPIO\_MODER\_MODER1\_0}}
\index{GPIO\_MODER\_MODER1\_0@{GPIO\_MODER\_MODER1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER1\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0~0x00000004U}



Definition at line 4340 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER1\_1@{GPIO\_MODER\_MODER1\_1}}
\index{GPIO\_MODER\_MODER1\_1@{GPIO\_MODER\_MODER1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER1\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1~0x00000008U}



Definition at line 4341 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER2@{GPIO\_MODER\_MODER2}}
\index{GPIO\_MODER\_MODER2@{GPIO\_MODER\_MODER2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER2~0x00000030U}



Definition at line 4343 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER2\_0@{GPIO\_MODER\_MODER2\_0}}
\index{GPIO\_MODER\_MODER2\_0@{GPIO\_MODER\_MODER2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER2\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0~0x00000010U}



Definition at line 4344 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER2\_1@{GPIO\_MODER\_MODER2\_1}}
\index{GPIO\_MODER\_MODER2\_1@{GPIO\_MODER\_MODER2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER2\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1~0x00000020U}



Definition at line 4345 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER3@{GPIO\_MODER\_MODER3}}
\index{GPIO\_MODER\_MODER3@{GPIO\_MODER\_MODER3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER3~0x000000\+C0U}



Definition at line 4347 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER3\_0@{GPIO\_MODER\_MODER3\_0}}
\index{GPIO\_MODER\_MODER3\_0@{GPIO\_MODER\_MODER3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER3\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0~0x00000040U}



Definition at line 4348 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER3\_1@{GPIO\_MODER\_MODER3\_1}}
\index{GPIO\_MODER\_MODER3\_1@{GPIO\_MODER\_MODER3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER3\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1~0x00000080U}



Definition at line 4349 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER4@{GPIO\_MODER\_MODER4}}
\index{GPIO\_MODER\_MODER4@{GPIO\_MODER\_MODER4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER4~0x00000300U}



Definition at line 4351 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER4\_0@{GPIO\_MODER\_MODER4\_0}}
\index{GPIO\_MODER\_MODER4\_0@{GPIO\_MODER\_MODER4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER4\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0~0x00000100U}



Definition at line 4352 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER4\_1@{GPIO\_MODER\_MODER4\_1}}
\index{GPIO\_MODER\_MODER4\_1@{GPIO\_MODER\_MODER4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER4\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1~0x00000200U}



Definition at line 4353 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER5@{GPIO\_MODER\_MODER5}}
\index{GPIO\_MODER\_MODER5@{GPIO\_MODER\_MODER5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER5~0x00000\+C00U}



Definition at line 4355 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER5\_0@{GPIO\_MODER\_MODER5\_0}}
\index{GPIO\_MODER\_MODER5\_0@{GPIO\_MODER\_MODER5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER5\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0~0x00000400U}



Definition at line 4356 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER5\_1@{GPIO\_MODER\_MODER5\_1}}
\index{GPIO\_MODER\_MODER5\_1@{GPIO\_MODER\_MODER5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER5\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1~0x00000800U}



Definition at line 4357 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER6@{GPIO\_MODER\_MODER6}}
\index{GPIO\_MODER\_MODER6@{GPIO\_MODER\_MODER6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER6~0x00003000U}



Definition at line 4359 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER6\_0@{GPIO\_MODER\_MODER6\_0}}
\index{GPIO\_MODER\_MODER6\_0@{GPIO\_MODER\_MODER6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER6\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0~0x00001000U}



Definition at line 4360 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER6\_1@{GPIO\_MODER\_MODER6\_1}}
\index{GPIO\_MODER\_MODER6\_1@{GPIO\_MODER\_MODER6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER6\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1~0x00002000U}



Definition at line 4361 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER7@{GPIO\_MODER\_MODER7}}
\index{GPIO\_MODER\_MODER7@{GPIO\_MODER\_MODER7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER7~0x0000\+C000U}



Definition at line 4363 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER7\_0@{GPIO\_MODER\_MODER7\_0}}
\index{GPIO\_MODER\_MODER7\_0@{GPIO\_MODER\_MODER7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER7\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0~0x00004000U}



Definition at line 4364 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER7\_1@{GPIO\_MODER\_MODER7\_1}}
\index{GPIO\_MODER\_MODER7\_1@{GPIO\_MODER\_MODER7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER7\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1~0x00008000U}



Definition at line 4365 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER8@{GPIO\_MODER\_MODER8}}
\index{GPIO\_MODER\_MODER8@{GPIO\_MODER\_MODER8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER8~0x00030000U}



Definition at line 4367 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER8\_0@{GPIO\_MODER\_MODER8\_0}}
\index{GPIO\_MODER\_MODER8\_0@{GPIO\_MODER\_MODER8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER8\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0~0x00010000U}



Definition at line 4368 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER8\_1@{GPIO\_MODER\_MODER8\_1}}
\index{GPIO\_MODER\_MODER8\_1@{GPIO\_MODER\_MODER8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER8\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1~0x00020000U}



Definition at line 4369 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER9@{GPIO\_MODER\_MODER9}}
\index{GPIO\_MODER\_MODER9@{GPIO\_MODER\_MODER9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER9~0x000\+C0000U}



Definition at line 4371 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER9\_0@{GPIO\_MODER\_MODER9\_0}}
\index{GPIO\_MODER\_MODER9\_0@{GPIO\_MODER\_MODER9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER9\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0~0x00040000U}



Definition at line 4372 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER9\_1@{GPIO\_MODER\_MODER9\_1}}
\index{GPIO\_MODER\_MODER9\_1@{GPIO\_MODER\_MODER9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_MODER\_MODER9\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1~0x00080000U}



Definition at line 4373 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_0@{GPIO\_ODR\_ODR\_0}}
\index{GPIO\_ODR\_ODR\_0@{GPIO\_ODR\_ODR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0~0x00000001U}



Definition at line 4583 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_1@{GPIO\_ODR\_ODR\_1}}
\index{GPIO\_ODR\_ODR\_1@{GPIO\_ODR\_ODR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1~0x00000002U}



Definition at line 4584 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_10@{GPIO\_ODR\_ODR\_10}}
\index{GPIO\_ODR\_ODR\_10@{GPIO\_ODR\_ODR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10~0x00000400U}



Definition at line 4593 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_11@{GPIO\_ODR\_ODR\_11}}
\index{GPIO\_ODR\_ODR\_11@{GPIO\_ODR\_ODR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11~0x00000800U}



Definition at line 4594 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_12@{GPIO\_ODR\_ODR\_12}}
\index{GPIO\_ODR\_ODR\_12@{GPIO\_ODR\_ODR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12~0x00001000U}



Definition at line 4595 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_13@{GPIO\_ODR\_ODR\_13}}
\index{GPIO\_ODR\_ODR\_13@{GPIO\_ODR\_ODR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13~0x00002000U}



Definition at line 4596 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_14@{GPIO\_ODR\_ODR\_14}}
\index{GPIO\_ODR\_ODR\_14@{GPIO\_ODR\_ODR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14~0x00004000U}



Definition at line 4597 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_15@{GPIO\_ODR\_ODR\_15}}
\index{GPIO\_ODR\_ODR\_15@{GPIO\_ODR\_ODR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15~0x00008000U}



Definition at line 4598 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_2@{GPIO\_ODR\_ODR\_2}}
\index{GPIO\_ODR\_ODR\_2@{GPIO\_ODR\_ODR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2~0x00000004U}



Definition at line 4585 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_3@{GPIO\_ODR\_ODR\_3}}
\index{GPIO\_ODR\_ODR\_3@{GPIO\_ODR\_ODR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3~0x00000008U}



Definition at line 4586 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_4@{GPIO\_ODR\_ODR\_4}}
\index{GPIO\_ODR\_ODR\_4@{GPIO\_ODR\_ODR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4~0x00000010U}



Definition at line 4587 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_5@{GPIO\_ODR\_ODR\_5}}
\index{GPIO\_ODR\_ODR\_5@{GPIO\_ODR\_ODR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5~0x00000020U}



Definition at line 4588 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_6@{GPIO\_ODR\_ODR\_6}}
\index{GPIO\_ODR\_ODR\_6@{GPIO\_ODR\_ODR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6~0x00000040U}



Definition at line 4589 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_7@{GPIO\_ODR\_ODR\_7}}
\index{GPIO\_ODR\_ODR\_7@{GPIO\_ODR\_ODR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7~0x00000080U}



Definition at line 4590 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_8@{GPIO\_ODR\_ODR\_8}}
\index{GPIO\_ODR\_ODR\_8@{GPIO\_ODR\_ODR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8~0x00000100U}



Definition at line 4591 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_9@{GPIO\_ODR\_ODR\_9}}
\index{GPIO\_ODR\_ODR\_9@{GPIO\_ODR\_ODR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_ODR\_ODR\_9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9~0x00000200U}



Definition at line 4592 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR0@{GPIO\_OSPEEDER\_OSPEEDR0}}
\index{GPIO\_OSPEEDER\_OSPEEDR0@{GPIO\_OSPEEDER\_OSPEEDR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0~0x00000003U}



Definition at line 4418 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR0\_0@{GPIO\_OSPEEDER\_OSPEEDR0\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR0\_0@{GPIO\_OSPEEDER\_OSPEEDR0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR0\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0~0x00000001U}



Definition at line 4419 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR0\_1@{GPIO\_OSPEEDER\_OSPEEDR0\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR0\_1@{GPIO\_OSPEEDER\_OSPEEDR0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR0\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1~0x00000002U}



Definition at line 4420 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR1@{GPIO\_OSPEEDER\_OSPEEDR1}}
\index{GPIO\_OSPEEDER\_OSPEEDR1@{GPIO\_OSPEEDER\_OSPEEDR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1~0x0000000\+CU}



Definition at line 4422 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR10@{GPIO\_OSPEEDER\_OSPEEDR10}}
\index{GPIO\_OSPEEDER\_OSPEEDR10@{GPIO\_OSPEEDER\_OSPEEDR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10~0x00300000U}



Definition at line 4458 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR10\_0@{GPIO\_OSPEEDER\_OSPEEDR10\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR10\_0@{GPIO\_OSPEEDER\_OSPEEDR10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR10\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0~0x00100000U}



Definition at line 4459 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR10\_1@{GPIO\_OSPEEDER\_OSPEEDR10\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR10\_1@{GPIO\_OSPEEDER\_OSPEEDR10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR10\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1~0x00200000U}



Definition at line 4460 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR11@{GPIO\_OSPEEDER\_OSPEEDR11}}
\index{GPIO\_OSPEEDER\_OSPEEDR11@{GPIO\_OSPEEDER\_OSPEEDR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11~0x00\+C00000U}



Definition at line 4462 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR11\_0@{GPIO\_OSPEEDER\_OSPEEDR11\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR11\_0@{GPIO\_OSPEEDER\_OSPEEDR11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR11\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0~0x00400000U}



Definition at line 4463 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR11\_1@{GPIO\_OSPEEDER\_OSPEEDR11\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR11\_1@{GPIO\_OSPEEDER\_OSPEEDR11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR11\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1~0x00800000U}



Definition at line 4464 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR12@{GPIO\_OSPEEDER\_OSPEEDR12}}
\index{GPIO\_OSPEEDER\_OSPEEDR12@{GPIO\_OSPEEDER\_OSPEEDR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12~0x03000000U}



Definition at line 4466 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR12\_0@{GPIO\_OSPEEDER\_OSPEEDR12\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR12\_0@{GPIO\_OSPEEDER\_OSPEEDR12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR12\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0~0x01000000U}



Definition at line 4467 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR12\_1@{GPIO\_OSPEEDER\_OSPEEDR12\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR12\_1@{GPIO\_OSPEEDER\_OSPEEDR12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR12\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1~0x02000000U}



Definition at line 4468 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR13@{GPIO\_OSPEEDER\_OSPEEDR13}}
\index{GPIO\_OSPEEDER\_OSPEEDR13@{GPIO\_OSPEEDER\_OSPEEDR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13~0x0\+C000000U}



Definition at line 4470 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR13\_0@{GPIO\_OSPEEDER\_OSPEEDR13\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR13\_0@{GPIO\_OSPEEDER\_OSPEEDR13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR13\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0~0x04000000U}



Definition at line 4471 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR13\_1@{GPIO\_OSPEEDER\_OSPEEDR13\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR13\_1@{GPIO\_OSPEEDER\_OSPEEDR13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR13\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1~0x08000000U}



Definition at line 4472 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR14@{GPIO\_OSPEEDER\_OSPEEDR14}}
\index{GPIO\_OSPEEDER\_OSPEEDR14@{GPIO\_OSPEEDER\_OSPEEDR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14~0x30000000U}



Definition at line 4474 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR14\_0@{GPIO\_OSPEEDER\_OSPEEDR14\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR14\_0@{GPIO\_OSPEEDER\_OSPEEDR14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR14\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0~0x10000000U}



Definition at line 4475 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR14\_1@{GPIO\_OSPEEDER\_OSPEEDR14\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR14\_1@{GPIO\_OSPEEDER\_OSPEEDR14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR14\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1~0x20000000U}



Definition at line 4476 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR15@{GPIO\_OSPEEDER\_OSPEEDR15}}
\index{GPIO\_OSPEEDER\_OSPEEDR15@{GPIO\_OSPEEDER\_OSPEEDR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15~0x\+C0000000U}



Definition at line 4478 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR15\_0@{GPIO\_OSPEEDER\_OSPEEDR15\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR15\_0@{GPIO\_OSPEEDER\_OSPEEDR15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR15\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0~0x40000000U}



Definition at line 4479 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR15\_1@{GPIO\_OSPEEDER\_OSPEEDR15\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR15\_1@{GPIO\_OSPEEDER\_OSPEEDR15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR15\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1~0x80000000U}



Definition at line 4480 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR1\_0@{GPIO\_OSPEEDER\_OSPEEDR1\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR1\_0@{GPIO\_OSPEEDER\_OSPEEDR1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR1\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0~0x00000004U}



Definition at line 4423 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR1\_1@{GPIO\_OSPEEDER\_OSPEEDR1\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR1\_1@{GPIO\_OSPEEDER\_OSPEEDR1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR1\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1~0x00000008U}



Definition at line 4424 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR2@{GPIO\_OSPEEDER\_OSPEEDR2}}
\index{GPIO\_OSPEEDER\_OSPEEDR2@{GPIO\_OSPEEDER\_OSPEEDR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2~0x00000030U}



Definition at line 4426 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR2\_0@{GPIO\_OSPEEDER\_OSPEEDR2\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR2\_0@{GPIO\_OSPEEDER\_OSPEEDR2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR2\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0~0x00000010U}



Definition at line 4427 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR2\_1@{GPIO\_OSPEEDER\_OSPEEDR2\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR2\_1@{GPIO\_OSPEEDER\_OSPEEDR2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR2\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1~0x00000020U}



Definition at line 4428 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR3@{GPIO\_OSPEEDER\_OSPEEDR3}}
\index{GPIO\_OSPEEDER\_OSPEEDR3@{GPIO\_OSPEEDER\_OSPEEDR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3~0x000000\+C0U}



Definition at line 4430 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR3\_0@{GPIO\_OSPEEDER\_OSPEEDR3\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR3\_0@{GPIO\_OSPEEDER\_OSPEEDR3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR3\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0~0x00000040U}



Definition at line 4431 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR3\_1@{GPIO\_OSPEEDER\_OSPEEDR3\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR3\_1@{GPIO\_OSPEEDER\_OSPEEDR3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR3\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1~0x00000080U}



Definition at line 4432 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR4@{GPIO\_OSPEEDER\_OSPEEDR4}}
\index{GPIO\_OSPEEDER\_OSPEEDR4@{GPIO\_OSPEEDER\_OSPEEDR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4~0x00000300U}



Definition at line 4434 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR4\_0@{GPIO\_OSPEEDER\_OSPEEDR4\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR4\_0@{GPIO\_OSPEEDER\_OSPEEDR4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR4\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0~0x00000100U}



Definition at line 4435 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR4\_1@{GPIO\_OSPEEDER\_OSPEEDR4\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR4\_1@{GPIO\_OSPEEDER\_OSPEEDR4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR4\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1~0x00000200U}



Definition at line 4436 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR5@{GPIO\_OSPEEDER\_OSPEEDR5}}
\index{GPIO\_OSPEEDER\_OSPEEDR5@{GPIO\_OSPEEDER\_OSPEEDR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5~0x00000\+C00U}



Definition at line 4438 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR5\_0@{GPIO\_OSPEEDER\_OSPEEDR5\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR5\_0@{GPIO\_OSPEEDER\_OSPEEDR5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR5\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0~0x00000400U}



Definition at line 4439 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR5\_1@{GPIO\_OSPEEDER\_OSPEEDR5\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR5\_1@{GPIO\_OSPEEDER\_OSPEEDR5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR5\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1~0x00000800U}



Definition at line 4440 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR6@{GPIO\_OSPEEDER\_OSPEEDR6}}
\index{GPIO\_OSPEEDER\_OSPEEDR6@{GPIO\_OSPEEDER\_OSPEEDR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6~0x00003000U}



Definition at line 4442 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR6\_0@{GPIO\_OSPEEDER\_OSPEEDR6\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR6\_0@{GPIO\_OSPEEDER\_OSPEEDR6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR6\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0~0x00001000U}



Definition at line 4443 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR6\_1@{GPIO\_OSPEEDER\_OSPEEDR6\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR6\_1@{GPIO\_OSPEEDER\_OSPEEDR6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR6\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1~0x00002000U}



Definition at line 4444 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR7@{GPIO\_OSPEEDER\_OSPEEDR7}}
\index{GPIO\_OSPEEDER\_OSPEEDR7@{GPIO\_OSPEEDER\_OSPEEDR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7~0x0000\+C000U}



Definition at line 4446 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR7\_0@{GPIO\_OSPEEDER\_OSPEEDR7\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR7\_0@{GPIO\_OSPEEDER\_OSPEEDR7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR7\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0~0x00004000U}



Definition at line 4447 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR7\_1@{GPIO\_OSPEEDER\_OSPEEDR7\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR7\_1@{GPIO\_OSPEEDER\_OSPEEDR7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR7\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1~0x00008000U}



Definition at line 4448 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR8@{GPIO\_OSPEEDER\_OSPEEDR8}}
\index{GPIO\_OSPEEDER\_OSPEEDR8@{GPIO\_OSPEEDER\_OSPEEDR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8~0x00030000U}



Definition at line 4450 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR8\_0@{GPIO\_OSPEEDER\_OSPEEDR8\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR8\_0@{GPIO\_OSPEEDER\_OSPEEDR8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR8\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0~0x00010000U}



Definition at line 4451 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR8\_1@{GPIO\_OSPEEDER\_OSPEEDR8\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR8\_1@{GPIO\_OSPEEDER\_OSPEEDR8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR8\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1~0x00020000U}



Definition at line 4452 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR9@{GPIO\_OSPEEDER\_OSPEEDR9}}
\index{GPIO\_OSPEEDER\_OSPEEDR9@{GPIO\_OSPEEDER\_OSPEEDR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9~0x000\+C0000U}



Definition at line 4454 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR9\_0@{GPIO\_OSPEEDER\_OSPEEDR9\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR9\_0@{GPIO\_OSPEEDER\_OSPEEDR9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR9\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0~0x00040000U}



Definition at line 4455 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR9\_1@{GPIO\_OSPEEDER\_OSPEEDR9\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR9\_1@{GPIO\_OSPEEDER\_OSPEEDR9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OSPEEDER\_OSPEEDR9\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1~0x00080000U}



Definition at line 4456 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5485fbd720ed7ddb22eb3ec11245efbc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_0@{GPIO\_OTYPER\_IDR\_0}}
\index{GPIO\_OTYPER\_IDR\_0@{GPIO\_OTYPER\_IDR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}}



Definition at line 4565 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf13669e5ac3f49834766cd99be03a0d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_1@{GPIO\_OTYPER\_IDR\_1}}
\index{GPIO\_OTYPER\_IDR\_1@{GPIO\_OTYPER\_IDR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}}



Definition at line 4566 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga38f82a10903250be4e628771b0276761}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_10@{GPIO\_OTYPER\_IDR\_10}}
\index{GPIO\_OTYPER\_IDR\_10@{GPIO\_OTYPER\_IDR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}}



Definition at line 4575 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b3d81079aa482c4670efbe56da9c827}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_11@{GPIO\_OTYPER\_IDR\_11}}
\index{GPIO\_OTYPER\_IDR\_11@{GPIO\_OTYPER\_IDR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}}



Definition at line 4576 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf53e6338143d8457b3db5c6846349910}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_12@{GPIO\_OTYPER\_IDR\_12}}
\index{GPIO\_OTYPER\_IDR\_12@{GPIO\_OTYPER\_IDR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}}



Definition at line 4577 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5afdc7a368dcf575096f85deaea5ef01}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_13@{GPIO\_OTYPER\_IDR\_13}}
\index{GPIO\_OTYPER\_IDR\_13@{GPIO\_OTYPER\_IDR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}}



Definition at line 4578 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ecbcd9d656d45bb5de5da1506ed1234}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_14@{GPIO\_OTYPER\_IDR\_14}}
\index{GPIO\_OTYPER\_IDR\_14@{GPIO\_OTYPER\_IDR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}}



Definition at line 4579 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga63220a77d16ca7e1475c67cfdf1ad8fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_15@{GPIO\_OTYPER\_IDR\_15}}
\index{GPIO\_OTYPER\_IDR\_15@{GPIO\_OTYPER\_IDR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}}



Definition at line 4580 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3936b414ffd9d8a7a546ecf5bee71c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_2@{GPIO\_OTYPER\_IDR\_2}}
\index{GPIO\_OTYPER\_IDR\_2@{GPIO\_OTYPER\_IDR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}}



Definition at line 4567 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba6136975598a69ca053a924534829f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_3@{GPIO\_OTYPER\_IDR\_3}}
\index{GPIO\_OTYPER\_IDR\_3@{GPIO\_OTYPER\_IDR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}}



Definition at line 4568 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab4b22966bfccc5de30156b87a60db42a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_4@{GPIO\_OTYPER\_IDR\_4}}
\index{GPIO\_OTYPER\_IDR\_4@{GPIO\_OTYPER\_IDR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}}



Definition at line 4569 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga503034ab19d01c3c5535208dbdaa5160}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_5@{GPIO\_OTYPER\_IDR\_5}}
\index{GPIO\_OTYPER\_IDR\_5@{GPIO\_OTYPER\_IDR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}}



Definition at line 4570 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6b972f5d1e519823d58098533346aa2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_6@{GPIO\_OTYPER\_IDR\_6}}
\index{GPIO\_OTYPER\_IDR\_6@{GPIO\_OTYPER\_IDR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}}



Definition at line 4571 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1360495ee0a8ee3f1a6e858744b76693}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_7@{GPIO\_OTYPER\_IDR\_7}}
\index{GPIO\_OTYPER\_IDR\_7@{GPIO\_OTYPER\_IDR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}}



Definition at line 4572 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0999b31939326c4558ff7383fb1d45c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_8@{GPIO\_OTYPER\_IDR\_8}}
\index{GPIO\_OTYPER\_IDR\_8@{GPIO\_OTYPER\_IDR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}}



Definition at line 4573 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86496faba77364680e3abb58b99636b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_9@{GPIO\_OTYPER\_IDR\_9}}
\index{GPIO\_OTYPER\_IDR\_9@{GPIO\_OTYPER\_IDR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_IDR\_9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}}



Definition at line 4574 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga29dbb08cef82cec8fac9a0044f80d31b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_0@{GPIO\_OTYPER\_ODR\_0}}
\index{GPIO\_OTYPER\_ODR\_0@{GPIO\_OTYPER\_ODR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}}



Definition at line 4600 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga94b10e532cafe20fe2c2e7afa91150b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_1@{GPIO\_OTYPER\_ODR\_1}}
\index{GPIO\_OTYPER\_ODR\_1@{GPIO\_OTYPER\_ODR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}}



Definition at line 4601 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf471b28dec1fdf0916e7beaa87d902a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_10@{GPIO\_OTYPER\_ODR\_10}}
\index{GPIO\_OTYPER\_ODR\_10@{GPIO\_OTYPER\_ODR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}}



Definition at line 4610 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ac73a7dd714babf1ab5894b4460dacc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_11@{GPIO\_OTYPER\_ODR\_11}}
\index{GPIO\_OTYPER\_ODR\_11@{GPIO\_OTYPER\_ODR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}}



Definition at line 4611 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaabcfc202ec3ee578aee32375a092a23d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_12@{GPIO\_OTYPER\_ODR\_12}}
\index{GPIO\_OTYPER\_ODR\_12@{GPIO\_OTYPER\_ODR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}}



Definition at line 4612 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4f9a8a4dcf381e58a0ab84c3744d063}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_13@{GPIO\_OTYPER\_ODR\_13}}
\index{GPIO\_OTYPER\_ODR\_13@{GPIO\_OTYPER\_ODR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}}



Definition at line 4613 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga38b35b661a670ae2afd11258398b7fb1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_14@{GPIO\_OTYPER\_ODR\_14}}
\index{GPIO\_OTYPER\_ODR\_14@{GPIO\_OTYPER\_ODR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}}



Definition at line 4614 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga267734cd2559e9cbf5c4041720e16d1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_15@{GPIO\_OTYPER\_ODR\_15}}
\index{GPIO\_OTYPER\_ODR\_15@{GPIO\_OTYPER\_ODR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}}



Definition at line 4615 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0d55284e587dfd6357e124fc8ab4014}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_2@{GPIO\_OTYPER\_ODR\_2}}
\index{GPIO\_OTYPER\_ODR\_2@{GPIO\_OTYPER\_ODR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}}



Definition at line 4602 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00f7272497c2d79c2651812c716f5f00}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_3@{GPIO\_OTYPER\_ODR\_3}}
\index{GPIO\_OTYPER\_ODR\_3@{GPIO\_OTYPER\_ODR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}}



Definition at line 4603 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d1b9031a6c8ae6e1c1b7f8affb5689e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_4@{GPIO\_OTYPER\_ODR\_4}}
\index{GPIO\_OTYPER\_ODR\_4@{GPIO\_OTYPER\_ODR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}}



Definition at line 4604 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8cd860ae29854fe80c9e410e7e6cc957}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_5@{GPIO\_OTYPER\_ODR\_5}}
\index{GPIO\_OTYPER\_ODR\_5@{GPIO\_OTYPER\_ODR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}}



Definition at line 4605 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75b2cd9cf5cae35759f2b38cc0020a06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_6@{GPIO\_OTYPER\_ODR\_6}}
\index{GPIO\_OTYPER\_ODR\_6@{GPIO\_OTYPER\_ODR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}}



Definition at line 4606 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a6427032856cd00e7a0b87279cf8e85}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_7@{GPIO\_OTYPER\_ODR\_7}}
\index{GPIO\_OTYPER\_ODR\_7@{GPIO\_OTYPER\_ODR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}}



Definition at line 4607 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f30b73464b5d452c0217349b5294fe2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_8@{GPIO\_OTYPER\_ODR\_8}}
\index{GPIO\_OTYPER\_ODR\_8@{GPIO\_OTYPER\_ODR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}}



Definition at line 4608 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20b3f0dd86d1dd8edbe20c09412e2297}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_9@{GPIO\_OTYPER\_ODR\_9}}
\index{GPIO\_OTYPER\_ODR\_9@{GPIO\_OTYPER\_ODR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_ODR\_9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}}



Definition at line 4609 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_0@{GPIO\_OTYPER\_OT\_0}}
\index{GPIO\_OTYPER\_OT\_0@{GPIO\_OTYPER\_OT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0~0x00000001U}



Definition at line 4400 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_1@{GPIO\_OTYPER\_OT\_1}}
\index{GPIO\_OTYPER\_OT\_1@{GPIO\_OTYPER\_OT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1~0x00000002U}



Definition at line 4401 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_10@{GPIO\_OTYPER\_OT\_10}}
\index{GPIO\_OTYPER\_OT\_10@{GPIO\_OTYPER\_OT\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10~0x00000400U}



Definition at line 4410 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_11@{GPIO\_OTYPER\_OT\_11}}
\index{GPIO\_OTYPER\_OT\_11@{GPIO\_OTYPER\_OT\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11~0x00000800U}



Definition at line 4411 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_12@{GPIO\_OTYPER\_OT\_12}}
\index{GPIO\_OTYPER\_OT\_12@{GPIO\_OTYPER\_OT\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12~0x00001000U}



Definition at line 4412 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_13@{GPIO\_OTYPER\_OT\_13}}
\index{GPIO\_OTYPER\_OT\_13@{GPIO\_OTYPER\_OT\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13~0x00002000U}



Definition at line 4413 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_14@{GPIO\_OTYPER\_OT\_14}}
\index{GPIO\_OTYPER\_OT\_14@{GPIO\_OTYPER\_OT\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14~0x00004000U}



Definition at line 4414 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_15@{GPIO\_OTYPER\_OT\_15}}
\index{GPIO\_OTYPER\_OT\_15@{GPIO\_OTYPER\_OT\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15~0x00008000U}



Definition at line 4415 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_2@{GPIO\_OTYPER\_OT\_2}}
\index{GPIO\_OTYPER\_OT\_2@{GPIO\_OTYPER\_OT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2~0x00000004U}



Definition at line 4402 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_3@{GPIO\_OTYPER\_OT\_3}}
\index{GPIO\_OTYPER\_OT\_3@{GPIO\_OTYPER\_OT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3~0x00000008U}



Definition at line 4403 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_4@{GPIO\_OTYPER\_OT\_4}}
\index{GPIO\_OTYPER\_OT\_4@{GPIO\_OTYPER\_OT\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4~0x00000010U}



Definition at line 4404 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_5@{GPIO\_OTYPER\_OT\_5}}
\index{GPIO\_OTYPER\_OT\_5@{GPIO\_OTYPER\_OT\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5~0x00000020U}



Definition at line 4405 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_6@{GPIO\_OTYPER\_OT\_6}}
\index{GPIO\_OTYPER\_OT\_6@{GPIO\_OTYPER\_OT\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6~0x00000040U}



Definition at line 4406 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_7@{GPIO\_OTYPER\_OT\_7}}
\index{GPIO\_OTYPER\_OT\_7@{GPIO\_OTYPER\_OT\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7~0x00000080U}



Definition at line 4407 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_8@{GPIO\_OTYPER\_OT\_8}}
\index{GPIO\_OTYPER\_OT\_8@{GPIO\_OTYPER\_OT\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8~0x00000100U}



Definition at line 4408 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_9@{GPIO\_OTYPER\_OT\_9}}
\index{GPIO\_OTYPER\_OT\_9@{GPIO\_OTYPER\_OT\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_OTYPER\_OT\_9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9~0x00000200U}



Definition at line 4409 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR0@{GPIO\_PUPDR\_PUPDR0}}
\index{GPIO\_PUPDR\_PUPDR0@{GPIO\_PUPDR\_PUPDR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0~0x00000003U}



Definition at line 4483 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR0\_0@{GPIO\_PUPDR\_PUPDR0\_0}}
\index{GPIO\_PUPDR\_PUPDR0\_0@{GPIO\_PUPDR\_PUPDR0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR0\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0~0x00000001U}



Definition at line 4484 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR0\_1@{GPIO\_PUPDR\_PUPDR0\_1}}
\index{GPIO\_PUPDR\_PUPDR0\_1@{GPIO\_PUPDR\_PUPDR0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR0\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1~0x00000002U}



Definition at line 4485 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR1@{GPIO\_PUPDR\_PUPDR1}}
\index{GPIO\_PUPDR\_PUPDR1@{GPIO\_PUPDR\_PUPDR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1~0x0000000\+CU}



Definition at line 4487 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR10@{GPIO\_PUPDR\_PUPDR10}}
\index{GPIO\_PUPDR\_PUPDR10@{GPIO\_PUPDR\_PUPDR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR10}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10~0x00300000U}



Definition at line 4523 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR10\_0@{GPIO\_PUPDR\_PUPDR10\_0}}
\index{GPIO\_PUPDR\_PUPDR10\_0@{GPIO\_PUPDR\_PUPDR10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR10\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0~0x00100000U}



Definition at line 4524 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR10\_1@{GPIO\_PUPDR\_PUPDR10\_1}}
\index{GPIO\_PUPDR\_PUPDR10\_1@{GPIO\_PUPDR\_PUPDR10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR10\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1~0x00200000U}



Definition at line 4525 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR11@{GPIO\_PUPDR\_PUPDR11}}
\index{GPIO\_PUPDR\_PUPDR11@{GPIO\_PUPDR\_PUPDR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR11}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11~0x00\+C00000U}



Definition at line 4527 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR11\_0@{GPIO\_PUPDR\_PUPDR11\_0}}
\index{GPIO\_PUPDR\_PUPDR11\_0@{GPIO\_PUPDR\_PUPDR11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR11\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0~0x00400000U}



Definition at line 4528 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR11\_1@{GPIO\_PUPDR\_PUPDR11\_1}}
\index{GPIO\_PUPDR\_PUPDR11\_1@{GPIO\_PUPDR\_PUPDR11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR11\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1~0x00800000U}



Definition at line 4529 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR12@{GPIO\_PUPDR\_PUPDR12}}
\index{GPIO\_PUPDR\_PUPDR12@{GPIO\_PUPDR\_PUPDR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR12}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12~0x03000000U}



Definition at line 4531 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR12\_0@{GPIO\_PUPDR\_PUPDR12\_0}}
\index{GPIO\_PUPDR\_PUPDR12\_0@{GPIO\_PUPDR\_PUPDR12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR12\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0~0x01000000U}



Definition at line 4532 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR12\_1@{GPIO\_PUPDR\_PUPDR12\_1}}
\index{GPIO\_PUPDR\_PUPDR12\_1@{GPIO\_PUPDR\_PUPDR12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR12\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1~0x02000000U}



Definition at line 4533 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR13@{GPIO\_PUPDR\_PUPDR13}}
\index{GPIO\_PUPDR\_PUPDR13@{GPIO\_PUPDR\_PUPDR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR13}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13~0x0\+C000000U}



Definition at line 4535 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR13\_0@{GPIO\_PUPDR\_PUPDR13\_0}}
\index{GPIO\_PUPDR\_PUPDR13\_0@{GPIO\_PUPDR\_PUPDR13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR13\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0~0x04000000U}



Definition at line 4536 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR13\_1@{GPIO\_PUPDR\_PUPDR13\_1}}
\index{GPIO\_PUPDR\_PUPDR13\_1@{GPIO\_PUPDR\_PUPDR13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR13\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1~0x08000000U}



Definition at line 4537 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR14@{GPIO\_PUPDR\_PUPDR14}}
\index{GPIO\_PUPDR\_PUPDR14@{GPIO\_PUPDR\_PUPDR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR14}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14~0x30000000U}



Definition at line 4539 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR14\_0@{GPIO\_PUPDR\_PUPDR14\_0}}
\index{GPIO\_PUPDR\_PUPDR14\_0@{GPIO\_PUPDR\_PUPDR14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR14\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0~0x10000000U}



Definition at line 4540 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR14\_1@{GPIO\_PUPDR\_PUPDR14\_1}}
\index{GPIO\_PUPDR\_PUPDR14\_1@{GPIO\_PUPDR\_PUPDR14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR14\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1~0x20000000U}



Definition at line 4541 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR15@{GPIO\_PUPDR\_PUPDR15}}
\index{GPIO\_PUPDR\_PUPDR15@{GPIO\_PUPDR\_PUPDR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR15}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15~0x\+C0000000U}



Definition at line 4543 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR15\_0@{GPIO\_PUPDR\_PUPDR15\_0}}
\index{GPIO\_PUPDR\_PUPDR15\_0@{GPIO\_PUPDR\_PUPDR15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR15\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0~0x40000000U}



Definition at line 4544 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR15\_1@{GPIO\_PUPDR\_PUPDR15\_1}}
\index{GPIO\_PUPDR\_PUPDR15\_1@{GPIO\_PUPDR\_PUPDR15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR15\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1~0x80000000U}



Definition at line 4545 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR1\_0@{GPIO\_PUPDR\_PUPDR1\_0}}
\index{GPIO\_PUPDR\_PUPDR1\_0@{GPIO\_PUPDR\_PUPDR1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR1\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0~0x00000004U}



Definition at line 4488 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR1\_1@{GPIO\_PUPDR\_PUPDR1\_1}}
\index{GPIO\_PUPDR\_PUPDR1\_1@{GPIO\_PUPDR\_PUPDR1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR1\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1~0x00000008U}



Definition at line 4489 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR2@{GPIO\_PUPDR\_PUPDR2}}
\index{GPIO\_PUPDR\_PUPDR2@{GPIO\_PUPDR\_PUPDR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR2}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2~0x00000030U}



Definition at line 4491 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR2\_0@{GPIO\_PUPDR\_PUPDR2\_0}}
\index{GPIO\_PUPDR\_PUPDR2\_0@{GPIO\_PUPDR\_PUPDR2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR2\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0~0x00000010U}



Definition at line 4492 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR2\_1@{GPIO\_PUPDR\_PUPDR2\_1}}
\index{GPIO\_PUPDR\_PUPDR2\_1@{GPIO\_PUPDR\_PUPDR2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR2\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1~0x00000020U}



Definition at line 4493 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR3@{GPIO\_PUPDR\_PUPDR3}}
\index{GPIO\_PUPDR\_PUPDR3@{GPIO\_PUPDR\_PUPDR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR3}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3~0x000000\+C0U}



Definition at line 4495 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR3\_0@{GPIO\_PUPDR\_PUPDR3\_0}}
\index{GPIO\_PUPDR\_PUPDR3\_0@{GPIO\_PUPDR\_PUPDR3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR3\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0~0x00000040U}



Definition at line 4496 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR3\_1@{GPIO\_PUPDR\_PUPDR3\_1}}
\index{GPIO\_PUPDR\_PUPDR3\_1@{GPIO\_PUPDR\_PUPDR3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR3\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1~0x00000080U}



Definition at line 4497 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR4@{GPIO\_PUPDR\_PUPDR4}}
\index{GPIO\_PUPDR\_PUPDR4@{GPIO\_PUPDR\_PUPDR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR4}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4~0x00000300U}



Definition at line 4499 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR4\_0@{GPIO\_PUPDR\_PUPDR4\_0}}
\index{GPIO\_PUPDR\_PUPDR4\_0@{GPIO\_PUPDR\_PUPDR4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR4\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0~0x00000100U}



Definition at line 4500 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR4\_1@{GPIO\_PUPDR\_PUPDR4\_1}}
\index{GPIO\_PUPDR\_PUPDR4\_1@{GPIO\_PUPDR\_PUPDR4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR4\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1~0x00000200U}



Definition at line 4501 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR5@{GPIO\_PUPDR\_PUPDR5}}
\index{GPIO\_PUPDR\_PUPDR5@{GPIO\_PUPDR\_PUPDR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR5}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5~0x00000\+C00U}



Definition at line 4503 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR5\_0@{GPIO\_PUPDR\_PUPDR5\_0}}
\index{GPIO\_PUPDR\_PUPDR5\_0@{GPIO\_PUPDR\_PUPDR5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR5\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0~0x00000400U}



Definition at line 4504 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR5\_1@{GPIO\_PUPDR\_PUPDR5\_1}}
\index{GPIO\_PUPDR\_PUPDR5\_1@{GPIO\_PUPDR\_PUPDR5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR5\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1~0x00000800U}



Definition at line 4505 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR6@{GPIO\_PUPDR\_PUPDR6}}
\index{GPIO\_PUPDR\_PUPDR6@{GPIO\_PUPDR\_PUPDR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR6}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6~0x00003000U}



Definition at line 4507 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR6\_0@{GPIO\_PUPDR\_PUPDR6\_0}}
\index{GPIO\_PUPDR\_PUPDR6\_0@{GPIO\_PUPDR\_PUPDR6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR6\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0~0x00001000U}



Definition at line 4508 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR6\_1@{GPIO\_PUPDR\_PUPDR6\_1}}
\index{GPIO\_PUPDR\_PUPDR6\_1@{GPIO\_PUPDR\_PUPDR6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR6\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1~0x00002000U}



Definition at line 4509 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR7@{GPIO\_PUPDR\_PUPDR7}}
\index{GPIO\_PUPDR\_PUPDR7@{GPIO\_PUPDR\_PUPDR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR7}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7~0x0000\+C000U}



Definition at line 4511 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR7\_0@{GPIO\_PUPDR\_PUPDR7\_0}}
\index{GPIO\_PUPDR\_PUPDR7\_0@{GPIO\_PUPDR\_PUPDR7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR7\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0~0x00004000U}



Definition at line 4512 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR7\_1@{GPIO\_PUPDR\_PUPDR7\_1}}
\index{GPIO\_PUPDR\_PUPDR7\_1@{GPIO\_PUPDR\_PUPDR7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR7\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1~0x00008000U}



Definition at line 4513 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR8@{GPIO\_PUPDR\_PUPDR8}}
\index{GPIO\_PUPDR\_PUPDR8@{GPIO\_PUPDR\_PUPDR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR8}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8~0x00030000U}



Definition at line 4515 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR8\_0@{GPIO\_PUPDR\_PUPDR8\_0}}
\index{GPIO\_PUPDR\_PUPDR8\_0@{GPIO\_PUPDR\_PUPDR8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR8\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0~0x00010000U}



Definition at line 4516 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR8\_1@{GPIO\_PUPDR\_PUPDR8\_1}}
\index{GPIO\_PUPDR\_PUPDR8\_1@{GPIO\_PUPDR\_PUPDR8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR8\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1~0x00020000U}



Definition at line 4517 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR9@{GPIO\_PUPDR\_PUPDR9}}
\index{GPIO\_PUPDR\_PUPDR9@{GPIO\_PUPDR\_PUPDR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR9}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9~0x000\+C0000U}



Definition at line 4519 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR9\_0@{GPIO\_PUPDR\_PUPDR9\_0}}
\index{GPIO\_PUPDR\_PUPDR9\_0@{GPIO\_PUPDR\_PUPDR9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR9\_0}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0~0x00040000U}



Definition at line 4520 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR9\_1@{GPIO\_PUPDR\_PUPDR9\_1}}
\index{GPIO\_PUPDR\_PUPDR9\_1@{GPIO\_PUPDR\_PUPDR9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{GPIO\_PUPDR\_PUPDR9\_1}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1~0x00080000U}



Definition at line 4521 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_CCR@{I2C\_CCR\_CCR}}
\index{I2C\_CCR\_CCR@{I2C\_CCR\_CCR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CCR\_CCR}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+CCR~0x00000\+FFFU}

Clock Control Register in Fast/\+Standard mode (Master mode) 

Definition at line 4757 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}}
\index{I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CCR\_DUTY}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+DUTY~0x00004000U}

Fast Mode Duty Cycle ~\newline
 

Definition at line 4758 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_FS@{I2C\_CCR\_FS}}
\index{I2C\_CCR\_FS@{I2C\_CCR\_FS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CCR\_FS}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+FS~0x00008000U}

I2C Master Mode Selection ~\newline
 

Definition at line 4759 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ACK@{I2C\_CR1\_ACK}}
\index{I2C\_CR1\_ACK@{I2C\_CR1\_ACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_ACK}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ACK~0x00000400U}

Acknowledge Enable ~\newline
 

Definition at line 4685 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}}
\index{I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_ALERT}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ALERT~0x00002000U}

SMBus Alert ~\newline
 

Definition at line 4688 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}}
\index{I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_ENARP}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENARP~0x00000010U}

ARP Enable ~\newline
 

Definition at line 4679 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}}
\index{I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_ENGC}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENGC~0x00000040U}

General Call Enable ~\newline
 

Definition at line 4681 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}}
\index{I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_ENPEC}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENPEC~0x00000020U}

PEC Enable ~\newline
 

Definition at line 4680 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}}
\index{I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_NOSTRETCH}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH~0x00000080U}

Clock Stretching Disable (Slave mode) ~\newline
 

Definition at line 4682 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_PE@{I2C\_CR1\_PE}}
\index{I2C\_CR1\_PE@{I2C\_CR1\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_PE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PE~0x00000001U}

Peripheral Enable ~\newline
 

Definition at line 4676 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_PEC@{I2C\_CR1\_PEC}}
\index{I2C\_CR1\_PEC@{I2C\_CR1\_PEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_PEC}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PEC~0x00001000U}

Packet Error Checking ~\newline
 

Definition at line 4687 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_POS@{I2C\_CR1\_POS}}
\index{I2C\_CR1\_POS@{I2C\_CR1\_POS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_POS}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+POS~0x00000800U}

Acknowledge/\+PEC Position (for data reception) 

Definition at line 4686 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}}
\index{I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_SMBTYPE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE~0x00000008U}

SMBus Type ~\newline
 

Definition at line 4678 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}}
\index{I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_SMBUS}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBUS~0x00000002U}

SMBus Mode ~\newline
 

Definition at line 4677 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_START@{I2C\_CR1\_START}}
\index{I2C\_CR1\_START@{I2C\_CR1\_START}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_START}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+START~0x00000100U}

Start Generation ~\newline
 

Definition at line 4683 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_STOP@{I2C\_CR1\_STOP}}
\index{I2C\_CR1\_STOP@{I2C\_CR1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_STOP}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+STOP~0x00000200U}

Stop Generation ~\newline
 

Definition at line 4684 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}}
\index{I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR1\_SWRST}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SWRST~0x00008000U}

Software Reset ~\newline
 

Definition at line 4689 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}}
\index{I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_DMAEN}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+DMAEN~0x00000800U}

DMA Requests Enable ~\newline
 

Definition at line 4703 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}}
\index{I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_FREQ}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ~0x0000003\+FU}

FREQ[5\+:0] bits (Peripheral Clock Frequency) ~\newline
 

Definition at line 4692 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_0@{I2C\_CR2\_FREQ\_0}}
\index{I2C\_CR2\_FREQ\_0@{I2C\_CR2\_FREQ\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_FREQ\_0}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4693 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_1@{I2C\_CR2\_FREQ\_1}}
\index{I2C\_CR2\_FREQ\_1@{I2C\_CR2\_FREQ\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_FREQ\_1}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4694 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_2@{I2C\_CR2\_FREQ\_2}}
\index{I2C\_CR2\_FREQ\_2@{I2C\_CR2\_FREQ\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_FREQ\_2}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2~0x00000004U}

Bit 2 

Definition at line 4695 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_3@{I2C\_CR2\_FREQ\_3}}
\index{I2C\_CR2\_FREQ\_3@{I2C\_CR2\_FREQ\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_FREQ\_3}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3~0x00000008U}

Bit 3 

Definition at line 4696 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_4@{I2C\_CR2\_FREQ\_4}}
\index{I2C\_CR2\_FREQ\_4@{I2C\_CR2\_FREQ\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_FREQ\_4}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4~0x00000010U}

Bit 4 

Definition at line 4697 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_5@{I2C\_CR2\_FREQ\_5}}
\index{I2C\_CR2\_FREQ\_5@{I2C\_CR2\_FREQ\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_FREQ\_5}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5~0x00000020U}

Bit 5 

Definition at line 4698 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}}
\index{I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_ITBUFEN}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN~0x00000400U}

Buffer Interrupt Enable 

Definition at line 4702 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}}
\index{I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_ITERREN}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITERREN~0x00000100U}

Error Interrupt Enable ~\newline
 

Definition at line 4700 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}}
\index{I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_ITEVTEN}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN~0x00000200U}

Event Interrupt Enable ~\newline
 

Definition at line 4701 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_LAST@{I2C\_CR2\_LAST}}
\index{I2C\_CR2\_LAST@{I2C\_CR2\_LAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_CR2\_LAST}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+LAST~0x00001000U}

DMA Last Transfer ~\newline
 

Definition at line 4704 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_DR\_DR@{I2C\_DR\_DR}}
\index{I2C\_DR\_DR@{I2C\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_DR\_DR}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DR\+\_\+\+DR~0x000000\+FFU}

8-\/bit Data Register ~\newline
 

Definition at line 4728 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f312cebb37d3e5d0a690dc6fda86f32}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_FLTR\_ANOFF@{I2C\_FLTR\_ANOFF}}
\index{I2C\_FLTR\_ANOFF@{I2C\_FLTR\_ANOFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_FLTR\_ANOFF}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF~0x00000010U}

Analog Noise Filter OFF 

Definition at line 4766 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaffe4c34d459e53d73c92e0a6fd383795}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_FLTR\_DNF@{I2C\_FLTR\_DNF}}
\index{I2C\_FLTR\_DNF@{I2C\_FLTR\_DNF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_FLTR\_DNF}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FLTR\+\_\+\+DNF~0x0000000\+FU}

Digital Noise Filter 

Definition at line 4765 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD0@{I2C\_OAR1\_ADD0}}
\index{I2C\_OAR1\_ADD0@{I2C\_OAR1\_ADD0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD0}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD0~0x00000001U}

Bit 0 

Definition at line 4710 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD1@{I2C\_OAR1\_ADD1}}
\index{I2C\_OAR1\_ADD1@{I2C\_OAR1\_ADD1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD1}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD1~0x00000002U}

Bit 1 

Definition at line 4711 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD1\_7@{I2C\_OAR1\_ADD1\_7}}
\index{I2C\_OAR1\_ADD1\_7@{I2C\_OAR1\_ADD1\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD1\_7}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7~0x000000\+FEU}

Interface Address 

Definition at line 4707 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD2@{I2C\_OAR1\_ADD2}}
\index{I2C\_OAR1\_ADD2@{I2C\_OAR1\_ADD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD2}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD2~0x00000004U}

Bit 2 

Definition at line 4712 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD3@{I2C\_OAR1\_ADD3}}
\index{I2C\_OAR1\_ADD3@{I2C\_OAR1\_ADD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD3}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD3~0x00000008U}

Bit 3 

Definition at line 4713 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD4@{I2C\_OAR1\_ADD4}}
\index{I2C\_OAR1\_ADD4@{I2C\_OAR1\_ADD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD4}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD4~0x00000010U}

Bit 4 

Definition at line 4714 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD5@{I2C\_OAR1\_ADD5}}
\index{I2C\_OAR1\_ADD5@{I2C\_OAR1\_ADD5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD5}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD5~0x00000020U}

Bit 5 

Definition at line 4715 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD6@{I2C\_OAR1\_ADD6}}
\index{I2C\_OAR1\_ADD6@{I2C\_OAR1\_ADD6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD6}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD6~0x00000040U}

Bit 6 

Definition at line 4716 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD7@{I2C\_OAR1\_ADD7}}
\index{I2C\_OAR1\_ADD7@{I2C\_OAR1\_ADD7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD7}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD7~0x00000080U}

Bit 7 

Definition at line 4717 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD8@{I2C\_OAR1\_ADD8}}
\index{I2C\_OAR1\_ADD8@{I2C\_OAR1\_ADD8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD8}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD8~0x00000100U}

Bit 8 

Definition at line 4718 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD8\_9@{I2C\_OAR1\_ADD8\_9}}
\index{I2C\_OAR1\_ADD8\_9@{I2C\_OAR1\_ADD8\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD8\_9}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9~0x00000300U}

Interface Address 

Definition at line 4708 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD9@{I2C\_OAR1\_ADD9}}
\index{I2C\_OAR1\_ADD9@{I2C\_OAR1\_ADD9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADD9}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD9~0x00000200U}

Bit 9 

Definition at line 4719 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADDMODE@{I2C\_OAR1\_ADDMODE}}
\index{I2C\_OAR1\_ADDMODE@{I2C\_OAR1\_ADDMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR1\_ADDMODE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE~0x00008000U}

Addressing Mode (Slave mode) 

Definition at line 4721 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR2\_ADD2@{I2C\_OAR2\_ADD2}}
\index{I2C\_OAR2\_ADD2@{I2C\_OAR2\_ADD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR2\_ADD2}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ADD2~0x000000\+FEU}

Interface address ~\newline
 

Definition at line 4725 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR2\_ENDUAL@{I2C\_OAR2\_ENDUAL}}
\index{I2C\_OAR2\_ENDUAL@{I2C\_OAR2\_ENDUAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_OAR2\_ENDUAL}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL~0x00000001U}

Dual addressing mode enable 

Definition at line 4724 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}}
\index{I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_ADD10}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADD10~0x00000008U}

10-\/bit header sent (Master mode) ~\newline
 

Definition at line 4734 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}}
\index{I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_ADDR}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADDR~0x00000002U}

Address sent (master mode)/matched (slave mode) 

Definition at line 4732 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_AF@{I2C\_SR1\_AF}}
\index{I2C\_SR1\_AF@{I2C\_SR1\_AF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_AF}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+AF~0x00000400U}

Acknowledge Failure ~\newline
 

Definition at line 4740 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}}
\index{I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_ARLO}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ARLO~0x00000200U}

Arbitration Lost (master mode) ~\newline
 

Definition at line 4739 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_BERR@{I2C\_SR1\_BERR}}
\index{I2C\_SR1\_BERR@{I2C\_SR1\_BERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_BERR}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BERR~0x00000100U}

Bus Error ~\newline
 

Definition at line 4738 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_BTF@{I2C\_SR1\_BTF}}
\index{I2C\_SR1\_BTF@{I2C\_SR1\_BTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_BTF}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BTF~0x00000004U}

Byte Transfer Finished ~\newline
 

Definition at line 4733 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_OVR@{I2C\_SR1\_OVR}}
\index{I2C\_SR1\_OVR@{I2C\_SR1\_OVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_OVR}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+OVR~0x00000800U}

Overrun/\+Underrun ~\newline
 

Definition at line 4741 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}}
\index{I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_PECERR}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+PECERR~0x00001000U}

PEC Error in reception ~\newline
 

Definition at line 4742 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_RXNE@{I2C\_SR1\_RXNE}}
\index{I2C\_SR1\_RXNE@{I2C\_SR1\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_RXNE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+RXNE~0x00000040U}

Data Register not Empty (receivers) ~\newline
 

Definition at line 4736 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_SB@{I2C\_SR1\_SB}}
\index{I2C\_SR1\_SB@{I2C\_SR1\_SB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_SB}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SB~0x00000001U}

Start Bit (Master mode) ~\newline
 

Definition at line 4731 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}}
\index{I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_SMBALERT}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT~0x00008000U}

SMBus Alert ~\newline
 

Definition at line 4744 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}}
\index{I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_STOPF}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+STOPF~0x00000010U}

Stop detection (Slave mode) ~\newline
 

Definition at line 4735 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}}
\index{I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_TIMEOUT}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT~0x00004000U}

Timeout or Tlow Error ~\newline
 

Definition at line 4743 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_TXE@{I2C\_SR1\_TXE}}
\index{I2C\_SR1\_TXE@{I2C\_SR1\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR1\_TXE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TXE~0x00000080U}

Data Register Empty (transmitters) ~\newline
 

Definition at line 4737 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}}
\index{I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR2\_BUSY}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+BUSY~0x00000002U}

Bus Busy ~\newline
 

Definition at line 4748 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}}
\index{I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR2\_DUALF}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+DUALF~0x00000080U}

Dual Flag (Slave mode) ~\newline
 

Definition at line 4753 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}}
\index{I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR2\_GENCALL}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+GENCALL~0x00000010U}

General Call Address (Slave mode) ~\newline
 

Definition at line 4750 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_MSL@{I2C\_SR2\_MSL}}
\index{I2C\_SR2\_MSL@{I2C\_SR2\_MSL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR2\_MSL}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+MSL~0x00000001U}

Master/\+Slave ~\newline
 

Definition at line 4747 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_PEC@{I2C\_SR2\_PEC}}
\index{I2C\_SR2\_PEC@{I2C\_SR2\_PEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR2\_PEC}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+PEC~0x0000\+FF00U}

Packet Error Checking Register ~\newline
 

Definition at line 4754 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}}
\index{I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR2\_SMBDEFAULT}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT~0x00000020U}

SMBus Device Default Address (Slave mode) 

Definition at line 4751 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}}
\index{I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR2\_SMBHOST}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST~0x00000040U}

SMBus Host Header (Slave mode) ~\newline
 

Definition at line 4752 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_TRA@{I2C\_SR2\_TRA}}
\index{I2C\_SR2\_TRA@{I2C\_SR2\_TRA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_SR2\_TRA}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+TRA~0x00000004U}

Transmitter/\+Receiver ~\newline
 

Definition at line 4749 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_TRISE\_TRISE@{I2C\_TRISE\_TRISE}}
\index{I2C\_TRISE\_TRISE@{I2C\_TRISE\_TRISE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{I2C\_TRISE\_TRISE}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TRISE\+\_\+\+TRISE~0x0000003\+FU}

Maximum Rise Time in Fast/\+Standard mode (Master mode) 

Definition at line 4762 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_KR\_KEY@{IWDG\_KR\_KEY}}
\index{IWDG\_KR\_KEY@{IWDG\_KR\_KEY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{IWDG\_KR\_KEY}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+KR\+\_\+\+KEY~0x\+FFFFU}

Key value (write only, read 0000h) ~\newline
 

Definition at line 4774 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR@{IWDG\_PR\_PR}}
\index{IWDG\_PR\_PR@{IWDG\_PR\_PR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{IWDG\_PR\_PR}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR~0x07U}

PR[2\+:0] (Prescaler divider) ~\newline
 

Definition at line 4777 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_0@{IWDG\_PR\_PR\_0}}
\index{IWDG\_PR\_PR\_0@{IWDG\_PR\_PR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{IWDG\_PR\_PR\_0}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0~0x01U}

Bit 0 

Definition at line 4778 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_1@{IWDG\_PR\_PR\_1}}
\index{IWDG\_PR\_PR\_1@{IWDG\_PR\_PR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{IWDG\_PR\_PR\_1}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1~0x02U}

Bit 1 

Definition at line 4779 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_2@{IWDG\_PR\_PR\_2}}
\index{IWDG\_PR\_PR\_2@{IWDG\_PR\_PR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{IWDG\_PR\_PR\_2}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2~0x04U}

Bit 2 

Definition at line 4780 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_RLR\_RL@{IWDG\_RLR\_RL}}
\index{IWDG\_RLR\_RL@{IWDG\_RLR\_RL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{IWDG\_RLR\_RL}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+RLR\+\_\+\+RL~0x0\+FFFU}

Watchdog counter reload value ~\newline
 

Definition at line 4783 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_SR\_PVU@{IWDG\_SR\_PVU}}
\index{IWDG\_SR\_PVU@{IWDG\_SR\_PVU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{IWDG\_SR\_PVU}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+SR\+\_\+\+PVU~0x01U}

Watchdog prescaler value update ~\newline
 

Definition at line 4786 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_SR\_RVU@{IWDG\_SR\_RVU}}
\index{IWDG\_SR\_RVU@{IWDG\_SR\_RVU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{IWDG\_SR\_RVU}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+SR\+\_\+\+RVU~0x02U}

Watchdog counter reload value update 

Definition at line 4787 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_CSBF@{PWR\_CR\_CSBF}}
\index{PWR\_CR\_CSBF@{PWR\_CR\_CSBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_CSBF}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+CSBF~0x00000008U}

Clear Standby Flag ~\newline
 

Definition at line 4799 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_CWUF@{PWR\_CR\_CWUF}}
\index{PWR\_CR\_CWUF@{PWR\_CR\_CWUF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_CWUF}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+CWUF~0x00000004U}

Clear Wakeup Flag ~\newline
 

Definition at line 4798 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_DBP@{PWR\_CR\_DBP}}
\index{PWR\_CR\_DBP@{PWR\_CR\_DBP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_DBP}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+DBP~0x00000100U}

Disable Backup Domain write protection ~\newline
 

Definition at line 4817 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_FPDS@{PWR\_CR\_FPDS}}
\index{PWR\_CR\_FPDS@{PWR\_CR\_FPDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_FPDS}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+FPDS~0x00000200U}

Flash power down in Stop mode ~\newline
 

Definition at line 4818 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_LPDS@{PWR\_CR\_LPDS}}
\index{PWR\_CR\_LPDS@{PWR\_CR\_LPDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_LPDS}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+LPDS~0x00000001U}

Low-\/\+Power Deepsleep ~\newline
 

Definition at line 4796 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PDDS@{PWR\_CR\_PDDS}}
\index{PWR\_CR\_PDDS@{PWR\_CR\_PDDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PDDS}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PDDS~0x00000002U}

Power Down Deepsleep ~\newline
 

Definition at line 4797 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS@{PWR\_CR\_PLS}}
\index{PWR\_CR\_PLS@{PWR\_CR\_PLS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS~0x000000\+E0U}

PLS[2\+:0] bits (PVD Level Selection) 

Definition at line 4802 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_0@{PWR\_CR\_PLS\_0}}
\index{PWR\_CR\_PLS\_0@{PWR\_CR\_PLS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_0}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0~0x00000020U}

Bit 0 

Definition at line 4803 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_1@{PWR\_CR\_PLS\_1}}
\index{PWR\_CR\_PLS\_1@{PWR\_CR\_PLS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_1}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1~0x00000040U}

Bit 1 

Definition at line 4804 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2@{PWR\_CR\_PLS\_2}}
\index{PWR\_CR\_PLS\_2@{PWR\_CR\_PLS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_2}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2~0x00000080U}

Bit 2 PVD level configuration 

Definition at line 4807 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV0@{PWR\_CR\_PLS\_LEV0}}
\index{PWR\_CR\_PLS\_LEV0@{PWR\_CR\_PLS\_LEV0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_LEV0}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0~0x00000000U}

PVD level 0 

Definition at line 4808 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV1@{PWR\_CR\_PLS\_LEV1}}
\index{PWR\_CR\_PLS\_LEV1@{PWR\_CR\_PLS\_LEV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_LEV1}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1~0x00000020U}

PVD level 1 

Definition at line 4809 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV2@{PWR\_CR\_PLS\_LEV2}}
\index{PWR\_CR\_PLS\_LEV2@{PWR\_CR\_PLS\_LEV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_LEV2}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2~0x00000040U}

PVD level 2 

Definition at line 4810 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV3@{PWR\_CR\_PLS\_LEV3}}
\index{PWR\_CR\_PLS\_LEV3@{PWR\_CR\_PLS\_LEV3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_LEV3}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3~0x00000060U}

PVD level 3 

Definition at line 4811 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV4@{PWR\_CR\_PLS\_LEV4}}
\index{PWR\_CR\_PLS\_LEV4@{PWR\_CR\_PLS\_LEV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_LEV4}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4~0x00000080U}

PVD level 4 

Definition at line 4812 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV5@{PWR\_CR\_PLS\_LEV5}}
\index{PWR\_CR\_PLS\_LEV5@{PWR\_CR\_PLS\_LEV5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_LEV5}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5~0x000000\+A0U}

PVD level 5 

Definition at line 4813 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV6@{PWR\_CR\_PLS\_LEV6}}
\index{PWR\_CR\_PLS\_LEV6@{PWR\_CR\_PLS\_LEV6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_LEV6}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6~0x000000\+C0U}

PVD level 6 

Definition at line 4814 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV7@{PWR\_CR\_PLS\_LEV7}}
\index{PWR\_CR\_PLS\_LEV7@{PWR\_CR\_PLS\_LEV7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PLS\_LEV7}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7~0x000000\+E0U}

PVD level 7 

Definition at line 4815 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PMODE@{PWR\_CR\_PMODE}}
\index{PWR\_CR\_PMODE@{PWR\_CR\_PMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PMODE}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PMODE~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS}}



Definition at line 4822 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PVDE@{PWR\_CR\_PVDE}}
\index{PWR\_CR\_PVDE@{PWR\_CR\_PVDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_PVDE}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PVDE~0x00000010U}

Power Voltage Detector Enable ~\newline
 

Definition at line 4800 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_VOS@{PWR\_CR\_VOS}}
\index{PWR\_CR\_VOS@{PWR\_CR\_VOS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CR\_VOS}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+VOS~0x00004000U}

VOS bit (Regulator voltage scaling output selection) 

Definition at line 4819 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_BRE@{PWR\_CSR\_BRE}}
\index{PWR\_CSR\_BRE@{PWR\_CSR\_BRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CSR\_BRE}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+BRE~0x00000200U}

Backup regulator enable ~\newline
 

Definition at line 4830 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_BRR@{PWR\_CSR\_BRR}}
\index{PWR\_CSR\_BRR@{PWR\_CSR\_BRR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CSR\_BRR}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+BRR~0x00000008U}

Backup regulator ready ~\newline
 

Definition at line 4828 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_EWUP@{PWR\_CSR\_EWUP}}
\index{PWR\_CSR\_EWUP@{PWR\_CSR\_EWUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CSR\_EWUP}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+EWUP~0x00000100U}

Enable WKUP pin ~\newline
 

Definition at line 4829 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_PVDO@{PWR\_CSR\_PVDO}}
\index{PWR\_CSR\_PVDO@{PWR\_CSR\_PVDO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CSR\_PVDO}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+PVDO~0x00000004U}

PVD Output ~\newline
 

Definition at line 4827 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_REGRDY@{PWR\_CSR\_REGRDY}}
\index{PWR\_CSR\_REGRDY@{PWR\_CSR\_REGRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CSR\_REGRDY}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+REGRDY~\textbf{ PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}



Definition at line 4834 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_SBF@{PWR\_CSR\_SBF}}
\index{PWR\_CSR\_SBF@{PWR\_CSR\_SBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CSR\_SBF}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+SBF~0x00000002U}

Standby Flag ~\newline
 

Definition at line 4826 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_VOSRDY@{PWR\_CSR\_VOSRDY}}
\index{PWR\_CSR\_VOSRDY@{PWR\_CSR\_VOSRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CSR\_VOSRDY}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+VOSRDY~0x00004000U}

Regulator voltage scaling output selection ready 

Definition at line 4831 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_WUF@{PWR\_CSR\_WUF}}
\index{PWR\_CSR\_WUF@{PWR\_CSR\_WUF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{PWR\_CSR\_WUF}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+WUF~0x00000001U}

Wakeup Flag ~\newline
 

Definition at line 4825 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_BKPSRAMEN@{RCC\_AHB1ENR\_BKPSRAMEN}}
\index{RCC\_AHB1ENR\_BKPSRAMEN@{RCC\_AHB1ENR\_BKPSRAMEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_BKPSRAMEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN~0x00040000U}



Definition at line 5096 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga29bbdcc191708a9e6a46ef197a3b2c65}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_CCMDATARAMEN@{RCC\_AHB1ENR\_CCMDATARAMEN}}
\index{RCC\_AHB1ENR\_CCMDATARAMEN@{RCC\_AHB1ENR\_CCMDATARAMEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_CCMDATARAMEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN~0x00100000U}



Definition at line 5097 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_CRCEN@{RCC\_AHB1ENR\_CRCEN}}
\index{RCC\_AHB1ENR\_CRCEN@{RCC\_AHB1ENR\_CRCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_CRCEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN~0x00001000U}



Definition at line 5095 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_DMA1EN@{RCC\_AHB1ENR\_DMA1EN}}
\index{RCC\_AHB1ENR\_DMA1EN@{RCC\_AHB1ENR\_DMA1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_DMA1EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN~0x00200000U}



Definition at line 5098 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_DMA2EN@{RCC\_AHB1ENR\_DMA2EN}}
\index{RCC\_AHB1ENR\_DMA2EN@{RCC\_AHB1ENR\_DMA2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_DMA2EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN~0x00400000U}



Definition at line 5099 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga507020c3c3945dfbf3d628ffa42afdba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_ETHMACEN@{RCC\_AHB1ENR\_ETHMACEN}}
\index{RCC\_AHB1ENR\_ETHMACEN@{RCC\_AHB1ENR\_ETHMACEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_ETHMACEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN~0x02000000U}



Definition at line 5101 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bf11a8d105bc59e4f509d91cbf05e0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_ETHMACPTPEN@{RCC\_AHB1ENR\_ETHMACPTPEN}}
\index{RCC\_AHB1ENR\_ETHMACPTPEN@{RCC\_AHB1ENR\_ETHMACPTPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_ETHMACPTPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN~0x10000000U}



Definition at line 5104 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8933482a90a769d0cdd332b170132b77}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_ETHMACRXEN@{RCC\_AHB1ENR\_ETHMACRXEN}}
\index{RCC\_AHB1ENR\_ETHMACRXEN@{RCC\_AHB1ENR\_ETHMACRXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_ETHMACRXEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN~0x08000000U}



Definition at line 5103 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga001f617c29d950ee1aa91773331ae6f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_ETHMACTXEN@{RCC\_AHB1ENR\_ETHMACTXEN}}
\index{RCC\_AHB1ENR\_ETHMACTXEN@{RCC\_AHB1ENR\_ETHMACTXEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_ETHMACTXEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN~0x04000000U}



Definition at line 5102 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOAEN@{RCC\_AHB1ENR\_GPIOAEN}}
\index{RCC\_AHB1ENR\_GPIOAEN@{RCC\_AHB1ENR\_GPIOAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIOAEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN~0x00000001U}



Definition at line 5086 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOBEN@{RCC\_AHB1ENR\_GPIOBEN}}
\index{RCC\_AHB1ENR\_GPIOBEN@{RCC\_AHB1ENR\_GPIOBEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIOBEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN~0x00000002U}



Definition at line 5087 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOCEN@{RCC\_AHB1ENR\_GPIOCEN}}
\index{RCC\_AHB1ENR\_GPIOCEN@{RCC\_AHB1ENR\_GPIOCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIOCEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN~0x00000004U}



Definition at line 5088 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIODEN@{RCC\_AHB1ENR\_GPIODEN}}
\index{RCC\_AHB1ENR\_GPIODEN@{RCC\_AHB1ENR\_GPIODEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIODEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN~0x00000008U}



Definition at line 5089 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOEEN@{RCC\_AHB1ENR\_GPIOEEN}}
\index{RCC\_AHB1ENR\_GPIOEEN@{RCC\_AHB1ENR\_GPIOEEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIOEEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN~0x00000010U}



Definition at line 5090 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaefa8e0fbecedb4167a4d7ef51e2a48b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOFEN@{RCC\_AHB1ENR\_GPIOFEN}}
\index{RCC\_AHB1ENR\_GPIOFEN@{RCC\_AHB1ENR\_GPIOFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIOFEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN~0x00000020U}



Definition at line 5091 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5304e897036391c916ef82258919a08b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOGEN@{RCC\_AHB1ENR\_GPIOGEN}}
\index{RCC\_AHB1ENR\_GPIOGEN@{RCC\_AHB1ENR\_GPIOGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIOGEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN~0x00000040U}



Definition at line 5092 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOHEN@{RCC\_AHB1ENR\_GPIOHEN}}
\index{RCC\_AHB1ENR\_GPIOHEN@{RCC\_AHB1ENR\_GPIOHEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIOHEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN~0x00000080U}



Definition at line 5093 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadee44347a6a62429ee74753fe1dea5d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOIEN@{RCC\_AHB1ENR\_GPIOIEN}}
\index{RCC\_AHB1ENR\_GPIOIEN@{RCC\_AHB1ENR\_GPIOIEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_GPIOIEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN~0x00000100U}



Definition at line 5094 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab18d15ea68876f7a42ee7350074b05f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_OTGHSEN@{RCC\_AHB1ENR\_OTGHSEN}}
\index{RCC\_AHB1ENR\_OTGHSEN@{RCC\_AHB1ENR\_OTGHSEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_OTGHSEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN~0x20000000U}



Definition at line 5105 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga784be313f54862d3670723f2334fa51f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_OTGHSULPIEN@{RCC\_AHB1ENR\_OTGHSULPIEN}}
\index{RCC\_AHB1ENR\_OTGHSULPIEN@{RCC\_AHB1ENR\_OTGHSULPIEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1ENR\_OTGHSULPIEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN~0x40000000U}



Definition at line 5106 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_BKPSRAMLPEN@{RCC\_AHB1LPENR\_BKPSRAMLPEN}}
\index{RCC\_AHB1LPENR\_BKPSRAMLPEN@{RCC\_AHB1LPENR\_BKPSRAMLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_BKPSRAMLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN~0x00040000U}



Definition at line 5173 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_CRCLPEN@{RCC\_AHB1LPENR\_CRCLPEN}}
\index{RCC\_AHB1LPENR\_CRCLPEN@{RCC\_AHB1LPENR\_CRCLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_CRCLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN~0x00001000U}



Definition at line 5169 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_DMA1LPEN@{RCC\_AHB1LPENR\_DMA1LPEN}}
\index{RCC\_AHB1LPENR\_DMA1LPEN@{RCC\_AHB1LPENR\_DMA1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_DMA1LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN~0x00200000U}



Definition at line 5174 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_DMA2LPEN@{RCC\_AHB1LPENR\_DMA2LPEN}}
\index{RCC\_AHB1LPENR\_DMA2LPEN@{RCC\_AHB1LPENR\_DMA2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_DMA2LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN~0x00400000U}



Definition at line 5175 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga421fd0aec3671e054ef18cd290bc164e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_ETHMACLPEN@{RCC\_AHB1LPENR\_ETHMACLPEN}}
\index{RCC\_AHB1LPENR\_ETHMACLPEN@{RCC\_AHB1LPENR\_ETHMACLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_ETHMACLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN~0x02000000U}



Definition at line 5176 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa04c4dfda05aebb5efe66518a28e29de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_ETHMACPTPLPEN@{RCC\_AHB1LPENR\_ETHMACPTPLPEN}}
\index{RCC\_AHB1LPENR\_ETHMACPTPLPEN@{RCC\_AHB1LPENR\_ETHMACPTPLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_ETHMACPTPLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN~0x10000000U}



Definition at line 5179 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga28dc3cec4693215c0db36dcfd8a55ee8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_ETHMACRXLPEN@{RCC\_AHB1LPENR\_ETHMACRXLPEN}}
\index{RCC\_AHB1LPENR\_ETHMACRXLPEN@{RCC\_AHB1LPENR\_ETHMACRXLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_ETHMACRXLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN~0x08000000U}



Definition at line 5178 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09935984b92821f18c3e00f7e4fbeb62}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_ETHMACTXLPEN@{RCC\_AHB1LPENR\_ETHMACTXLPEN}}
\index{RCC\_AHB1LPENR\_ETHMACTXLPEN@{RCC\_AHB1LPENR\_ETHMACTXLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_ETHMACTXLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN~0x04000000U}



Definition at line 5177 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_FLITFLPEN@{RCC\_AHB1LPENR\_FLITFLPEN}}
\index{RCC\_AHB1LPENR\_FLITFLPEN@{RCC\_AHB1LPENR\_FLITFLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_FLITFLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN~0x00008000U}



Definition at line 5170 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOALPEN@{RCC\_AHB1LPENR\_GPIOALPEN}}
\index{RCC\_AHB1LPENR\_GPIOALPEN@{RCC\_AHB1LPENR\_GPIOALPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIOALPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN~0x00000001U}



Definition at line 5160 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOBLPEN@{RCC\_AHB1LPENR\_GPIOBLPEN}}
\index{RCC\_AHB1LPENR\_GPIOBLPEN@{RCC\_AHB1LPENR\_GPIOBLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIOBLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN~0x00000002U}



Definition at line 5161 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOCLPEN@{RCC\_AHB1LPENR\_GPIOCLPEN}}
\index{RCC\_AHB1LPENR\_GPIOCLPEN@{RCC\_AHB1LPENR\_GPIOCLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIOCLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN~0x00000004U}



Definition at line 5162 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIODLPEN@{RCC\_AHB1LPENR\_GPIODLPEN}}
\index{RCC\_AHB1LPENR\_GPIODLPEN@{RCC\_AHB1LPENR\_GPIODLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIODLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN~0x00000008U}



Definition at line 5163 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOELPEN@{RCC\_AHB1LPENR\_GPIOELPEN}}
\index{RCC\_AHB1LPENR\_GPIOELPEN@{RCC\_AHB1LPENR\_GPIOELPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIOELPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN~0x00000010U}



Definition at line 5164 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOFLPEN@{RCC\_AHB1LPENR\_GPIOFLPEN}}
\index{RCC\_AHB1LPENR\_GPIOFLPEN@{RCC\_AHB1LPENR\_GPIOFLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIOFLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN~0x00000020U}



Definition at line 5165 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOGLPEN@{RCC\_AHB1LPENR\_GPIOGLPEN}}
\index{RCC\_AHB1LPENR\_GPIOGLPEN@{RCC\_AHB1LPENR\_GPIOGLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIOGLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN~0x00000040U}



Definition at line 5166 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOHLPEN@{RCC\_AHB1LPENR\_GPIOHLPEN}}
\index{RCC\_AHB1LPENR\_GPIOHLPEN@{RCC\_AHB1LPENR\_GPIOHLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIOHLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN~0x00000080U}



Definition at line 5167 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOILPEN@{RCC\_AHB1LPENR\_GPIOILPEN}}
\index{RCC\_AHB1LPENR\_GPIOILPEN@{RCC\_AHB1LPENR\_GPIOILPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_GPIOILPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN~0x00000100U}



Definition at line 5168 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_OTGHSLPEN@{RCC\_AHB1LPENR\_OTGHSLPEN}}
\index{RCC\_AHB1LPENR\_OTGHSLPEN@{RCC\_AHB1LPENR\_OTGHSLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_OTGHSLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN~0x20000000U}



Definition at line 5180 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_OTGHSULPILPEN@{RCC\_AHB1LPENR\_OTGHSULPILPEN}}
\index{RCC\_AHB1LPENR\_OTGHSULPILPEN@{RCC\_AHB1LPENR\_OTGHSULPILPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_OTGHSULPILPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN~0x40000000U}



Definition at line 5181 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_SRAM1LPEN@{RCC\_AHB1LPENR\_SRAM1LPEN}}
\index{RCC\_AHB1LPENR\_SRAM1LPEN@{RCC\_AHB1LPENR\_SRAM1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_SRAM1LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN~0x00010000U}



Definition at line 5171 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_SRAM2LPEN@{RCC\_AHB1LPENR\_SRAM2LPEN}}
\index{RCC\_AHB1LPENR\_SRAM2LPEN@{RCC\_AHB1LPENR\_SRAM2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1LPENR\_SRAM2LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN~0x00020000U}



Definition at line 5172 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_CRCRST@{RCC\_AHB1RSTR\_CRCRST}}
\index{RCC\_AHB1RSTR\_CRCRST@{RCC\_AHB1RSTR\_CRCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_CRCRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST~0x00001000U}



Definition at line 5029 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_DMA1RST@{RCC\_AHB1RSTR\_DMA1RST}}
\index{RCC\_AHB1RSTR\_DMA1RST@{RCC\_AHB1RSTR\_DMA1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_DMA1RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST~0x00200000U}



Definition at line 5030 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_DMA2RST@{RCC\_AHB1RSTR\_DMA2RST}}
\index{RCC\_AHB1RSTR\_DMA2RST@{RCC\_AHB1RSTR\_DMA2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_DMA2RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST~0x00400000U}



Definition at line 5031 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e1dca7f08a971d2c3bf39a928c49586}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_ETHMACRST@{RCC\_AHB1RSTR\_ETHMACRST}}
\index{RCC\_AHB1RSTR\_ETHMACRST@{RCC\_AHB1RSTR\_ETHMACRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_ETHMACRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST~0x02000000U}



Definition at line 5032 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOARST@{RCC\_AHB1RSTR\_GPIOARST}}
\index{RCC\_AHB1RSTR\_GPIOARST@{RCC\_AHB1RSTR\_GPIOARST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIOARST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST~0x00000001U}



Definition at line 5020 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOBRST@{RCC\_AHB1RSTR\_GPIOBRST}}
\index{RCC\_AHB1RSTR\_GPIOBRST@{RCC\_AHB1RSTR\_GPIOBRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIOBRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST~0x00000002U}



Definition at line 5021 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOCRST@{RCC\_AHB1RSTR\_GPIOCRST}}
\index{RCC\_AHB1RSTR\_GPIOCRST@{RCC\_AHB1RSTR\_GPIOCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIOCRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST~0x00000004U}



Definition at line 5022 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad16f3ce75bba03d8de4f5bc89c561337}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIODRST@{RCC\_AHB1RSTR\_GPIODRST}}
\index{RCC\_AHB1RSTR\_GPIODRST@{RCC\_AHB1RSTR\_GPIODRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIODRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST~0x00000008U}



Definition at line 5023 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9baeb0fd247300501274a9259a4b184}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOERST@{RCC\_AHB1RSTR\_GPIOERST}}
\index{RCC\_AHB1RSTR\_GPIOERST@{RCC\_AHB1RSTR\_GPIOERST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIOERST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST~0x00000010U}



Definition at line 5024 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab00b21dc4408295d374a4970ea5ae751}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOFRST@{RCC\_AHB1RSTR\_GPIOFRST}}
\index{RCC\_AHB1RSTR\_GPIOFRST@{RCC\_AHB1RSTR\_GPIOFRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIOFRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST~0x00000020U}



Definition at line 5025 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga50322b0db25b2204aa114c4c29847051}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOGRST@{RCC\_AHB1RSTR\_GPIOGRST}}
\index{RCC\_AHB1RSTR\_GPIOGRST@{RCC\_AHB1RSTR\_GPIOGRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIOGRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST~0x00000040U}



Definition at line 5026 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOHRST@{RCC\_AHB1RSTR\_GPIOHRST}}
\index{RCC\_AHB1RSTR\_GPIOHRST@{RCC\_AHB1RSTR\_GPIOHRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIOHRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST~0x00000080U}



Definition at line 5027 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5180658a02a87b501ab3f250593905b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOIRST@{RCC\_AHB1RSTR\_GPIOIRST}}
\index{RCC\_AHB1RSTR\_GPIOIRST@{RCC\_AHB1RSTR\_GPIOIRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_GPIOIRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST~0x00000100U}



Definition at line 5028 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga236682929d2641e851f175ab3aa1f520}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_OTGHRST@{RCC\_AHB1RSTR\_OTGHRST}}
\index{RCC\_AHB1RSTR\_OTGHRST@{RCC\_AHB1RSTR\_OTGHRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB1RSTR\_OTGHRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST~0x20000000U}



Definition at line 5033 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe6b7edde44307072327fcae3c15c8d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2ENR\_DCMIEN@{RCC\_AHB2ENR\_DCMIEN}}
\index{RCC\_AHB2ENR\_DCMIEN@{RCC\_AHB2ENR\_DCMIEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2ENR\_DCMIEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN~0x00000001U}



Definition at line 5109 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2ENR\_OTGFSEN@{RCC\_AHB2ENR\_OTGFSEN}}
\index{RCC\_AHB2ENR\_OTGFSEN@{RCC\_AHB2ENR\_OTGFSEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2ENR\_OTGFSEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN~0x00000080U}



Definition at line 5111 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2ENR\_RNGEN@{RCC\_AHB2ENR\_RNGEN}}
\index{RCC\_AHB2ENR\_RNGEN@{RCC\_AHB2ENR\_RNGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2ENR\_RNGEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN~0x00000040U}



Definition at line 5110 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51ec4f41dcfdedeedef75a64ec65863a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2LPENR\_DCMILPEN@{RCC\_AHB2LPENR\_DCMILPEN}}
\index{RCC\_AHB2LPENR\_DCMILPEN@{RCC\_AHB2LPENR\_DCMILPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2LPENR\_DCMILPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN~0x00000001U}



Definition at line 5184 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2LPENR\_OTGFSLPEN@{RCC\_AHB2LPENR\_OTGFSLPEN}}
\index{RCC\_AHB2LPENR\_OTGFSLPEN@{RCC\_AHB2LPENR\_OTGFSLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2LPENR\_OTGFSLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN~0x00000080U}



Definition at line 5186 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2LPENR\_RNGLPEN@{RCC\_AHB2LPENR\_RNGLPEN}}
\index{RCC\_AHB2LPENR\_RNGLPEN@{RCC\_AHB2LPENR\_RNGLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2LPENR\_RNGLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN~0x00000040U}



Definition at line 5185 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae909f90338c129e116b7d49bebfb31c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2RSTR\_DCMIRST@{RCC\_AHB2RSTR\_DCMIRST}}
\index{RCC\_AHB2RSTR\_DCMIRST@{RCC\_AHB2RSTR\_DCMIRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2RSTR\_DCMIRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST~0x00000001U}



Definition at line 5036 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1b8b894a2f1ea24b4799c7a30abbb5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2RSTR\_OTGFSRST@{RCC\_AHB2RSTR\_OTGFSRST}}
\index{RCC\_AHB2RSTR\_OTGFSRST@{RCC\_AHB2RSTR\_OTGFSRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2RSTR\_OTGFSRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST~0x00000080U}



Definition at line 5038 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace46c6461c8b4ddd78510bc2c529c91b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2RSTR\_RNGRST@{RCC\_AHB2RSTR\_RNGRST}}
\index{RCC\_AHB2RSTR\_RNGRST@{RCC\_AHB2RSTR\_RNGRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB2RSTR\_RNGRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST~0x00000040U}



Definition at line 5037 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30d723abc39a230a71760dff91bb6d7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB3ENR\_FSMCEN@{RCC\_AHB3ENR\_FSMCEN}}
\index{RCC\_AHB3ENR\_FSMCEN@{RCC\_AHB3ENR\_FSMCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB3ENR\_FSMCEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN~0x00000001U}



Definition at line 5115 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabf56147909fa8e7f8629c7fd7349ecb3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB3LPENR\_FSMCLPEN@{RCC\_AHB3LPENR\_FSMCLPEN}}
\index{RCC\_AHB3LPENR\_FSMCLPEN@{RCC\_AHB3LPENR\_FSMCLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB3LPENR\_FSMCLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN~0x00000001U}



Definition at line 5190 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga915aa42b819649f5ee7abdf5319d6bb8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB3RSTR\_FSMCRST@{RCC\_AHB3RSTR\_FSMCRST}}
\index{RCC\_AHB3RSTR\_FSMCRST@{RCC\_AHB3RSTR\_FSMCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_AHB3RSTR\_FSMCRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST~0x00000001U}



Definition at line 5042 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_CAN1EN@{RCC\_APB1ENR\_CAN1EN}}
\index{RCC\_APB1ENR\_CAN1EN@{RCC\_APB1ENR\_CAN1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_CAN1EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN~0x02000000U}



Definition at line 5137 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae64f792b7a3401cff4d95e31d3867422}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_CAN2EN@{RCC\_APB1ENR\_CAN2EN}}
\index{RCC\_APB1ENR\_CAN2EN@{RCC\_APB1ENR\_CAN2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_CAN2EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN~0x04000000U}



Definition at line 5138 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_DACEN@{RCC\_APB1ENR\_DACEN}}
\index{RCC\_APB1ENR\_DACEN@{RCC\_APB1ENR\_DACEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_DACEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN~0x20000000U}



Definition at line 5140 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_I2C1EN@{RCC\_APB1ENR\_I2C1EN}}
\index{RCC\_APB1ENR\_I2C1EN@{RCC\_APB1ENR\_I2C1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_I2C1EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN~0x00200000U}



Definition at line 5134 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_I2C2EN@{RCC\_APB1ENR\_I2C2EN}}
\index{RCC\_APB1ENR\_I2C2EN@{RCC\_APB1ENR\_I2C2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_I2C2EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN~0x00400000U}



Definition at line 5135 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_I2C3EN@{RCC\_APB1ENR\_I2C3EN}}
\index{RCC\_APB1ENR\_I2C3EN@{RCC\_APB1ENR\_I2C3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_I2C3EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN~0x00800000U}



Definition at line 5136 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_PWREN@{RCC\_APB1ENR\_PWREN}}
\index{RCC\_APB1ENR\_PWREN@{RCC\_APB1ENR\_PWREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_PWREN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN~0x10000000U}



Definition at line 5139 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_SPI2EN@{RCC\_APB1ENR\_SPI2EN}}
\index{RCC\_APB1ENR\_SPI2EN@{RCC\_APB1ENR\_SPI2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_SPI2EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN~0x00004000U}



Definition at line 5128 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_SPI3EN@{RCC\_APB1ENR\_SPI3EN}}
\index{RCC\_APB1ENR\_SPI3EN@{RCC\_APB1ENR\_SPI3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_SPI3EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN~0x00008000U}



Definition at line 5129 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaecd88b56485ee4ee3e406b1d6c062081}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM12EN@{RCC\_APB1ENR\_TIM12EN}}
\index{RCC\_APB1ENR\_TIM12EN@{RCC\_APB1ENR\_TIM12EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM12EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN~0x00000040U}



Definition at line 5124 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a95079e68e7c76584ef0b3de371288a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM13EN@{RCC\_APB1ENR\_TIM13EN}}
\index{RCC\_APB1ENR\_TIM13EN@{RCC\_APB1ENR\_TIM13EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM13EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN~0x00000080U}



Definition at line 5125 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM14EN@{RCC\_APB1ENR\_TIM14EN}}
\index{RCC\_APB1ENR\_TIM14EN@{RCC\_APB1ENR\_TIM14EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM14EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN~0x00000100U}



Definition at line 5126 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM2EN@{RCC\_APB1ENR\_TIM2EN}}
\index{RCC\_APB1ENR\_TIM2EN@{RCC\_APB1ENR\_TIM2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM2EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN~0x00000001U}



Definition at line 5118 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM3EN@{RCC\_APB1ENR\_TIM3EN}}
\index{RCC\_APB1ENR\_TIM3EN@{RCC\_APB1ENR\_TIM3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM3EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN~0x00000002U}



Definition at line 5119 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM4EN@{RCC\_APB1ENR\_TIM4EN}}
\index{RCC\_APB1ENR\_TIM4EN@{RCC\_APB1ENR\_TIM4EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM4EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN~0x00000004U}



Definition at line 5120 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM5EN@{RCC\_APB1ENR\_TIM5EN}}
\index{RCC\_APB1ENR\_TIM5EN@{RCC\_APB1ENR\_TIM5EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM5EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN~0x00000008U}



Definition at line 5121 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM6EN@{RCC\_APB1ENR\_TIM6EN}}
\index{RCC\_APB1ENR\_TIM6EN@{RCC\_APB1ENR\_TIM6EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM6EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN~0x00000010U}



Definition at line 5122 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM7EN@{RCC\_APB1ENR\_TIM7EN}}
\index{RCC\_APB1ENR\_TIM7EN@{RCC\_APB1ENR\_TIM7EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_TIM7EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN~0x00000020U}



Definition at line 5123 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_UART4EN@{RCC\_APB1ENR\_UART4EN}}
\index{RCC\_APB1ENR\_UART4EN@{RCC\_APB1ENR\_UART4EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_UART4EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN~0x00080000U}



Definition at line 5132 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_UART5EN@{RCC\_APB1ENR\_UART5EN}}
\index{RCC\_APB1ENR\_UART5EN@{RCC\_APB1ENR\_UART5EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_UART5EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN~0x00100000U}



Definition at line 5133 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_USART2EN@{RCC\_APB1ENR\_USART2EN}}
\index{RCC\_APB1ENR\_USART2EN@{RCC\_APB1ENR\_USART2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_USART2EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN~0x00020000U}



Definition at line 5130 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_USART3EN@{RCC\_APB1ENR\_USART3EN}}
\index{RCC\_APB1ENR\_USART3EN@{RCC\_APB1ENR\_USART3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_USART3EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN~0x00040000U}



Definition at line 5131 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_WWDGEN@{RCC\_APB1ENR\_WWDGEN}}
\index{RCC\_APB1ENR\_WWDGEN@{RCC\_APB1ENR\_WWDGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1ENR\_WWDGEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN~0x00000800U}



Definition at line 5127 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_CAN1LPEN@{RCC\_APB1LPENR\_CAN1LPEN}}
\index{RCC\_APB1LPENR\_CAN1LPEN@{RCC\_APB1LPENR\_CAN1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_CAN1LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN~0x02000000U}



Definition at line 5212 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga167ad9fc43674d6993a9550ac3b6e70f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_CAN2LPEN@{RCC\_APB1LPENR\_CAN2LPEN}}
\index{RCC\_APB1LPENR\_CAN2LPEN@{RCC\_APB1LPENR\_CAN2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_CAN2LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN~0x04000000U}



Definition at line 5213 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_DACLPEN@{RCC\_APB1LPENR\_DACLPEN}}
\index{RCC\_APB1LPENR\_DACLPEN@{RCC\_APB1LPENR\_DACLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_DACLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN~0x20000000U}



Definition at line 5215 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_I2C1LPEN@{RCC\_APB1LPENR\_I2C1LPEN}}
\index{RCC\_APB1LPENR\_I2C1LPEN@{RCC\_APB1LPENR\_I2C1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_I2C1LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN~0x00200000U}



Definition at line 5209 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_I2C2LPEN@{RCC\_APB1LPENR\_I2C2LPEN}}
\index{RCC\_APB1LPENR\_I2C2LPEN@{RCC\_APB1LPENR\_I2C2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_I2C2LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN~0x00400000U}



Definition at line 5210 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_I2C3LPEN@{RCC\_APB1LPENR\_I2C3LPEN}}
\index{RCC\_APB1LPENR\_I2C3LPEN@{RCC\_APB1LPENR\_I2C3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_I2C3LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN~0x00800000U}



Definition at line 5211 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_PWRLPEN@{RCC\_APB1LPENR\_PWRLPEN}}
\index{RCC\_APB1LPENR\_PWRLPEN@{RCC\_APB1LPENR\_PWRLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_PWRLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN~0x10000000U}



Definition at line 5214 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_SPI2LPEN@{RCC\_APB1LPENR\_SPI2LPEN}}
\index{RCC\_APB1LPENR\_SPI2LPEN@{RCC\_APB1LPENR\_SPI2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_SPI2LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN~0x00004000U}



Definition at line 5203 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_SPI3LPEN@{RCC\_APB1LPENR\_SPI3LPEN}}
\index{RCC\_APB1LPENR\_SPI3LPEN@{RCC\_APB1LPENR\_SPI3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_SPI3LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN~0x00008000U}



Definition at line 5204 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM12LPEN@{RCC\_APB1LPENR\_TIM12LPEN}}
\index{RCC\_APB1LPENR\_TIM12LPEN@{RCC\_APB1LPENR\_TIM12LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM12LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN~0x00000040U}



Definition at line 5199 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM13LPEN@{RCC\_APB1LPENR\_TIM13LPEN}}
\index{RCC\_APB1LPENR\_TIM13LPEN@{RCC\_APB1LPENR\_TIM13LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM13LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN~0x00000080U}



Definition at line 5200 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM14LPEN@{RCC\_APB1LPENR\_TIM14LPEN}}
\index{RCC\_APB1LPENR\_TIM14LPEN@{RCC\_APB1LPENR\_TIM14LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM14LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN~0x00000100U}



Definition at line 5201 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM2LPEN@{RCC\_APB1LPENR\_TIM2LPEN}}
\index{RCC\_APB1LPENR\_TIM2LPEN@{RCC\_APB1LPENR\_TIM2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM2LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN~0x00000001U}



Definition at line 5193 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM3LPEN@{RCC\_APB1LPENR\_TIM3LPEN}}
\index{RCC\_APB1LPENR\_TIM3LPEN@{RCC\_APB1LPENR\_TIM3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM3LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN~0x00000002U}



Definition at line 5194 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM4LPEN@{RCC\_APB1LPENR\_TIM4LPEN}}
\index{RCC\_APB1LPENR\_TIM4LPEN@{RCC\_APB1LPENR\_TIM4LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM4LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN~0x00000004U}



Definition at line 5195 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM5LPEN@{RCC\_APB1LPENR\_TIM5LPEN}}
\index{RCC\_APB1LPENR\_TIM5LPEN@{RCC\_APB1LPENR\_TIM5LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM5LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN~0x00000008U}



Definition at line 5196 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM6LPEN@{RCC\_APB1LPENR\_TIM6LPEN}}
\index{RCC\_APB1LPENR\_TIM6LPEN@{RCC\_APB1LPENR\_TIM6LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM6LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN~0x00000010U}



Definition at line 5197 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM7LPEN@{RCC\_APB1LPENR\_TIM7LPEN}}
\index{RCC\_APB1LPENR\_TIM7LPEN@{RCC\_APB1LPENR\_TIM7LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_TIM7LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN~0x00000020U}



Definition at line 5198 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_UART4LPEN@{RCC\_APB1LPENR\_UART4LPEN}}
\index{RCC\_APB1LPENR\_UART4LPEN@{RCC\_APB1LPENR\_UART4LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_UART4LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN~0x00080000U}



Definition at line 5207 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_UART5LPEN@{RCC\_APB1LPENR\_UART5LPEN}}
\index{RCC\_APB1LPENR\_UART5LPEN@{RCC\_APB1LPENR\_UART5LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_UART5LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN~0x00100000U}



Definition at line 5208 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_USART2LPEN@{RCC\_APB1LPENR\_USART2LPEN}}
\index{RCC\_APB1LPENR\_USART2LPEN@{RCC\_APB1LPENR\_USART2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_USART2LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN~0x00020000U}



Definition at line 5205 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_USART3LPEN@{RCC\_APB1LPENR\_USART3LPEN}}
\index{RCC\_APB1LPENR\_USART3LPEN@{RCC\_APB1LPENR\_USART3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_USART3LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN~0x00040000U}



Definition at line 5206 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_WWDGLPEN@{RCC\_APB1LPENR\_WWDGLPEN}}
\index{RCC\_APB1LPENR\_WWDGLPEN@{RCC\_APB1LPENR\_WWDGLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1LPENR\_WWDGLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN~0x00000800U}



Definition at line 5202 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23f9a8bfc02baedd992d13e489234242}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_CAN1RST@{RCC\_APB1RSTR\_CAN1RST}}
\index{RCC\_APB1RSTR\_CAN1RST@{RCC\_APB1RSTR\_CAN1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_CAN1RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST~0x02000000U}



Definition at line 5064 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86b5d7042e23d54c7ecfcef2fbedad6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_CAN2RST@{RCC\_APB1RSTR\_CAN2RST}}
\index{RCC\_APB1RSTR\_CAN2RST@{RCC\_APB1RSTR\_CAN2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_CAN2RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST~0x04000000U}



Definition at line 5065 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7fb9c125237cfe5b6436ca795e7f3564}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_DACRST@{RCC\_APB1RSTR\_DACRST}}
\index{RCC\_APB1RSTR\_DACRST@{RCC\_APB1RSTR\_DACRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_DACRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST~0x20000000U}



Definition at line 5067 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_I2C1RST@{RCC\_APB1RSTR\_I2C1RST}}
\index{RCC\_APB1RSTR\_I2C1RST@{RCC\_APB1RSTR\_I2C1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_I2C1RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST~0x00200000U}



Definition at line 5061 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_I2C2RST@{RCC\_APB1RSTR\_I2C2RST}}
\index{RCC\_APB1RSTR\_I2C2RST@{RCC\_APB1RSTR\_I2C2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_I2C2RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST~0x00400000U}



Definition at line 5062 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_I2C3RST@{RCC\_APB1RSTR\_I2C3RST}}
\index{RCC\_APB1RSTR\_I2C3RST@{RCC\_APB1RSTR\_I2C3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_I2C3RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST~0x00800000U}



Definition at line 5063 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_PWRRST@{RCC\_APB1RSTR\_PWRRST}}
\index{RCC\_APB1RSTR\_PWRRST@{RCC\_APB1RSTR\_PWRRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_PWRRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST~0x10000000U}



Definition at line 5066 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_SPI2RST@{RCC\_APB1RSTR\_SPI2RST}}
\index{RCC\_APB1RSTR\_SPI2RST@{RCC\_APB1RSTR\_SPI2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_SPI2RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST~0x00004000U}



Definition at line 5055 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_SPI3RST@{RCC\_APB1RSTR\_SPI3RST}}
\index{RCC\_APB1RSTR\_SPI3RST@{RCC\_APB1RSTR\_SPI3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_SPI3RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST~0x00008000U}



Definition at line 5056 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga067deb756dd4100c901c6b25229678e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM12RST@{RCC\_APB1RSTR\_TIM12RST}}
\index{RCC\_APB1RSTR\_TIM12RST@{RCC\_APB1RSTR\_TIM12RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM12RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST~0x00000040U}



Definition at line 5051 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad59f66b35bdc0953428eb8c345397a7f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM13RST@{RCC\_APB1RSTR\_TIM13RST}}
\index{RCC\_APB1RSTR\_TIM13RST@{RCC\_APB1RSTR\_TIM13RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM13RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST~0x00000080U}



Definition at line 5052 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga773e6d5b419eb2d4b6291c862e04b002}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM14RST@{RCC\_APB1RSTR\_TIM14RST}}
\index{RCC\_APB1RSTR\_TIM14RST@{RCC\_APB1RSTR\_TIM14RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM14RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST~0x00000100U}



Definition at line 5053 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM2RST@{RCC\_APB1RSTR\_TIM2RST}}
\index{RCC\_APB1RSTR\_TIM2RST@{RCC\_APB1RSTR\_TIM2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM2RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST~0x00000001U}



Definition at line 5045 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM3RST@{RCC\_APB1RSTR\_TIM3RST}}
\index{RCC\_APB1RSTR\_TIM3RST@{RCC\_APB1RSTR\_TIM3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM3RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST~0x00000002U}



Definition at line 5046 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM4RST@{RCC\_APB1RSTR\_TIM4RST}}
\index{RCC\_APB1RSTR\_TIM4RST@{RCC\_APB1RSTR\_TIM4RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM4RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST~0x00000004U}



Definition at line 5047 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM5RST@{RCC\_APB1RSTR\_TIM5RST}}
\index{RCC\_APB1RSTR\_TIM5RST@{RCC\_APB1RSTR\_TIM5RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM5RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST~0x00000008U}



Definition at line 5048 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM6RST@{RCC\_APB1RSTR\_TIM6RST}}
\index{RCC\_APB1RSTR\_TIM6RST@{RCC\_APB1RSTR\_TIM6RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM6RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST~0x00000010U}



Definition at line 5049 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40b1d355ee76ad9a044ad37f1629e760}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM7RST@{RCC\_APB1RSTR\_TIM7RST}}
\index{RCC\_APB1RSTR\_TIM7RST@{RCC\_APB1RSTR\_TIM7RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_TIM7RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST~0x00000020U}



Definition at line 5050 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0802e99fa9eb9388393af3135ca2cb2b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_UART4RST@{RCC\_APB1RSTR\_UART4RST}}
\index{RCC\_APB1RSTR\_UART4RST@{RCC\_APB1RSTR\_UART4RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_UART4RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST~0x00080000U}



Definition at line 5059 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e4d54359192c58725e5ece2b539f8ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_UART5RST@{RCC\_APB1RSTR\_UART5RST}}
\index{RCC\_APB1RSTR\_UART5RST@{RCC\_APB1RSTR\_UART5RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_UART5RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST~0x00100000U}



Definition at line 5060 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_USART2RST@{RCC\_APB1RSTR\_USART2RST}}
\index{RCC\_APB1RSTR\_USART2RST@{RCC\_APB1RSTR\_USART2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_USART2RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST~0x00020000U}



Definition at line 5057 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_USART3RST@{RCC\_APB1RSTR\_USART3RST}}
\index{RCC\_APB1RSTR\_USART3RST@{RCC\_APB1RSTR\_USART3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_USART3RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST~0x00040000U}



Definition at line 5058 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_WWDGRST@{RCC\_APB1RSTR\_WWDGRST}}
\index{RCC\_APB1RSTR\_WWDGRST@{RCC\_APB1RSTR\_WWDGRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB1RSTR\_WWDGRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST~0x00000800U}



Definition at line 5054 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_ADC1EN@{RCC\_APB2ENR\_ADC1EN}}
\index{RCC\_APB2ENR\_ADC1EN@{RCC\_APB2ENR\_ADC1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_ADC1EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN~0x00000100U}



Definition at line 5147 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_ADC2EN@{RCC\_APB2ENR\_ADC2EN}}
\index{RCC\_APB2ENR\_ADC2EN@{RCC\_APB2ENR\_ADC2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_ADC2EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN~0x00000200U}



Definition at line 5148 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5df23f931ddad97274ce7e2050b90a5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_ADC3EN@{RCC\_APB2ENR\_ADC3EN}}
\index{RCC\_APB2ENR\_ADC3EN@{RCC\_APB2ENR\_ADC3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_ADC3EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN~0x00000400U}



Definition at line 5149 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabf714bbe5b378910693dbfe824b70de8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SDIOEN@{RCC\_APB2ENR\_SDIOEN}}
\index{RCC\_APB2ENR\_SDIOEN@{RCC\_APB2ENR\_SDIOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_SDIOEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN~0x00000800U}



Definition at line 5150 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SPI1EN@{RCC\_APB2ENR\_SPI1EN}}
\index{RCC\_APB2ENR\_SPI1EN@{RCC\_APB2ENR\_SPI1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_SPI1EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN~0x00001000U}



Definition at line 5151 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SPI5EN@{RCC\_APB2ENR\_SPI5EN}}
\index{RCC\_APB2ENR\_SPI5EN@{RCC\_APB2ENR\_SPI5EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_SPI5EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN~0x00100000U}



Definition at line 5156 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3a69871fe2c246de87d6330085f8fb2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SPI6EN@{RCC\_APB2ENR\_SPI6EN}}
\index{RCC\_APB2ENR\_SPI6EN@{RCC\_APB2ENR\_SPI6EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_SPI6EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI6\+EN~0x00200000U}



Definition at line 5157 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SYSCFGEN@{RCC\_APB2ENR\_SYSCFGEN}}
\index{RCC\_APB2ENR\_SYSCFGEN@{RCC\_APB2ENR\_SYSCFGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_SYSCFGEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN~0x00004000U}



Definition at line 5152 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM10EN@{RCC\_APB2ENR\_TIM10EN}}
\index{RCC\_APB2ENR\_TIM10EN@{RCC\_APB2ENR\_TIM10EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_TIM10EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN~0x00020000U}



Definition at line 5154 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM11EN@{RCC\_APB2ENR\_TIM11EN}}
\index{RCC\_APB2ENR\_TIM11EN@{RCC\_APB2ENR\_TIM11EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_TIM11EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN~0x00040000U}



Definition at line 5155 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM1EN@{RCC\_APB2ENR\_TIM1EN}}
\index{RCC\_APB2ENR\_TIM1EN@{RCC\_APB2ENR\_TIM1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_TIM1EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN~0x00000001U}



Definition at line 5143 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM8EN@{RCC\_APB2ENR\_TIM8EN}}
\index{RCC\_APB2ENR\_TIM8EN@{RCC\_APB2ENR\_TIM8EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_TIM8EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN~0x00000002U}



Definition at line 5144 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM9EN@{RCC\_APB2ENR\_TIM9EN}}
\index{RCC\_APB2ENR\_TIM9EN@{RCC\_APB2ENR\_TIM9EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_TIM9EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN~0x00010000U}



Definition at line 5153 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_USART1EN@{RCC\_APB2ENR\_USART1EN}}
\index{RCC\_APB2ENR\_USART1EN@{RCC\_APB2ENR\_USART1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_USART1EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN~0x00000010U}



Definition at line 5145 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_USART6EN@{RCC\_APB2ENR\_USART6EN}}
\index{RCC\_APB2ENR\_USART6EN@{RCC\_APB2ENR\_USART6EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2ENR\_USART6EN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN~0x00000020U}



Definition at line 5146 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_ADC1LPEN@{RCC\_APB2LPENR\_ADC1LPEN}}
\index{RCC\_APB2LPENR\_ADC1LPEN@{RCC\_APB2LPENR\_ADC1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_ADC1LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN~0x00000100U}



Definition at line 5222 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_ADC2LPEN@{RCC\_APB2LPENR\_ADC2LPEN}}
\index{RCC\_APB2LPENR\_ADC2LPEN@{RCC\_APB2LPENR\_ADC2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_ADC2LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN~0x00000200U}



Definition at line 5223 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_ADC3LPEN@{RCC\_APB2LPENR\_ADC3LPEN}}
\index{RCC\_APB2LPENR\_ADC3LPEN@{RCC\_APB2LPENR\_ADC3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_ADC3LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN~0x00000400U}



Definition at line 5224 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a740fdf8313fbdd00dd97eb73afc4dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_SDIOLPEN@{RCC\_APB2LPENR\_SDIOLPEN}}
\index{RCC\_APB2LPENR\_SDIOLPEN@{RCC\_APB2LPENR\_SDIOLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_SDIOLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN~0x00000800U}



Definition at line 5225 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_SPI1LPEN@{RCC\_APB2LPENR\_SPI1LPEN}}
\index{RCC\_APB2LPENR\_SPI1LPEN@{RCC\_APB2LPENR\_SPI1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_SPI1LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN~0x00001000U}



Definition at line 5226 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_SYSCFGLPEN@{RCC\_APB2LPENR\_SYSCFGLPEN}}
\index{RCC\_APB2LPENR\_SYSCFGLPEN@{RCC\_APB2LPENR\_SYSCFGLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_SYSCFGLPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN~0x00004000U}



Definition at line 5227 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM10LPEN@{RCC\_APB2LPENR\_TIM10LPEN}}
\index{RCC\_APB2LPENR\_TIM10LPEN@{RCC\_APB2LPENR\_TIM10LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_TIM10LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN~0x00020000U}



Definition at line 5229 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM11LPEN@{RCC\_APB2LPENR\_TIM11LPEN}}
\index{RCC\_APB2LPENR\_TIM11LPEN@{RCC\_APB2LPENR\_TIM11LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_TIM11LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN~0x00040000U}



Definition at line 5230 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM1LPEN@{RCC\_APB2LPENR\_TIM1LPEN}}
\index{RCC\_APB2LPENR\_TIM1LPEN@{RCC\_APB2LPENR\_TIM1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_TIM1LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN~0x00000001U}



Definition at line 5218 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM8LPEN@{RCC\_APB2LPENR\_TIM8LPEN}}
\index{RCC\_APB2LPENR\_TIM8LPEN@{RCC\_APB2LPENR\_TIM8LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_TIM8LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN~0x00000002U}



Definition at line 5219 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM9LPEN@{RCC\_APB2LPENR\_TIM9LPEN}}
\index{RCC\_APB2LPENR\_TIM9LPEN@{RCC\_APB2LPENR\_TIM9LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_TIM9LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN~0x00010000U}



Definition at line 5228 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_USART1LPEN@{RCC\_APB2LPENR\_USART1LPEN}}
\index{RCC\_APB2LPENR\_USART1LPEN@{RCC\_APB2LPENR\_USART1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_USART1LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN~0x00000010U}



Definition at line 5220 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_USART6LPEN@{RCC\_APB2LPENR\_USART6LPEN}}
\index{RCC\_APB2LPENR\_USART6LPEN@{RCC\_APB2LPENR\_USART6LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2LPENR\_USART6LPEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN~0x00000020U}



Definition at line 5221 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_ADCRST@{RCC\_APB2RSTR\_ADCRST}}
\index{RCC\_APB2RSTR\_ADCRST@{RCC\_APB2RSTR\_ADCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_ADCRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST~0x00000100U}



Definition at line 5074 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga754451a96f4c4faf63a29ca1a132c64d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SDIORST@{RCC\_APB2RSTR\_SDIORST}}
\index{RCC\_APB2RSTR\_SDIORST@{RCC\_APB2RSTR\_SDIORST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_SDIORST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST~0x00000800U}



Definition at line 5075 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga38f676c6c842fc9471d51a50584fbe91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SPI1@{RCC\_APB2RSTR\_SPI1}}
\index{RCC\_APB2RSTR\_SPI1@{RCC\_APB2RSTR\_SPI1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_SPI1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1~\textbf{ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}



Definition at line 5083 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SPI1RST@{RCC\_APB2RSTR\_SPI1RST}}
\index{RCC\_APB2RSTR\_SPI1RST@{RCC\_APB2RSTR\_SPI1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_SPI1RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST~0x00001000U}



Definition at line 5076 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SYSCFGRST@{RCC\_APB2RSTR\_SYSCFGRST}}
\index{RCC\_APB2RSTR\_SYSCFGRST@{RCC\_APB2RSTR\_SYSCFGRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_SYSCFGRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST~0x00004000U}



Definition at line 5077 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac76155acdc99c8c6502ba3beba818f42}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM10RST@{RCC\_APB2RSTR\_TIM10RST}}
\index{RCC\_APB2RSTR\_TIM10RST@{RCC\_APB2RSTR\_TIM10RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_TIM10RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST~0x00020000U}



Definition at line 5079 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM11RST@{RCC\_APB2RSTR\_TIM11RST}}
\index{RCC\_APB2RSTR\_TIM11RST@{RCC\_APB2RSTR\_TIM11RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_TIM11RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST~0x00040000U}



Definition at line 5080 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM1RST@{RCC\_APB2RSTR\_TIM1RST}}
\index{RCC\_APB2RSTR\_TIM1RST@{RCC\_APB2RSTR\_TIM1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_TIM1RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST~0x00000001U}



Definition at line 5070 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa129b34dbaf6c5301f751410ab4668ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM8RST@{RCC\_APB2RSTR\_TIM8RST}}
\index{RCC\_APB2RSTR\_TIM8RST@{RCC\_APB2RSTR\_TIM8RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_TIM8RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST~0x00000002U}



Definition at line 5071 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM9RST@{RCC\_APB2RSTR\_TIM9RST}}
\index{RCC\_APB2RSTR\_TIM9RST@{RCC\_APB2RSTR\_TIM9RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_TIM9RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST~0x00010000U}



Definition at line 5078 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_USART1RST@{RCC\_APB2RSTR\_USART1RST}}
\index{RCC\_APB2RSTR\_USART1RST@{RCC\_APB2RSTR\_USART1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_USART1RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST~0x00000010U}



Definition at line 5072 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_USART6RST@{RCC\_APB2RSTR\_USART6RST}}
\index{RCC\_APB2RSTR\_USART6RST@{RCC\_APB2RSTR\_USART6RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_APB2RSTR\_USART6RST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST~0x00000020U}



Definition at line 5073 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_BDRST@{RCC\_BDCR\_BDRST}}
\index{RCC\_BDCR\_BDRST@{RCC\_BDCR\_BDRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_BDCR\_BDRST}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+BDRST~0x00010000U}



Definition at line 5242 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSEBYP@{RCC\_BDCR\_LSEBYP}}
\index{RCC\_BDCR\_LSEBYP@{RCC\_BDCR\_LSEBYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_BDCR\_LSEBYP}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEBYP~0x00000004U}



Definition at line 5235 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSEON@{RCC\_BDCR\_LSEON}}
\index{RCC\_BDCR\_LSEON@{RCC\_BDCR\_LSEON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_BDCR\_LSEON}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEON~0x00000001U}



Definition at line 5233 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSERDY@{RCC\_BDCR\_LSERDY}}
\index{RCC\_BDCR\_LSERDY@{RCC\_BDCR\_LSERDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_BDCR\_LSERDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSERDY~0x00000002U}



Definition at line 5234 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCEN@{RCC\_BDCR\_RTCEN}}
\index{RCC\_BDCR\_RTCEN@{RCC\_BDCR\_RTCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_BDCR\_RTCEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCEN~0x00008000U}



Definition at line 5241 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL@{RCC\_BDCR\_RTCSEL}}
\index{RCC\_BDCR\_RTCSEL@{RCC\_BDCR\_RTCSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_BDCR\_RTCSEL}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL~0x00000300U}



Definition at line 5237 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_0@{RCC\_BDCR\_RTCSEL\_0}}
\index{RCC\_BDCR\_RTCSEL\_0@{RCC\_BDCR\_RTCSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_BDCR\_RTCSEL\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0~0x00000100U}



Definition at line 5238 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_1@{RCC\_BDCR\_RTCSEL\_1}}
\index{RCC\_BDCR\_RTCSEL\_1@{RCC\_BDCR\_RTCSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_BDCR\_RTCSEL\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1~0x00000200U}



Definition at line 5239 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}}
\index{RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE~0x000000\+F0U}

HPRE[3\+:0] bits (AHB prescaler) 

Definition at line 4925 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_0@{RCC\_CFGR\_HPRE\_0}}
\index{RCC\_CFGR\_HPRE\_0@{RCC\_CFGR\_HPRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0~0x00000010U}

Bit 0 

Definition at line 4926 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_1@{RCC\_CFGR\_HPRE\_1}}
\index{RCC\_CFGR\_HPRE\_1@{RCC\_CFGR\_HPRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1~0x00000020U}

Bit 1 

Definition at line 4927 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_2@{RCC\_CFGR\_HPRE\_2}}
\index{RCC\_CFGR\_HPRE\_2@{RCC\_CFGR\_HPRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2~0x00000040U}

Bit 2 

Definition at line 4928 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_3@{RCC\_CFGR\_HPRE\_3}}
\index{RCC\_CFGR\_HPRE\_3@{RCC\_CFGR\_HPRE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3~0x00000080U}

Bit 3 

Definition at line 4929 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}}
\index{RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1~0x00000000U}

SYSCLK not divided 

Definition at line 4931 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV128@{RCC\_CFGR\_HPRE\_DIV128}}
\index{RCC\_CFGR\_HPRE\_DIV128@{RCC\_CFGR\_HPRE\_DIV128}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV128}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128~0x000000\+D0U}

SYSCLK divided by 128 

Definition at line 4937 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV16@{RCC\_CFGR\_HPRE\_DIV16}}
\index{RCC\_CFGR\_HPRE\_DIV16@{RCC\_CFGR\_HPRE\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16~0x000000\+B0U}

SYSCLK divided by 16 

Definition at line 4935 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV2@{RCC\_CFGR\_HPRE\_DIV2}}
\index{RCC\_CFGR\_HPRE\_DIV2@{RCC\_CFGR\_HPRE\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2~0x00000080U}

SYSCLK divided by 2 

Definition at line 4932 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV256@{RCC\_CFGR\_HPRE\_DIV256}}
\index{RCC\_CFGR\_HPRE\_DIV256@{RCC\_CFGR\_HPRE\_DIV256}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV256}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256~0x000000\+E0U}

SYSCLK divided by 256 

Definition at line 4938 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV4@{RCC\_CFGR\_HPRE\_DIV4}}
\index{RCC\_CFGR\_HPRE\_DIV4@{RCC\_CFGR\_HPRE\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4~0x00000090U}

SYSCLK divided by 4 

Definition at line 4933 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV512@{RCC\_CFGR\_HPRE\_DIV512}}
\index{RCC\_CFGR\_HPRE\_DIV512@{RCC\_CFGR\_HPRE\_DIV512}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV512}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512~0x000000\+F0U}

SYSCLK divided by 512 PPRE1 configuration 

Definition at line 4941 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV64@{RCC\_CFGR\_HPRE\_DIV64}}
\index{RCC\_CFGR\_HPRE\_DIV64@{RCC\_CFGR\_HPRE\_DIV64}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV64}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64~0x000000\+C0U}

SYSCLK divided by 64 

Definition at line 4936 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV8@{RCC\_CFGR\_HPRE\_DIV8}}
\index{RCC\_CFGR\_HPRE\_DIV8@{RCC\_CFGR\_HPRE\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_HPRE\_DIV8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8~0x000000\+A0U}

SYSCLK divided by 8 

Definition at line 4934 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_I2SSRC@{RCC\_CFGR\_I2SSRC}}
\index{RCC\_CFGR\_I2SSRC@{RCC\_CFGR\_I2SSRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_I2SSRC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC~0x00800000U}



Definition at line 4978 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1@{RCC\_CFGR\_MCO1}}
\index{RCC\_CFGR\_MCO1@{RCC\_CFGR\_MCO1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1~0x00600000U}



Definition at line 4974 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1\_0@{RCC\_CFGR\_MCO1\_0}}
\index{RCC\_CFGR\_MCO1\_0@{RCC\_CFGR\_MCO1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO1\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0~0x00200000U}



Definition at line 4975 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1\_1@{RCC\_CFGR\_MCO1\_1}}
\index{RCC\_CFGR\_MCO1\_1@{RCC\_CFGR\_MCO1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO1\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1~0x00400000U}



Definition at line 4976 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1PRE@{RCC\_CFGR\_MCO1PRE}}
\index{RCC\_CFGR\_MCO1PRE@{RCC\_CFGR\_MCO1PRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO1PRE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE~0x07000000U}



Definition at line 4980 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1PRE\_0@{RCC\_CFGR\_MCO1PRE\_0}}
\index{RCC\_CFGR\_MCO1PRE\_0@{RCC\_CFGR\_MCO1PRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO1PRE\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0~0x01000000U}



Definition at line 4981 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1PRE\_1@{RCC\_CFGR\_MCO1PRE\_1}}
\index{RCC\_CFGR\_MCO1PRE\_1@{RCC\_CFGR\_MCO1PRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO1PRE\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1~0x02000000U}



Definition at line 4982 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1PRE\_2@{RCC\_CFGR\_MCO1PRE\_2}}
\index{RCC\_CFGR\_MCO1PRE\_2@{RCC\_CFGR\_MCO1PRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO1PRE\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2~0x04000000U}



Definition at line 4983 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2@{RCC\_CFGR\_MCO2}}
\index{RCC\_CFGR\_MCO2@{RCC\_CFGR\_MCO2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2~0x\+C0000000U}



Definition at line 4990 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2\_0@{RCC\_CFGR\_MCO2\_0}}
\index{RCC\_CFGR\_MCO2\_0@{RCC\_CFGR\_MCO2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO2\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0~0x40000000U}



Definition at line 4991 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2\_1@{RCC\_CFGR\_MCO2\_1}}
\index{RCC\_CFGR\_MCO2\_1@{RCC\_CFGR\_MCO2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO2\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1~0x80000000U}



Definition at line 4992 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2PRE@{RCC\_CFGR\_MCO2PRE}}
\index{RCC\_CFGR\_MCO2PRE@{RCC\_CFGR\_MCO2PRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO2PRE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE~0x38000000U}



Definition at line 4985 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2PRE\_0@{RCC\_CFGR\_MCO2PRE\_0}}
\index{RCC\_CFGR\_MCO2PRE\_0@{RCC\_CFGR\_MCO2PRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO2PRE\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0~0x08000000U}



Definition at line 4986 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2PRE\_1@{RCC\_CFGR\_MCO2PRE\_1}}
\index{RCC\_CFGR\_MCO2PRE\_1@{RCC\_CFGR\_MCO2PRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO2PRE\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1~0x10000000U}



Definition at line 4987 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2PRE\_2@{RCC\_CFGR\_MCO2PRE\_2}}
\index{RCC\_CFGR\_MCO2PRE\_2@{RCC\_CFGR\_MCO2PRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_MCO2PRE\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2~0x20000000U}



Definition at line 4988 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}}
\index{RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1~0x00001\+C00U}

PRE1[2\+:0] bits (APB1 prescaler) 

Definition at line 4942 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_0@{RCC\_CFGR\_PPRE1\_0}}
\index{RCC\_CFGR\_PPRE1\_0@{RCC\_CFGR\_PPRE1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0~0x00000400U}

Bit 0 

Definition at line 4943 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_1@{RCC\_CFGR\_PPRE1\_1}}
\index{RCC\_CFGR\_PPRE1\_1@{RCC\_CFGR\_PPRE1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1~0x00000800U}

Bit 1 

Definition at line 4944 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_2@{RCC\_CFGR\_PPRE1\_2}}
\index{RCC\_CFGR\_PPRE1\_2@{RCC\_CFGR\_PPRE1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2~0x00001000U}

Bit 2 

Definition at line 4945 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV1@{RCC\_CFGR\_PPRE1\_DIV1}}
\index{RCC\_CFGR\_PPRE1\_DIV1@{RCC\_CFGR\_PPRE1\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1~0x00000000U}

HCLK not divided 

Definition at line 4947 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV16@{RCC\_CFGR\_PPRE1\_DIV16}}
\index{RCC\_CFGR\_PPRE1\_DIV16@{RCC\_CFGR\_PPRE1\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1\_DIV16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16~0x00001\+C00U}

HCLK divided by 16 PPRE2 configuration 

Definition at line 4953 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV2@{RCC\_CFGR\_PPRE1\_DIV2}}
\index{RCC\_CFGR\_PPRE1\_DIV2@{RCC\_CFGR\_PPRE1\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2~0x00001000U}

HCLK divided by 2 

Definition at line 4948 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}}
\index{RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1\_DIV4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4~0x00001400U}

HCLK divided by 4 

Definition at line 4949 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV8@{RCC\_CFGR\_PPRE1\_DIV8}}
\index{RCC\_CFGR\_PPRE1\_DIV8@{RCC\_CFGR\_PPRE1\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE1\_DIV8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8~0x00001800U}

HCLK divided by 8 

Definition at line 4950 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}}
\index{RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2~0x0000\+E000U}

PRE2[2\+:0] bits (APB2 prescaler) 

Definition at line 4954 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_0@{RCC\_CFGR\_PPRE2\_0}}
\index{RCC\_CFGR\_PPRE2\_0@{RCC\_CFGR\_PPRE2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0~0x00002000U}

Bit 0 

Definition at line 4955 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_1@{RCC\_CFGR\_PPRE2\_1}}
\index{RCC\_CFGR\_PPRE2\_1@{RCC\_CFGR\_PPRE2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1~0x00004000U}

Bit 1 

Definition at line 4956 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_2@{RCC\_CFGR\_PPRE2\_2}}
\index{RCC\_CFGR\_PPRE2\_2@{RCC\_CFGR\_PPRE2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2~0x00008000U}

Bit 2 

Definition at line 4957 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV1@{RCC\_CFGR\_PPRE2\_DIV1}}
\index{RCC\_CFGR\_PPRE2\_DIV1@{RCC\_CFGR\_PPRE2\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1~0x00000000U}

HCLK not divided 

Definition at line 4959 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV16@{RCC\_CFGR\_PPRE2\_DIV16}}
\index{RCC\_CFGR\_PPRE2\_DIV16@{RCC\_CFGR\_PPRE2\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2\_DIV16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16~0x0000\+E000U}

HCLK divided by 16 RTCPRE configuration 

Definition at line 4965 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}}
\index{RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2~0x00008000U}

HCLK divided by 2 

Definition at line 4960 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV4@{RCC\_CFGR\_PPRE2\_DIV4}}
\index{RCC\_CFGR\_PPRE2\_DIV4@{RCC\_CFGR\_PPRE2\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2\_DIV4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4~0x0000\+A000U}

HCLK divided by 4 

Definition at line 4961 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV8@{RCC\_CFGR\_PPRE2\_DIV8}}
\index{RCC\_CFGR\_PPRE2\_DIV8@{RCC\_CFGR\_PPRE2\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_PPRE2\_DIV8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8~0x0000\+C000U}

HCLK divided by 8 

Definition at line 4962 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE@{RCC\_CFGR\_RTCPRE}}
\index{RCC\_CFGR\_RTCPRE@{RCC\_CFGR\_RTCPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_RTCPRE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE~0x001\+F0000U}



Definition at line 4966 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_0@{RCC\_CFGR\_RTCPRE\_0}}
\index{RCC\_CFGR\_RTCPRE\_0@{RCC\_CFGR\_RTCPRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_RTCPRE\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0~0x00010000U}



Definition at line 4967 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_1@{RCC\_CFGR\_RTCPRE\_1}}
\index{RCC\_CFGR\_RTCPRE\_1@{RCC\_CFGR\_RTCPRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_RTCPRE\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1~0x00020000U}



Definition at line 4968 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_2@{RCC\_CFGR\_RTCPRE\_2}}
\index{RCC\_CFGR\_RTCPRE\_2@{RCC\_CFGR\_RTCPRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_RTCPRE\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2~0x00040000U}



Definition at line 4969 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_3@{RCC\_CFGR\_RTCPRE\_3}}
\index{RCC\_CFGR\_RTCPRE\_3@{RCC\_CFGR\_RTCPRE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_RTCPRE\_3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3~0x00080000U}



Definition at line 4970 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_4@{RCC\_CFGR\_RTCPRE\_4}}
\index{RCC\_CFGR\_RTCPRE\_4@{RCC\_CFGR\_RTCPRE\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_RTCPRE\_4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4~0x00100000U}

MCO1 configuration 

Definition at line 4973 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW@{RCC\_CFGR\_SW}}
\index{RCC\_CFGR\_SW@{RCC\_CFGR\_SW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SW}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW~0x00000003U}

$<$ SW configuration SW[1\+:0] bits (System clock Switch) 

Definition at line 4907 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_0@{RCC\_CFGR\_SW\_0}}
\index{RCC\_CFGR\_SW\_0@{RCC\_CFGR\_SW\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SW\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0~0x00000001U}

Bit 0 

Definition at line 4908 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_1@{RCC\_CFGR\_SW\_1}}
\index{RCC\_CFGR\_SW\_1@{RCC\_CFGR\_SW\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SW\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1~0x00000002U}

Bit 1 

Definition at line 4909 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_HSE@{RCC\_CFGR\_SW\_HSE}}
\index{RCC\_CFGR\_SW\_HSE@{RCC\_CFGR\_SW\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SW\_HSE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE~0x00000001U}

HSE selected as system clock 

Definition at line 4912 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_HSI@{RCC\_CFGR\_SW\_HSI}}
\index{RCC\_CFGR\_SW\_HSI@{RCC\_CFGR\_SW\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SW\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI~0x00000000U}

HSI selected as system clock 

Definition at line 4911 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_PLL@{RCC\_CFGR\_SW\_PLL}}
\index{RCC\_CFGR\_SW\_PLL@{RCC\_CFGR\_SW\_PLL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SW\_PLL}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL~0x00000002U}

PLL selected as system clock SWS configuration 

Definition at line 4915 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}}
\index{RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SWS}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS~0x0000000\+CU}

SWS[1\+:0] bits (System Clock Switch Status) 

Definition at line 4916 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_0@{RCC\_CFGR\_SWS\_0}}
\index{RCC\_CFGR\_SWS\_0@{RCC\_CFGR\_SWS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SWS\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0~0x00000004U}

Bit 0 

Definition at line 4917 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_1@{RCC\_CFGR\_SWS\_1}}
\index{RCC\_CFGR\_SWS\_1@{RCC\_CFGR\_SWS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SWS\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1~0x00000008U}

Bit 1 

Definition at line 4918 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_HSE@{RCC\_CFGR\_SWS\_HSE}}
\index{RCC\_CFGR\_SWS\_HSE@{RCC\_CFGR\_SWS\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SWS\_HSE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE~0x00000004U}

HSE oscillator used as system clock 

Definition at line 4921 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_HSI@{RCC\_CFGR\_SWS\_HSI}}
\index{RCC\_CFGR\_SWS\_HSI@{RCC\_CFGR\_SWS\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SWS\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI~0x00000000U}

HSI oscillator used as system clock 

Definition at line 4920 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_PLL@{RCC\_CFGR\_SWS\_PLL}}
\index{RCC\_CFGR\_SWS\_PLL@{RCC\_CFGR\_SWS\_PLL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CFGR\_SWS\_PLL}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL~0x00000008U}

PLL used as system clock HPRE configuration 

Definition at line 4924 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_CSSC@{RCC\_CIR\_CSSC}}
\index{RCC\_CIR\_CSSC@{RCC\_CIR\_CSSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_CSSC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSC~0x00800000U}



Definition at line 5017 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_CSSF@{RCC\_CIR\_CSSF}}
\index{RCC\_CIR\_CSSF@{RCC\_CIR\_CSSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_CSSF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSF~0x00000080U}



Definition at line 5002 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYC@{RCC\_CIR\_HSERDYC}}
\index{RCC\_CIR\_HSERDYC@{RCC\_CIR\_HSERDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_HSERDYC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYC~0x00080000U}



Definition at line 5013 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYF@{RCC\_CIR\_HSERDYF}}
\index{RCC\_CIR\_HSERDYF@{RCC\_CIR\_HSERDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_HSERDYF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYF~0x00000008U}



Definition at line 4998 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYIE@{RCC\_CIR\_HSERDYIE}}
\index{RCC\_CIR\_HSERDYIE@{RCC\_CIR\_HSERDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_HSERDYIE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYIE~0x00000800U}



Definition at line 5006 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYC@{RCC\_CIR\_HSIRDYC}}
\index{RCC\_CIR\_HSIRDYC@{RCC\_CIR\_HSIRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_HSIRDYC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYC~0x00040000U}



Definition at line 5012 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYF@{RCC\_CIR\_HSIRDYF}}
\index{RCC\_CIR\_HSIRDYF@{RCC\_CIR\_HSIRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_HSIRDYF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYF~0x00000004U}



Definition at line 4997 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYIE@{RCC\_CIR\_HSIRDYIE}}
\index{RCC\_CIR\_HSIRDYIE@{RCC\_CIR\_HSIRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_HSIRDYIE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE~0x00000400U}



Definition at line 5005 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYC@{RCC\_CIR\_LSERDYC}}
\index{RCC\_CIR\_LSERDYC@{RCC\_CIR\_LSERDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_LSERDYC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYC~0x00020000U}



Definition at line 5011 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYF@{RCC\_CIR\_LSERDYF}}
\index{RCC\_CIR\_LSERDYF@{RCC\_CIR\_LSERDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_LSERDYF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYF~0x00000002U}



Definition at line 4996 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYIE@{RCC\_CIR\_LSERDYIE}}
\index{RCC\_CIR\_LSERDYIE@{RCC\_CIR\_LSERDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_LSERDYIE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYIE~0x00000200U}



Definition at line 5004 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYC@{RCC\_CIR\_LSIRDYC}}
\index{RCC\_CIR\_LSIRDYC@{RCC\_CIR\_LSIRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_LSIRDYC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYC~0x00010000U}



Definition at line 5010 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYF@{RCC\_CIR\_LSIRDYF}}
\index{RCC\_CIR\_LSIRDYF@{RCC\_CIR\_LSIRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_LSIRDYF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYF~0x00000001U}



Definition at line 4995 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYIE@{RCC\_CIR\_LSIRDYIE}}
\index{RCC\_CIR\_LSIRDYIE@{RCC\_CIR\_LSIRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_LSIRDYIE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE~0x00000100U}



Definition at line 5003 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLI2SRDYC@{RCC\_CIR\_PLLI2SRDYC}}
\index{RCC\_CIR\_PLLI2SRDYC@{RCC\_CIR\_PLLI2SRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_PLLI2SRDYC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC~0x00200000U}



Definition at line 5015 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLI2SRDYF@{RCC\_CIR\_PLLI2SRDYF}}
\index{RCC\_CIR\_PLLI2SRDYF@{RCC\_CIR\_PLLI2SRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_PLLI2SRDYF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF~0x00000020U}



Definition at line 5000 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLI2SRDYIE@{RCC\_CIR\_PLLI2SRDYIE}}
\index{RCC\_CIR\_PLLI2SRDYIE@{RCC\_CIR\_PLLI2SRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_PLLI2SRDYIE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE~0x00002000U}



Definition at line 5008 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYC@{RCC\_CIR\_PLLRDYC}}
\index{RCC\_CIR\_PLLRDYC@{RCC\_CIR\_PLLRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_PLLRDYC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYC~0x00100000U}



Definition at line 5014 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYF@{RCC\_CIR\_PLLRDYF}}
\index{RCC\_CIR\_PLLRDYF@{RCC\_CIR\_PLLRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_PLLRDYF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYF~0x00000010U}



Definition at line 4999 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYIE@{RCC\_CIR\_PLLRDYIE}}
\index{RCC\_CIR\_PLLRDYIE@{RCC\_CIR\_PLLRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CIR\_PLLRDYIE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE~0x00001000U}



Definition at line 5007 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_CSSON@{RCC\_CR\_CSSON}}
\index{RCC\_CR\_CSSON@{RCC\_CR\_CSSON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_CSSON}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+CSSON~0x00080000U}



Definition at line 4865 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSEBYP@{RCC\_CR\_HSEBYP}}
\index{RCC\_CR\_HSEBYP@{RCC\_CR\_HSEBYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSEBYP}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEBYP~0x00040000U}



Definition at line 4864 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSEON@{RCC\_CR\_HSEON}}
\index{RCC\_CR\_HSEON@{RCC\_CR\_HSEON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSEON}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEON~0x00010000U}



Definition at line 4862 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSERDY@{RCC\_CR\_HSERDY}}
\index{RCC\_CR\_HSERDY@{RCC\_CR\_HSERDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSERDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSERDY~0x00020000U}



Definition at line 4863 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL@{RCC\_CR\_HSICAL}}
\index{RCC\_CR\_HSICAL@{RCC\_CR\_HSICAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL~0x0000\+FF00U}



Definition at line 4852 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_0@{RCC\_CR\_HSICAL\_0}}
\index{RCC\_CR\_HSICAL\_0@{RCC\_CR\_HSICAL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0~0x00000100U}

Bit 0 

Definition at line 4853 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_1@{RCC\_CR\_HSICAL\_1}}
\index{RCC\_CR\_HSICAL\_1@{RCC\_CR\_HSICAL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1~0x00000200U}

Bit 1 

Definition at line 4854 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_2@{RCC\_CR\_HSICAL\_2}}
\index{RCC\_CR\_HSICAL\_2@{RCC\_CR\_HSICAL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2~0x00000400U}

Bit 2 

Definition at line 4855 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_3@{RCC\_CR\_HSICAL\_3}}
\index{RCC\_CR\_HSICAL\_3@{RCC\_CR\_HSICAL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL\_3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3~0x00000800U}

Bit 3 

Definition at line 4856 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_4@{RCC\_CR\_HSICAL\_4}}
\index{RCC\_CR\_HSICAL\_4@{RCC\_CR\_HSICAL\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL\_4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4~0x00001000U}

Bit 4 

Definition at line 4857 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_5@{RCC\_CR\_HSICAL\_5}}
\index{RCC\_CR\_HSICAL\_5@{RCC\_CR\_HSICAL\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL\_5}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5~0x00002000U}

Bit 5 

Definition at line 4858 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_6@{RCC\_CR\_HSICAL\_6}}
\index{RCC\_CR\_HSICAL\_6@{RCC\_CR\_HSICAL\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL\_6}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6~0x00004000U}

Bit 6 

Definition at line 4859 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_7@{RCC\_CR\_HSICAL\_7}}
\index{RCC\_CR\_HSICAL\_7@{RCC\_CR\_HSICAL\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSICAL\_7}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7~0x00008000U}

Bit 7 

Definition at line 4860 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSION@{RCC\_CR\_HSION}}
\index{RCC\_CR\_HSION@{RCC\_CR\_HSION}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSION}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSION~0x00000001U}



Definition at line 4842 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSIRDY@{RCC\_CR\_HSIRDY}}
\index{RCC\_CR\_HSIRDY@{RCC\_CR\_HSIRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSIRDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIRDY~0x00000002U}



Definition at line 4843 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM@{RCC\_CR\_HSITRIM}}
\index{RCC\_CR\_HSITRIM@{RCC\_CR\_HSITRIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSITRIM}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM~0x000000\+F8U}



Definition at line 4845 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_0@{RCC\_CR\_HSITRIM\_0}}
\index{RCC\_CR\_HSITRIM\_0@{RCC\_CR\_HSITRIM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSITRIM\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0~0x00000008U}

Bit 0 

Definition at line 4846 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_1@{RCC\_CR\_HSITRIM\_1}}
\index{RCC\_CR\_HSITRIM\_1@{RCC\_CR\_HSITRIM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSITRIM\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1~0x00000010U}

Bit 1 

Definition at line 4847 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_2@{RCC\_CR\_HSITRIM\_2}}
\index{RCC\_CR\_HSITRIM\_2@{RCC\_CR\_HSITRIM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSITRIM\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2~0x00000020U}

Bit 2 

Definition at line 4848 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_3@{RCC\_CR\_HSITRIM\_3}}
\index{RCC\_CR\_HSITRIM\_3@{RCC\_CR\_HSITRIM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSITRIM\_3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3~0x00000040U}

Bit 3 

Definition at line 4849 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_4@{RCC\_CR\_HSITRIM\_4}}
\index{RCC\_CR\_HSITRIM\_4@{RCC\_CR\_HSITRIM\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_HSITRIM\_4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4~0x00000080U}

Bit 4 

Definition at line 4850 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLI2SON@{RCC\_CR\_PLLI2SON}}
\index{RCC\_CR\_PLLI2SON@{RCC\_CR\_PLLI2SON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_PLLI2SON}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON~0x04000000U}



Definition at line 4868 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLI2SRDY@{RCC\_CR\_PLLI2SRDY}}
\index{RCC\_CR\_PLLI2SRDY@{RCC\_CR\_PLLI2SRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_PLLI2SRDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY~0x08000000U}



Definition at line 4869 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLON@{RCC\_CR\_PLLON}}
\index{RCC\_CR\_PLLON@{RCC\_CR\_PLLON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_PLLON}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLON~0x01000000U}



Definition at line 4866 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLRDY@{RCC\_CR\_PLLRDY}}
\index{RCC\_CR\_PLLRDY@{RCC\_CR\_PLLRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CR\_PLLRDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLRDY~0x02000000U}



Definition at line 4867 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_BORRSTF@{RCC\_CSR\_BORRSTF}}
\index{RCC\_CSR\_BORRSTF@{RCC\_CSR\_BORRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_BORRSTF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+BORRSTF~0x02000000U}



Definition at line 5248 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LPWRRSTF@{RCC\_CSR\_LPWRRSTF}}
\index{RCC\_CSR\_LPWRRSTF@{RCC\_CSR\_LPWRRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_LPWRRSTF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF~0x80000000U}



Definition at line 5254 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LSION@{RCC\_CSR\_LSION}}
\index{RCC\_CSR\_LSION@{RCC\_CSR\_LSION}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_LSION}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSION~0x00000001U}



Definition at line 5245 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}}
\index{RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_LSIRDY}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSIRDY~0x00000002U}



Definition at line 5246 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_PADRSTF@{RCC\_CSR\_PADRSTF}}
\index{RCC\_CSR\_PADRSTF@{RCC\_CSR\_PADRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_PADRSTF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PADRSTF~0x04000000U}



Definition at line 5249 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}}
\index{RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_PORRSTF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PORRSTF~0x08000000U}



Definition at line 5250 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}}
\index{RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_RMVF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+RMVF~0x01000000U}



Definition at line 5247 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}}
\index{RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_SFTRSTF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+SFTRSTF~0x10000000U}



Definition at line 5251 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_WDGRSTF@{RCC\_CSR\_WDGRSTF}}
\index{RCC\_CSR\_WDGRSTF@{RCC\_CSR\_WDGRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_WDGRSTF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+WDGRSTF~0x20000000U}



Definition at line 5252 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}}
\index{RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_CSR\_WWDGRSTF}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF~0x40000000U}



Definition at line 5253 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM@{RCC\_PLLCFGR\_PLLM}}
\index{RCC\_PLLCFGR\_PLLM@{RCC\_PLLCFGR\_PLLM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLM}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM~0x0000003\+FU}



Definition at line 4872 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_0@{RCC\_PLLCFGR\_PLLM\_0}}
\index{RCC\_PLLCFGR\_PLLM\_0@{RCC\_PLLCFGR\_PLLM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLM\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0~0x00000001U}



Definition at line 4873 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_1@{RCC\_PLLCFGR\_PLLM\_1}}
\index{RCC\_PLLCFGR\_PLLM\_1@{RCC\_PLLCFGR\_PLLM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLM\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1~0x00000002U}



Definition at line 4874 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_2@{RCC\_PLLCFGR\_PLLM\_2}}
\index{RCC\_PLLCFGR\_PLLM\_2@{RCC\_PLLCFGR\_PLLM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLM\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2~0x00000004U}



Definition at line 4875 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_3@{RCC\_PLLCFGR\_PLLM\_3}}
\index{RCC\_PLLCFGR\_PLLM\_3@{RCC\_PLLCFGR\_PLLM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLM\_3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3~0x00000008U}



Definition at line 4876 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_4@{RCC\_PLLCFGR\_PLLM\_4}}
\index{RCC\_PLLCFGR\_PLLM\_4@{RCC\_PLLCFGR\_PLLM\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLM\_4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4~0x00000010U}



Definition at line 4877 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_5@{RCC\_PLLCFGR\_PLLM\_5}}
\index{RCC\_PLLCFGR\_PLLM\_5@{RCC\_PLLCFGR\_PLLM\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLM\_5}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5~0x00000020U}



Definition at line 4878 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN@{RCC\_PLLCFGR\_PLLN}}
\index{RCC\_PLLCFGR\_PLLN@{RCC\_PLLCFGR\_PLLN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN~0x00007\+FC0U}



Definition at line 4880 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_0@{RCC\_PLLCFGR\_PLLN\_0}}
\index{RCC\_PLLCFGR\_PLLN\_0@{RCC\_PLLCFGR\_PLLN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0~0x00000040U}



Definition at line 4881 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_1@{RCC\_PLLCFGR\_PLLN\_1}}
\index{RCC\_PLLCFGR\_PLLN\_1@{RCC\_PLLCFGR\_PLLN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1~0x00000080U}



Definition at line 4882 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_2@{RCC\_PLLCFGR\_PLLN\_2}}
\index{RCC\_PLLCFGR\_PLLN\_2@{RCC\_PLLCFGR\_PLLN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2~0x00000100U}



Definition at line 4883 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_3@{RCC\_PLLCFGR\_PLLN\_3}}
\index{RCC\_PLLCFGR\_PLLN\_3@{RCC\_PLLCFGR\_PLLN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3~0x00000200U}



Definition at line 4884 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_4@{RCC\_PLLCFGR\_PLLN\_4}}
\index{RCC\_PLLCFGR\_PLLN\_4@{RCC\_PLLCFGR\_PLLN\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4~0x00000400U}



Definition at line 4885 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_5@{RCC\_PLLCFGR\_PLLN\_5}}
\index{RCC\_PLLCFGR\_PLLN\_5@{RCC\_PLLCFGR\_PLLN\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_5}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5~0x00000800U}



Definition at line 4886 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_6@{RCC\_PLLCFGR\_PLLN\_6}}
\index{RCC\_PLLCFGR\_PLLN\_6@{RCC\_PLLCFGR\_PLLN\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_6}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6~0x00001000U}



Definition at line 4887 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_7@{RCC\_PLLCFGR\_PLLN\_7}}
\index{RCC\_PLLCFGR\_PLLN\_7@{RCC\_PLLCFGR\_PLLN\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_7}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7~0x00002000U}



Definition at line 4888 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_8@{RCC\_PLLCFGR\_PLLN\_8}}
\index{RCC\_PLLCFGR\_PLLN\_8@{RCC\_PLLCFGR\_PLLN\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLN\_8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8~0x00004000U}



Definition at line 4889 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLP@{RCC\_PLLCFGR\_PLLP}}
\index{RCC\_PLLCFGR\_PLLP@{RCC\_PLLCFGR\_PLLP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLP}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP~0x00030000U}



Definition at line 4891 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLP\_0@{RCC\_PLLCFGR\_PLLP\_0}}
\index{RCC\_PLLCFGR\_PLLP\_0@{RCC\_PLLCFGR\_PLLP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLP\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0~0x00010000U}



Definition at line 4892 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLP\_1@{RCC\_PLLCFGR\_PLLP\_1}}
\index{RCC\_PLLCFGR\_PLLP\_1@{RCC\_PLLCFGR\_PLLP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLP\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1~0x00020000U}



Definition at line 4893 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ@{RCC\_PLLCFGR\_PLLQ}}
\index{RCC\_PLLCFGR\_PLLQ@{RCC\_PLLCFGR\_PLLQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLQ}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ~0x0\+F000000U}



Definition at line 4899 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ\_0@{RCC\_PLLCFGR\_PLLQ\_0}}
\index{RCC\_PLLCFGR\_PLLQ\_0@{RCC\_PLLCFGR\_PLLQ\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLQ\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0~0x01000000U}



Definition at line 4900 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ\_1@{RCC\_PLLCFGR\_PLLQ\_1}}
\index{RCC\_PLLCFGR\_PLLQ\_1@{RCC\_PLLCFGR\_PLLQ\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLQ\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1~0x02000000U}



Definition at line 4901 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ\_2@{RCC\_PLLCFGR\_PLLQ\_2}}
\index{RCC\_PLLCFGR\_PLLQ\_2@{RCC\_PLLCFGR\_PLLQ\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLQ\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2~0x04000000U}



Definition at line 4902 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ\_3@{RCC\_PLLCFGR\_PLLQ\_3}}
\index{RCC\_PLLCFGR\_PLLQ\_3@{RCC\_PLLCFGR\_PLLQ\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLQ\_3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3~0x08000000U}



Definition at line 4903 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLSRC@{RCC\_PLLCFGR\_PLLSRC}}
\index{RCC\_PLLCFGR\_PLLSRC@{RCC\_PLLCFGR\_PLLSRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLSRC}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC~0x00400000U}



Definition at line 4895 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLSRC\_HSE@{RCC\_PLLCFGR\_PLLSRC\_HSE}}
\index{RCC\_PLLCFGR\_PLLSRC\_HSE@{RCC\_PLLCFGR\_PLLSRC\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLSRC\_HSE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE~0x00400000U}



Definition at line 4896 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLSRC\_HSI@{RCC\_PLLCFGR\_PLLSRC\_HSI}}
\index{RCC\_PLLCFGR\_PLLSRC\_HSI@{RCC\_PLLCFGR\_PLLSRC\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLCFGR\_PLLSRC\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI~0x00000000U}



Definition at line 4897 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN@{RCC\_PLLI2SCFGR\_PLLI2SN}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN@{RCC\_PLLI2SCFGR\_PLLI2SN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN~0x00007\+FC0U}



Definition at line 5263 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee6ea60de76e294b8ba23d229b2c8a1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_0@{RCC\_PLLI2SCFGR\_PLLI2SN\_0}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_0@{RCC\_PLLI2SCFGR\_PLLI2SN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+0~0x00000040U}



Definition at line 5264 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60eec842a298febfaadd7b5f79898b00}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_1@{RCC\_PLLI2SCFGR\_PLLI2SN\_1}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_1@{RCC\_PLLI2SCFGR\_PLLI2SN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+1~0x00000080U}



Definition at line 5265 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2be70f723d8e89b4566a9438a671f49}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_2@{RCC\_PLLI2SCFGR\_PLLI2SN\_2}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_2@{RCC\_PLLI2SCFGR\_PLLI2SN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+2~0x00000100U}



Definition at line 5266 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga63743438e947f632c0757a6daf2838af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_3@{RCC\_PLLI2SCFGR\_PLLI2SN\_3}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_3@{RCC\_PLLI2SCFGR\_PLLI2SN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+3~0x00000200U}



Definition at line 5267 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1f94003cdc00380b298b54c485ca743}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_4@{RCC\_PLLI2SCFGR\_PLLI2SN\_4}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_4@{RCC\_PLLI2SCFGR\_PLLI2SN\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+4~0x00000400U}



Definition at line 5268 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga03c368d0e6199b212e7c185663dd2aa8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_5@{RCC\_PLLI2SCFGR\_PLLI2SN\_5}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_5@{RCC\_PLLI2SCFGR\_PLLI2SN\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_5}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+5~0x00000800U}



Definition at line 5269 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_6@{RCC\_PLLI2SCFGR\_PLLI2SN\_6}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_6@{RCC\_PLLI2SCFGR\_PLLI2SN\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_6}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+6~0x00001000U}



Definition at line 5270 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_7@{RCC\_PLLI2SCFGR\_PLLI2SN\_7}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_7@{RCC\_PLLI2SCFGR\_PLLI2SN\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_7}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+7~0x00002000U}



Definition at line 5271 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ec1c1bad2b7126f36b2ba26e657e84a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_8@{RCC\_PLLI2SCFGR\_PLLI2SN\_8}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_8@{RCC\_PLLI2SCFGR\_PLLI2SN\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SN\_8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+8~0x00004000U}



Definition at line 5272 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SR@{RCC\_PLLI2SCFGR\_PLLI2SR}}
\index{RCC\_PLLI2SCFGR\_PLLI2SR@{RCC\_PLLI2SCFGR\_PLLI2SR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SR}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR~0x70000000U}



Definition at line 5274 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2b9c8dc6b0e853ace99e16818d55d12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SR\_0@{RCC\_PLLI2SCFGR\_PLLI2SR\_0}}
\index{RCC\_PLLI2SCFGR\_PLLI2SR\_0@{RCC\_PLLI2SCFGR\_PLLI2SR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SR\_0}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+0~0x10000000U}



Definition at line 5275 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SR\_1@{RCC\_PLLI2SCFGR\_PLLI2SR\_1}}
\index{RCC\_PLLI2SCFGR\_PLLI2SR\_1@{RCC\_PLLI2SCFGR\_PLLI2SR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SR\_1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+1~0x20000000U}



Definition at line 5276 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga03e58dd5ac710e271fc6ca9113b7e846}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SR\_2@{RCC\_PLLI2SCFGR\_PLLI2SR\_2}}
\index{RCC\_PLLI2SCFGR\_PLLI2SR\_2@{RCC\_PLLI2SCFGR\_PLLI2SR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_PLLI2SCFGR\_PLLI2SR\_2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+2~0x40000000U}



Definition at line 5277 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_SSCGR\_INCSTEP@{RCC\_SSCGR\_INCSTEP}}
\index{RCC\_SSCGR\_INCSTEP@{RCC\_SSCGR\_INCSTEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_SSCGR\_INCSTEP}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP~0x0\+FFFE000U}



Definition at line 5258 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_SSCGR\_MODPER@{RCC\_SSCGR\_MODPER}}
\index{RCC\_SSCGR\_MODPER@{RCC\_SSCGR\_MODPER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_SSCGR\_MODPER}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SSCGR\+\_\+\+MODPER~0x00001\+FFFU}



Definition at line 5257 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_SSCGR\_SPREADSEL@{RCC\_SSCGR\_SPREADSEL}}
\index{RCC\_SSCGR\_SPREADSEL@{RCC\_SSCGR\_SPREADSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_SSCGR\_SPREADSEL}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL~0x40000000U}



Definition at line 5259 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_SSCGR\_SSCGEN@{RCC\_SSCGR\_SSCGEN}}
\index{RCC\_SSCGR\_SSCGEN@{RCC\_SSCGR\_SSCGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RCC\_SSCGR\_SSCGEN}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN~0x80000000U}



Definition at line 5260 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga27424b682bcee7fff22f92a2dbcea57a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RNG\_CR\_IE@{RNG\_CR\_IE}}
\index{RNG\_CR\_IE@{RNG\_CR\_IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RNG\_CR\_IE}
{\footnotesize\ttfamily \#define RNG\+\_\+\+CR\+\_\+\+IE~0x00000008U}



Definition at line 5286 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ee81827bb1d78e84e78a74449c8d56a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RNG\_CR\_RNGEN@{RNG\_CR\_RNGEN}}
\index{RNG\_CR\_RNGEN@{RNG\_CR\_RNGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RNG\_CR\_RNGEN}
{\footnotesize\ttfamily \#define RNG\+\_\+\+CR\+\_\+\+RNGEN~0x00000004U}



Definition at line 5285 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4bb49d327474c3c61877bb20290f51d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RNG\_SR\_CECS@{RNG\_SR\_CECS}}
\index{RNG\_SR\_CECS@{RNG\_SR\_CECS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RNG\_SR\_CECS}
{\footnotesize\ttfamily \#define RNG\+\_\+\+SR\+\_\+\+CECS~0x00000002U}



Definition at line 5290 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b89a08bcc8a7a6078bd9f5f2f34bb53}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RNG\_SR\_CEIS@{RNG\_SR\_CEIS}}
\index{RNG\_SR\_CEIS@{RNG\_SR\_CEIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RNG\_SR\_CEIS}
{\footnotesize\ttfamily \#define RNG\+\_\+\+SR\+\_\+\+CEIS~0x00000020U}



Definition at line 5292 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga54434ed74bdb00fd0f13422d3e85a2fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RNG\_SR\_DRDY@{RNG\_SR\_DRDY}}
\index{RNG\_SR\_DRDY@{RNG\_SR\_DRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RNG\_SR\_DRDY}
{\footnotesize\ttfamily \#define RNG\+\_\+\+SR\+\_\+\+DRDY~0x00000001U}



Definition at line 5289 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5562bc13afe295893dc3997a4917fee2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RNG\_SR\_SECS@{RNG\_SR\_SECS}}
\index{RNG\_SR\_SECS@{RNG\_SR\_SECS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RNG\_SR\_SECS}
{\footnotesize\ttfamily \#define RNG\+\_\+\+SR\+\_\+\+SECS~0x00000004U}



Definition at line 5291 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa6b0e11930f20484f0d0aca79959d9b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RNG\_SR\_SEIS@{RNG\_SR\_SEIS}}
\index{RNG\_SR\_SEIS@{RNG\_SR\_SEIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RNG\_SR\_SEIS}
{\footnotesize\ttfamily \#define RNG\+\_\+\+SR\+\_\+\+SEIS~0x00000040U}



Definition at line 5293 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DT@{RTC\_ALRMAR\_DT}}
\index{RTC\_ALRMAR\_DT@{RTC\_ALRMAR\_DT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_DT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DT~0x30000000U}



Definition at line 5419 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DT\_0@{RTC\_ALRMAR\_DT\_0}}
\index{RTC\_ALRMAR\_DT\_0@{RTC\_ALRMAR\_DT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_DT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0~0x10000000U}



Definition at line 5420 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DT\_1@{RTC\_ALRMAR\_DT\_1}}
\index{RTC\_ALRMAR\_DT\_1@{RTC\_ALRMAR\_DT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_DT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1~0x20000000U}



Definition at line 5421 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU@{RTC\_ALRMAR\_DU}}
\index{RTC\_ALRMAR\_DU@{RTC\_ALRMAR\_DU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_DU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU~0x0\+F000000U}



Definition at line 5422 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU\_0@{RTC\_ALRMAR\_DU\_0}}
\index{RTC\_ALRMAR\_DU\_0@{RTC\_ALRMAR\_DU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_DU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0~0x01000000U}



Definition at line 5423 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU\_1@{RTC\_ALRMAR\_DU\_1}}
\index{RTC\_ALRMAR\_DU\_1@{RTC\_ALRMAR\_DU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_DU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1~0x02000000U}



Definition at line 5424 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU\_2@{RTC\_ALRMAR\_DU\_2}}
\index{RTC\_ALRMAR\_DU\_2@{RTC\_ALRMAR\_DU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_DU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2~0x04000000U}



Definition at line 5425 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU\_3@{RTC\_ALRMAR\_DU\_3}}
\index{RTC\_ALRMAR\_DU\_3@{RTC\_ALRMAR\_DU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_DU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3~0x08000000U}



Definition at line 5426 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HT@{RTC\_ALRMAR\_HT}}
\index{RTC\_ALRMAR\_HT@{RTC\_ALRMAR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_HT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HT~0x00300000U}



Definition at line 5429 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HT\_0@{RTC\_ALRMAR\_HT\_0}}
\index{RTC\_ALRMAR\_HT\_0@{RTC\_ALRMAR\_HT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_HT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0~0x00100000U}



Definition at line 5430 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HT\_1@{RTC\_ALRMAR\_HT\_1}}
\index{RTC\_ALRMAR\_HT\_1@{RTC\_ALRMAR\_HT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_HT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1~0x00200000U}



Definition at line 5431 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU@{RTC\_ALRMAR\_HU}}
\index{RTC\_ALRMAR\_HU@{RTC\_ALRMAR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_HU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU~0x000\+F0000U}



Definition at line 5432 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU\_0@{RTC\_ALRMAR\_HU\_0}}
\index{RTC\_ALRMAR\_HU\_0@{RTC\_ALRMAR\_HU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_HU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0~0x00010000U}



Definition at line 5433 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU\_1@{RTC\_ALRMAR\_HU\_1}}
\index{RTC\_ALRMAR\_HU\_1@{RTC\_ALRMAR\_HU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_HU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1~0x00020000U}



Definition at line 5434 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU\_2@{RTC\_ALRMAR\_HU\_2}}
\index{RTC\_ALRMAR\_HU\_2@{RTC\_ALRMAR\_HU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_HU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2~0x00040000U}



Definition at line 5435 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU\_3@{RTC\_ALRMAR\_HU\_3}}
\index{RTC\_ALRMAR\_HU\_3@{RTC\_ALRMAR\_HU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_HU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3~0x00080000U}



Definition at line 5436 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNT@{RTC\_ALRMAR\_MNT}}
\index{RTC\_ALRMAR\_MNT@{RTC\_ALRMAR\_MNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNT~0x00007000U}



Definition at line 5438 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNT\_0@{RTC\_ALRMAR\_MNT\_0}}
\index{RTC\_ALRMAR\_MNT\_0@{RTC\_ALRMAR\_MNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0~0x00001000U}



Definition at line 5439 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNT\_1@{RTC\_ALRMAR\_MNT\_1}}
\index{RTC\_ALRMAR\_MNT\_1@{RTC\_ALRMAR\_MNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1~0x00002000U}



Definition at line 5440 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNT\_2@{RTC\_ALRMAR\_MNT\_2}}
\index{RTC\_ALRMAR\_MNT\_2@{RTC\_ALRMAR\_MNT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNT\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2~0x00004000U}



Definition at line 5441 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU@{RTC\_ALRMAR\_MNU}}
\index{RTC\_ALRMAR\_MNU@{RTC\_ALRMAR\_MNU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU~0x00000\+F00U}



Definition at line 5442 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU\_0@{RTC\_ALRMAR\_MNU\_0}}
\index{RTC\_ALRMAR\_MNU\_0@{RTC\_ALRMAR\_MNU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0~0x00000100U}



Definition at line 5443 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU\_1@{RTC\_ALRMAR\_MNU\_1}}
\index{RTC\_ALRMAR\_MNU\_1@{RTC\_ALRMAR\_MNU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1~0x00000200U}



Definition at line 5444 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU\_2@{RTC\_ALRMAR\_MNU\_2}}
\index{RTC\_ALRMAR\_MNU\_2@{RTC\_ALRMAR\_MNU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2~0x00000400U}



Definition at line 5445 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU\_3@{RTC\_ALRMAR\_MNU\_3}}
\index{RTC\_ALRMAR\_MNU\_3@{RTC\_ALRMAR\_MNU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MNU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3~0x00000800U}



Definition at line 5446 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MSK1@{RTC\_ALRMAR\_MSK1}}
\index{RTC\_ALRMAR\_MSK1@{RTC\_ALRMAR\_MSK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MSK1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MSK1~0x00000080U}



Definition at line 5447 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MSK2@{RTC\_ALRMAR\_MSK2}}
\index{RTC\_ALRMAR\_MSK2@{RTC\_ALRMAR\_MSK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MSK2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MSK2~0x00008000U}



Definition at line 5437 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MSK3@{RTC\_ALRMAR\_MSK3}}
\index{RTC\_ALRMAR\_MSK3@{RTC\_ALRMAR\_MSK3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MSK3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MSK3~0x00800000U}



Definition at line 5427 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MSK4@{RTC\_ALRMAR\_MSK4}}
\index{RTC\_ALRMAR\_MSK4@{RTC\_ALRMAR\_MSK4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_MSK4}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MSK4~0x80000000U}



Definition at line 5417 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_PM@{RTC\_ALRMAR\_PM}}
\index{RTC\_ALRMAR\_PM@{RTC\_ALRMAR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_PM}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+PM~0x00400000U}



Definition at line 5428 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_ST@{RTC\_ALRMAR\_ST}}
\index{RTC\_ALRMAR\_ST@{RTC\_ALRMAR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_ST}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+ST~0x00000070U}



Definition at line 5448 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_ST\_0@{RTC\_ALRMAR\_ST\_0}}
\index{RTC\_ALRMAR\_ST\_0@{RTC\_ALRMAR\_ST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_ST\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0~0x00000010U}



Definition at line 5449 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_ST\_1@{RTC\_ALRMAR\_ST\_1}}
\index{RTC\_ALRMAR\_ST\_1@{RTC\_ALRMAR\_ST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_ST\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1~0x00000020U}



Definition at line 5450 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_ST\_2@{RTC\_ALRMAR\_ST\_2}}
\index{RTC\_ALRMAR\_ST\_2@{RTC\_ALRMAR\_ST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_ST\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2~0x00000040U}



Definition at line 5451 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU@{RTC\_ALRMAR\_SU}}
\index{RTC\_ALRMAR\_SU@{RTC\_ALRMAR\_SU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_SU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU~0x0000000\+FU}



Definition at line 5452 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU\_0@{RTC\_ALRMAR\_SU\_0}}
\index{RTC\_ALRMAR\_SU\_0@{RTC\_ALRMAR\_SU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_SU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0~0x00000001U}



Definition at line 5453 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU\_1@{RTC\_ALRMAR\_SU\_1}}
\index{RTC\_ALRMAR\_SU\_1@{RTC\_ALRMAR\_SU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_SU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1~0x00000002U}



Definition at line 5454 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU\_2@{RTC\_ALRMAR\_SU\_2}}
\index{RTC\_ALRMAR\_SU\_2@{RTC\_ALRMAR\_SU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_SU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2~0x00000004U}



Definition at line 5455 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU\_3@{RTC\_ALRMAR\_SU\_3}}
\index{RTC\_ALRMAR\_SU\_3@{RTC\_ALRMAR\_SU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_SU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3~0x00000008U}



Definition at line 5456 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_WDSEL@{RTC\_ALRMAR\_WDSEL}}
\index{RTC\_ALRMAR\_WDSEL@{RTC\_ALRMAR\_WDSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMAR\_WDSEL}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL~0x40000000U}



Definition at line 5418 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS@{RTC\_ALRMASSR\_MASKSS}}
\index{RTC\_ALRMASSR\_MASKSS@{RTC\_ALRMASSR\_MASKSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMASSR\_MASKSS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS~0x0\+F000000U}



Definition at line 5600 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS\_0@{RTC\_ALRMASSR\_MASKSS\_0}}
\index{RTC\_ALRMASSR\_MASKSS\_0@{RTC\_ALRMASSR\_MASKSS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMASSR\_MASKSS\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0~0x01000000U}



Definition at line 5601 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS\_1@{RTC\_ALRMASSR\_MASKSS\_1}}
\index{RTC\_ALRMASSR\_MASKSS\_1@{RTC\_ALRMASSR\_MASKSS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMASSR\_MASKSS\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1~0x02000000U}



Definition at line 5602 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS\_2@{RTC\_ALRMASSR\_MASKSS\_2}}
\index{RTC\_ALRMASSR\_MASKSS\_2@{RTC\_ALRMASSR\_MASKSS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMASSR\_MASKSS\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2~0x04000000U}



Definition at line 5603 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS\_3@{RTC\_ALRMASSR\_MASKSS\_3}}
\index{RTC\_ALRMASSR\_MASKSS\_3@{RTC\_ALRMASSR\_MASKSS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMASSR\_MASKSS\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3~0x08000000U}



Definition at line 5604 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_SS@{RTC\_ALRMASSR\_SS}}
\index{RTC\_ALRMASSR\_SS@{RTC\_ALRMASSR\_SS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMASSR\_SS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+SS~0x00007\+FFFU}



Definition at line 5605 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DT@{RTC\_ALRMBR\_DT}}
\index{RTC\_ALRMBR\_DT@{RTC\_ALRMBR\_DT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_DT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DT~0x30000000U}



Definition at line 5461 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DT\_0@{RTC\_ALRMBR\_DT\_0}}
\index{RTC\_ALRMBR\_DT\_0@{RTC\_ALRMBR\_DT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_DT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0~0x10000000U}



Definition at line 5462 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DT\_1@{RTC\_ALRMBR\_DT\_1}}
\index{RTC\_ALRMBR\_DT\_1@{RTC\_ALRMBR\_DT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_DT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1~0x20000000U}



Definition at line 5463 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU@{RTC\_ALRMBR\_DU}}
\index{RTC\_ALRMBR\_DU@{RTC\_ALRMBR\_DU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_DU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU~0x0\+F000000U}



Definition at line 5464 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU\_0@{RTC\_ALRMBR\_DU\_0}}
\index{RTC\_ALRMBR\_DU\_0@{RTC\_ALRMBR\_DU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_DU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0~0x01000000U}



Definition at line 5465 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU\_1@{RTC\_ALRMBR\_DU\_1}}
\index{RTC\_ALRMBR\_DU\_1@{RTC\_ALRMBR\_DU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_DU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1~0x02000000U}



Definition at line 5466 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU\_2@{RTC\_ALRMBR\_DU\_2}}
\index{RTC\_ALRMBR\_DU\_2@{RTC\_ALRMBR\_DU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_DU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2~0x04000000U}



Definition at line 5467 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU\_3@{RTC\_ALRMBR\_DU\_3}}
\index{RTC\_ALRMBR\_DU\_3@{RTC\_ALRMBR\_DU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_DU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3~0x08000000U}



Definition at line 5468 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HT@{RTC\_ALRMBR\_HT}}
\index{RTC\_ALRMBR\_HT@{RTC\_ALRMBR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_HT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HT~0x00300000U}



Definition at line 5471 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HT\_0@{RTC\_ALRMBR\_HT\_0}}
\index{RTC\_ALRMBR\_HT\_0@{RTC\_ALRMBR\_HT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_HT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0~0x00100000U}



Definition at line 5472 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HT\_1@{RTC\_ALRMBR\_HT\_1}}
\index{RTC\_ALRMBR\_HT\_1@{RTC\_ALRMBR\_HT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_HT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1~0x00200000U}



Definition at line 5473 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU@{RTC\_ALRMBR\_HU}}
\index{RTC\_ALRMBR\_HU@{RTC\_ALRMBR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_HU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU~0x000\+F0000U}



Definition at line 5474 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU\_0@{RTC\_ALRMBR\_HU\_0}}
\index{RTC\_ALRMBR\_HU\_0@{RTC\_ALRMBR\_HU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_HU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0~0x00010000U}



Definition at line 5475 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU\_1@{RTC\_ALRMBR\_HU\_1}}
\index{RTC\_ALRMBR\_HU\_1@{RTC\_ALRMBR\_HU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_HU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1~0x00020000U}



Definition at line 5476 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU\_2@{RTC\_ALRMBR\_HU\_2}}
\index{RTC\_ALRMBR\_HU\_2@{RTC\_ALRMBR\_HU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_HU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2~0x00040000U}



Definition at line 5477 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU\_3@{RTC\_ALRMBR\_HU\_3}}
\index{RTC\_ALRMBR\_HU\_3@{RTC\_ALRMBR\_HU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_HU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3~0x00080000U}



Definition at line 5478 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNT@{RTC\_ALRMBR\_MNT}}
\index{RTC\_ALRMBR\_MNT@{RTC\_ALRMBR\_MNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNT~0x00007000U}



Definition at line 5480 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNT\_0@{RTC\_ALRMBR\_MNT\_0}}
\index{RTC\_ALRMBR\_MNT\_0@{RTC\_ALRMBR\_MNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0~0x00001000U}



Definition at line 5481 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNT\_1@{RTC\_ALRMBR\_MNT\_1}}
\index{RTC\_ALRMBR\_MNT\_1@{RTC\_ALRMBR\_MNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1~0x00002000U}



Definition at line 5482 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNT\_2@{RTC\_ALRMBR\_MNT\_2}}
\index{RTC\_ALRMBR\_MNT\_2@{RTC\_ALRMBR\_MNT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNT\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2~0x00004000U}



Definition at line 5483 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU@{RTC\_ALRMBR\_MNU}}
\index{RTC\_ALRMBR\_MNU@{RTC\_ALRMBR\_MNU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU~0x00000\+F00U}



Definition at line 5484 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU\_0@{RTC\_ALRMBR\_MNU\_0}}
\index{RTC\_ALRMBR\_MNU\_0@{RTC\_ALRMBR\_MNU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0~0x00000100U}



Definition at line 5485 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU\_1@{RTC\_ALRMBR\_MNU\_1}}
\index{RTC\_ALRMBR\_MNU\_1@{RTC\_ALRMBR\_MNU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1~0x00000200U}



Definition at line 5486 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU\_2@{RTC\_ALRMBR\_MNU\_2}}
\index{RTC\_ALRMBR\_MNU\_2@{RTC\_ALRMBR\_MNU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2~0x00000400U}



Definition at line 5487 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU\_3@{RTC\_ALRMBR\_MNU\_3}}
\index{RTC\_ALRMBR\_MNU\_3@{RTC\_ALRMBR\_MNU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MNU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3~0x00000800U}



Definition at line 5488 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MSK1@{RTC\_ALRMBR\_MSK1}}
\index{RTC\_ALRMBR\_MSK1@{RTC\_ALRMBR\_MSK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MSK1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MSK1~0x00000080U}



Definition at line 5489 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MSK2@{RTC\_ALRMBR\_MSK2}}
\index{RTC\_ALRMBR\_MSK2@{RTC\_ALRMBR\_MSK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MSK2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MSK2~0x00008000U}



Definition at line 5479 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MSK3@{RTC\_ALRMBR\_MSK3}}
\index{RTC\_ALRMBR\_MSK3@{RTC\_ALRMBR\_MSK3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MSK3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MSK3~0x00800000U}



Definition at line 5469 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MSK4@{RTC\_ALRMBR\_MSK4}}
\index{RTC\_ALRMBR\_MSK4@{RTC\_ALRMBR\_MSK4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_MSK4}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MSK4~0x80000000U}



Definition at line 5459 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_PM@{RTC\_ALRMBR\_PM}}
\index{RTC\_ALRMBR\_PM@{RTC\_ALRMBR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_PM}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+PM~0x00400000U}



Definition at line 5470 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_ST@{RTC\_ALRMBR\_ST}}
\index{RTC\_ALRMBR\_ST@{RTC\_ALRMBR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_ST}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+ST~0x00000070U}



Definition at line 5490 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_ST\_0@{RTC\_ALRMBR\_ST\_0}}
\index{RTC\_ALRMBR\_ST\_0@{RTC\_ALRMBR\_ST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_ST\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0~0x00000010U}



Definition at line 5491 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_ST\_1@{RTC\_ALRMBR\_ST\_1}}
\index{RTC\_ALRMBR\_ST\_1@{RTC\_ALRMBR\_ST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_ST\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1~0x00000020U}



Definition at line 5492 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_ST\_2@{RTC\_ALRMBR\_ST\_2}}
\index{RTC\_ALRMBR\_ST\_2@{RTC\_ALRMBR\_ST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_ST\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2~0x00000040U}



Definition at line 5493 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU@{RTC\_ALRMBR\_SU}}
\index{RTC\_ALRMBR\_SU@{RTC\_ALRMBR\_SU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_SU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU~0x0000000\+FU}



Definition at line 5494 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU\_0@{RTC\_ALRMBR\_SU\_0}}
\index{RTC\_ALRMBR\_SU\_0@{RTC\_ALRMBR\_SU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_SU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0~0x00000001U}



Definition at line 5495 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU\_1@{RTC\_ALRMBR\_SU\_1}}
\index{RTC\_ALRMBR\_SU\_1@{RTC\_ALRMBR\_SU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_SU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1~0x00000002U}



Definition at line 5496 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU\_2@{RTC\_ALRMBR\_SU\_2}}
\index{RTC\_ALRMBR\_SU\_2@{RTC\_ALRMBR\_SU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_SU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2~0x00000004U}



Definition at line 5497 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU\_3@{RTC\_ALRMBR\_SU\_3}}
\index{RTC\_ALRMBR\_SU\_3@{RTC\_ALRMBR\_SU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_SU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3~0x00000008U}



Definition at line 5498 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_WDSEL@{RTC\_ALRMBR\_WDSEL}}
\index{RTC\_ALRMBR\_WDSEL@{RTC\_ALRMBR\_WDSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBR\_WDSEL}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL~0x40000000U}



Definition at line 5460 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS@{RTC\_ALRMBSSR\_MASKSS}}
\index{RTC\_ALRMBSSR\_MASKSS@{RTC\_ALRMBSSR\_MASKSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBSSR\_MASKSS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS~0x0\+F000000U}



Definition at line 5608 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS\_0@{RTC\_ALRMBSSR\_MASKSS\_0}}
\index{RTC\_ALRMBSSR\_MASKSS\_0@{RTC\_ALRMBSSR\_MASKSS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBSSR\_MASKSS\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0~0x01000000U}



Definition at line 5609 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS\_1@{RTC\_ALRMBSSR\_MASKSS\_1}}
\index{RTC\_ALRMBSSR\_MASKSS\_1@{RTC\_ALRMBSSR\_MASKSS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBSSR\_MASKSS\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1~0x02000000U}



Definition at line 5610 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS\_2@{RTC\_ALRMBSSR\_MASKSS\_2}}
\index{RTC\_ALRMBSSR\_MASKSS\_2@{RTC\_ALRMBSSR\_MASKSS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBSSR\_MASKSS\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2~0x04000000U}



Definition at line 5611 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS\_3@{RTC\_ALRMBSSR\_MASKSS\_3}}
\index{RTC\_ALRMBSSR\_MASKSS\_3@{RTC\_ALRMBSSR\_MASKSS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBSSR\_MASKSS\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3~0x08000000U}



Definition at line 5612 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_SS@{RTC\_ALRMBSSR\_SS}}
\index{RTC\_ALRMBSSR\_SS@{RTC\_ALRMBSSR\_SS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ALRMBSSR\_SS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+SS~0x00007\+FFFU}



Definition at line 5613 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP0R@{RTC\_BKP0R}}
\index{RTC\_BKP0R@{RTC\_BKP0R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP0R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP0R~0x\+FFFFFFFFU}



Definition at line 5616 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP10R@{RTC\_BKP10R}}
\index{RTC\_BKP10R@{RTC\_BKP10R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP10R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP10R~0x\+FFFFFFFFU}



Definition at line 5646 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP11R@{RTC\_BKP11R}}
\index{RTC\_BKP11R@{RTC\_BKP11R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP11R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP11R~0x\+FFFFFFFFU}



Definition at line 5649 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP12R@{RTC\_BKP12R}}
\index{RTC\_BKP12R@{RTC\_BKP12R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP12R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP12R~0x\+FFFFFFFFU}



Definition at line 5652 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP13R@{RTC\_BKP13R}}
\index{RTC\_BKP13R@{RTC\_BKP13R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP13R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP13R~0x\+FFFFFFFFU}



Definition at line 5655 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP14R@{RTC\_BKP14R}}
\index{RTC\_BKP14R@{RTC\_BKP14R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP14R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP14R~0x\+FFFFFFFFU}



Definition at line 5658 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP15R@{RTC\_BKP15R}}
\index{RTC\_BKP15R@{RTC\_BKP15R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP15R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP15R~0x\+FFFFFFFFU}



Definition at line 5661 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP16R@{RTC\_BKP16R}}
\index{RTC\_BKP16R@{RTC\_BKP16R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP16R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP16R~0x\+FFFFFFFFU}



Definition at line 5664 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP17R@{RTC\_BKP17R}}
\index{RTC\_BKP17R@{RTC\_BKP17R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP17R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP17R~0x\+FFFFFFFFU}



Definition at line 5667 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP18R@{RTC\_BKP18R}}
\index{RTC\_BKP18R@{RTC\_BKP18R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP18R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP18R~0x\+FFFFFFFFU}



Definition at line 5670 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP19R@{RTC\_BKP19R}}
\index{RTC\_BKP19R@{RTC\_BKP19R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP19R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP19R~0x\+FFFFFFFFU}



Definition at line 5673 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP1R@{RTC\_BKP1R}}
\index{RTC\_BKP1R@{RTC\_BKP1R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP1R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP1R~0x\+FFFFFFFFU}



Definition at line 5619 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP2R@{RTC\_BKP2R}}
\index{RTC\_BKP2R@{RTC\_BKP2R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP2R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP2R~0x\+FFFFFFFFU}



Definition at line 5622 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP3R@{RTC\_BKP3R}}
\index{RTC\_BKP3R@{RTC\_BKP3R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP3R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP3R~0x\+FFFFFFFFU}



Definition at line 5625 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP4R@{RTC\_BKP4R}}
\index{RTC\_BKP4R@{RTC\_BKP4R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP4R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP4R~0x\+FFFFFFFFU}



Definition at line 5628 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP5R@{RTC\_BKP5R}}
\index{RTC\_BKP5R@{RTC\_BKP5R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP5R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP5R~0x\+FFFFFFFFU}



Definition at line 5631 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP6R@{RTC\_BKP6R}}
\index{RTC\_BKP6R@{RTC\_BKP6R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP6R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP6R~0x\+FFFFFFFFU}



Definition at line 5634 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP7R@{RTC\_BKP7R}}
\index{RTC\_BKP7R@{RTC\_BKP7R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP7R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP7R~0x\+FFFFFFFFU}



Definition at line 5637 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP8R@{RTC\_BKP8R}}
\index{RTC\_BKP8R@{RTC\_BKP8R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP8R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP8R~0x\+FFFFFFFFU}



Definition at line 5640 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP9R@{RTC\_BKP9R}}
\index{RTC\_BKP9R@{RTC\_BKP9R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_BKP9R}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP9R~0x\+FFFFFFFFU}



Definition at line 5643 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALIBR\_DC@{RTC\_CALIBR\_DC}}
\index{RTC\_CALIBR\_DC@{RTC\_CALIBR\_DC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALIBR\_DC}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALIBR\+\_\+\+DC~0x0000001\+FU}



Definition at line 5414 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALIBR\_DCS@{RTC\_CALIBR\_DCS}}
\index{RTC\_CALIBR\_DCS@{RTC\_CALIBR\_DCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALIBR\_DCS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALIBR\+\_\+\+DCS~0x00000080U}



Definition at line 5413 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM@{RTC\_CALR\_CALM}}
\index{RTC\_CALR\_CALM@{RTC\_CALR\_CALM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM~0x000001\+FFU}



Definition at line 5566 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_0@{RTC\_CALR\_CALM\_0}}
\index{RTC\_CALR\_CALM\_0@{RTC\_CALR\_CALM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0~0x00000001U}



Definition at line 5567 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_1@{RTC\_CALR\_CALM\_1}}
\index{RTC\_CALR\_CALM\_1@{RTC\_CALR\_CALM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1~0x00000002U}



Definition at line 5568 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_2@{RTC\_CALR\_CALM\_2}}
\index{RTC\_CALR\_CALM\_2@{RTC\_CALR\_CALM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2~0x00000004U}



Definition at line 5569 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_3@{RTC\_CALR\_CALM\_3}}
\index{RTC\_CALR\_CALM\_3@{RTC\_CALR\_CALM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3~0x00000008U}



Definition at line 5570 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_4@{RTC\_CALR\_CALM\_4}}
\index{RTC\_CALR\_CALM\_4@{RTC\_CALR\_CALM\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_4}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4~0x00000010U}



Definition at line 5571 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_5@{RTC\_CALR\_CALM\_5}}
\index{RTC\_CALR\_CALM\_5@{RTC\_CALR\_CALM\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_5}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5~0x00000020U}



Definition at line 5572 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_6@{RTC\_CALR\_CALM\_6}}
\index{RTC\_CALR\_CALM\_6@{RTC\_CALR\_CALM\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_6}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6~0x00000040U}



Definition at line 5573 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_7@{RTC\_CALR\_CALM\_7}}
\index{RTC\_CALR\_CALM\_7@{RTC\_CALR\_CALM\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_7}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7~0x00000080U}



Definition at line 5574 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_8@{RTC\_CALR\_CALM\_8}}
\index{RTC\_CALR\_CALM\_8@{RTC\_CALR\_CALM\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALM\_8}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8~0x00000100U}



Definition at line 5575 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALP@{RTC\_CALR\_CALP}}
\index{RTC\_CALR\_CALP@{RTC\_CALR\_CALP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALP}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALP~0x00008000U}



Definition at line 5563 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALW16@{RTC\_CALR\_CALW16}}
\index{RTC\_CALR\_CALW16@{RTC\_CALR\_CALW16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALW16}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALW16~0x00002000U}



Definition at line 5565 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALW8@{RTC\_CALR\_CALW8}}
\index{RTC\_CALR\_CALW8@{RTC\_CALR\_CALW8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CALR\_CALW8}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALW8~0x00004000U}



Definition at line 5564 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ADD1H@{RTC\_CR\_ADD1H}}
\index{RTC\_CR\_ADD1H@{RTC\_CR\_ADD1H}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_ADD1H}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ADD1H~0x00010000U}



Definition at line 5368 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ALRAE@{RTC\_CR\_ALRAE}}
\index{RTC\_CR\_ALRAE@{RTC\_CR\_ALRAE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_ALRAE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ALRAE~0x00000100U}



Definition at line 5376 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ALRAIE@{RTC\_CR\_ALRAIE}}
\index{RTC\_CR\_ALRAIE@{RTC\_CR\_ALRAIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_ALRAIE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ALRAIE~0x00001000U}



Definition at line 5372 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ALRBE@{RTC\_CR\_ALRBE}}
\index{RTC\_CR\_ALRBE@{RTC\_CR\_ALRBE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_ALRBE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ALRBE~0x00000200U}



Definition at line 5375 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ALRBIE@{RTC\_CR\_ALRBIE}}
\index{RTC\_CR\_ALRBIE@{RTC\_CR\_ALRBIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_ALRBIE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ALRBIE~0x00002000U}



Definition at line 5371 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_BCK@{RTC\_CR\_BCK}}
\index{RTC\_CR\_BCK@{RTC\_CR\_BCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_BCK}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+BCK~0x00040000U}



Definition at line 5366 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_BYPSHAD@{RTC\_CR\_BYPSHAD}}
\index{RTC\_CR\_BYPSHAD@{RTC\_CR\_BYPSHAD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_BYPSHAD}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+BYPSHAD~0x00000020U}



Definition at line 5379 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_COE@{RTC\_CR\_COE}}
\index{RTC\_CR\_COE@{RTC\_CR\_COE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_COE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+COE~0x00800000U}



Definition at line 5360 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_COSEL@{RTC\_CR\_COSEL}}
\index{RTC\_CR\_COSEL@{RTC\_CR\_COSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_COSEL}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+COSEL~0x00080000U}



Definition at line 5365 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_DCE@{RTC\_CR\_DCE}}
\index{RTC\_CR\_DCE@{RTC\_CR\_DCE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_DCE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+DCE~0x00000080U}



Definition at line 5377 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_FMT@{RTC\_CR\_FMT}}
\index{RTC\_CR\_FMT@{RTC\_CR\_FMT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_FMT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+FMT~0x00000040U}



Definition at line 5378 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_OSEL@{RTC\_CR\_OSEL}}
\index{RTC\_CR\_OSEL@{RTC\_CR\_OSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_OSEL}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+OSEL~0x00600000U}



Definition at line 5361 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_OSEL\_0@{RTC\_CR\_OSEL\_0}}
\index{RTC\_CR\_OSEL\_0@{RTC\_CR\_OSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_OSEL\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0~0x00200000U}



Definition at line 5362 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_OSEL\_1@{RTC\_CR\_OSEL\_1}}
\index{RTC\_CR\_OSEL\_1@{RTC\_CR\_OSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_OSEL\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1~0x00400000U}



Definition at line 5363 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_POL@{RTC\_CR\_POL}}
\index{RTC\_CR\_POL@{RTC\_CR\_POL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_POL}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+POL~0x00100000U}



Definition at line 5364 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_REFCKON@{RTC\_CR\_REFCKON}}
\index{RTC\_CR\_REFCKON@{RTC\_CR\_REFCKON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_REFCKON}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+REFCKON~0x00000010U}



Definition at line 5380 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_SUB1H@{RTC\_CR\_SUB1H}}
\index{RTC\_CR\_SUB1H@{RTC\_CR\_SUB1H}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_SUB1H}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+SUB1H~0x00020000U}



Definition at line 5367 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_TSE@{RTC\_CR\_TSE}}
\index{RTC\_CR\_TSE@{RTC\_CR\_TSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_TSE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+TSE~0x00000800U}



Definition at line 5373 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_TSEDGE@{RTC\_CR\_TSEDGE}}
\index{RTC\_CR\_TSEDGE@{RTC\_CR\_TSEDGE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_TSEDGE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+TSEDGE~0x00000008U}



Definition at line 5381 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_TSIE@{RTC\_CR\_TSIE}}
\index{RTC\_CR\_TSIE@{RTC\_CR\_TSIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_TSIE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+TSIE~0x00008000U}



Definition at line 5369 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUCKSEL@{RTC\_CR\_WUCKSEL}}
\index{RTC\_CR\_WUCKSEL@{RTC\_CR\_WUCKSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_WUCKSEL}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUCKSEL~0x00000007U}



Definition at line 5382 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUCKSEL\_0@{RTC\_CR\_WUCKSEL\_0}}
\index{RTC\_CR\_WUCKSEL\_0@{RTC\_CR\_WUCKSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_WUCKSEL\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0~0x00000001U}



Definition at line 5383 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUCKSEL\_1@{RTC\_CR\_WUCKSEL\_1}}
\index{RTC\_CR\_WUCKSEL\_1@{RTC\_CR\_WUCKSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_WUCKSEL\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1~0x00000002U}



Definition at line 5384 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUCKSEL\_2@{RTC\_CR\_WUCKSEL\_2}}
\index{RTC\_CR\_WUCKSEL\_2@{RTC\_CR\_WUCKSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_WUCKSEL\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2~0x00000004U}



Definition at line 5385 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUTE@{RTC\_CR\_WUTE}}
\index{RTC\_CR\_WUTE@{RTC\_CR\_WUTE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_WUTE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUTE~0x00000400U}



Definition at line 5374 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUTIE@{RTC\_CR\_WUTIE}}
\index{RTC\_CR\_WUTIE@{RTC\_CR\_WUTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_CR\_WUTIE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUTIE~0x00004000U}



Definition at line 5370 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DT@{RTC\_DR\_DT}}
\index{RTC\_DR\_DT@{RTC\_DR\_DT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_DT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DT~0x00000030U}



Definition at line 5350 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DT\_0@{RTC\_DR\_DT\_0}}
\index{RTC\_DR\_DT\_0@{RTC\_DR\_DT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_DT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0~0x00000010U}



Definition at line 5351 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DT\_1@{RTC\_DR\_DT\_1}}
\index{RTC\_DR\_DT\_1@{RTC\_DR\_DT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_DT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1~0x00000020U}



Definition at line 5352 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU@{RTC\_DR\_DU}}
\index{RTC\_DR\_DU@{RTC\_DR\_DU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_DU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU~0x0000000\+FU}



Definition at line 5353 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU\_0@{RTC\_DR\_DU\_0}}
\index{RTC\_DR\_DU\_0@{RTC\_DR\_DU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_DU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0~0x00000001U}



Definition at line 5354 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU\_1@{RTC\_DR\_DU\_1}}
\index{RTC\_DR\_DU\_1@{RTC\_DR\_DU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_DU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1~0x00000002U}



Definition at line 5355 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU\_2@{RTC\_DR\_DU\_2}}
\index{RTC\_DR\_DU\_2@{RTC\_DR\_DU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_DU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2~0x00000004U}



Definition at line 5356 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU\_3@{RTC\_DR\_DU\_3}}
\index{RTC\_DR\_DU\_3@{RTC\_DR\_DU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_DU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3~0x00000008U}



Definition at line 5357 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MT@{RTC\_DR\_MT}}
\index{RTC\_DR\_MT@{RTC\_DR\_MT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_MT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MT~0x00001000U}



Definition at line 5344 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU@{RTC\_DR\_MU}}
\index{RTC\_DR\_MU@{RTC\_DR\_MU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_MU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU~0x00000\+F00U}



Definition at line 5345 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU\_0@{RTC\_DR\_MU\_0}}
\index{RTC\_DR\_MU\_0@{RTC\_DR\_MU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_MU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0~0x00000100U}



Definition at line 5346 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU\_1@{RTC\_DR\_MU\_1}}
\index{RTC\_DR\_MU\_1@{RTC\_DR\_MU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_MU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1~0x00000200U}



Definition at line 5347 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU\_2@{RTC\_DR\_MU\_2}}
\index{RTC\_DR\_MU\_2@{RTC\_DR\_MU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_MU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2~0x00000400U}



Definition at line 5348 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU\_3@{RTC\_DR\_MU\_3}}
\index{RTC\_DR\_MU\_3@{RTC\_DR\_MU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_MU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3~0x00000800U}



Definition at line 5349 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_WDU@{RTC\_DR\_WDU}}
\index{RTC\_DR\_WDU@{RTC\_DR\_WDU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_WDU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+WDU~0x0000\+E000U}



Definition at line 5340 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_WDU\_0@{RTC\_DR\_WDU\_0}}
\index{RTC\_DR\_WDU\_0@{RTC\_DR\_WDU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_WDU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0~0x00002000U}



Definition at line 5341 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_WDU\_1@{RTC\_DR\_WDU\_1}}
\index{RTC\_DR\_WDU\_1@{RTC\_DR\_WDU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_WDU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1~0x00004000U}



Definition at line 5342 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_WDU\_2@{RTC\_DR\_WDU\_2}}
\index{RTC\_DR\_WDU\_2@{RTC\_DR\_WDU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_WDU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2~0x00008000U}



Definition at line 5343 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT@{RTC\_DR\_YT}}
\index{RTC\_DR\_YT@{RTC\_DR\_YT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT~0x00\+F00000U}



Definition at line 5330 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT\_0@{RTC\_DR\_YT\_0}}
\index{RTC\_DR\_YT\_0@{RTC\_DR\_YT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0~0x00100000U}



Definition at line 5331 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT\_1@{RTC\_DR\_YT\_1}}
\index{RTC\_DR\_YT\_1@{RTC\_DR\_YT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1~0x00200000U}



Definition at line 5332 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT\_2@{RTC\_DR\_YT\_2}}
\index{RTC\_DR\_YT\_2@{RTC\_DR\_YT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YT\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2~0x00400000U}



Definition at line 5333 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT\_3@{RTC\_DR\_YT\_3}}
\index{RTC\_DR\_YT\_3@{RTC\_DR\_YT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YT\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3~0x00800000U}



Definition at line 5334 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU@{RTC\_DR\_YU}}
\index{RTC\_DR\_YU@{RTC\_DR\_YU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU~0x000\+F0000U}



Definition at line 5335 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU\_0@{RTC\_DR\_YU\_0}}
\index{RTC\_DR\_YU\_0@{RTC\_DR\_YU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0~0x00010000U}



Definition at line 5336 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU\_1@{RTC\_DR\_YU\_1}}
\index{RTC\_DR\_YU\_1@{RTC\_DR\_YU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1~0x00020000U}



Definition at line 5337 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU\_2@{RTC\_DR\_YU\_2}}
\index{RTC\_DR\_YU\_2@{RTC\_DR\_YU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2~0x00040000U}



Definition at line 5338 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU\_3@{RTC\_DR\_YU\_3}}
\index{RTC\_DR\_YU\_3@{RTC\_DR\_YU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_DR\_YU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3~0x00080000U}



Definition at line 5339 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_ALRAF@{RTC\_ISR\_ALRAF}}
\index{RTC\_ISR\_ALRAF@{RTC\_ISR\_ALRAF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_ALRAF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+ALRAF~0x00000100U}



Definition at line 5395 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_ALRAWF@{RTC\_ISR\_ALRAWF}}
\index{RTC\_ISR\_ALRAWF@{RTC\_ISR\_ALRAWF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_ALRAWF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+ALRAWF~0x00000001U}



Definition at line 5403 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_ALRBF@{RTC\_ISR\_ALRBF}}
\index{RTC\_ISR\_ALRBF@{RTC\_ISR\_ALRBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_ALRBF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+ALRBF~0x00000200U}



Definition at line 5394 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_ALRBWF@{RTC\_ISR\_ALRBWF}}
\index{RTC\_ISR\_ALRBWF@{RTC\_ISR\_ALRBWF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_ALRBWF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+ALRBWF~0x00000002U}



Definition at line 5402 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_INIT@{RTC\_ISR\_INIT}}
\index{RTC\_ISR\_INIT@{RTC\_ISR\_INIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_INIT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+INIT~0x00000080U}



Definition at line 5396 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_INITF@{RTC\_ISR\_INITF}}
\index{RTC\_ISR\_INITF@{RTC\_ISR\_INITF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_INITF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+INITF~0x00000040U}



Definition at line 5397 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_INITS@{RTC\_ISR\_INITS}}
\index{RTC\_ISR\_INITS@{RTC\_ISR\_INITS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_INITS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+INITS~0x00000010U}



Definition at line 5399 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_RECALPF@{RTC\_ISR\_RECALPF}}
\index{RTC\_ISR\_RECALPF@{RTC\_ISR\_RECALPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_RECALPF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+RECALPF~0x00010000U}



Definition at line 5388 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_RSF@{RTC\_ISR\_RSF}}
\index{RTC\_ISR\_RSF@{RTC\_ISR\_RSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_RSF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+RSF~0x00000020U}



Definition at line 5398 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_SHPF@{RTC\_ISR\_SHPF}}
\index{RTC\_ISR\_SHPF@{RTC\_ISR\_SHPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_SHPF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+SHPF~0x00000008U}



Definition at line 5400 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_TAMP1F@{RTC\_ISR\_TAMP1F}}
\index{RTC\_ISR\_TAMP1F@{RTC\_ISR\_TAMP1F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_TAMP1F}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+TAMP1F~0x00002000U}



Definition at line 5389 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_TAMP2F@{RTC\_ISR\_TAMP2F}}
\index{RTC\_ISR\_TAMP2F@{RTC\_ISR\_TAMP2F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_TAMP2F}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+TAMP2F~0x00004000U}



Definition at line 5390 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_TSF@{RTC\_ISR\_TSF}}
\index{RTC\_ISR\_TSF@{RTC\_ISR\_TSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_TSF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+TSF~0x00000800U}



Definition at line 5392 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_TSOVF@{RTC\_ISR\_TSOVF}}
\index{RTC\_ISR\_TSOVF@{RTC\_ISR\_TSOVF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_TSOVF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+TSOVF~0x00001000U}



Definition at line 5391 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_WUTF@{RTC\_ISR\_WUTF}}
\index{RTC\_ISR\_WUTF@{RTC\_ISR\_WUTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_WUTF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+WUTF~0x00000400U}



Definition at line 5393 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_WUTWF@{RTC\_ISR\_WUTWF}}
\index{RTC\_ISR\_WUTWF@{RTC\_ISR\_WUTWF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_ISR\_WUTWF}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+WUTWF~0x00000004U}



Definition at line 5401 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_PRER\_PREDIV\_A@{RTC\_PRER\_PREDIV\_A}}
\index{RTC\_PRER\_PREDIV\_A@{RTC\_PRER\_PREDIV\_A}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_PRER\_PREDIV\_A}
{\footnotesize\ttfamily \#define RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A~0x007\+F0000U}



Definition at line 5406 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_PRER\_PREDIV\_S@{RTC\_PRER\_PREDIV\_S}}
\index{RTC\_PRER\_PREDIV\_S@{RTC\_PRER\_PREDIV\_S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_PRER\_PREDIV\_S}
{\footnotesize\ttfamily \#define RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S~0x00007\+FFFU}



Definition at line 5407 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_SHIFTR\_ADD1S@{RTC\_SHIFTR\_ADD1S}}
\index{RTC\_SHIFTR\_ADD1S@{RTC\_SHIFTR\_ADD1S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_SHIFTR\_ADD1S}
{\footnotesize\ttfamily \#define RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S~0x80000000U}



Definition at line 5508 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_SHIFTR\_SUBFS@{RTC\_SHIFTR\_SUBFS}}
\index{RTC\_SHIFTR\_SUBFS@{RTC\_SHIFTR\_SUBFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_SHIFTR\_SUBFS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS~0x00007\+FFFU}



Definition at line 5507 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_SSR\_SS@{RTC\_SSR\_SS}}
\index{RTC\_SSR\_SS@{RTC\_SSR\_SS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_SSR\_SS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+SSR\+\_\+\+SS~0x0000\+FFFFU}



Definition at line 5504 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_ALARMOUTTYPE@{RTC\_TAFCR\_ALARMOUTTYPE}}
\index{RTC\_TAFCR\_ALARMOUTTYPE@{RTC\_TAFCR\_ALARMOUTTYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_ALARMOUTTYPE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE~0x00040000U}



Definition at line 5578 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMP1E@{RTC\_TAFCR\_TAMP1E}}
\index{RTC\_TAFCR\_TAMP1E@{RTC\_TAFCR\_TAMP1E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMP1E}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E~0x00000001U}



Definition at line 5597 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMP1TRG@{RTC\_TAFCR\_TAMP1TRG}}
\index{RTC\_TAFCR\_TAMP1TRG@{RTC\_TAFCR\_TAMP1TRG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMP1TRG}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG~0x00000002U}



Definition at line 5596 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e98a0062ef81bcbc790a8d77720a61c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMP2E@{RTC\_TAFCR\_TAMP2E}}
\index{RTC\_TAFCR\_TAMP2E@{RTC\_TAFCR\_TAMP2E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMP2E}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMP2E~0x00000008U}



Definition at line 5594 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2c4d227971b56e3160c71b7479c769d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMP2TRG@{RTC\_TAFCR\_TAMP2TRG}}
\index{RTC\_TAFCR\_TAMP2TRG@{RTC\_TAFCR\_TAMP2TRG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMP2TRG}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG~0x00000010U}



Definition at line 5593 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFLT@{RTC\_TAFCR\_TAMPFLT}}
\index{RTC\_TAFCR\_TAMPFLT@{RTC\_TAFCR\_TAMPFLT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPFLT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT~0x00001800U}



Definition at line 5585 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFLT\_0@{RTC\_TAFCR\_TAMPFLT\_0}}
\index{RTC\_TAFCR\_TAMPFLT\_0@{RTC\_TAFCR\_TAMPFLT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPFLT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0~0x00000800U}



Definition at line 5586 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFLT\_1@{RTC\_TAFCR\_TAMPFLT\_1}}
\index{RTC\_TAFCR\_TAMPFLT\_1@{RTC\_TAFCR\_TAMPFLT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPFLT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1~0x00001000U}



Definition at line 5587 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFREQ@{RTC\_TAFCR\_TAMPFREQ}}
\index{RTC\_TAFCR\_TAMPFREQ@{RTC\_TAFCR\_TAMPFREQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPFREQ}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ~0x00000700U}



Definition at line 5588 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFREQ\_0@{RTC\_TAFCR\_TAMPFREQ\_0}}
\index{RTC\_TAFCR\_TAMPFREQ\_0@{RTC\_TAFCR\_TAMPFREQ\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPFREQ\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0~0x00000100U}



Definition at line 5589 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFREQ\_1@{RTC\_TAFCR\_TAMPFREQ\_1}}
\index{RTC\_TAFCR\_TAMPFREQ\_1@{RTC\_TAFCR\_TAMPFREQ\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPFREQ\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1~0x00000200U}



Definition at line 5590 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFREQ\_2@{RTC\_TAFCR\_TAMPFREQ\_2}}
\index{RTC\_TAFCR\_TAMPFREQ\_2@{RTC\_TAFCR\_TAMPFREQ\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPFREQ\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2~0x00000400U}



Definition at line 5591 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPIE@{RTC\_TAFCR\_TAMPIE}}
\index{RTC\_TAFCR\_TAMPIE@{RTC\_TAFCR\_TAMPIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPIE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE~0x00000004U}



Definition at line 5595 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPINSEL@{RTC\_TAFCR\_TAMPINSEL}}
\index{RTC\_TAFCR\_TAMPINSEL@{RTC\_TAFCR\_TAMPINSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPINSEL}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL~0x00010000U}



Definition at line 5580 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPPRCH@{RTC\_TAFCR\_TAMPPRCH}}
\index{RTC\_TAFCR\_TAMPPRCH@{RTC\_TAFCR\_TAMPPRCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPPRCH}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH~0x00006000U}



Definition at line 5582 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPPRCH\_0@{RTC\_TAFCR\_TAMPPRCH\_0}}
\index{RTC\_TAFCR\_TAMPPRCH\_0@{RTC\_TAFCR\_TAMPPRCH\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPPRCH\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0~0x00002000U}



Definition at line 5583 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPPRCH\_1@{RTC\_TAFCR\_TAMPPRCH\_1}}
\index{RTC\_TAFCR\_TAMPPRCH\_1@{RTC\_TAFCR\_TAMPPRCH\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPPRCH\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1~0x00004000U}



Definition at line 5584 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPPUDIS@{RTC\_TAFCR\_TAMPPUDIS}}
\index{RTC\_TAFCR\_TAMPPUDIS@{RTC\_TAFCR\_TAMPPUDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPPUDIS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS~0x00008000U}



Definition at line 5581 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPTS@{RTC\_TAFCR\_TAMPTS}}
\index{RTC\_TAFCR\_TAMPTS@{RTC\_TAFCR\_TAMPTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TAMPTS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS~0x00000080U}



Definition at line 5592 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TSINSEL@{RTC\_TAFCR\_TSINSEL}}
\index{RTC\_TAFCR\_TSINSEL@{RTC\_TAFCR\_TSINSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TAFCR\_TSINSEL}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL~0x00020000U}



Definition at line 5579 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HT@{RTC\_TR\_HT}}
\index{RTC\_TR\_HT@{RTC\_TR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_HT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HT~0x00300000U}



Definition at line 5302 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HT\_0@{RTC\_TR\_HT\_0}}
\index{RTC\_TR\_HT\_0@{RTC\_TR\_HT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_HT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0~0x00100000U}



Definition at line 5303 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HT\_1@{RTC\_TR\_HT\_1}}
\index{RTC\_TR\_HT\_1@{RTC\_TR\_HT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_HT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1~0x00200000U}



Definition at line 5304 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU@{RTC\_TR\_HU}}
\index{RTC\_TR\_HU@{RTC\_TR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_HU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU~0x000\+F0000U}



Definition at line 5305 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU\_0@{RTC\_TR\_HU\_0}}
\index{RTC\_TR\_HU\_0@{RTC\_TR\_HU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_HU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0~0x00010000U}



Definition at line 5306 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU\_1@{RTC\_TR\_HU\_1}}
\index{RTC\_TR\_HU\_1@{RTC\_TR\_HU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_HU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1~0x00020000U}



Definition at line 5307 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU\_2@{RTC\_TR\_HU\_2}}
\index{RTC\_TR\_HU\_2@{RTC\_TR\_HU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_HU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2~0x00040000U}



Definition at line 5308 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU\_3@{RTC\_TR\_HU\_3}}
\index{RTC\_TR\_HU\_3@{RTC\_TR\_HU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_HU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3~0x00080000U}



Definition at line 5309 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNT@{RTC\_TR\_MNT}}
\index{RTC\_TR\_MNT@{RTC\_TR\_MNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNT~0x00007000U}



Definition at line 5310 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNT\_0@{RTC\_TR\_MNT\_0}}
\index{RTC\_TR\_MNT\_0@{RTC\_TR\_MNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0~0x00001000U}



Definition at line 5311 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNT\_1@{RTC\_TR\_MNT\_1}}
\index{RTC\_TR\_MNT\_1@{RTC\_TR\_MNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1~0x00002000U}



Definition at line 5312 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNT\_2@{RTC\_TR\_MNT\_2}}
\index{RTC\_TR\_MNT\_2@{RTC\_TR\_MNT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNT\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2~0x00004000U}



Definition at line 5313 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU@{RTC\_TR\_MNU}}
\index{RTC\_TR\_MNU@{RTC\_TR\_MNU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU~0x00000\+F00U}



Definition at line 5314 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU\_0@{RTC\_TR\_MNU\_0}}
\index{RTC\_TR\_MNU\_0@{RTC\_TR\_MNU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0~0x00000100U}



Definition at line 5315 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU\_1@{RTC\_TR\_MNU\_1}}
\index{RTC\_TR\_MNU\_1@{RTC\_TR\_MNU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1~0x00000200U}



Definition at line 5316 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU\_2@{RTC\_TR\_MNU\_2}}
\index{RTC\_TR\_MNU\_2@{RTC\_TR\_MNU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2~0x00000400U}



Definition at line 5317 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU\_3@{RTC\_TR\_MNU\_3}}
\index{RTC\_TR\_MNU\_3@{RTC\_TR\_MNU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_MNU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3~0x00000800U}



Definition at line 5318 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_PM@{RTC\_TR\_PM}}
\index{RTC\_TR\_PM@{RTC\_TR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_PM}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+PM~0x00400000U}



Definition at line 5301 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_ST@{RTC\_TR\_ST}}
\index{RTC\_TR\_ST@{RTC\_TR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_ST}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+ST~0x00000070U}



Definition at line 5319 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_ST\_0@{RTC\_TR\_ST\_0}}
\index{RTC\_TR\_ST\_0@{RTC\_TR\_ST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_ST\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0~0x00000010U}



Definition at line 5320 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_ST\_1@{RTC\_TR\_ST\_1}}
\index{RTC\_TR\_ST\_1@{RTC\_TR\_ST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_ST\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1~0x00000020U}



Definition at line 5321 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_ST\_2@{RTC\_TR\_ST\_2}}
\index{RTC\_TR\_ST\_2@{RTC\_TR\_ST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_ST\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2~0x00000040U}



Definition at line 5322 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU@{RTC\_TR\_SU}}
\index{RTC\_TR\_SU@{RTC\_TR\_SU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_SU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU~0x0000000\+FU}



Definition at line 5323 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU\_0@{RTC\_TR\_SU\_0}}
\index{RTC\_TR\_SU\_0@{RTC\_TR\_SU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_SU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0~0x00000001U}



Definition at line 5324 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU\_1@{RTC\_TR\_SU\_1}}
\index{RTC\_TR\_SU\_1@{RTC\_TR\_SU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_SU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1~0x00000002U}



Definition at line 5325 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU\_2@{RTC\_TR\_SU\_2}}
\index{RTC\_TR\_SU\_2@{RTC\_TR\_SU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_SU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2~0x00000004U}



Definition at line 5326 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU\_3@{RTC\_TR\_SU\_3}}
\index{RTC\_TR\_SU\_3@{RTC\_TR\_SU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TR\_SU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3~0x00000008U}



Definition at line 5327 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DT@{RTC\_TSDR\_DT}}
\index{RTC\_TSDR\_DT@{RTC\_TSDR\_DT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_DT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DT~0x00000030U}



Definition at line 5550 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DT\_0@{RTC\_TSDR\_DT\_0}}
\index{RTC\_TSDR\_DT\_0@{RTC\_TSDR\_DT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_DT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0~0x00000010U}



Definition at line 5551 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DT\_1@{RTC\_TSDR\_DT\_1}}
\index{RTC\_TSDR\_DT\_1@{RTC\_TSDR\_DT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_DT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1~0x00000020U}



Definition at line 5552 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU@{RTC\_TSDR\_DU}}
\index{RTC\_TSDR\_DU@{RTC\_TSDR\_DU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_DU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU~0x0000000\+FU}



Definition at line 5553 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU\_0@{RTC\_TSDR\_DU\_0}}
\index{RTC\_TSDR\_DU\_0@{RTC\_TSDR\_DU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_DU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0~0x00000001U}



Definition at line 5554 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU\_1@{RTC\_TSDR\_DU\_1}}
\index{RTC\_TSDR\_DU\_1@{RTC\_TSDR\_DU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_DU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1~0x00000002U}



Definition at line 5555 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU\_2@{RTC\_TSDR\_DU\_2}}
\index{RTC\_TSDR\_DU\_2@{RTC\_TSDR\_DU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_DU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2~0x00000004U}



Definition at line 5556 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU\_3@{RTC\_TSDR\_DU\_3}}
\index{RTC\_TSDR\_DU\_3@{RTC\_TSDR\_DU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_DU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3~0x00000008U}



Definition at line 5557 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MT@{RTC\_TSDR\_MT}}
\index{RTC\_TSDR\_MT@{RTC\_TSDR\_MT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_MT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MT~0x00001000U}



Definition at line 5544 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU@{RTC\_TSDR\_MU}}
\index{RTC\_TSDR\_MU@{RTC\_TSDR\_MU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_MU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU~0x00000\+F00U}



Definition at line 5545 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU\_0@{RTC\_TSDR\_MU\_0}}
\index{RTC\_TSDR\_MU\_0@{RTC\_TSDR\_MU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_MU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0~0x00000100U}



Definition at line 5546 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU\_1@{RTC\_TSDR\_MU\_1}}
\index{RTC\_TSDR\_MU\_1@{RTC\_TSDR\_MU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_MU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1~0x00000200U}



Definition at line 5547 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU\_2@{RTC\_TSDR\_MU\_2}}
\index{RTC\_TSDR\_MU\_2@{RTC\_TSDR\_MU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_MU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2~0x00000400U}



Definition at line 5548 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU\_3@{RTC\_TSDR\_MU\_3}}
\index{RTC\_TSDR\_MU\_3@{RTC\_TSDR\_MU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_MU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3~0x00000800U}



Definition at line 5549 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_WDU@{RTC\_TSDR\_WDU}}
\index{RTC\_TSDR\_WDU@{RTC\_TSDR\_WDU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_WDU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+WDU~0x0000\+E000U}



Definition at line 5540 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_WDU\_0@{RTC\_TSDR\_WDU\_0}}
\index{RTC\_TSDR\_WDU\_0@{RTC\_TSDR\_WDU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_WDU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0~0x00002000U}



Definition at line 5541 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_WDU\_1@{RTC\_TSDR\_WDU\_1}}
\index{RTC\_TSDR\_WDU\_1@{RTC\_TSDR\_WDU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_WDU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1~0x00004000U}



Definition at line 5542 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_WDU\_2@{RTC\_TSDR\_WDU\_2}}
\index{RTC\_TSDR\_WDU\_2@{RTC\_TSDR\_WDU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSDR\_WDU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2~0x00008000U}



Definition at line 5543 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSSSR\_SS@{RTC\_TSSSR\_SS}}
\index{RTC\_TSSSR\_SS@{RTC\_TSSSR\_SS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSSSR\_SS}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSSSR\+\_\+\+SS~0x0000\+FFFFU}



Definition at line 5560 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HT@{RTC\_TSTR\_HT}}
\index{RTC\_TSTR\_HT@{RTC\_TSTR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_HT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HT~0x00300000U}



Definition at line 5512 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HT\_0@{RTC\_TSTR\_HT\_0}}
\index{RTC\_TSTR\_HT\_0@{RTC\_TSTR\_HT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_HT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0~0x00100000U}



Definition at line 5513 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HT\_1@{RTC\_TSTR\_HT\_1}}
\index{RTC\_TSTR\_HT\_1@{RTC\_TSTR\_HT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_HT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1~0x00200000U}



Definition at line 5514 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU@{RTC\_TSTR\_HU}}
\index{RTC\_TSTR\_HU@{RTC\_TSTR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_HU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU~0x000\+F0000U}



Definition at line 5515 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU\_0@{RTC\_TSTR\_HU\_0}}
\index{RTC\_TSTR\_HU\_0@{RTC\_TSTR\_HU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_HU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0~0x00010000U}



Definition at line 5516 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU\_1@{RTC\_TSTR\_HU\_1}}
\index{RTC\_TSTR\_HU\_1@{RTC\_TSTR\_HU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_HU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1~0x00020000U}



Definition at line 5517 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU\_2@{RTC\_TSTR\_HU\_2}}
\index{RTC\_TSTR\_HU\_2@{RTC\_TSTR\_HU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_HU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2~0x00040000U}



Definition at line 5518 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU\_3@{RTC\_TSTR\_HU\_3}}
\index{RTC\_TSTR\_HU\_3@{RTC\_TSTR\_HU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_HU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3~0x00080000U}



Definition at line 5519 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNT@{RTC\_TSTR\_MNT}}
\index{RTC\_TSTR\_MNT@{RTC\_TSTR\_MNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNT~0x00007000U}



Definition at line 5520 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNT\_0@{RTC\_TSTR\_MNT\_0}}
\index{RTC\_TSTR\_MNT\_0@{RTC\_TSTR\_MNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNT\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0~0x00001000U}



Definition at line 5521 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNT\_1@{RTC\_TSTR\_MNT\_1}}
\index{RTC\_TSTR\_MNT\_1@{RTC\_TSTR\_MNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNT\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1~0x00002000U}



Definition at line 5522 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNT\_2@{RTC\_TSTR\_MNT\_2}}
\index{RTC\_TSTR\_MNT\_2@{RTC\_TSTR\_MNT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNT\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2~0x00004000U}



Definition at line 5523 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU@{RTC\_TSTR\_MNU}}
\index{RTC\_TSTR\_MNU@{RTC\_TSTR\_MNU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU~0x00000\+F00U}



Definition at line 5524 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU\_0@{RTC\_TSTR\_MNU\_0}}
\index{RTC\_TSTR\_MNU\_0@{RTC\_TSTR\_MNU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0~0x00000100U}



Definition at line 5525 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU\_1@{RTC\_TSTR\_MNU\_1}}
\index{RTC\_TSTR\_MNU\_1@{RTC\_TSTR\_MNU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1~0x00000200U}



Definition at line 5526 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU\_2@{RTC\_TSTR\_MNU\_2}}
\index{RTC\_TSTR\_MNU\_2@{RTC\_TSTR\_MNU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2~0x00000400U}



Definition at line 5527 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU\_3@{RTC\_TSTR\_MNU\_3}}
\index{RTC\_TSTR\_MNU\_3@{RTC\_TSTR\_MNU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_MNU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3~0x00000800U}



Definition at line 5528 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_PM@{RTC\_TSTR\_PM}}
\index{RTC\_TSTR\_PM@{RTC\_TSTR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_PM}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+PM~0x00400000U}



Definition at line 5511 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_ST@{RTC\_TSTR\_ST}}
\index{RTC\_TSTR\_ST@{RTC\_TSTR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_ST}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+ST~0x00000070U}



Definition at line 5529 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_ST\_0@{RTC\_TSTR\_ST\_0}}
\index{RTC\_TSTR\_ST\_0@{RTC\_TSTR\_ST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_ST\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0~0x00000010U}



Definition at line 5530 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_ST\_1@{RTC\_TSTR\_ST\_1}}
\index{RTC\_TSTR\_ST\_1@{RTC\_TSTR\_ST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_ST\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1~0x00000020U}



Definition at line 5531 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_ST\_2@{RTC\_TSTR\_ST\_2}}
\index{RTC\_TSTR\_ST\_2@{RTC\_TSTR\_ST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_ST\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2~0x00000040U}



Definition at line 5532 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU@{RTC\_TSTR\_SU}}
\index{RTC\_TSTR\_SU@{RTC\_TSTR\_SU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_SU}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU~0x0000000\+FU}



Definition at line 5533 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU\_0@{RTC\_TSTR\_SU\_0}}
\index{RTC\_TSTR\_SU\_0@{RTC\_TSTR\_SU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_SU\_0}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0~0x00000001U}



Definition at line 5534 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU\_1@{RTC\_TSTR\_SU\_1}}
\index{RTC\_TSTR\_SU\_1@{RTC\_TSTR\_SU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_SU\_1}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1~0x00000002U}



Definition at line 5535 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU\_2@{RTC\_TSTR\_SU\_2}}
\index{RTC\_TSTR\_SU\_2@{RTC\_TSTR\_SU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_SU\_2}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2~0x00000004U}



Definition at line 5536 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU\_3@{RTC\_TSTR\_SU\_3}}
\index{RTC\_TSTR\_SU\_3@{RTC\_TSTR\_SU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_TSTR\_SU\_3}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3~0x00000008U}



Definition at line 5537 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_WPR\_KEY@{RTC\_WPR\_KEY}}
\index{RTC\_WPR\_KEY@{RTC\_WPR\_KEY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_WPR\_KEY}
{\footnotesize\ttfamily \#define RTC\+\_\+\+WPR\+\_\+\+KEY~0x000000\+FFU}



Definition at line 5501 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_WUTR\_WUT@{RTC\_WUTR\_WUT}}
\index{RTC\_WUTR\_WUT@{RTC\_WUTR\_WUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{RTC\_WUTR\_WUT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+WUTR\+\_\+\+WUT~0x0000\+FFFFU}



Definition at line 5410 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ARG\_CMDARG@{SDIO\_ARG\_CMDARG}}
\index{SDIO\_ARG\_CMDARG@{SDIO\_ARG\_CMDARG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ARG\_CMDARG}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ARG\+\_\+\+CMDARG~0x\+FFFFFFFFU}

Command argument 

Definition at line 5701 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_BYPASS@{SDIO\_CLKCR\_BYPASS}}
\index{SDIO\_CLKCR\_BYPASS@{SDIO\_CLKCR\_BYPASS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_BYPASS}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS~0x0400U}

Clock divider bypass enable bit 

Definition at line 5691 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_CLKDIV@{SDIO\_CLKCR\_CLKDIV}}
\index{SDIO\_CLKCR\_CLKDIV@{SDIO\_CLKCR\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_CLKDIV}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV~0x00\+FFU}

Clock divide factor ~\newline
 

Definition at line 5688 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_CLKEN@{SDIO\_CLKCR\_CLKEN}}
\index{SDIO\_CLKCR\_CLKEN@{SDIO\_CLKCR\_CLKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_CLKEN}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN~0x0100U}

Clock enable bit ~\newline
 

Definition at line 5689 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_HWFC\_EN@{SDIO\_CLKCR\_HWFC\_EN}}
\index{SDIO\_CLKCR\_HWFC\_EN@{SDIO\_CLKCR\_HWFC\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_HWFC\_EN}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN~0x4000U}

HW Flow Control enable ~\newline
 

Definition at line 5698 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_NEGEDGE@{SDIO\_CLKCR\_NEGEDGE}}
\index{SDIO\_CLKCR\_NEGEDGE@{SDIO\_CLKCR\_NEGEDGE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_NEGEDGE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE~0x2000U}

SDIO\+\_\+\+CK dephasing selection bit 

Definition at line 5697 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_PWRSAV@{SDIO\_CLKCR\_PWRSAV}}
\index{SDIO\_CLKCR\_PWRSAV@{SDIO\_CLKCR\_PWRSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_PWRSAV}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV~0x0200U}

Power saving configuration bit ~\newline
 

Definition at line 5690 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS@{SDIO\_CLKCR\_WIDBUS}}
\index{SDIO\_CLKCR\_WIDBUS@{SDIO\_CLKCR\_WIDBUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_WIDBUS}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS~0x1800U}

WIDBUS[1\+:0] bits (Wide bus mode enable bit) 

Definition at line 5693 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS\_0@{SDIO\_CLKCR\_WIDBUS\_0}}
\index{SDIO\_CLKCR\_WIDBUS\_0@{SDIO\_CLKCR\_WIDBUS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_WIDBUS\_0}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0~0x0800U}

Bit 0 

Definition at line 5694 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS\_1@{SDIO\_CLKCR\_WIDBUS\_1}}
\index{SDIO\_CLKCR\_WIDBUS\_1@{SDIO\_CLKCR\_WIDBUS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CLKCR\_WIDBUS\_1}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1~0x1000U}

Bit 1 

Definition at line 5695 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CEATACMD@{SDIO\_CMD\_CEATACMD}}
\index{SDIO\_CMD\_CEATACMD@{SDIO\_CMD\_CEATACMD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_CEATACMD}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CEATACMD~0x4000U}

CE-\/\+ATA command ~\newline
 

Definition at line 5716 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CMDINDEX@{SDIO\_CMD\_CMDINDEX}}
\index{SDIO\_CMD\_CMDINDEX@{SDIO\_CMD\_CMDINDEX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_CMDINDEX}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX~0x003\+FU}

Command Index ~\newline
 

Definition at line 5704 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CPSMEN@{SDIO\_CMD\_CPSMEN}}
\index{SDIO\_CMD\_CPSMEN@{SDIO\_CMD\_CPSMEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_CPSMEN}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CPSMEN~0x0400U}

Command path state machine (CPSM) Enable bit ~\newline
 

Definition at line 5712 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_ENCMDCOMPL@{SDIO\_CMD\_ENCMDCOMPL}}
\index{SDIO\_CMD\_ENCMDCOMPL@{SDIO\_CMD\_ENCMDCOMPL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_ENCMDCOMPL}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL~0x1000U}

Enable CMD completion ~\newline
 

Definition at line 5714 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_NIEN@{SDIO\_CMD\_NIEN}}
\index{SDIO\_CMD\_NIEN@{SDIO\_CMD\_NIEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_NIEN}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+NIEN~0x2000U}

Not Interrupt Enable 

Definition at line 5715 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_SDIOSUSPEND@{SDIO\_CMD\_SDIOSUSPEND}}
\index{SDIO\_CMD\_SDIOSUSPEND@{SDIO\_CMD\_SDIOSUSPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_SDIOSUSPEND}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND~0x0800U}

SD I/O suspend command ~\newline
 

Definition at line 5713 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITINT@{SDIO\_CMD\_WAITINT}}
\index{SDIO\_CMD\_WAITINT@{SDIO\_CMD\_WAITINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_WAITINT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITINT~0x0100U}

CPSM Waits for Interrupt Request ~\newline
 

Definition at line 5710 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITPEND@{SDIO\_CMD\_WAITPEND}}
\index{SDIO\_CMD\_WAITPEND@{SDIO\_CMD\_WAITPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_WAITPEND}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITPEND~0x0200U}

CPSM Waits for ends of data transfer (Cmd\+Pend internal signal) 

Definition at line 5711 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP@{SDIO\_CMD\_WAITRESP}}
\index{SDIO\_CMD\_WAITRESP@{SDIO\_CMD\_WAITRESP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_WAITRESP}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP~0x00\+C0U}

WAITRESP[1\+:0] bits (Wait for response bits) 

Definition at line 5706 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP\_0@{SDIO\_CMD\_WAITRESP\_0}}
\index{SDIO\_CMD\_WAITRESP\_0@{SDIO\_CMD\_WAITRESP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_WAITRESP\_0}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0~0x0040U}

Bit 0 

Definition at line 5707 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP\_1@{SDIO\_CMD\_WAITRESP\_1}}
\index{SDIO\_CMD\_WAITRESP\_1@{SDIO\_CMD\_WAITRESP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_CMD\_WAITRESP\_1}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1~0x0080U}

Bit 1 

Definition at line 5708 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCOUNT\_DATACOUNT@{SDIO\_DCOUNT\_DATACOUNT}}
\index{SDIO\_DCOUNT\_DATACOUNT@{SDIO\_DCOUNT\_DATACOUNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCOUNT\_DATACOUNT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT~0x01\+FFFFFFU}

Data count value 

Definition at line 5760 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE@{SDIO\_DCTRL\_DBLOCKSIZE}}
\index{SDIO\_DCTRL\_DBLOCKSIZE@{SDIO\_DCTRL\_DBLOCKSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DBLOCKSIZE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE~0x00\+F0U}

DBLOCKSIZE[3\+:0] bits (Data block size) 

Definition at line 5748 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_0@{SDIO\_DCTRL\_DBLOCKSIZE\_0}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_0@{SDIO\_DCTRL\_DBLOCKSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DBLOCKSIZE\_0}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0~0x0010U}

Bit 0 

Definition at line 5749 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_1@{SDIO\_DCTRL\_DBLOCKSIZE\_1}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_1@{SDIO\_DCTRL\_DBLOCKSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DBLOCKSIZE\_1}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1~0x0020U}

Bit 1 

Definition at line 5750 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_2@{SDIO\_DCTRL\_DBLOCKSIZE\_2}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_2@{SDIO\_DCTRL\_DBLOCKSIZE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DBLOCKSIZE\_2}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2~0x0040U}

Bit 2 

Definition at line 5751 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_3@{SDIO\_DCTRL\_DBLOCKSIZE\_3}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_3@{SDIO\_DCTRL\_DBLOCKSIZE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DBLOCKSIZE\_3}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3~0x0080U}

Bit 3 

Definition at line 5752 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DMAEN@{SDIO\_DCTRL\_DMAEN}}
\index{SDIO\_DCTRL\_DMAEN@{SDIO\_DCTRL\_DMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DMAEN}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN~0x0008U}

DMA enabled bit ~\newline
 

Definition at line 5746 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTDIR@{SDIO\_DCTRL\_DTDIR}}
\index{SDIO\_DCTRL\_DTDIR@{SDIO\_DCTRL\_DTDIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DTDIR}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR~0x0002U}

Data transfer direction selection 

Definition at line 5744 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTEN@{SDIO\_DCTRL\_DTEN}}
\index{SDIO\_DCTRL\_DTEN@{SDIO\_DCTRL\_DTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DTEN}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTEN~0x0001U}

Data transfer enabled bit ~\newline
 

Definition at line 5743 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTMODE@{SDIO\_DCTRL\_DTMODE}}
\index{SDIO\_DCTRL\_DTMODE@{SDIO\_DCTRL\_DTMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_DTMODE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE~0x0004U}

Data transfer mode selection ~\newline
 

Definition at line 5745 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWMOD@{SDIO\_DCTRL\_RWMOD}}
\index{SDIO\_DCTRL\_RWMOD@{SDIO\_DCTRL\_RWMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_RWMOD}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD~0x0400U}

Read wait mode ~\newline
 

Definition at line 5756 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWSTART@{SDIO\_DCTRL\_RWSTART}}
\index{SDIO\_DCTRL\_RWSTART@{SDIO\_DCTRL\_RWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_RWSTART}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART~0x0100U}

Read wait start ~\newline
 

Definition at line 5754 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWSTOP@{SDIO\_DCTRL\_RWSTOP}}
\index{SDIO\_DCTRL\_RWSTOP@{SDIO\_DCTRL\_RWSTOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_RWSTOP}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP~0x0200U}

Read wait stop ~\newline
 

Definition at line 5755 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_SDIOEN@{SDIO\_DCTRL\_SDIOEN}}
\index{SDIO\_DCTRL\_SDIOEN@{SDIO\_DCTRL\_SDIOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DCTRL\_SDIOEN}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN~0x0800U}

SD I/O enable functions 

Definition at line 5757 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DLEN\_DATALENGTH@{SDIO\_DLEN\_DATALENGTH}}
\index{SDIO\_DLEN\_DATALENGTH@{SDIO\_DLEN\_DATALENGTH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DLEN\_DATALENGTH}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH~0x01\+FFFFFFU}

Data length value ~\newline
 

Definition at line 5740 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DTIMER\_DATATIME@{SDIO\_DTIMER\_DATATIME}}
\index{SDIO\_DTIMER\_DATATIME@{SDIO\_DTIMER\_DATATIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_DTIMER\_DATATIME}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME~0x\+FFFFFFFFU}

Data timeout period. 

Definition at line 5737 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_FIFO\_FIFODATA@{SDIO\_FIFO\_FIFODATA}}
\index{SDIO\_FIFO\_FIFODATA@{SDIO\_FIFO\_FIFODATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_FIFO\_FIFODATA}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA~0x\+FFFFFFFFU}

Receive and transmit FIFO data 

Definition at line 5833 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_FIFOCNT\_FIFOCOUNT@{SDIO\_FIFOCNT\_FIFOCOUNT}}
\index{SDIO\_FIFOCNT\_FIFOCOUNT@{SDIO\_FIFOCNT\_FIFOCOUNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_FIFOCNT\_FIFOCOUNT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT~0x00\+FFFFFFU}

Remaining number of words to be written to or read from the FIFO 

Definition at line 5830 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CCRCFAILC@{SDIO\_ICR\_CCRCFAILC}}
\index{SDIO\_ICR\_CCRCFAILC@{SDIO\_ICR\_CCRCFAILC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_CCRCFAILC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC~0x00000001U}

CCRCFAIL flag clear bit 

Definition at line 5789 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CEATAENDC@{SDIO\_ICR\_CEATAENDC}}
\index{SDIO\_ICR\_CEATAENDC@{SDIO\_ICR\_CEATAENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_CEATAENDC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC~0x00800000U}

CEATAEND flag clear bit 

Definition at line 5801 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CMDRENDC@{SDIO\_ICR\_CMDRENDC}}
\index{SDIO\_ICR\_CMDRENDC@{SDIO\_ICR\_CMDRENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_CMDRENDC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC~0x00000040U}

CMDREND flag clear bit ~\newline
 

Definition at line 5795 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CMDSENTC@{SDIO\_ICR\_CMDSENTC}}
\index{SDIO\_ICR\_CMDSENTC@{SDIO\_ICR\_CMDSENTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_CMDSENTC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC~0x00000080U}

CMDSENT flag clear bit ~\newline
 

Definition at line 5796 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CTIMEOUTC@{SDIO\_ICR\_CTIMEOUTC}}
\index{SDIO\_ICR\_CTIMEOUTC@{SDIO\_ICR\_CTIMEOUTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_CTIMEOUTC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC~0x00000004U}

CTIMEOUT flag clear bit 

Definition at line 5791 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DATAENDC@{SDIO\_ICR\_DATAENDC}}
\index{SDIO\_ICR\_DATAENDC@{SDIO\_ICR\_DATAENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_DATAENDC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DATAENDC~0x00000100U}

DATAEND flag clear bit ~\newline
 

Definition at line 5797 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DBCKENDC@{SDIO\_ICR\_DBCKENDC}}
\index{SDIO\_ICR\_DBCKENDC@{SDIO\_ICR\_DBCKENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_DBCKENDC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC~0x00000400U}

DBCKEND flag clear bit ~\newline
 

Definition at line 5799 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DCRCFAILC@{SDIO\_ICR\_DCRCFAILC}}
\index{SDIO\_ICR\_DCRCFAILC@{SDIO\_ICR\_DCRCFAILC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_DCRCFAILC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC~0x00000002U}

DCRCFAIL flag clear bit 

Definition at line 5790 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DTIMEOUTC@{SDIO\_ICR\_DTIMEOUTC}}
\index{SDIO\_ICR\_DTIMEOUTC@{SDIO\_ICR\_DTIMEOUTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_DTIMEOUTC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC~0x00000008U}

DTIMEOUT flag clear bit 

Definition at line 5792 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_RXOVERRC@{SDIO\_ICR\_RXOVERRC}}
\index{SDIO\_ICR\_RXOVERRC@{SDIO\_ICR\_RXOVERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_RXOVERRC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC~0x00000020U}

RXOVERR flag clear bit ~\newline
 

Definition at line 5794 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_SDIOITC@{SDIO\_ICR\_SDIOITC}}
\index{SDIO\_ICR\_SDIOITC@{SDIO\_ICR\_SDIOITC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_SDIOITC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+SDIOITC~0x00400000U}

SDIOIT flag clear bit ~\newline
 

Definition at line 5800 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_STBITERRC@{SDIO\_ICR\_STBITERRC}}
\index{SDIO\_ICR\_STBITERRC@{SDIO\_ICR\_STBITERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_STBITERRC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+STBITERRC~0x00000200U}

STBITERR flag clear bit 

Definition at line 5798 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_TXUNDERRC@{SDIO\_ICR\_TXUNDERRC}}
\index{SDIO\_ICR\_TXUNDERRC@{SDIO\_ICR\_TXUNDERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_ICR\_TXUNDERRC}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC~0x00000010U}

TXUNDERR flag clear bit 

Definition at line 5793 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CCRCFAILIE@{SDIO\_MASK\_CCRCFAILIE}}
\index{SDIO\_MASK\_CCRCFAILIE@{SDIO\_MASK\_CCRCFAILIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_CCRCFAILIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE~0x00000001U}

Command CRC Fail Interrupt Enable ~\newline
 

Definition at line 5804 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CEATAENDIE@{SDIO\_MASK\_CEATAENDIE}}
\index{SDIO\_MASK\_CEATAENDIE@{SDIO\_MASK\_CEATAENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_CEATAENDIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE~0x00800000U}

CE-\/\+ATA command completion signal received Interrupt Enable 

Definition at line 5827 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDACTIE@{SDIO\_MASK\_CMDACTIE}}
\index{SDIO\_MASK\_CMDACTIE@{SDIO\_MASK\_CMDACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_CMDACTIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE~0x00000800U}

CCommand Acting Interrupt Enable ~\newline
 

Definition at line 5815 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDRENDIE@{SDIO\_MASK\_CMDRENDIE}}
\index{SDIO\_MASK\_CMDRENDIE@{SDIO\_MASK\_CMDRENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_CMDRENDIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE~0x00000040U}

Command Response Received Interrupt Enable 

Definition at line 5810 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDSENTIE@{SDIO\_MASK\_CMDSENTIE}}
\index{SDIO\_MASK\_CMDSENTIE@{SDIO\_MASK\_CMDSENTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_CMDSENTIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE~0x00000080U}

Command Sent Interrupt Enable ~\newline
 

Definition at line 5811 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CTIMEOUTIE@{SDIO\_MASK\_CTIMEOUTIE}}
\index{SDIO\_MASK\_CTIMEOUTIE@{SDIO\_MASK\_CTIMEOUTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_CTIMEOUTIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE~0x00000004U}

Command Time\+Out Interrupt Enable ~\newline
 

Definition at line 5806 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DATAENDIE@{SDIO\_MASK\_DATAENDIE}}
\index{SDIO\_MASK\_DATAENDIE@{SDIO\_MASK\_DATAENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_DATAENDIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE~0x00000100U}

Data End Interrupt Enable ~\newline
 

Definition at line 5812 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DBCKENDIE@{SDIO\_MASK\_DBCKENDIE}}
\index{SDIO\_MASK\_DBCKENDIE@{SDIO\_MASK\_DBCKENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_DBCKENDIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE~0x00000400U}

Data Block End Interrupt Enable ~\newline
 

Definition at line 5814 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DCRCFAILIE@{SDIO\_MASK\_DCRCFAILIE}}
\index{SDIO\_MASK\_DCRCFAILIE@{SDIO\_MASK\_DCRCFAILIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_DCRCFAILIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE~0x00000002U}

Data CRC Fail Interrupt Enable ~\newline
 

Definition at line 5805 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DTIMEOUTIE@{SDIO\_MASK\_DTIMEOUTIE}}
\index{SDIO\_MASK\_DTIMEOUTIE@{SDIO\_MASK\_DTIMEOUTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_DTIMEOUTIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE~0x00000008U}

Data Time\+Out Interrupt Enable ~\newline
 

Definition at line 5807 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXACTIE@{SDIO\_MASK\_RXACTIE}}
\index{SDIO\_MASK\_RXACTIE@{SDIO\_MASK\_RXACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_RXACTIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXACTIE~0x00002000U}

Data receive acting interrupt enabled ~\newline
 

Definition at line 5817 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXDAVLIE@{SDIO\_MASK\_RXDAVLIE}}
\index{SDIO\_MASK\_RXDAVLIE@{SDIO\_MASK\_RXDAVLIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_RXDAVLIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE~0x00200000U}

Data available in Rx FIFO interrupt Enable 

Definition at line 5825 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOEIE@{SDIO\_MASK\_RXFIFOEIE}}
\index{SDIO\_MASK\_RXFIFOEIE@{SDIO\_MASK\_RXFIFOEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_RXFIFOEIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE~0x00080000U}

Rx FIFO Empty interrupt Enable ~\newline
 

Definition at line 5823 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOFIE@{SDIO\_MASK\_RXFIFOFIE}}
\index{SDIO\_MASK\_RXFIFOFIE@{SDIO\_MASK\_RXFIFOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_RXFIFOFIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE~0x00020000U}

Rx FIFO Full interrupt Enable ~\newline
 

Definition at line 5821 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOHFIE@{SDIO\_MASK\_RXFIFOHFIE}}
\index{SDIO\_MASK\_RXFIFOHFIE@{SDIO\_MASK\_RXFIFOHFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_RXFIFOHFIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE~0x00008000U}

Rx FIFO Half Full interrupt Enable ~\newline
 

Definition at line 5819 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXOVERRIE@{SDIO\_MASK\_RXOVERRIE}}
\index{SDIO\_MASK\_RXOVERRIE@{SDIO\_MASK\_RXOVERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_RXOVERRIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE~0x00000020U}

Rx FIFO Over\+Run Error Interrupt Enable ~\newline
 

Definition at line 5809 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_SDIOITIE@{SDIO\_MASK\_SDIOITIE}}
\index{SDIO\_MASK\_SDIOITIE@{SDIO\_MASK\_SDIOITIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_SDIOITIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE~0x00400000U}

SDIO Mode Interrupt Received interrupt Enable 

Definition at line 5826 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_STBITERRIE@{SDIO\_MASK\_STBITERRIE}}
\index{SDIO\_MASK\_STBITERRIE@{SDIO\_MASK\_STBITERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_STBITERRIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE~0x00000200U}

Start Bit Error Interrupt Enable ~\newline
 

Definition at line 5813 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXACTIE@{SDIO\_MASK\_TXACTIE}}
\index{SDIO\_MASK\_TXACTIE@{SDIO\_MASK\_TXACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_TXACTIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXACTIE~0x00001000U}

Data Transmit Acting Interrupt Enable ~\newline
 

Definition at line 5816 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXDAVLIE@{SDIO\_MASK\_TXDAVLIE}}
\index{SDIO\_MASK\_TXDAVLIE@{SDIO\_MASK\_TXDAVLIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_TXDAVLIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE~0x00100000U}

Data available in Tx FIFO interrupt Enable 

Definition at line 5824 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOEIE@{SDIO\_MASK\_TXFIFOEIE}}
\index{SDIO\_MASK\_TXFIFOEIE@{SDIO\_MASK\_TXFIFOEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_TXFIFOEIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE~0x00040000U}

Tx FIFO Empty interrupt Enable ~\newline
 

Definition at line 5822 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOFIE@{SDIO\_MASK\_TXFIFOFIE}}
\index{SDIO\_MASK\_TXFIFOFIE@{SDIO\_MASK\_TXFIFOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_TXFIFOFIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE~0x00010000U}

Tx FIFO Full interrupt Enable ~\newline
 

Definition at line 5820 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOHEIE@{SDIO\_MASK\_TXFIFOHEIE}}
\index{SDIO\_MASK\_TXFIFOHEIE@{SDIO\_MASK\_TXFIFOHEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_TXFIFOHEIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE~0x00004000U}

Tx FIFO Half Empty interrupt Enable ~\newline
 

Definition at line 5818 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXUNDERRIE@{SDIO\_MASK\_TXUNDERRIE}}
\index{SDIO\_MASK\_TXUNDERRIE@{SDIO\_MASK\_TXUNDERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_MASK\_TXUNDERRIE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE~0x00000010U}

Tx FIFO Under\+Run Error Interrupt Enable ~\newline
 

Definition at line 5808 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL@{SDIO\_POWER\_PWRCTRL}}
\index{SDIO\_POWER\_PWRCTRL@{SDIO\_POWER\_PWRCTRL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_POWER\_PWRCTRL}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL~0x03U}

PWRCTRL[1\+:0] bits (Power supply control bits) 

Definition at line 5683 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL\_0@{SDIO\_POWER\_PWRCTRL\_0}}
\index{SDIO\_POWER\_PWRCTRL\_0@{SDIO\_POWER\_PWRCTRL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_POWER\_PWRCTRL\_0}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0~0x01U}

Bit 0 

Definition at line 5684 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL\_1@{SDIO\_POWER\_PWRCTRL\_1}}
\index{SDIO\_POWER\_PWRCTRL\_1@{SDIO\_POWER\_PWRCTRL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_POWER\_PWRCTRL\_1}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1~0x02U}

Bit 1 

Definition at line 5685 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP0\_CARDSTATUS0@{SDIO\_RESP0\_CARDSTATUS0}}
\index{SDIO\_RESP0\_CARDSTATUS0@{SDIO\_RESP0\_CARDSTATUS0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_RESP0\_CARDSTATUS0}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0~0x\+FFFFFFFFU}

Card Status 

Definition at line 5722 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP1\_CARDSTATUS1@{SDIO\_RESP1\_CARDSTATUS1}}
\index{SDIO\_RESP1\_CARDSTATUS1@{SDIO\_RESP1\_CARDSTATUS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_RESP1\_CARDSTATUS1}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1~0x\+FFFFFFFFU}

Card Status 

Definition at line 5725 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP2\_CARDSTATUS2@{SDIO\_RESP2\_CARDSTATUS2}}
\index{SDIO\_RESP2\_CARDSTATUS2@{SDIO\_RESP2\_CARDSTATUS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_RESP2\_CARDSTATUS2}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2~0x\+FFFFFFFFU}

Card Status 

Definition at line 5728 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP3\_CARDSTATUS3@{SDIO\_RESP3\_CARDSTATUS3}}
\index{SDIO\_RESP3\_CARDSTATUS3@{SDIO\_RESP3\_CARDSTATUS3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_RESP3\_CARDSTATUS3}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3~0x\+FFFFFFFFU}

Card Status 

Definition at line 5731 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP4\_CARDSTATUS4@{SDIO\_RESP4\_CARDSTATUS4}}
\index{SDIO\_RESP4\_CARDSTATUS4@{SDIO\_RESP4\_CARDSTATUS4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_RESP4\_CARDSTATUS4}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4~0x\+FFFFFFFFU}

Card Status 

Definition at line 5734 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESPCMD\_RESPCMD@{SDIO\_RESPCMD\_RESPCMD}}
\index{SDIO\_RESPCMD\_RESPCMD@{SDIO\_RESPCMD\_RESPCMD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_RESPCMD\_RESPCMD}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD~0x3\+FU}

Response command index 

Definition at line 5719 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CCRCFAIL@{SDIO\_STA\_CCRCFAIL}}
\index{SDIO\_STA\_CCRCFAIL@{SDIO\_STA\_CCRCFAIL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_CCRCFAIL}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL~0x00000001U}

Command response received (CRC check failed) ~\newline
 

Definition at line 5763 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CEATAEND@{SDIO\_STA\_CEATAEND}}
\index{SDIO\_STA\_CEATAEND@{SDIO\_STA\_CEATAEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_CEATAEND}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CEATAEND~0x00800000U}

CE-\/\+ATA command completion signal received for CMD61 

Definition at line 5786 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDACT@{SDIO\_STA\_CMDACT}}
\index{SDIO\_STA\_CMDACT@{SDIO\_STA\_CMDACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_CMDACT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDACT~0x00000800U}

Command transfer in progress ~\newline
 

Definition at line 5774 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDREND@{SDIO\_STA\_CMDREND}}
\index{SDIO\_STA\_CMDREND@{SDIO\_STA\_CMDREND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_CMDREND}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDREND~0x00000040U}

Command response received (CRC check passed) ~\newline
 

Definition at line 5769 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDSENT@{SDIO\_STA\_CMDSENT}}
\index{SDIO\_STA\_CMDSENT@{SDIO\_STA\_CMDSENT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_CMDSENT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDSENT~0x00000080U}

Command sent (no response required) ~\newline
 

Definition at line 5770 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CTIMEOUT@{SDIO\_STA\_CTIMEOUT}}
\index{SDIO\_STA\_CTIMEOUT@{SDIO\_STA\_CTIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_CTIMEOUT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT~0x00000004U}

Command response timeout ~\newline
 

Definition at line 5765 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DATAEND@{SDIO\_STA\_DATAEND}}
\index{SDIO\_STA\_DATAEND@{SDIO\_STA\_DATAEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_DATAEND}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DATAEND~0x00000100U}

Data end (data counter, SDIDCOUNT, is zero) ~\newline
 

Definition at line 5771 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DBCKEND@{SDIO\_STA\_DBCKEND}}
\index{SDIO\_STA\_DBCKEND@{SDIO\_STA\_DBCKEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_DBCKEND}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DBCKEND~0x00000400U}

Data block sent/received (CRC check passed) ~\newline
 

Definition at line 5773 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DCRCFAIL@{SDIO\_STA\_DCRCFAIL}}
\index{SDIO\_STA\_DCRCFAIL@{SDIO\_STA\_DCRCFAIL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_DCRCFAIL}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL~0x00000002U}

Data block sent/received (CRC check failed) ~\newline
 

Definition at line 5764 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DTIMEOUT@{SDIO\_STA\_DTIMEOUT}}
\index{SDIO\_STA\_DTIMEOUT@{SDIO\_STA\_DTIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_DTIMEOUT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT~0x00000008U}

Data timeout ~\newline
 

Definition at line 5766 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXACT@{SDIO\_STA\_RXACT}}
\index{SDIO\_STA\_RXACT@{SDIO\_STA\_RXACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_RXACT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXACT~0x00002000U}

Data receive in progress ~\newline
 

Definition at line 5776 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXDAVL@{SDIO\_STA\_RXDAVL}}
\index{SDIO\_STA\_RXDAVL@{SDIO\_STA\_RXDAVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_RXDAVL}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXDAVL~0x00200000U}

Data available in receive FIFO ~\newline
 

Definition at line 5784 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOE@{SDIO\_STA\_RXFIFOE}}
\index{SDIO\_STA\_RXFIFOE@{SDIO\_STA\_RXFIFOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_RXFIFOE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOE~0x00080000U}

Receive FIFO empty ~\newline
 

Definition at line 5782 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOF@{SDIO\_STA\_RXFIFOF}}
\index{SDIO\_STA\_RXFIFOF@{SDIO\_STA\_RXFIFOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_RXFIFOF}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOF~0x00020000U}

Receive FIFO full ~\newline
 

Definition at line 5780 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOHF@{SDIO\_STA\_RXFIFOHF}}
\index{SDIO\_STA\_RXFIFOHF@{SDIO\_STA\_RXFIFOHF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_RXFIFOHF}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF~0x00008000U}

Receive FIFO Half Full\+: there are at least 8 words in the FIFO 

Definition at line 5778 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXOVERR@{SDIO\_STA\_RXOVERR}}
\index{SDIO\_STA\_RXOVERR@{SDIO\_STA\_RXOVERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_RXOVERR}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXOVERR~0x00000020U}

Received FIFO overrun error ~\newline
 

Definition at line 5768 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_SDIOIT@{SDIO\_STA\_SDIOIT}}
\index{SDIO\_STA\_SDIOIT@{SDIO\_STA\_SDIOIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_SDIOIT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+SDIOIT~0x00400000U}

SDIO interrupt received ~\newline
 

Definition at line 5785 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_STBITERR@{SDIO\_STA\_STBITERR}}
\index{SDIO\_STA\_STBITERR@{SDIO\_STA\_STBITERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_STBITERR}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+STBITERR~0x00000200U}

Start bit not detected on all data signals in wide bus mode 

Definition at line 5772 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXACT@{SDIO\_STA\_TXACT}}
\index{SDIO\_STA\_TXACT@{SDIO\_STA\_TXACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_TXACT}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXACT~0x00001000U}

Data transmit in progress ~\newline
 

Definition at line 5775 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXDAVL@{SDIO\_STA\_TXDAVL}}
\index{SDIO\_STA\_TXDAVL@{SDIO\_STA\_TXDAVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_TXDAVL}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXDAVL~0x00100000U}

Data available in transmit FIFO ~\newline
 

Definition at line 5783 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOE@{SDIO\_STA\_TXFIFOE}}
\index{SDIO\_STA\_TXFIFOE@{SDIO\_STA\_TXFIFOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_TXFIFOE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOE~0x00040000U}

Transmit FIFO empty ~\newline
 

Definition at line 5781 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOF@{SDIO\_STA\_TXFIFOF}}
\index{SDIO\_STA\_TXFIFOF@{SDIO\_STA\_TXFIFOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_TXFIFOF}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOF~0x00010000U}

Transmit FIFO full ~\newline
 

Definition at line 5779 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOHE@{SDIO\_STA\_TXFIFOHE}}
\index{SDIO\_STA\_TXFIFOHE@{SDIO\_STA\_TXFIFOHE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_TXFIFOHE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE~0x00004000U}

Transmit FIFO Half Empty\+: at least 8 words can be written into the FIFO 

Definition at line 5777 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXUNDERR@{SDIO\_STA\_TXUNDERR}}
\index{SDIO\_STA\_TXUNDERR@{SDIO\_STA\_TXUNDERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SDIO\_STA\_TXUNDERR}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXUNDERR~0x00000010U}

Transmit FIFO underrun error ~\newline
 

Definition at line 5767 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BIDIMODE@{SPI\_CR1\_BIDIMODE}}
\index{SPI\_CR1\_BIDIMODE@{SPI\_CR1\_BIDIMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_BIDIMODE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BIDIMODE~0x00008000U}

Bidirectional data mode enable ~\newline
 

Definition at line 5859 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BIDIOE@{SPI\_CR1\_BIDIOE}}
\index{SPI\_CR1\_BIDIOE@{SPI\_CR1\_BIDIOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_BIDIOE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BIDIOE~0x00004000U}

Output enable in bidirectional mode 

Definition at line 5858 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR@{SPI\_CR1\_BR}}
\index{SPI\_CR1\_BR@{SPI\_CR1\_BR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_BR}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR~0x00000038U}

BR[2\+:0] bits (Baud Rate Control) 

Definition at line 5845 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_0@{SPI\_CR1\_BR\_0}}
\index{SPI\_CR1\_BR\_0@{SPI\_CR1\_BR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_BR\_0}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0~0x00000008U}

Bit 0 

Definition at line 5846 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_1@{SPI\_CR1\_BR\_1}}
\index{SPI\_CR1\_BR\_1@{SPI\_CR1\_BR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_BR\_1}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1~0x00000010U}

Bit 1 

Definition at line 5847 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_2@{SPI\_CR1\_BR\_2}}
\index{SPI\_CR1\_BR\_2@{SPI\_CR1\_BR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_BR\_2}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2~0x00000020U}

Bit 2 

Definition at line 5848 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CPHA@{SPI\_CR1\_CPHA}}
\index{SPI\_CR1\_CPHA@{SPI\_CR1\_CPHA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_CPHA}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CPHA~0x00000001U}

Clock Phase ~\newline
 

Definition at line 5841 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CPOL@{SPI\_CR1\_CPOL}}
\index{SPI\_CR1\_CPOL@{SPI\_CR1\_CPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_CPOL}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CPOL~0x00000002U}

Clock Polarity ~\newline
 

Definition at line 5842 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CRCEN@{SPI\_CR1\_CRCEN}}
\index{SPI\_CR1\_CRCEN@{SPI\_CR1\_CRCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_CRCEN}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CRCEN~0x00002000U}

Hardware CRC calculation enable ~\newline
 

Definition at line 5857 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CRCNEXT@{SPI\_CR1\_CRCNEXT}}
\index{SPI\_CR1\_CRCNEXT@{SPI\_CR1\_CRCNEXT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_CRCNEXT}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CRCNEXT~0x00001000U}

Transmit CRC next ~\newline
 

Definition at line 5856 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_DFF@{SPI\_CR1\_DFF}}
\index{SPI\_CR1\_DFF@{SPI\_CR1\_DFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_DFF}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+DFF~0x00000800U}

Data Frame Format ~\newline
 

Definition at line 5855 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_LSBFIRST@{SPI\_CR1\_LSBFIRST}}
\index{SPI\_CR1\_LSBFIRST@{SPI\_CR1\_LSBFIRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_LSBFIRST}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+LSBFIRST~0x00000080U}

Frame Format ~\newline
 

Definition at line 5851 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_MSTR@{SPI\_CR1\_MSTR}}
\index{SPI\_CR1\_MSTR@{SPI\_CR1\_MSTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_MSTR}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+MSTR~0x00000004U}

Master Selection 

Definition at line 5843 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_RXONLY@{SPI\_CR1\_RXONLY}}
\index{SPI\_CR1\_RXONLY@{SPI\_CR1\_RXONLY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_RXONLY}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+RXONLY~0x00000400U}

Receive only ~\newline
 

Definition at line 5854 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SPE@{SPI\_CR1\_SPE}}
\index{SPI\_CR1\_SPE@{SPI\_CR1\_SPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_SPE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SPE~0x00000040U}

SPI Enable ~\newline
 

Definition at line 5850 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SSI@{SPI\_CR1\_SSI}}
\index{SPI\_CR1\_SSI@{SPI\_CR1\_SSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_SSI}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SSI~0x00000100U}

Internal slave select ~\newline
 

Definition at line 5852 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SSM@{SPI\_CR1\_SSM}}
\index{SPI\_CR1\_SSM@{SPI\_CR1\_SSM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR1\_SSM}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SSM~0x00000200U}

Software slave management ~\newline
 

Definition at line 5853 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_ERRIE@{SPI\_CR2\_ERRIE}}
\index{SPI\_CR2\_ERRIE@{SPI\_CR2\_ERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR2\_ERRIE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+ERRIE~0x00000020U}

Error Interrupt Enable ~\newline
 

Definition at line 5866 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_FRF@{SPI\_CR2\_FRF}}
\index{SPI\_CR2\_FRF@{SPI\_CR2\_FRF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR2\_FRF}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+FRF~0x00000010U}

Frame Format ~\newline
 

Definition at line 5865 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_RXDMAEN@{SPI\_CR2\_RXDMAEN}}
\index{SPI\_CR2\_RXDMAEN@{SPI\_CR2\_RXDMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR2\_RXDMAEN}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+RXDMAEN~0x00000001U}

Rx Buffer DMA Enable ~\newline
 

Definition at line 5862 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_RXNEIE@{SPI\_CR2\_RXNEIE}}
\index{SPI\_CR2\_RXNEIE@{SPI\_CR2\_RXNEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR2\_RXNEIE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+RXNEIE~0x00000040U}

RX buffer Not Empty Interrupt Enable 

Definition at line 5867 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_SSOE@{SPI\_CR2\_SSOE}}
\index{SPI\_CR2\_SSOE@{SPI\_CR2\_SSOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR2\_SSOE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+SSOE~0x00000004U}

SS Output Enable ~\newline
 

Definition at line 5864 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_TXDMAEN@{SPI\_CR2\_TXDMAEN}}
\index{SPI\_CR2\_TXDMAEN@{SPI\_CR2\_TXDMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR2\_TXDMAEN}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+TXDMAEN~0x00000002U}

Tx Buffer DMA Enable ~\newline
 

Definition at line 5863 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_TXEIE@{SPI\_CR2\_TXEIE}}
\index{SPI\_CR2\_TXEIE@{SPI\_CR2\_TXEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CR2\_TXEIE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+TXEIE~0x00000080U}

Tx buffer Empty Interrupt Enable ~\newline
 

Definition at line 5868 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CRCPR\_CRCPOLY@{SPI\_CRCPR\_CRCPOLY}}
\index{SPI\_CRCPR\_CRCPOLY@{SPI\_CRCPR\_CRCPOLY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_CRCPR\_CRCPOLY}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY~0x0000\+FFFFU}

CRC polynomial register 

Definition at line 5885 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_DR\_DR@{SPI\_DR\_DR}}
\index{SPI\_DR\_DR@{SPI\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_DR\_DR}
{\footnotesize\ttfamily \#define SPI\+\_\+\+DR\+\_\+\+DR~0x0000\+FFFFU}

Data Register ~\newline
 

Definition at line 5882 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_CHLEN@{SPI\_I2SCFGR\_CHLEN}}
\index{SPI\_I2SCFGR\_CHLEN@{SPI\_I2SCFGR\_CHLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_CHLEN}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN~0x00000001U}

Channel length (number of bits per audio channel) 

Definition at line 5894 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_CKPOL@{SPI\_I2SCFGR\_CKPOL}}
\index{SPI\_I2SCFGR\_CKPOL@{SPI\_I2SCFGR\_CKPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_CKPOL}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL~0x00000008U}

steady state clock polarity ~\newline
 

Definition at line 5900 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN@{SPI\_I2SCFGR\_DATLEN}}
\index{SPI\_I2SCFGR\_DATLEN@{SPI\_I2SCFGR\_DATLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_DATLEN}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN~0x00000006U}

DATLEN[1\+:0] bits (Data length to be transferred) ~\newline
 

Definition at line 5896 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN\_0@{SPI\_I2SCFGR\_DATLEN\_0}}
\index{SPI\_I2SCFGR\_DATLEN\_0@{SPI\_I2SCFGR\_DATLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_DATLEN\_0}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0~0x00000002U}

Bit 0 

Definition at line 5897 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN\_1@{SPI\_I2SCFGR\_DATLEN\_1}}
\index{SPI\_I2SCFGR\_DATLEN\_1@{SPI\_I2SCFGR\_DATLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_DATLEN\_1}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1~0x00000004U}

Bit 1 

Definition at line 5898 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG@{SPI\_I2SCFGR\_I2SCFG}}
\index{SPI\_I2SCFGR\_I2SCFG@{SPI\_I2SCFGR\_I2SCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_I2SCFG}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG~0x00000300U}

I2\+SCFG[1\+:0] bits (I2S configuration mode) 

Definition at line 5908 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG\_0@{SPI\_I2SCFGR\_I2SCFG\_0}}
\index{SPI\_I2SCFGR\_I2SCFG\_0@{SPI\_I2SCFGR\_I2SCFG\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_I2SCFG\_0}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0~0x00000100U}

Bit 0 

Definition at line 5909 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG\_1@{SPI\_I2SCFGR\_I2SCFG\_1}}
\index{SPI\_I2SCFGR\_I2SCFG\_1@{SPI\_I2SCFGR\_I2SCFG\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_I2SCFG\_1}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1~0x00000200U}

Bit 1 

Definition at line 5910 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SE@{SPI\_I2SCFGR\_I2SE}}
\index{SPI\_I2SCFGR\_I2SE@{SPI\_I2SCFGR\_I2SE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_I2SE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE~0x00000400U}

I2S Enable ~\newline
 

Definition at line 5912 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SMOD@{SPI\_I2SCFGR\_I2SMOD}}
\index{SPI\_I2SCFGR\_I2SMOD@{SPI\_I2SCFGR\_I2SMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_I2SMOD}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD~0x00000800U}

I2S mode selection 

Definition at line 5913 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD@{SPI\_I2SCFGR\_I2SSTD}}
\index{SPI\_I2SCFGR\_I2SSTD@{SPI\_I2SCFGR\_I2SSTD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_I2SSTD}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD~0x00000030U}

I2\+SSTD[1\+:0] bits (I2S standard selection) 

Definition at line 5902 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD\_0@{SPI\_I2SCFGR\_I2SSTD\_0}}
\index{SPI\_I2SCFGR\_I2SSTD\_0@{SPI\_I2SCFGR\_I2SSTD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_I2SSTD\_0}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 5903 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD\_1@{SPI\_I2SCFGR\_I2SSTD\_1}}
\index{SPI\_I2SCFGR\_I2SSTD\_1@{SPI\_I2SCFGR\_I2SSTD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_I2SSTD\_1}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 5904 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_PCMSYNC@{SPI\_I2SCFGR\_PCMSYNC}}
\index{SPI\_I2SCFGR\_PCMSYNC@{SPI\_I2SCFGR\_PCMSYNC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SCFGR\_PCMSYNC}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC~0x00000080U}

PCM frame synchronization ~\newline
 

Definition at line 5906 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_I2SDIV@{SPI\_I2SPR\_I2SDIV}}
\index{SPI\_I2SPR\_I2SDIV@{SPI\_I2SPR\_I2SDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SPR\_I2SDIV}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV~0x000000\+FFU}

I2S Linear prescaler ~\newline
 

Definition at line 5916 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_MCKOE@{SPI\_I2SPR\_MCKOE}}
\index{SPI\_I2SPR\_MCKOE@{SPI\_I2SPR\_MCKOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SPR\_MCKOE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE~0x00000200U}

Master Clock Output Enable ~\newline
 

Definition at line 5918 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_ODD@{SPI\_I2SPR\_ODD}}
\index{SPI\_I2SPR\_ODD@{SPI\_I2SPR\_ODD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_I2SPR\_ODD}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+ODD~0x00000100U}

Odd factor for the prescaler 

Definition at line 5917 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_RXCRCR\_RXCRC@{SPI\_RXCRCR\_RXCRC}}
\index{SPI\_RXCRCR\_RXCRC@{SPI\_RXCRCR\_RXCRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_RXCRCR\_RXCRC}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC~0x0000\+FFFFU}

Rx CRC Register ~\newline
 

Definition at line 5888 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_BSY@{SPI\_SR\_BSY}}
\index{SPI\_SR\_BSY@{SPI\_SR\_BSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_BSY}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+BSY~0x00000080U}

Busy flag ~\newline
 

Definition at line 5878 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_CHSIDE@{SPI\_SR\_CHSIDE}}
\index{SPI\_SR\_CHSIDE@{SPI\_SR\_CHSIDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_CHSIDE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+CHSIDE~0x00000004U}

Channel side ~\newline
 

Definition at line 5873 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_CRCERR@{SPI\_SR\_CRCERR}}
\index{SPI\_SR\_CRCERR@{SPI\_SR\_CRCERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_CRCERR}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+CRCERR~0x00000010U}

CRC Error flag ~\newline
 

Definition at line 5875 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_FRE@{SPI\_SR\_FRE}}
\index{SPI\_SR\_FRE@{SPI\_SR\_FRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_FRE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+FRE~0x00000100U}

Frame format error flag ~\newline
 

Definition at line 5879 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_MODF@{SPI\_SR\_MODF}}
\index{SPI\_SR\_MODF@{SPI\_SR\_MODF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_MODF}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+MODF~0x00000020U}

Mode fault ~\newline
 

Definition at line 5876 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_OVR@{SPI\_SR\_OVR}}
\index{SPI\_SR\_OVR@{SPI\_SR\_OVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_OVR}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+OVR~0x00000040U}

Overrun flag ~\newline
 

Definition at line 5877 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_RXNE@{SPI\_SR\_RXNE}}
\index{SPI\_SR\_RXNE@{SPI\_SR\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_RXNE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+RXNE~0x00000001U}

Receive buffer Not Empty 

Definition at line 5871 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_TXE@{SPI\_SR\_TXE}}
\index{SPI\_SR\_TXE@{SPI\_SR\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_TXE}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+TXE~0x00000002U}

Transmit buffer Empty ~\newline
 

Definition at line 5872 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_UDR@{SPI\_SR\_UDR}}
\index{SPI\_SR\_UDR@{SPI\_SR\_UDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_SR\_UDR}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+UDR~0x00000008U}

Underrun flag ~\newline
 

Definition at line 5874 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_TXCRCR\_TXCRC@{SPI\_TXCRCR\_TXCRC}}
\index{SPI\_TXCRCR\_TXCRC@{SPI\_TXCRCR\_TXCRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SPI\_TXCRCR\_TXCRC}
{\footnotesize\ttfamily \#define SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC~0x0000\+FFFFU}

Tx CRC Register ~\newline
 

Definition at line 5891 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_CMPCR\_CMP\_PD@{SYSCFG\_CMPCR\_CMP\_PD}}
\index{SYSCFG\_CMPCR\_CMP\_PD@{SYSCFG\_CMPCR\_CMP\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_CMPCR\_CMP\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD~0x00000001U}

Compensation cell ready flag 

Definition at line 6163 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_CMPCR\_READY@{SYSCFG\_CMPCR\_READY}}
\index{SYSCFG\_CMPCR\_READY@{SYSCFG\_CMPCR\_READY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_CMPCR\_READY}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+CMPCR\+\_\+\+READY~0x00000100U}

Compensation cell power-\/down 

Definition at line 6164 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0@{SYSCFG\_EXTICR1\_EXTI0}}
\index{SYSCFG\_EXTICR1\_EXTI0@{SYSCFG\_EXTICR1\_EXTI0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0~0x000\+FU}

EXTI 0 configuration 

Definition at line 5937 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PA@{SYSCFG\_EXTICR1\_EXTI0\_PA}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PA@{SYSCFG\_EXTICR1\_EXTI0\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA~0x0000U}



EXTI0 configuration ~\newline
 

PA[0] pin 

Definition at line 5944 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PB@{SYSCFG\_EXTICR1\_EXTI0\_PB}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PB@{SYSCFG\_EXTICR1\_EXTI0\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB~0x0001U}

PB[0] pin 

Definition at line 5945 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PC@{SYSCFG\_EXTICR1\_EXTI0\_PC}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PC@{SYSCFG\_EXTICR1\_EXTI0\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC~0x0002U}

PC[0] pin 

Definition at line 5946 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PD@{SYSCFG\_EXTICR1\_EXTI0\_PD}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PD@{SYSCFG\_EXTICR1\_EXTI0\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD~0x0003U}

PD[0] pin 

Definition at line 5947 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PE@{SYSCFG\_EXTICR1\_EXTI0\_PE}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PE@{SYSCFG\_EXTICR1\_EXTI0\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE~0x0004U}

PE[0] pin 

Definition at line 5948 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PF@{SYSCFG\_EXTICR1\_EXTI0\_PF}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PF@{SYSCFG\_EXTICR1\_EXTI0\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF~0x0005U}

PF[0] pin 

Definition at line 5949 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PG@{SYSCFG\_EXTICR1\_EXTI0\_PG}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PG@{SYSCFG\_EXTICR1\_EXTI0\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG~0x0006U}

PG[0] pin 

Definition at line 5950 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PH@{SYSCFG\_EXTICR1\_EXTI0\_PH}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PH@{SYSCFG\_EXTICR1\_EXTI0\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH~0x0007U}

PH[0] pin 

Definition at line 5951 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PI@{SYSCFG\_EXTICR1\_EXTI0\_PI}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PI@{SYSCFG\_EXTICR1\_EXTI0\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI0\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PI~0x0008U}

PI[0] pin 

Definition at line 5952 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1@{SYSCFG\_EXTICR1\_EXTI1}}
\index{SYSCFG\_EXTICR1\_EXTI1@{SYSCFG\_EXTICR1\_EXTI1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1~0x00\+F0U}

EXTI 1 configuration 

Definition at line 5938 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PA@{SYSCFG\_EXTICR1\_EXTI1\_PA}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PA@{SYSCFG\_EXTICR1\_EXTI1\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA~0x0000U}



EXTI1 configuration ~\newline
 

PA[1] pin 

Definition at line 5957 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PB@{SYSCFG\_EXTICR1\_EXTI1\_PB}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PB@{SYSCFG\_EXTICR1\_EXTI1\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB~0x0010U}

PB[1] pin 

Definition at line 5958 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PC@{SYSCFG\_EXTICR1\_EXTI1\_PC}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PC@{SYSCFG\_EXTICR1\_EXTI1\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC~0x0020U}

PC[1] pin 

Definition at line 5959 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PD@{SYSCFG\_EXTICR1\_EXTI1\_PD}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PD@{SYSCFG\_EXTICR1\_EXTI1\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD~0x0030U}

PD[1] pin 

Definition at line 5960 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PE@{SYSCFG\_EXTICR1\_EXTI1\_PE}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PE@{SYSCFG\_EXTICR1\_EXTI1\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE~0x0040U}

PE[1] pin 

Definition at line 5961 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PF@{SYSCFG\_EXTICR1\_EXTI1\_PF}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PF@{SYSCFG\_EXTICR1\_EXTI1\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF~0x0050U}

PF[1] pin 

Definition at line 5962 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PG@{SYSCFG\_EXTICR1\_EXTI1\_PG}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PG@{SYSCFG\_EXTICR1\_EXTI1\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG~0x0060U}

PG[1] pin 

Definition at line 5963 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PH@{SYSCFG\_EXTICR1\_EXTI1\_PH}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PH@{SYSCFG\_EXTICR1\_EXTI1\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH~0x0070U}

PH[1] pin 

Definition at line 5964 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PI@{SYSCFG\_EXTICR1\_EXTI1\_PI}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PI@{SYSCFG\_EXTICR1\_EXTI1\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI1\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PI~0x0080U}

PI[1] pin 

Definition at line 5965 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2@{SYSCFG\_EXTICR1\_EXTI2}}
\index{SYSCFG\_EXTICR1\_EXTI2@{SYSCFG\_EXTICR1\_EXTI2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2~0x0\+F00U}

EXTI 2 configuration 

Definition at line 5939 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PA@{SYSCFG\_EXTICR1\_EXTI2\_PA}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PA@{SYSCFG\_EXTICR1\_EXTI2\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA~0x0000U}



EXTI2 configuration ~\newline
 

PA[2] pin 

Definition at line 5970 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PB@{SYSCFG\_EXTICR1\_EXTI2\_PB}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PB@{SYSCFG\_EXTICR1\_EXTI2\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB~0x0100U}

PB[2] pin 

Definition at line 5971 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PC@{SYSCFG\_EXTICR1\_EXTI2\_PC}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PC@{SYSCFG\_EXTICR1\_EXTI2\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC~0x0200U}

PC[2] pin 

Definition at line 5972 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PD@{SYSCFG\_EXTICR1\_EXTI2\_PD}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PD@{SYSCFG\_EXTICR1\_EXTI2\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD~0x0300U}

PD[2] pin 

Definition at line 5973 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PE@{SYSCFG\_EXTICR1\_EXTI2\_PE}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PE@{SYSCFG\_EXTICR1\_EXTI2\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE~0x0400U}

PE[2] pin 

Definition at line 5974 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PF@{SYSCFG\_EXTICR1\_EXTI2\_PF}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PF@{SYSCFG\_EXTICR1\_EXTI2\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF~0x0500U}

PF[2] pin 

Definition at line 5975 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PG@{SYSCFG\_EXTICR1\_EXTI2\_PG}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PG@{SYSCFG\_EXTICR1\_EXTI2\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG~0x0600U}

PG[2] pin 

Definition at line 5976 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PH@{SYSCFG\_EXTICR1\_EXTI2\_PH}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PH@{SYSCFG\_EXTICR1\_EXTI2\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH~0x0700U}

PH[2] pin 

Definition at line 5977 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PI@{SYSCFG\_EXTICR1\_EXTI2\_PI}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PI@{SYSCFG\_EXTICR1\_EXTI2\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI2\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PI~0x0800U}

PI[2] pin 

Definition at line 5978 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3@{SYSCFG\_EXTICR1\_EXTI3}}
\index{SYSCFG\_EXTICR1\_EXTI3@{SYSCFG\_EXTICR1\_EXTI3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3~0x\+F000U}

EXTI 3 configuration 

Definition at line 5940 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PA@{SYSCFG\_EXTICR1\_EXTI3\_PA}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PA@{SYSCFG\_EXTICR1\_EXTI3\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA~0x0000U}



EXTI3 configuration ~\newline
 

PA[3] pin 

Definition at line 5983 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PB@{SYSCFG\_EXTICR1\_EXTI3\_PB}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PB@{SYSCFG\_EXTICR1\_EXTI3\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB~0x1000U}

PB[3] pin 

Definition at line 5984 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PC@{SYSCFG\_EXTICR1\_EXTI3\_PC}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PC@{SYSCFG\_EXTICR1\_EXTI3\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC~0x2000U}

PC[3] pin 

Definition at line 5985 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PD@{SYSCFG\_EXTICR1\_EXTI3\_PD}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PD@{SYSCFG\_EXTICR1\_EXTI3\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD~0x3000U}

PD[3] pin 

Definition at line 5986 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PE@{SYSCFG\_EXTICR1\_EXTI3\_PE}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PE@{SYSCFG\_EXTICR1\_EXTI3\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE~0x4000U}

PE[3] pin 

Definition at line 5987 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PF@{SYSCFG\_EXTICR1\_EXTI3\_PF}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PF@{SYSCFG\_EXTICR1\_EXTI3\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF~0x5000U}

PF[3] pin 

Definition at line 5988 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PG@{SYSCFG\_EXTICR1\_EXTI3\_PG}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PG@{SYSCFG\_EXTICR1\_EXTI3\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG~0x6000U}

PG[3] pin 

Definition at line 5989 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PH@{SYSCFG\_EXTICR1\_EXTI3\_PH}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PH@{SYSCFG\_EXTICR1\_EXTI3\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH~0x7000U}

PH[3] pin 

Definition at line 5990 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PI@{SYSCFG\_EXTICR1\_EXTI3\_PI}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PI@{SYSCFG\_EXTICR1\_EXTI3\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR1\_EXTI3\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PI~0x8000U}

PI[3] pin 

Definition at line 5991 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4@{SYSCFG\_EXTICR2\_EXTI4}}
\index{SYSCFG\_EXTICR2\_EXTI4@{SYSCFG\_EXTICR2\_EXTI4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4~0x000\+FU}

EXTI 4 configuration 

Definition at line 5994 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PA@{SYSCFG\_EXTICR2\_EXTI4\_PA}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PA@{SYSCFG\_EXTICR2\_EXTI4\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA~0x0000U}



EXTI4 configuration ~\newline
 

PA[4] pin 

Definition at line 6001 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PB@{SYSCFG\_EXTICR2\_EXTI4\_PB}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PB@{SYSCFG\_EXTICR2\_EXTI4\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB~0x0001U}

PB[4] pin 

Definition at line 6002 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PC@{SYSCFG\_EXTICR2\_EXTI4\_PC}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PC@{SYSCFG\_EXTICR2\_EXTI4\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC~0x0002U}

PC[4] pin 

Definition at line 6003 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PD@{SYSCFG\_EXTICR2\_EXTI4\_PD}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PD@{SYSCFG\_EXTICR2\_EXTI4\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD~0x0003U}

PD[4] pin 

Definition at line 6004 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PE@{SYSCFG\_EXTICR2\_EXTI4\_PE}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PE@{SYSCFG\_EXTICR2\_EXTI4\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE~0x0004U}

PE[4] pin 

Definition at line 6005 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PF@{SYSCFG\_EXTICR2\_EXTI4\_PF}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PF@{SYSCFG\_EXTICR2\_EXTI4\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF~0x0005U}

PF[4] pin 

Definition at line 6006 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PG@{SYSCFG\_EXTICR2\_EXTI4\_PG}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PG@{SYSCFG\_EXTICR2\_EXTI4\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG~0x0006U}

PG[4] pin 

Definition at line 6007 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PH@{SYSCFG\_EXTICR2\_EXTI4\_PH}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PH@{SYSCFG\_EXTICR2\_EXTI4\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH~0x0007U}

PH[4] pin 

Definition at line 6008 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PI@{SYSCFG\_EXTICR2\_EXTI4\_PI}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PI@{SYSCFG\_EXTICR2\_EXTI4\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI4\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PI~0x0008U}

PI[4] pin 

Definition at line 6009 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5@{SYSCFG\_EXTICR2\_EXTI5}}
\index{SYSCFG\_EXTICR2\_EXTI5@{SYSCFG\_EXTICR2\_EXTI5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5~0x00\+F0U}

EXTI 5 configuration 

Definition at line 5995 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PA@{SYSCFG\_EXTICR2\_EXTI5\_PA}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PA@{SYSCFG\_EXTICR2\_EXTI5\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA~0x0000U}



EXTI5 configuration ~\newline
 

PA[5] pin 

Definition at line 6014 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PB@{SYSCFG\_EXTICR2\_EXTI5\_PB}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PB@{SYSCFG\_EXTICR2\_EXTI5\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB~0x0010U}

PB[5] pin 

Definition at line 6015 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PC@{SYSCFG\_EXTICR2\_EXTI5\_PC}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PC@{SYSCFG\_EXTICR2\_EXTI5\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC~0x0020U}

PC[5] pin 

Definition at line 6016 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PD@{SYSCFG\_EXTICR2\_EXTI5\_PD}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PD@{SYSCFG\_EXTICR2\_EXTI5\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD~0x0030U}

PD[5] pin 

Definition at line 6017 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PE@{SYSCFG\_EXTICR2\_EXTI5\_PE}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PE@{SYSCFG\_EXTICR2\_EXTI5\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE~0x0040U}

PE[5] pin 

Definition at line 6018 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PF@{SYSCFG\_EXTICR2\_EXTI5\_PF}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PF@{SYSCFG\_EXTICR2\_EXTI5\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF~0x0050U}

PF[5] pin 

Definition at line 6019 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PG@{SYSCFG\_EXTICR2\_EXTI5\_PG}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PG@{SYSCFG\_EXTICR2\_EXTI5\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG~0x0060U}

PG[5] pin 

Definition at line 6020 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PH@{SYSCFG\_EXTICR2\_EXTI5\_PH}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PH@{SYSCFG\_EXTICR2\_EXTI5\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH~0x0070U}

PH[5] pin 

Definition at line 6021 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PI@{SYSCFG\_EXTICR2\_EXTI5\_PI}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PI@{SYSCFG\_EXTICR2\_EXTI5\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI5\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PI~0x0080U}

PI[5] pin 

Definition at line 6022 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6@{SYSCFG\_EXTICR2\_EXTI6}}
\index{SYSCFG\_EXTICR2\_EXTI6@{SYSCFG\_EXTICR2\_EXTI6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6~0x0\+F00U}

EXTI 6 configuration 

Definition at line 5996 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PA@{SYSCFG\_EXTICR2\_EXTI6\_PA}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PA@{SYSCFG\_EXTICR2\_EXTI6\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA~0x0000U}



EXTI6 configuration ~\newline
 

PA[6] pin 

Definition at line 6027 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PB@{SYSCFG\_EXTICR2\_EXTI6\_PB}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PB@{SYSCFG\_EXTICR2\_EXTI6\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB~0x0100U}

PB[6] pin 

Definition at line 6028 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PC@{SYSCFG\_EXTICR2\_EXTI6\_PC}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PC@{SYSCFG\_EXTICR2\_EXTI6\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC~0x0200U}

PC[6] pin 

Definition at line 6029 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PD@{SYSCFG\_EXTICR2\_EXTI6\_PD}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PD@{SYSCFG\_EXTICR2\_EXTI6\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD~0x0300U}

PD[6] pin 

Definition at line 6030 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PE@{SYSCFG\_EXTICR2\_EXTI6\_PE}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PE@{SYSCFG\_EXTICR2\_EXTI6\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE~0x0400U}

PE[6] pin 

Definition at line 6031 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PF@{SYSCFG\_EXTICR2\_EXTI6\_PF}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PF@{SYSCFG\_EXTICR2\_EXTI6\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF~0x0500U}

PF[6] pin 

Definition at line 6032 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PG@{SYSCFG\_EXTICR2\_EXTI6\_PG}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PG@{SYSCFG\_EXTICR2\_EXTI6\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG~0x0600U}

PG[6] pin 

Definition at line 6033 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PH@{SYSCFG\_EXTICR2\_EXTI6\_PH}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PH@{SYSCFG\_EXTICR2\_EXTI6\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH~0x0700U}

PH[6] pin 

Definition at line 6034 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PI@{SYSCFG\_EXTICR2\_EXTI6\_PI}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PI@{SYSCFG\_EXTICR2\_EXTI6\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI6\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PI~0x0800U}

PI[6] pin 

Definition at line 6035 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7@{SYSCFG\_EXTICR2\_EXTI7}}
\index{SYSCFG\_EXTICR2\_EXTI7@{SYSCFG\_EXTICR2\_EXTI7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7~0x\+F000U}

EXTI 7 configuration 

Definition at line 5997 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PA@{SYSCFG\_EXTICR2\_EXTI7\_PA}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PA@{SYSCFG\_EXTICR2\_EXTI7\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA~0x0000U}



EXTI7 configuration ~\newline
 

PA[7] pin 

Definition at line 6040 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PB@{SYSCFG\_EXTICR2\_EXTI7\_PB}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PB@{SYSCFG\_EXTICR2\_EXTI7\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB~0x1000U}

PB[7] pin 

Definition at line 6041 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PC@{SYSCFG\_EXTICR2\_EXTI7\_PC}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PC@{SYSCFG\_EXTICR2\_EXTI7\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC~0x2000U}

PC[7] pin 

Definition at line 6042 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PD@{SYSCFG\_EXTICR2\_EXTI7\_PD}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PD@{SYSCFG\_EXTICR2\_EXTI7\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD~0x3000U}

PD[7] pin 

Definition at line 6043 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PE@{SYSCFG\_EXTICR2\_EXTI7\_PE}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PE@{SYSCFG\_EXTICR2\_EXTI7\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE~0x4000U}

PE[7] pin 

Definition at line 6044 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PF@{SYSCFG\_EXTICR2\_EXTI7\_PF}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PF@{SYSCFG\_EXTICR2\_EXTI7\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF~0x5000U}

PF[7] pin 

Definition at line 6045 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PG@{SYSCFG\_EXTICR2\_EXTI7\_PG}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PG@{SYSCFG\_EXTICR2\_EXTI7\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG~0x6000U}

PG[7] pin 

Definition at line 6046 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PH@{SYSCFG\_EXTICR2\_EXTI7\_PH}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PH@{SYSCFG\_EXTICR2\_EXTI7\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH~0x7000U}

PH[7] pin 

Definition at line 6047 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PI@{SYSCFG\_EXTICR2\_EXTI7\_PI}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PI@{SYSCFG\_EXTICR2\_EXTI7\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR2\_EXTI7\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PI~0x8000U}

PI[7] pin 

Definition at line 6048 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10@{SYSCFG\_EXTICR3\_EXTI10}}
\index{SYSCFG\_EXTICR3\_EXTI10@{SYSCFG\_EXTICR3\_EXTI10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10~0x0\+F00U}

EXTI 10 configuration 

Definition at line 6054 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PA@{SYSCFG\_EXTICR3\_EXTI10\_PA}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PA@{SYSCFG\_EXTICR3\_EXTI10\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA~0x0000U}



EXTI10 configuration ~\newline
 

PA[10] pin 

Definition at line 6086 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PB@{SYSCFG\_EXTICR3\_EXTI10\_PB}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PB@{SYSCFG\_EXTICR3\_EXTI10\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB~0x0100U}

PB[10] pin 

Definition at line 6087 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PC@{SYSCFG\_EXTICR3\_EXTI10\_PC}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PC@{SYSCFG\_EXTICR3\_EXTI10\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC~0x0200U}

PC[10] pin 

Definition at line 6088 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PD@{SYSCFG\_EXTICR3\_EXTI10\_PD}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PD@{SYSCFG\_EXTICR3\_EXTI10\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD~0x0300U}

PD[10] pin 

Definition at line 6089 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PE@{SYSCFG\_EXTICR3\_EXTI10\_PE}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PE@{SYSCFG\_EXTICR3\_EXTI10\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE~0x0400U}

PE[10] pin 

Definition at line 6090 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PF@{SYSCFG\_EXTICR3\_EXTI10\_PF}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PF@{SYSCFG\_EXTICR3\_EXTI10\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF~0x0500U}

PF[10] pin 

Definition at line 6091 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PG@{SYSCFG\_EXTICR3\_EXTI10\_PG}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PG@{SYSCFG\_EXTICR3\_EXTI10\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG~0x0600U}

PG[10] pin 

Definition at line 6092 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PH@{SYSCFG\_EXTICR3\_EXTI10\_PH}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PH@{SYSCFG\_EXTICR3\_EXTI10\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH~0x0700U}

PH[10] pin 

Definition at line 6093 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PI@{SYSCFG\_EXTICR3\_EXTI10\_PI}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PI@{SYSCFG\_EXTICR3\_EXTI10\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI10\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PI~0x0800U}

PI[10] pin 

Definition at line 6094 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11@{SYSCFG\_EXTICR3\_EXTI11}}
\index{SYSCFG\_EXTICR3\_EXTI11@{SYSCFG\_EXTICR3\_EXTI11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11~0x\+F000U}

EXTI 11 configuration 

Definition at line 6055 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PA@{SYSCFG\_EXTICR3\_EXTI11\_PA}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PA@{SYSCFG\_EXTICR3\_EXTI11\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA~0x0000U}



EXTI11 configuration ~\newline
 

PA[11] pin 

Definition at line 6099 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PB@{SYSCFG\_EXTICR3\_EXTI11\_PB}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PB@{SYSCFG\_EXTICR3\_EXTI11\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB~0x1000U}

PB[11] pin 

Definition at line 6100 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PC@{SYSCFG\_EXTICR3\_EXTI11\_PC}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PC@{SYSCFG\_EXTICR3\_EXTI11\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC~0x2000U}

PC[11] pin 

Definition at line 6101 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PD@{SYSCFG\_EXTICR3\_EXTI11\_PD}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PD@{SYSCFG\_EXTICR3\_EXTI11\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD~0x3000U}

PD[11] pin 

Definition at line 6102 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PE@{SYSCFG\_EXTICR3\_EXTI11\_PE}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PE@{SYSCFG\_EXTICR3\_EXTI11\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE~0x4000U}

PE[11] pin 

Definition at line 6103 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PF@{SYSCFG\_EXTICR3\_EXTI11\_PF}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PF@{SYSCFG\_EXTICR3\_EXTI11\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF~0x5000U}

PF[11] pin 

Definition at line 6104 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PG@{SYSCFG\_EXTICR3\_EXTI11\_PG}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PG@{SYSCFG\_EXTICR3\_EXTI11\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG~0x6000U}

PG[11] pin 

Definition at line 6105 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PH@{SYSCFG\_EXTICR3\_EXTI11\_PH}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PH@{SYSCFG\_EXTICR3\_EXTI11\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH~0x7000U}

PH[11] pin 

Definition at line 6106 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PI@{SYSCFG\_EXTICR3\_EXTI11\_PI}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PI@{SYSCFG\_EXTICR3\_EXTI11\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI11\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PI~0x8000U}

PI[11] pin 

Definition at line 6107 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8@{SYSCFG\_EXTICR3\_EXTI8}}
\index{SYSCFG\_EXTICR3\_EXTI8@{SYSCFG\_EXTICR3\_EXTI8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8~0x000\+FU}

EXTI 8 configuration 

Definition at line 6052 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PA@{SYSCFG\_EXTICR3\_EXTI8\_PA}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PA@{SYSCFG\_EXTICR3\_EXTI8\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA~0x0000U}



EXTI8 configuration ~\newline
 

PA[8] pin 

Definition at line 6060 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PB@{SYSCFG\_EXTICR3\_EXTI8\_PB}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PB@{SYSCFG\_EXTICR3\_EXTI8\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB~0x0001U}

PB[8] pin 

Definition at line 6061 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PC@{SYSCFG\_EXTICR3\_EXTI8\_PC}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PC@{SYSCFG\_EXTICR3\_EXTI8\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC~0x0002U}

PC[8] pin 

Definition at line 6062 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PD@{SYSCFG\_EXTICR3\_EXTI8\_PD}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PD@{SYSCFG\_EXTICR3\_EXTI8\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD~0x0003U}

PD[8] pin 

Definition at line 6063 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PE@{SYSCFG\_EXTICR3\_EXTI8\_PE}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PE@{SYSCFG\_EXTICR3\_EXTI8\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE~0x0004U}

PE[8] pin 

Definition at line 6064 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PF@{SYSCFG\_EXTICR3\_EXTI8\_PF}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PF@{SYSCFG\_EXTICR3\_EXTI8\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF~0x0005U}

PF[8] pin 

Definition at line 6065 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PG@{SYSCFG\_EXTICR3\_EXTI8\_PG}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PG@{SYSCFG\_EXTICR3\_EXTI8\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG~0x0006U}

PG[8] pin 

Definition at line 6066 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PH@{SYSCFG\_EXTICR3\_EXTI8\_PH}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PH@{SYSCFG\_EXTICR3\_EXTI8\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH~0x0007U}

PH[8] pin 

Definition at line 6067 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PI@{SYSCFG\_EXTICR3\_EXTI8\_PI}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PI@{SYSCFG\_EXTICR3\_EXTI8\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI8\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PI~0x0008U}

PI[8] pin 

Definition at line 6068 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9@{SYSCFG\_EXTICR3\_EXTI9}}
\index{SYSCFG\_EXTICR3\_EXTI9@{SYSCFG\_EXTICR3\_EXTI9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9~0x00\+F0U}

EXTI 9 configuration 

Definition at line 6053 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PA@{SYSCFG\_EXTICR3\_EXTI9\_PA}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PA@{SYSCFG\_EXTICR3\_EXTI9\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA~0x0000U}



EXTI9 configuration ~\newline
 

PA[9] pin 

Definition at line 6073 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PB@{SYSCFG\_EXTICR3\_EXTI9\_PB}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PB@{SYSCFG\_EXTICR3\_EXTI9\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB~0x0010U}

PB[9] pin 

Definition at line 6074 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PC@{SYSCFG\_EXTICR3\_EXTI9\_PC}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PC@{SYSCFG\_EXTICR3\_EXTI9\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC~0x0020U}

PC[9] pin 

Definition at line 6075 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PD@{SYSCFG\_EXTICR3\_EXTI9\_PD}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PD@{SYSCFG\_EXTICR3\_EXTI9\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD~0x0030U}

PD[9] pin 

Definition at line 6076 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PE@{SYSCFG\_EXTICR3\_EXTI9\_PE}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PE@{SYSCFG\_EXTICR3\_EXTI9\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE~0x0040U}

PE[9] pin 

Definition at line 6077 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PF@{SYSCFG\_EXTICR3\_EXTI9\_PF}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PF@{SYSCFG\_EXTICR3\_EXTI9\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF~0x0050U}

PF[9] pin 

Definition at line 6078 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PG@{SYSCFG\_EXTICR3\_EXTI9\_PG}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PG@{SYSCFG\_EXTICR3\_EXTI9\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG~0x0060U}

PG[9] pin 

Definition at line 6079 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PH@{SYSCFG\_EXTICR3\_EXTI9\_PH}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PH@{SYSCFG\_EXTICR3\_EXTI9\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH~0x0070U}

PH[9] pin 

Definition at line 6080 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PI@{SYSCFG\_EXTICR3\_EXTI9\_PI}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PI@{SYSCFG\_EXTICR3\_EXTI9\_PI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR3\_EXTI9\_PI}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PI~0x0080U}

PI[9] pin 

Definition at line 6081 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12@{SYSCFG\_EXTICR4\_EXTI12}}
\index{SYSCFG\_EXTICR4\_EXTI12@{SYSCFG\_EXTICR4\_EXTI12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12~0x000\+FU}

EXTI 12 configuration 

Definition at line 6110 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PA@{SYSCFG\_EXTICR4\_EXTI12\_PA}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PA@{SYSCFG\_EXTICR4\_EXTI12\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA~0x0000U}



EXTI12 configuration ~\newline
 

PA[12] pin 

Definition at line 6117 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PB@{SYSCFG\_EXTICR4\_EXTI12\_PB}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PB@{SYSCFG\_EXTICR4\_EXTI12\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB~0x0001U}

PB[12] pin 

Definition at line 6118 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PC@{SYSCFG\_EXTICR4\_EXTI12\_PC}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PC@{SYSCFG\_EXTICR4\_EXTI12\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC~0x0002U}

PC[12] pin 

Definition at line 6119 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PD@{SYSCFG\_EXTICR4\_EXTI12\_PD}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PD@{SYSCFG\_EXTICR4\_EXTI12\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD~0x0003U}

PD[12] pin 

Definition at line 6120 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PE@{SYSCFG\_EXTICR4\_EXTI12\_PE}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PE@{SYSCFG\_EXTICR4\_EXTI12\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE~0x0004U}

PE[12] pin 

Definition at line 6121 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PF@{SYSCFG\_EXTICR4\_EXTI12\_PF}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PF@{SYSCFG\_EXTICR4\_EXTI12\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF~0x0005U}

PF[12] pin 

Definition at line 6122 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PG@{SYSCFG\_EXTICR4\_EXTI12\_PG}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PG@{SYSCFG\_EXTICR4\_EXTI12\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG~0x0006U}

PG[12] pin 

Definition at line 6123 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PH@{SYSCFG\_EXTICR4\_EXTI12\_PH}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PH@{SYSCFG\_EXTICR4\_EXTI12\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI12\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH~0x0007U}

PH[12] pin 

Definition at line 6124 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13@{SYSCFG\_EXTICR4\_EXTI13}}
\index{SYSCFG\_EXTICR4\_EXTI13@{SYSCFG\_EXTICR4\_EXTI13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13~0x00\+F0U}

EXTI 13 configuration 

Definition at line 6111 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PA@{SYSCFG\_EXTICR4\_EXTI13\_PA}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PA@{SYSCFG\_EXTICR4\_EXTI13\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA~0x0000U}



EXTI13 configuration ~\newline
 

PA[13] pin 

Definition at line 6129 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PB@{SYSCFG\_EXTICR4\_EXTI13\_PB}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PB@{SYSCFG\_EXTICR4\_EXTI13\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB~0x0010U}

PB[13] pin 

Definition at line 6130 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PC@{SYSCFG\_EXTICR4\_EXTI13\_PC}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PC@{SYSCFG\_EXTICR4\_EXTI13\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC~0x0020U}

PC[13] pin 

Definition at line 6131 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PD@{SYSCFG\_EXTICR4\_EXTI13\_PD}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PD@{SYSCFG\_EXTICR4\_EXTI13\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD~0x0030U}

PD[13] pin 

Definition at line 6132 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PE@{SYSCFG\_EXTICR4\_EXTI13\_PE}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PE@{SYSCFG\_EXTICR4\_EXTI13\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE~0x0040U}

PE[13] pin 

Definition at line 6133 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PF@{SYSCFG\_EXTICR4\_EXTI13\_PF}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PF@{SYSCFG\_EXTICR4\_EXTI13\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF~0x0050U}

PF[13] pin 

Definition at line 6134 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PG@{SYSCFG\_EXTICR4\_EXTI13\_PG}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PG@{SYSCFG\_EXTICR4\_EXTI13\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG~0x0060U}

PG[13] pin 

Definition at line 6135 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PH@{SYSCFG\_EXTICR4\_EXTI13\_PH}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PH@{SYSCFG\_EXTICR4\_EXTI13\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI13\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH~0x0070U}

PH[13] pin 

Definition at line 6136 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14@{SYSCFG\_EXTICR4\_EXTI14}}
\index{SYSCFG\_EXTICR4\_EXTI14@{SYSCFG\_EXTICR4\_EXTI14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14~0x0\+F00U}

EXTI 14 configuration 

Definition at line 6112 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PA@{SYSCFG\_EXTICR4\_EXTI14\_PA}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PA@{SYSCFG\_EXTICR4\_EXTI14\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA~0x0000U}



EXTI14 configuration ~\newline
 

PA[14] pin 

Definition at line 6141 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PB@{SYSCFG\_EXTICR4\_EXTI14\_PB}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PB@{SYSCFG\_EXTICR4\_EXTI14\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB~0x0100U}

PB[14] pin 

Definition at line 6142 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PC@{SYSCFG\_EXTICR4\_EXTI14\_PC}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PC@{SYSCFG\_EXTICR4\_EXTI14\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC~0x0200U}

PC[14] pin 

Definition at line 6143 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PD@{SYSCFG\_EXTICR4\_EXTI14\_PD}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PD@{SYSCFG\_EXTICR4\_EXTI14\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD~0x0300U}

PD[14] pin 

Definition at line 6144 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PE@{SYSCFG\_EXTICR4\_EXTI14\_PE}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PE@{SYSCFG\_EXTICR4\_EXTI14\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE~0x0400U}

PE[14] pin 

Definition at line 6145 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PF@{SYSCFG\_EXTICR4\_EXTI14\_PF}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PF@{SYSCFG\_EXTICR4\_EXTI14\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF~0x0500U}

PF[14] pin 

Definition at line 6146 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PG@{SYSCFG\_EXTICR4\_EXTI14\_PG}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PG@{SYSCFG\_EXTICR4\_EXTI14\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG~0x0600U}

PG[14] pin 

Definition at line 6147 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PH@{SYSCFG\_EXTICR4\_EXTI14\_PH}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PH@{SYSCFG\_EXTICR4\_EXTI14\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI14\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH~0x0700U}

PH[14] pin 

Definition at line 6148 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15@{SYSCFG\_EXTICR4\_EXTI15}}
\index{SYSCFG\_EXTICR4\_EXTI15@{SYSCFG\_EXTICR4\_EXTI15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15~0x\+F000U}

EXTI 15 configuration 

Definition at line 6113 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PA@{SYSCFG\_EXTICR4\_EXTI15\_PA}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PA@{SYSCFG\_EXTICR4\_EXTI15\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15\_PA}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA~0x0000U}



EXTI15 configuration ~\newline
 

PA[15] pin 

Definition at line 6153 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PB@{SYSCFG\_EXTICR4\_EXTI15\_PB}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PB@{SYSCFG\_EXTICR4\_EXTI15\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15\_PB}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB~0x1000U}

PB[15] pin 

Definition at line 6154 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PC@{SYSCFG\_EXTICR4\_EXTI15\_PC}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PC@{SYSCFG\_EXTICR4\_EXTI15\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15\_PC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC~0x2000U}

PC[15] pin 

Definition at line 6155 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PD@{SYSCFG\_EXTICR4\_EXTI15\_PD}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PD@{SYSCFG\_EXTICR4\_EXTI15\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15\_PD}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD~0x3000U}

PD[15] pin 

Definition at line 6156 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PE@{SYSCFG\_EXTICR4\_EXTI15\_PE}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PE@{SYSCFG\_EXTICR4\_EXTI15\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15\_PE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE~0x4000U}

PE[15] pin 

Definition at line 6157 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PF@{SYSCFG\_EXTICR4\_EXTI15\_PF}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PF@{SYSCFG\_EXTICR4\_EXTI15\_PF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15\_PF}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF~0x5000U}

PF[15] pin 

Definition at line 6158 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PG@{SYSCFG\_EXTICR4\_EXTI15\_PG}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PG@{SYSCFG\_EXTICR4\_EXTI15\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15\_PG}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG~0x6000U}

PG[15] pin 

Definition at line 6159 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PH@{SYSCFG\_EXTICR4\_EXTI15\_PH}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PH@{SYSCFG\_EXTICR4\_EXTI15\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_EXTICR4\_EXTI15\_PH}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH~0x7000U}

PH[15] pin 

Definition at line 6160 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_MEMRMP\_MEM\_MODE@{SYSCFG\_MEMRMP\_MEM\_MODE}}
\index{SYSCFG\_MEMRMP\_MEM\_MODE@{SYSCFG\_MEMRMP\_MEM\_MODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_MEMRMP\_MEM\_MODE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE~0x00000007U}

SYSCFG\+\_\+\+Memory Remap Config 

Definition at line 5926 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_MEMRMP\_MEM\_MODE\_0@{SYSCFG\_MEMRMP\_MEM\_MODE\_0}}
\index{SYSCFG\_MEMRMP\_MEM\_MODE\_0@{SYSCFG\_MEMRMP\_MEM\_MODE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_MEMRMP\_MEM\_MODE\_0}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0~0x00000001U}



Definition at line 5927 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_MEMRMP\_MEM\_MODE\_1@{SYSCFG\_MEMRMP\_MEM\_MODE\_1}}
\index{SYSCFG\_MEMRMP\_MEM\_MODE\_1@{SYSCFG\_MEMRMP\_MEM\_MODE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_MEMRMP\_MEM\_MODE\_1}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1~0x00000002U}



Definition at line 5928 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_MEMRMP\_MEM\_MODE\_2@{SYSCFG\_MEMRMP\_MEM\_MODE\_2}}
\index{SYSCFG\_MEMRMP\_MEM\_MODE\_2@{SYSCFG\_MEMRMP\_MEM\_MODE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_MEMRMP\_MEM\_MODE\_2}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2~0x00000004U}



Definition at line 5929 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaf7af9191fbf95433bc0a76454118ce9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_PMC\_MII\_RMII@{SYSCFG\_PMC\_MII\_RMII}}
\index{SYSCFG\_PMC\_MII\_RMII@{SYSCFG\_PMC\_MII\_RMII}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_PMC\_MII\_RMII}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII~\textbf{ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}}



Definition at line 5934 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_PMC\_MII\_RMII\_SEL@{SYSCFG\_PMC\_MII\_RMII\_SEL}}
\index{SYSCFG\_PMC\_MII\_RMII\_SEL@{SYSCFG\_PMC\_MII\_RMII\_SEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{SYSCFG\_PMC\_MII\_RMII\_SEL}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL~0x00800000U}

Ethernet PHY interface selection 

Definition at line 5932 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_ARR\_ARR@{TIM\_ARR\_ARR}}
\index{TIM\_ARR\_ARR@{TIM\_ARR\_ARR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_ARR\_ARR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ARR\+\_\+\+ARR~0x\+FFFFU}

actual auto-\/reload Value 

Definition at line 6400 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_AOE@{TIM\_BDTR\_AOE}}
\index{TIM\_BDTR\_AOE@{TIM\_BDTR\_AOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_AOE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+AOE~0x4000U}

Automatic Output enable ~\newline
 

Definition at line 6436 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_BKE@{TIM\_BDTR\_BKE}}
\index{TIM\_BDTR\_BKE@{TIM\_BDTR\_BKE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_BKE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+BKE~0x1000U}

Break enable ~\newline
 

Definition at line 6434 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_BKP@{TIM\_BDTR\_BKP}}
\index{TIM\_BDTR\_BKP@{TIM\_BDTR\_BKP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_BKP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+BKP~0x2000U}

Break Polarity ~\newline
 

Definition at line 6435 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG@{TIM\_BDTR\_DTG}}
\index{TIM\_BDTR\_DTG@{TIM\_BDTR\_DTG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG~0x00\+FFU}

DTG[0\+:7] bits (Dead-\/\+Time Generator set-\/up) 

Definition at line 6418 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_0@{TIM\_BDTR\_DTG\_0}}
\index{TIM\_BDTR\_DTG\_0@{TIM\_BDTR\_DTG\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0~0x0001U}

Bit 0 

Definition at line 6419 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_1@{TIM\_BDTR\_DTG\_1}}
\index{TIM\_BDTR\_DTG\_1@{TIM\_BDTR\_DTG\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1~0x0002U}

Bit 1 

Definition at line 6420 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_2@{TIM\_BDTR\_DTG\_2}}
\index{TIM\_BDTR\_DTG\_2@{TIM\_BDTR\_DTG\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2~0x0004U}

Bit 2 

Definition at line 6421 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_3@{TIM\_BDTR\_DTG\_3}}
\index{TIM\_BDTR\_DTG\_3@{TIM\_BDTR\_DTG\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG\_3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3~0x0008U}

Bit 3 

Definition at line 6422 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_4@{TIM\_BDTR\_DTG\_4}}
\index{TIM\_BDTR\_DTG\_4@{TIM\_BDTR\_DTG\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG\_4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4~0x0010U}

Bit 4 

Definition at line 6423 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_5@{TIM\_BDTR\_DTG\_5}}
\index{TIM\_BDTR\_DTG\_5@{TIM\_BDTR\_DTG\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG\_5}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5~0x0020U}

Bit 5 

Definition at line 6424 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_6@{TIM\_BDTR\_DTG\_6}}
\index{TIM\_BDTR\_DTG\_6@{TIM\_BDTR\_DTG\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG\_6}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6~0x0040U}

Bit 6 

Definition at line 6425 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_7@{TIM\_BDTR\_DTG\_7}}
\index{TIM\_BDTR\_DTG\_7@{TIM\_BDTR\_DTG\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_DTG\_7}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7~0x0080U}

Bit 7 

Definition at line 6426 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK@{TIM\_BDTR\_LOCK}}
\index{TIM\_BDTR\_LOCK@{TIM\_BDTR\_LOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_LOCK}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK~0x0300U}

LOCK[1\+:0] bits (Lock Configuration) 

Definition at line 6428 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK\_0@{TIM\_BDTR\_LOCK\_0}}
\index{TIM\_BDTR\_LOCK\_0@{TIM\_BDTR\_LOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_LOCK\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0~0x0100U}

Bit 0 

Definition at line 6429 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK\_1@{TIM\_BDTR\_LOCK\_1}}
\index{TIM\_BDTR\_LOCK\_1@{TIM\_BDTR\_LOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_LOCK\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1~0x0200U}

Bit 1 

Definition at line 6430 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_MOE@{TIM\_BDTR\_MOE}}
\index{TIM\_BDTR\_MOE@{TIM\_BDTR\_MOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_MOE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+MOE~0x8000U}

Main Output enable ~\newline
 

Definition at line 6437 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_OSSI@{TIM\_BDTR\_OSSI}}
\index{TIM\_BDTR\_OSSI@{TIM\_BDTR\_OSSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_OSSI}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+OSSI~0x0400U}

Off-\/\+State Selection for Idle mode 

Definition at line 6432 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_OSSR@{TIM\_BDTR\_OSSR}}
\index{TIM\_BDTR\_OSSR@{TIM\_BDTR\_OSSR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_BDTR\_OSSR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+OSSR~0x0800U}

Off-\/\+State Selection for Run mode ~\newline
 

Definition at line 6433 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1E@{TIM\_CCER\_CC1E}}
\index{TIM\_CCER\_CC1E@{TIM\_CCER\_CC1E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC1E}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1E~0x0001U}

Capture/\+Compare 1 output enable ~\newline
 

Definition at line 6377 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1NE@{TIM\_CCER\_CC1NE}}
\index{TIM\_CCER\_CC1NE@{TIM\_CCER\_CC1NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC1NE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1\+NE~0x0004U}

Capture/\+Compare 1 Complementary output enable ~\newline
 

Definition at line 6379 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1NP@{TIM\_CCER\_CC1NP}}
\index{TIM\_CCER\_CC1NP@{TIM\_CCER\_CC1NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC1NP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1\+NP~0x0008U}

Capture/\+Compare 1 Complementary output Polarity 

Definition at line 6380 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1P@{TIM\_CCER\_CC1P}}
\index{TIM\_CCER\_CC1P@{TIM\_CCER\_CC1P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC1P}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1P~0x0002U}

Capture/\+Compare 1 output Polarity ~\newline
 

Definition at line 6378 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2E@{TIM\_CCER\_CC2E}}
\index{TIM\_CCER\_CC2E@{TIM\_CCER\_CC2E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC2E}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2E~0x0010U}

Capture/\+Compare 2 output enable ~\newline
 

Definition at line 6381 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2NE@{TIM\_CCER\_CC2NE}}
\index{TIM\_CCER\_CC2NE@{TIM\_CCER\_CC2NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC2NE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2\+NE~0x0040U}

Capture/\+Compare 2 Complementary output enable ~\newline
 

Definition at line 6383 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2NP@{TIM\_CCER\_CC2NP}}
\index{TIM\_CCER\_CC2NP@{TIM\_CCER\_CC2NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC2NP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2\+NP~0x0080U}

Capture/\+Compare 2 Complementary output Polarity 

Definition at line 6384 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2P@{TIM\_CCER\_CC2P}}
\index{TIM\_CCER\_CC2P@{TIM\_CCER\_CC2P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC2P}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2P~0x0020U}

Capture/\+Compare 2 output Polarity ~\newline
 

Definition at line 6382 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3E@{TIM\_CCER\_CC3E}}
\index{TIM\_CCER\_CC3E@{TIM\_CCER\_CC3E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC3E}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3E~0x0100U}

Capture/\+Compare 3 output enable ~\newline
 

Definition at line 6385 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3NE@{TIM\_CCER\_CC3NE}}
\index{TIM\_CCER\_CC3NE@{TIM\_CCER\_CC3NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC3NE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3\+NE~0x0400U}

Capture/\+Compare 3 Complementary output enable ~\newline
 

Definition at line 6387 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3NP@{TIM\_CCER\_CC3NP}}
\index{TIM\_CCER\_CC3NP@{TIM\_CCER\_CC3NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC3NP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3\+NP~0x0800U}

Capture/\+Compare 3 Complementary output Polarity 

Definition at line 6388 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3P@{TIM\_CCER\_CC3P}}
\index{TIM\_CCER\_CC3P@{TIM\_CCER\_CC3P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC3P}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3P~0x0200U}

Capture/\+Compare 3 output Polarity ~\newline
 

Definition at line 6386 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4E@{TIM\_CCER\_CC4E}}
\index{TIM\_CCER\_CC4E@{TIM\_CCER\_CC4E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC4E}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4E~0x1000U}

Capture/\+Compare 4 output enable ~\newline
 

Definition at line 6389 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4NP@{TIM\_CCER\_CC4NP}}
\index{TIM\_CCER\_CC4NP@{TIM\_CCER\_CC4NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC4NP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4\+NP~0x8000U}

Capture/\+Compare 4 Complementary output Polarity 

Definition at line 6391 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4P@{TIM\_CCER\_CC4P}}
\index{TIM\_CCER\_CC4P@{TIM\_CCER\_CC4P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCER\_CC4P}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4P~0x2000U}

Capture/\+Compare 4 output Polarity ~\newline
 

Definition at line 6390 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S@{TIM\_CCMR1\_CC1S}}
\index{TIM\_CCMR1\_CC1S@{TIM\_CCMR1\_CC1S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_CC1S}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1S~0x0003U}

CC1S[1\+:0] bits (Capture/\+Compare 1 Selection) 

Definition at line 6275 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S\_0@{TIM\_CCMR1\_CC1S\_0}}
\index{TIM\_CCMR1\_CC1S\_0@{TIM\_CCMR1\_CC1S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_CC1S\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0~0x0001U}

Bit 0 

Definition at line 6276 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S\_1@{TIM\_CCMR1\_CC1S\_1}}
\index{TIM\_CCMR1\_CC1S\_1@{TIM\_CCMR1\_CC1S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_CC1S\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1~0x0002U}

Bit 1 

Definition at line 6277 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S@{TIM\_CCMR1\_CC2S}}
\index{TIM\_CCMR1\_CC2S@{TIM\_CCMR1\_CC2S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_CC2S}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2S~0x0300U}

CC2S[1\+:0] bits (Capture/\+Compare 2 Selection) 

Definition at line 6289 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S\_0@{TIM\_CCMR1\_CC2S\_0}}
\index{TIM\_CCMR1\_CC2S\_0@{TIM\_CCMR1\_CC2S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_CC2S\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0~0x0100U}

Bit 0 

Definition at line 6290 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S\_1@{TIM\_CCMR1\_CC2S\_1}}
\index{TIM\_CCMR1\_CC2S\_1@{TIM\_CCMR1\_CC2S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_CC2S\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1~0x0200U}

Bit 1 

Definition at line 6291 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F@{TIM\_CCMR1\_IC1F}}
\index{TIM\_CCMR1\_IC1F@{TIM\_CCMR1\_IC1F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC1F}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1F~0x00\+F0U}

IC1F[3\+:0] bits (Input Capture 1 Filter) ~\newline
 

Definition at line 6309 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_0@{TIM\_CCMR1\_IC1F\_0}}
\index{TIM\_CCMR1\_IC1F\_0@{TIM\_CCMR1\_IC1F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC1F\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0~0x0010U}

Bit 0 

Definition at line 6310 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_1@{TIM\_CCMR1\_IC1F\_1}}
\index{TIM\_CCMR1\_IC1F\_1@{TIM\_CCMR1\_IC1F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC1F\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1~0x0020U}

Bit 1 

Definition at line 6311 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_2@{TIM\_CCMR1\_IC1F\_2}}
\index{TIM\_CCMR1\_IC1F\_2@{TIM\_CCMR1\_IC1F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC1F\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2~0x0040U}

Bit 2 

Definition at line 6312 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_3@{TIM\_CCMR1\_IC1F\_3}}
\index{TIM\_CCMR1\_IC1F\_3@{TIM\_CCMR1\_IC1F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC1F\_3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3~0x0080U}

Bit 3 

Definition at line 6313 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC@{TIM\_CCMR1\_IC1PSC}}
\index{TIM\_CCMR1\_IC1PSC@{TIM\_CCMR1\_IC1PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC1PSC}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC~0x000\+CU}

IC1\+PSC[1\+:0] bits (Input Capture 1 Prescaler) 

Definition at line 6305 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC\_0@{TIM\_CCMR1\_IC1PSC\_0}}
\index{TIM\_CCMR1\_IC1PSC\_0@{TIM\_CCMR1\_IC1PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC1PSC\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0~0x0004U}

Bit 0 

Definition at line 6306 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC\_1@{TIM\_CCMR1\_IC1PSC\_1}}
\index{TIM\_CCMR1\_IC1PSC\_1@{TIM\_CCMR1\_IC1PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC1PSC\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1~0x0008U}

Bit 1 

Definition at line 6307 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F@{TIM\_CCMR1\_IC2F}}
\index{TIM\_CCMR1\_IC2F@{TIM\_CCMR1\_IC2F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC2F}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2F~0x\+F000U}

IC2F[3\+:0] bits (Input Capture 2 Filter) ~\newline
 

Definition at line 6319 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_0@{TIM\_CCMR1\_IC2F\_0}}
\index{TIM\_CCMR1\_IC2F\_0@{TIM\_CCMR1\_IC2F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC2F\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0~0x1000U}

Bit 0 

Definition at line 6320 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_1@{TIM\_CCMR1\_IC2F\_1}}
\index{TIM\_CCMR1\_IC2F\_1@{TIM\_CCMR1\_IC2F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC2F\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1~0x2000U}

Bit 1 

Definition at line 6321 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_2@{TIM\_CCMR1\_IC2F\_2}}
\index{TIM\_CCMR1\_IC2F\_2@{TIM\_CCMR1\_IC2F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC2F\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2~0x4000U}

Bit 2 

Definition at line 6322 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_3@{TIM\_CCMR1\_IC2F\_3}}
\index{TIM\_CCMR1\_IC2F\_3@{TIM\_CCMR1\_IC2F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC2F\_3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3~0x8000U}

Bit 3 

Definition at line 6323 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC@{TIM\_CCMR1\_IC2PSC}}
\index{TIM\_CCMR1\_IC2PSC@{TIM\_CCMR1\_IC2PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC2PSC}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC~0x0\+C00U}

IC2\+PSC[1\+:0] bits (Input Capture 2 Prescaler) ~\newline
 

Definition at line 6315 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC\_0@{TIM\_CCMR1\_IC2PSC\_0}}
\index{TIM\_CCMR1\_IC2PSC\_0@{TIM\_CCMR1\_IC2PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC2PSC\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0~0x0400U}

Bit 0 

Definition at line 6316 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC\_1@{TIM\_CCMR1\_IC2PSC\_1}}
\index{TIM\_CCMR1\_IC2PSC\_1@{TIM\_CCMR1\_IC2PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_IC2PSC\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1~0x0800U}

Bit 1 

Definition at line 6317 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1CE@{TIM\_CCMR1\_OC1CE}}
\index{TIM\_CCMR1\_OC1CE@{TIM\_CCMR1\_OC1CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC1CE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE~0x0080U}

Output Compare 1Clear Enable ~\newline
 

Definition at line 6287 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1FE@{TIM\_CCMR1\_OC1FE}}
\index{TIM\_CCMR1\_OC1FE@{TIM\_CCMR1\_OC1FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC1FE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE~0x0004U}

Output Compare 1 Fast enable ~\newline
 

Definition at line 6279 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M@{TIM\_CCMR1\_OC1M}}
\index{TIM\_CCMR1\_OC1M@{TIM\_CCMR1\_OC1M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC1M}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1M~0x0070U}

OC1M[2\+:0] bits (Output Compare 1 Mode) ~\newline
 

Definition at line 6282 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_0@{TIM\_CCMR1\_OC1M\_0}}
\index{TIM\_CCMR1\_OC1M\_0@{TIM\_CCMR1\_OC1M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC1M\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0~0x0010U}

Bit 0 

Definition at line 6283 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_1@{TIM\_CCMR1\_OC1M\_1}}
\index{TIM\_CCMR1\_OC1M\_1@{TIM\_CCMR1\_OC1M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC1M\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1~0x0020U}

Bit 1 

Definition at line 6284 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_2@{TIM\_CCMR1\_OC1M\_2}}
\index{TIM\_CCMR1\_OC1M\_2@{TIM\_CCMR1\_OC1M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC1M\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2~0x0040U}

Bit 2 

Definition at line 6285 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1PE@{TIM\_CCMR1\_OC1PE}}
\index{TIM\_CCMR1\_OC1PE@{TIM\_CCMR1\_OC1PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC1PE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE~0x0008U}

Output Compare 1 Preload enable ~\newline
 

Definition at line 6280 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2CE@{TIM\_CCMR1\_OC2CE}}
\index{TIM\_CCMR1\_OC2CE@{TIM\_CCMR1\_OC2CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC2CE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE~0x8000U}

Output Compare 2 Clear Enable 

Definition at line 6301 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2FE@{TIM\_CCMR1\_OC2FE}}
\index{TIM\_CCMR1\_OC2FE@{TIM\_CCMR1\_OC2FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC2FE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE~0x0400U}

Output Compare 2 Fast enable ~\newline
 

Definition at line 6293 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M@{TIM\_CCMR1\_OC2M}}
\index{TIM\_CCMR1\_OC2M@{TIM\_CCMR1\_OC2M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC2M}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2M~0x7000U}

OC2M[2\+:0] bits (Output Compare 2 Mode) ~\newline
 

Definition at line 6296 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_0@{TIM\_CCMR1\_OC2M\_0}}
\index{TIM\_CCMR1\_OC2M\_0@{TIM\_CCMR1\_OC2M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC2M\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0~0x1000U}

Bit 0 

Definition at line 6297 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_1@{TIM\_CCMR1\_OC2M\_1}}
\index{TIM\_CCMR1\_OC2M\_1@{TIM\_CCMR1\_OC2M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC2M\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1~0x2000U}

Bit 1 

Definition at line 6298 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_2@{TIM\_CCMR1\_OC2M\_2}}
\index{TIM\_CCMR1\_OC2M\_2@{TIM\_CCMR1\_OC2M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC2M\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2~0x4000U}

Bit 2 

Definition at line 6299 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2PE@{TIM\_CCMR1\_OC2PE}}
\index{TIM\_CCMR1\_OC2PE@{TIM\_CCMR1\_OC2PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR1\_OC2PE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE~0x0800U}

Output Compare 2 Preload enable ~\newline
 

Definition at line 6294 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S@{TIM\_CCMR2\_CC3S}}
\index{TIM\_CCMR2\_CC3S@{TIM\_CCMR2\_CC3S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_CC3S}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3S~0x0003U}

CC3S[1\+:0] bits (Capture/\+Compare 3 Selection) ~\newline
 

Definition at line 6326 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S\_0@{TIM\_CCMR2\_CC3S\_0}}
\index{TIM\_CCMR2\_CC3S\_0@{TIM\_CCMR2\_CC3S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_CC3S\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0~0x0001U}

Bit 0 

Definition at line 6327 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S\_1@{TIM\_CCMR2\_CC3S\_1}}
\index{TIM\_CCMR2\_CC3S\_1@{TIM\_CCMR2\_CC3S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_CC3S\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1~0x0002U}

Bit 1 

Definition at line 6328 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S@{TIM\_CCMR2\_CC4S}}
\index{TIM\_CCMR2\_CC4S@{TIM\_CCMR2\_CC4S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_CC4S}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4S~0x0300U}

CC4S[1\+:0] bits (Capture/\+Compare 4 Selection) 

Definition at line 6340 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S\_0@{TIM\_CCMR2\_CC4S\_0}}
\index{TIM\_CCMR2\_CC4S\_0@{TIM\_CCMR2\_CC4S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_CC4S\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0~0x0100U}

Bit 0 

Definition at line 6341 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S\_1@{TIM\_CCMR2\_CC4S\_1}}
\index{TIM\_CCMR2\_CC4S\_1@{TIM\_CCMR2\_CC4S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_CC4S\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1~0x0200U}

Bit 1 

Definition at line 6342 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F@{TIM\_CCMR2\_IC3F}}
\index{TIM\_CCMR2\_IC3F@{TIM\_CCMR2\_IC3F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC3F}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3F~0x00\+F0U}

IC3F[3\+:0] bits (Input Capture 3 Filter) 

Definition at line 6360 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_0@{TIM\_CCMR2\_IC3F\_0}}
\index{TIM\_CCMR2\_IC3F\_0@{TIM\_CCMR2\_IC3F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC3F\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0~0x0010U}

Bit 0 

Definition at line 6361 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_1@{TIM\_CCMR2\_IC3F\_1}}
\index{TIM\_CCMR2\_IC3F\_1@{TIM\_CCMR2\_IC3F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC3F\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1~0x0020U}

Bit 1 

Definition at line 6362 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_2@{TIM\_CCMR2\_IC3F\_2}}
\index{TIM\_CCMR2\_IC3F\_2@{TIM\_CCMR2\_IC3F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC3F\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2~0x0040U}

Bit 2 

Definition at line 6363 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_3@{TIM\_CCMR2\_IC3F\_3}}
\index{TIM\_CCMR2\_IC3F\_3@{TIM\_CCMR2\_IC3F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC3F\_3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3~0x0080U}

Bit 3 

Definition at line 6364 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC@{TIM\_CCMR2\_IC3PSC}}
\index{TIM\_CCMR2\_IC3PSC@{TIM\_CCMR2\_IC3PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC3PSC}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC~0x000\+CU}

IC3\+PSC[1\+:0] bits (Input Capture 3 Prescaler) 

Definition at line 6356 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC\_0@{TIM\_CCMR2\_IC3PSC\_0}}
\index{TIM\_CCMR2\_IC3PSC\_0@{TIM\_CCMR2\_IC3PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC3PSC\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0~0x0004U}

Bit 0 

Definition at line 6357 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC\_1@{TIM\_CCMR2\_IC3PSC\_1}}
\index{TIM\_CCMR2\_IC3PSC\_1@{TIM\_CCMR2\_IC3PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC3PSC\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1~0x0008U}

Bit 1 

Definition at line 6358 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F@{TIM\_CCMR2\_IC4F}}
\index{TIM\_CCMR2\_IC4F@{TIM\_CCMR2\_IC4F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC4F}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4F~0x\+F000U}

IC4F[3\+:0] bits (Input Capture 4 Filter) 

Definition at line 6370 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_0@{TIM\_CCMR2\_IC4F\_0}}
\index{TIM\_CCMR2\_IC4F\_0@{TIM\_CCMR2\_IC4F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC4F\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0~0x1000U}

Bit 0 

Definition at line 6371 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_1@{TIM\_CCMR2\_IC4F\_1}}
\index{TIM\_CCMR2\_IC4F\_1@{TIM\_CCMR2\_IC4F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC4F\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1~0x2000U}

Bit 1 

Definition at line 6372 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_2@{TIM\_CCMR2\_IC4F\_2}}
\index{TIM\_CCMR2\_IC4F\_2@{TIM\_CCMR2\_IC4F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC4F\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2~0x4000U}

Bit 2 

Definition at line 6373 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_3@{TIM\_CCMR2\_IC4F\_3}}
\index{TIM\_CCMR2\_IC4F\_3@{TIM\_CCMR2\_IC4F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC4F\_3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3~0x8000U}

Bit 3 

Definition at line 6374 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC@{TIM\_CCMR2\_IC4PSC}}
\index{TIM\_CCMR2\_IC4PSC@{TIM\_CCMR2\_IC4PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC4PSC}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC~0x0\+C00U}

IC4\+PSC[1\+:0] bits (Input Capture 4 Prescaler) 

Definition at line 6366 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC\_0@{TIM\_CCMR2\_IC4PSC\_0}}
\index{TIM\_CCMR2\_IC4PSC\_0@{TIM\_CCMR2\_IC4PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC4PSC\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0~0x0400U}

Bit 0 

Definition at line 6367 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC\_1@{TIM\_CCMR2\_IC4PSC\_1}}
\index{TIM\_CCMR2\_IC4PSC\_1@{TIM\_CCMR2\_IC4PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_IC4PSC\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1~0x0800U}

Bit 1 

Definition at line 6368 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3CE@{TIM\_CCMR2\_OC3CE}}
\index{TIM\_CCMR2\_OC3CE@{TIM\_CCMR2\_OC3CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC3CE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE~0x0080U}

Output Compare 3 Clear Enable 

Definition at line 6338 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3FE@{TIM\_CCMR2\_OC3FE}}
\index{TIM\_CCMR2\_OC3FE@{TIM\_CCMR2\_OC3FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC3FE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE~0x0004U}

Output Compare 3 Fast enable ~\newline
 

Definition at line 6330 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M@{TIM\_CCMR2\_OC3M}}
\index{TIM\_CCMR2\_OC3M@{TIM\_CCMR2\_OC3M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC3M}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3M~0x0070U}

OC3M[2\+:0] bits (Output Compare 3 Mode) 

Definition at line 6333 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_0@{TIM\_CCMR2\_OC3M\_0}}
\index{TIM\_CCMR2\_OC3M\_0@{TIM\_CCMR2\_OC3M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC3M\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0~0x0010U}

Bit 0 

Definition at line 6334 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_1@{TIM\_CCMR2\_OC3M\_1}}
\index{TIM\_CCMR2\_OC3M\_1@{TIM\_CCMR2\_OC3M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC3M\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1~0x0020U}

Bit 1 

Definition at line 6335 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_2@{TIM\_CCMR2\_OC3M\_2}}
\index{TIM\_CCMR2\_OC3M\_2@{TIM\_CCMR2\_OC3M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC3M\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2~0x0040U}

Bit 2 

Definition at line 6336 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3PE@{TIM\_CCMR2\_OC3PE}}
\index{TIM\_CCMR2\_OC3PE@{TIM\_CCMR2\_OC3PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC3PE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE~0x0008U}

Output Compare 3 Preload enable ~\newline
 

Definition at line 6331 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4CE@{TIM\_CCMR2\_OC4CE}}
\index{TIM\_CCMR2\_OC4CE@{TIM\_CCMR2\_OC4CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC4CE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE~0x8000U}

Output Compare 4 Clear Enable 

Definition at line 6352 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4FE@{TIM\_CCMR2\_OC4FE}}
\index{TIM\_CCMR2\_OC4FE@{TIM\_CCMR2\_OC4FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC4FE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE~0x0400U}

Output Compare 4 Fast enable ~\newline
 

Definition at line 6344 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M@{TIM\_CCMR2\_OC4M}}
\index{TIM\_CCMR2\_OC4M@{TIM\_CCMR2\_OC4M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC4M}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4M~0x7000U}

OC4M[2\+:0] bits (Output Compare 4 Mode) 

Definition at line 6347 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_0@{TIM\_CCMR2\_OC4M\_0}}
\index{TIM\_CCMR2\_OC4M\_0@{TIM\_CCMR2\_OC4M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC4M\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0~0x1000U}

Bit 0 

Definition at line 6348 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_1@{TIM\_CCMR2\_OC4M\_1}}
\index{TIM\_CCMR2\_OC4M\_1@{TIM\_CCMR2\_OC4M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC4M\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1~0x2000U}

Bit 1 

Definition at line 6349 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_2@{TIM\_CCMR2\_OC4M\_2}}
\index{TIM\_CCMR2\_OC4M\_2@{TIM\_CCMR2\_OC4M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC4M\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2~0x4000U}

Bit 2 

Definition at line 6350 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4PE@{TIM\_CCMR2\_OC4PE}}
\index{TIM\_CCMR2\_OC4PE@{TIM\_CCMR2\_OC4PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCMR2\_OC4PE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE~0x0800U}

Output Compare 4 Preload enable 

Definition at line 6345 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR1\_CCR1@{TIM\_CCR1\_CCR1}}
\index{TIM\_CCR1\_CCR1@{TIM\_CCR1\_CCR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCR1\_CCR1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR1\+\_\+\+CCR1~0x\+FFFFU}

Capture/\+Compare 1 Value ~\newline
 

Definition at line 6406 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR2\_CCR2@{TIM\_CCR2\_CCR2}}
\index{TIM\_CCR2\_CCR2@{TIM\_CCR2\_CCR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCR2\_CCR2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR2\+\_\+\+CCR2~0x\+FFFFU}

Capture/\+Compare 2 Value ~\newline
 

Definition at line 6409 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR3\_CCR3@{TIM\_CCR3\_CCR3}}
\index{TIM\_CCR3\_CCR3@{TIM\_CCR3\_CCR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCR3\_CCR3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR3\+\_\+\+CCR3~0x\+FFFFU}

Capture/\+Compare 3 Value ~\newline
 

Definition at line 6412 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR4\_CCR4@{TIM\_CCR4\_CCR4}}
\index{TIM\_CCR4\_CCR4@{TIM\_CCR4\_CCR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CCR4\_CCR4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR4\+\_\+\+CCR4~0x\+FFFFU}

Capture/\+Compare 4 Value ~\newline
 

Definition at line 6415 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CNT\_CNT@{TIM\_CNT\_CNT}}
\index{TIM\_CNT\_CNT@{TIM\_CNT\_CNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CNT\_CNT}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CNT\+\_\+\+CNT~0x\+FFFFU}

Counter Value ~\newline
 

Definition at line 6394 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_ARPE@{TIM\_CR1\_ARPE}}
\index{TIM\_CR1\_ARPE@{TIM\_CR1\_ARPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_ARPE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+ARPE~0x0080U}

Auto-\/reload preload enable ~\newline
 

Definition at line 6182 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CEN@{TIM\_CR1\_CEN}}
\index{TIM\_CR1\_CEN@{TIM\_CR1\_CEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_CEN}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CEN~0x0001U}

Counter enable ~\newline
 

Definition at line 6172 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD@{TIM\_CR1\_CKD}}
\index{TIM\_CR1\_CKD@{TIM\_CR1\_CKD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_CKD}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD~0x0300U}

CKD[1\+:0] bits (clock division) 

Definition at line 6184 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD\_0@{TIM\_CR1\_CKD\_0}}
\index{TIM\_CR1\_CKD\_0@{TIM\_CR1\_CKD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_CKD\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0~0x0100U}

Bit 0 

Definition at line 6185 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD\_1@{TIM\_CR1\_CKD\_1}}
\index{TIM\_CR1\_CKD\_1@{TIM\_CR1\_CKD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_CKD\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1~0x0200U}

Bit 1 

Definition at line 6186 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS@{TIM\_CR1\_CMS}}
\index{TIM\_CR1\_CMS@{TIM\_CR1\_CMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_CMS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS~0x0060U}

CMS[1\+:0] bits (Center-\/aligned mode selection) 

Definition at line 6178 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS\_0@{TIM\_CR1\_CMS\_0}}
\index{TIM\_CR1\_CMS\_0@{TIM\_CR1\_CMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_CMS\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0~0x0020U}

Bit 0 

Definition at line 6179 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS\_1@{TIM\_CR1\_CMS\_1}}
\index{TIM\_CR1\_CMS\_1@{TIM\_CR1\_CMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_CMS\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1~0x0040U}

Bit 1 

Definition at line 6180 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_DIR@{TIM\_CR1\_DIR}}
\index{TIM\_CR1\_DIR@{TIM\_CR1\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_DIR}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+DIR~0x0010U}

Direction ~\newline
 

Definition at line 6176 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_OPM@{TIM\_CR1\_OPM}}
\index{TIM\_CR1\_OPM@{TIM\_CR1\_OPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_OPM}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+OPM~0x0008U}

One pulse mode ~\newline
 

Definition at line 6175 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_UDIS@{TIM\_CR1\_UDIS}}
\index{TIM\_CR1\_UDIS@{TIM\_CR1\_UDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_UDIS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+UDIS~0x0002U}

Update disable ~\newline
 

Definition at line 6173 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_URS@{TIM\_CR1\_URS}}
\index{TIM\_CR1\_URS@{TIM\_CR1\_URS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR1\_URS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+URS~0x0004U}

Update request source 

Definition at line 6174 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCDS@{TIM\_CR2\_CCDS}}
\index{TIM\_CR2\_CCDS@{TIM\_CR2\_CCDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_CCDS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCDS~0x0008U}

Capture/\+Compare DMA Selection ~\newline
 

Definition at line 6191 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCPC@{TIM\_CR2\_CCPC}}
\index{TIM\_CR2\_CCPC@{TIM\_CR2\_CCPC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_CCPC}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCPC~0x0001U}

Capture/\+Compare Preloaded Control ~\newline
 

Definition at line 6189 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCUS@{TIM\_CR2\_CCUS}}
\index{TIM\_CR2\_CCUS@{TIM\_CR2\_CCUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_CCUS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCUS~0x0004U}

Capture/\+Compare Control Update Selection 

Definition at line 6190 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS@{TIM\_CR2\_MMS}}
\index{TIM\_CR2\_MMS@{TIM\_CR2\_MMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_MMS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS~0x0070U}

MMS[2\+:0] bits (Master Mode Selection) 

Definition at line 6193 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_0@{TIM\_CR2\_MMS\_0}}
\index{TIM\_CR2\_MMS\_0@{TIM\_CR2\_MMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_MMS\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0~0x0010U}

Bit 0 

Definition at line 6194 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_1@{TIM\_CR2\_MMS\_1}}
\index{TIM\_CR2\_MMS\_1@{TIM\_CR2\_MMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_MMS\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1~0x0020U}

Bit 1 

Definition at line 6195 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_2@{TIM\_CR2\_MMS\_2}}
\index{TIM\_CR2\_MMS\_2@{TIM\_CR2\_MMS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_MMS\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2~0x0040U}

Bit 2 

Definition at line 6196 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS1@{TIM\_CR2\_OIS1}}
\index{TIM\_CR2\_OIS1@{TIM\_CR2\_OIS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_OIS1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS1~0x0100U}

Output Idle state 1 (OC1 output) ~\newline
 

Definition at line 6199 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS1N@{TIM\_CR2\_OIS1N}}
\index{TIM\_CR2\_OIS1N@{TIM\_CR2\_OIS1N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_OIS1N}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS1N~0x0200U}

Output Idle state 1 (OC1N output) 

Definition at line 6200 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS2@{TIM\_CR2\_OIS2}}
\index{TIM\_CR2\_OIS2@{TIM\_CR2\_OIS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_OIS2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS2~0x0400U}

Output Idle state 2 (OC2 output) ~\newline
 

Definition at line 6201 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS2N@{TIM\_CR2\_OIS2N}}
\index{TIM\_CR2\_OIS2N@{TIM\_CR2\_OIS2N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_OIS2N}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS2N~0x0800U}

Output Idle state 2 (OC2N output) 

Definition at line 6202 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS3@{TIM\_CR2\_OIS3}}
\index{TIM\_CR2\_OIS3@{TIM\_CR2\_OIS3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_OIS3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS3~0x1000U}

Output Idle state 3 (OC3 output) ~\newline
 

Definition at line 6203 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS3N@{TIM\_CR2\_OIS3N}}
\index{TIM\_CR2\_OIS3N@{TIM\_CR2\_OIS3N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_OIS3N}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS3N~0x2000U}

Output Idle state 3 (OC3N output) 

Definition at line 6204 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS4@{TIM\_CR2\_OIS4}}
\index{TIM\_CR2\_OIS4@{TIM\_CR2\_OIS4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_OIS4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS4~0x4000U}

Output Idle state 4 (OC4 output) ~\newline
 

Definition at line 6205 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_TI1S@{TIM\_CR2\_TI1S}}
\index{TIM\_CR2\_TI1S@{TIM\_CR2\_TI1S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_CR2\_TI1S}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+TI1S~0x0080U}

TI1 Selection 

Definition at line 6198 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA@{TIM\_DCR\_DBA}}
\index{TIM\_DCR\_DBA@{TIM\_DCR\_DBA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBA}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA~0x001\+FU}

DBA[4\+:0] bits (DMA Base Address) 

Definition at line 6440 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_0@{TIM\_DCR\_DBA\_0}}
\index{TIM\_DCR\_DBA\_0@{TIM\_DCR\_DBA\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBA\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0~0x0001U}

Bit 0 

Definition at line 6441 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_1@{TIM\_DCR\_DBA\_1}}
\index{TIM\_DCR\_DBA\_1@{TIM\_DCR\_DBA\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBA\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1~0x0002U}

Bit 1 

Definition at line 6442 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_2@{TIM\_DCR\_DBA\_2}}
\index{TIM\_DCR\_DBA\_2@{TIM\_DCR\_DBA\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBA\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2~0x0004U}

Bit 2 

Definition at line 6443 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_3@{TIM\_DCR\_DBA\_3}}
\index{TIM\_DCR\_DBA\_3@{TIM\_DCR\_DBA\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBA\_3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3~0x0008U}

Bit 3 

Definition at line 6444 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_4@{TIM\_DCR\_DBA\_4}}
\index{TIM\_DCR\_DBA\_4@{TIM\_DCR\_DBA\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBA\_4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4~0x0010U}

Bit 4 

Definition at line 6445 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL@{TIM\_DCR\_DBL}}
\index{TIM\_DCR\_DBL@{TIM\_DCR\_DBL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBL}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL~0x1\+F00U}

DBL[4\+:0] bits (DMA Burst Length) 

Definition at line 6447 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_0@{TIM\_DCR\_DBL\_0}}
\index{TIM\_DCR\_DBL\_0@{TIM\_DCR\_DBL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBL\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0~0x0100U}

Bit 0 

Definition at line 6448 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_1@{TIM\_DCR\_DBL\_1}}
\index{TIM\_DCR\_DBL\_1@{TIM\_DCR\_DBL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBL\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1~0x0200U}

Bit 1 

Definition at line 6449 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_2@{TIM\_DCR\_DBL\_2}}
\index{TIM\_DCR\_DBL\_2@{TIM\_DCR\_DBL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBL\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2~0x0400U}

Bit 2 

Definition at line 6450 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_3@{TIM\_DCR\_DBL\_3}}
\index{TIM\_DCR\_DBL\_3@{TIM\_DCR\_DBL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBL\_3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3~0x0800U}

Bit 3 

Definition at line 6451 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_4@{TIM\_DCR\_DBL\_4}}
\index{TIM\_DCR\_DBL\_4@{TIM\_DCR\_DBL\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DCR\_DBL\_4}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4~0x1000U}

Bit 4 

Definition at line 6452 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_BIE@{TIM\_DIER\_BIE}}
\index{TIM\_DIER\_BIE@{TIM\_DIER\_BIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_BIE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+BIE~0x0080U}

Break interrupt enable ~\newline
 

Definition at line 6241 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC1DE@{TIM\_DIER\_CC1DE}}
\index{TIM\_DIER\_CC1DE@{TIM\_DIER\_CC1DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_CC1DE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC1\+DE~0x0200U}

Capture/\+Compare 1 DMA request enable 

Definition at line 6243 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC1IE@{TIM\_DIER\_CC1IE}}
\index{TIM\_DIER\_CC1IE@{TIM\_DIER\_CC1IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_CC1IE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC1\+IE~0x0002U}

Capture/\+Compare 1 interrupt enable ~\newline
 

Definition at line 6235 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC2DE@{TIM\_DIER\_CC2DE}}
\index{TIM\_DIER\_CC2DE@{TIM\_DIER\_CC2DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_CC2DE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC2\+DE~0x0400U}

Capture/\+Compare 2 DMA request enable 

Definition at line 6244 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC2IE@{TIM\_DIER\_CC2IE}}
\index{TIM\_DIER\_CC2IE@{TIM\_DIER\_CC2IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_CC2IE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC2\+IE~0x0004U}

Capture/\+Compare 2 interrupt enable ~\newline
 

Definition at line 6236 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC3DE@{TIM\_DIER\_CC3DE}}
\index{TIM\_DIER\_CC3DE@{TIM\_DIER\_CC3DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_CC3DE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC3\+DE~0x0800U}

Capture/\+Compare 3 DMA request enable 

Definition at line 6245 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC3IE@{TIM\_DIER\_CC3IE}}
\index{TIM\_DIER\_CC3IE@{TIM\_DIER\_CC3IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_CC3IE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC3\+IE~0x0008U}

Capture/\+Compare 3 interrupt enable ~\newline
 

Definition at line 6237 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC4DE@{TIM\_DIER\_CC4DE}}
\index{TIM\_DIER\_CC4DE@{TIM\_DIER\_CC4DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_CC4DE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC4\+DE~0x1000U}

Capture/\+Compare 4 DMA request enable 

Definition at line 6246 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC4IE@{TIM\_DIER\_CC4IE}}
\index{TIM\_DIER\_CC4IE@{TIM\_DIER\_CC4IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_CC4IE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC4\+IE~0x0010U}

Capture/\+Compare 4 interrupt enable ~\newline
 

Definition at line 6238 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_COMDE@{TIM\_DIER\_COMDE}}
\index{TIM\_DIER\_COMDE@{TIM\_DIER\_COMDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_COMDE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+COMDE~0x2000U}

COM DMA request enable ~\newline
 

Definition at line 6247 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_COMIE@{TIM\_DIER\_COMIE}}
\index{TIM\_DIER\_COMIE@{TIM\_DIER\_COMIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_COMIE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+COMIE~0x0020U}

COM interrupt enable ~\newline
 

Definition at line 6239 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_TDE@{TIM\_DIER\_TDE}}
\index{TIM\_DIER\_TDE@{TIM\_DIER\_TDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_TDE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+TDE~0x4000U}

Trigger DMA request enable ~\newline
 

Definition at line 6248 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_TIE@{TIM\_DIER\_TIE}}
\index{TIM\_DIER\_TIE@{TIM\_DIER\_TIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_TIE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+TIE~0x0040U}

Trigger interrupt enable ~\newline
 

Definition at line 6240 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_UDE@{TIM\_DIER\_UDE}}
\index{TIM\_DIER\_UDE@{TIM\_DIER\_UDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_UDE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+UDE~0x0100U}

Update DMA request enable ~\newline
 

Definition at line 6242 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_UIE@{TIM\_DIER\_UIE}}
\index{TIM\_DIER\_UIE@{TIM\_DIER\_UIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DIER\_UIE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+UIE~0x0001U}

Update interrupt enable 

Definition at line 6234 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DMAR\_DMAB@{TIM\_DMAR\_DMAB}}
\index{TIM\_DMAR\_DMAB@{TIM\_DMAR\_DMAB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_DMAR\_DMAB}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMAR\+\_\+\+DMAB~0x\+FFFFU}

DMA register for burst accesses ~\newline
 

Definition at line 6455 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_BG@{TIM\_EGR\_BG}}
\index{TIM\_EGR\_BG@{TIM\_EGR\_BG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_EGR\_BG}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+BG~0x80U}

Break Generation ~\newline
 

Definition at line 6272 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC1G@{TIM\_EGR\_CC1G}}
\index{TIM\_EGR\_CC1G@{TIM\_EGR\_CC1G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_EGR\_CC1G}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC1G~0x02U}

Capture/\+Compare 1 Generation ~\newline
 

Definition at line 6266 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC2G@{TIM\_EGR\_CC2G}}
\index{TIM\_EGR\_CC2G@{TIM\_EGR\_CC2G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_EGR\_CC2G}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC2G~0x04U}

Capture/\+Compare 2 Generation ~\newline
 

Definition at line 6267 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC3G@{TIM\_EGR\_CC3G}}
\index{TIM\_EGR\_CC3G@{TIM\_EGR\_CC3G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_EGR\_CC3G}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC3G~0x08U}

Capture/\+Compare 3 Generation ~\newline
 

Definition at line 6268 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC4G@{TIM\_EGR\_CC4G}}
\index{TIM\_EGR\_CC4G@{TIM\_EGR\_CC4G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_EGR\_CC4G}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC4G~0x10U}

Capture/\+Compare 4 Generation ~\newline
 

Definition at line 6269 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_COMG@{TIM\_EGR\_COMG}}
\index{TIM\_EGR\_COMG@{TIM\_EGR\_COMG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_EGR\_COMG}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+COMG~0x20U}

Capture/\+Compare Control Update Generation 

Definition at line 6270 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_TG@{TIM\_EGR\_TG}}
\index{TIM\_EGR\_TG@{TIM\_EGR\_TG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_EGR\_TG}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+TG~0x40U}

Trigger Generation ~\newline
 

Definition at line 6271 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_UG@{TIM\_EGR\_UG}}
\index{TIM\_EGR\_UG@{TIM\_EGR\_UG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_EGR\_UG}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+UG~0x01U}

Update Generation ~\newline
 

Definition at line 6265 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_ITR1\_RMP@{TIM\_OR\_ITR1\_RMP}}
\index{TIM\_OR\_ITR1\_RMP@{TIM\_OR\_ITR1\_RMP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_OR\_ITR1\_RMP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP~0x0\+C00U}

ITR1\+\_\+\+RMP[1\+:0] bits (TIM2 Internal trigger 1 remap) 

Definition at line 6461 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_ITR1\_RMP\_0@{TIM\_OR\_ITR1\_RMP\_0}}
\index{TIM\_OR\_ITR1\_RMP\_0@{TIM\_OR\_ITR1\_RMP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_OR\_ITR1\_RMP\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0~0x0400U}

Bit 0 

Definition at line 6462 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_ITR1\_RMP\_1@{TIM\_OR\_ITR1\_RMP\_1}}
\index{TIM\_OR\_ITR1\_RMP\_1@{TIM\_OR\_ITR1\_RMP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_OR\_ITR1\_RMP\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1~0x0800U}

Bit 1 

Definition at line 6463 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_TI4\_RMP@{TIM\_OR\_TI4\_RMP}}
\index{TIM\_OR\_TI4\_RMP@{TIM\_OR\_TI4\_RMP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_OR\_TI4\_RMP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP~0x00\+C0U}

TI4\+\_\+\+RMP[1\+:0] bits (TIM5 Input 4 remap) ~\newline
 

Definition at line 6458 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_TI4\_RMP\_0@{TIM\_OR\_TI4\_RMP\_0}}
\index{TIM\_OR\_TI4\_RMP\_0@{TIM\_OR\_TI4\_RMP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_OR\_TI4\_RMP\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0~0x0040U}

Bit 0 

Definition at line 6459 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_TI4\_RMP\_1@{TIM\_OR\_TI4\_RMP\_1}}
\index{TIM\_OR\_TI4\_RMP\_1@{TIM\_OR\_TI4\_RMP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_OR\_TI4\_RMP\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1~0x0080U}

Bit 1 

Definition at line 6460 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_PSC\_PSC@{TIM\_PSC\_PSC}}
\index{TIM\_PSC\_PSC@{TIM\_PSC\_PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_PSC\_PSC}
{\footnotesize\ttfamily \#define TIM\+\_\+\+PSC\+\_\+\+PSC~0x\+FFFFU}

Prescaler Value ~\newline
 

Definition at line 6397 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_RCR\_REP@{TIM\_RCR\_REP}}
\index{TIM\_RCR\_REP@{TIM\_RCR\_REP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_RCR\_REP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+RCR\+\_\+\+REP~0x\+FFU}

Repetition Counter Value 

Definition at line 6403 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ECE@{TIM\_SMCR\_ECE}}
\index{TIM\_SMCR\_ECE@{TIM\_SMCR\_ECE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ECE}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ECE~0x4000U}

External clock enable ~\newline
 

Definition at line 6230 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF@{TIM\_SMCR\_ETF}}
\index{TIM\_SMCR\_ETF@{TIM\_SMCR\_ETF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF~0x0\+F00U}

ETF[3\+:0] bits (External trigger filter) 

Definition at line 6220 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_0@{TIM\_SMCR\_ETF\_0}}
\index{TIM\_SMCR\_ETF\_0@{TIM\_SMCR\_ETF\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETF\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0~0x0100U}

Bit 0 

Definition at line 6221 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_1@{TIM\_SMCR\_ETF\_1}}
\index{TIM\_SMCR\_ETF\_1@{TIM\_SMCR\_ETF\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETF\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1~0x0200U}

Bit 1 

Definition at line 6222 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_2@{TIM\_SMCR\_ETF\_2}}
\index{TIM\_SMCR\_ETF\_2@{TIM\_SMCR\_ETF\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETF\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2~0x0400U}

Bit 2 

Definition at line 6223 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_3@{TIM\_SMCR\_ETF\_3}}
\index{TIM\_SMCR\_ETF\_3@{TIM\_SMCR\_ETF\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETF\_3}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3~0x0800U}

Bit 3 

Definition at line 6224 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETP@{TIM\_SMCR\_ETP}}
\index{TIM\_SMCR\_ETP@{TIM\_SMCR\_ETP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETP}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETP~0x8000U}

External trigger polarity 

Definition at line 6231 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS@{TIM\_SMCR\_ETPS}}
\index{TIM\_SMCR\_ETPS@{TIM\_SMCR\_ETPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETPS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS~0x3000U}

ETPS[1\+:0] bits (External trigger prescaler) 

Definition at line 6226 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS\_0@{TIM\_SMCR\_ETPS\_0}}
\index{TIM\_SMCR\_ETPS\_0@{TIM\_SMCR\_ETPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETPS\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0~0x1000U}

Bit 0 

Definition at line 6227 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS\_1@{TIM\_SMCR\_ETPS\_1}}
\index{TIM\_SMCR\_ETPS\_1@{TIM\_SMCR\_ETPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_ETPS\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1~0x2000U}

Bit 1 

Definition at line 6228 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_MSM@{TIM\_SMCR\_MSM}}
\index{TIM\_SMCR\_MSM@{TIM\_SMCR\_MSM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_MSM}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+MSM~0x0080U}

Master/slave mode ~\newline
 

Definition at line 6218 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS@{TIM\_SMCR\_SMS}}
\index{TIM\_SMCR\_SMS@{TIM\_SMCR\_SMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_SMS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS~0x0007U}

SMS[2\+:0] bits (Slave mode selection) ~\newline
 

Definition at line 6208 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_0@{TIM\_SMCR\_SMS\_0}}
\index{TIM\_SMCR\_SMS\_0@{TIM\_SMCR\_SMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_SMS\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0~0x0001U}

Bit 0 

Definition at line 6209 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_1@{TIM\_SMCR\_SMS\_1}}
\index{TIM\_SMCR\_SMS\_1@{TIM\_SMCR\_SMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_SMS\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1~0x0002U}

Bit 1 

Definition at line 6210 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_2@{TIM\_SMCR\_SMS\_2}}
\index{TIM\_SMCR\_SMS\_2@{TIM\_SMCR\_SMS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_SMS\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2~0x0004U}

Bit 2 

Definition at line 6211 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS@{TIM\_SMCR\_TS}}
\index{TIM\_SMCR\_TS@{TIM\_SMCR\_TS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_TS}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS~0x0070U}

TS[2\+:0] bits (Trigger selection) ~\newline
 

Definition at line 6213 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_0@{TIM\_SMCR\_TS\_0}}
\index{TIM\_SMCR\_TS\_0@{TIM\_SMCR\_TS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_TS\_0}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0~0x0010U}

Bit 0 

Definition at line 6214 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_1@{TIM\_SMCR\_TS\_1}}
\index{TIM\_SMCR\_TS\_1@{TIM\_SMCR\_TS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_TS\_1}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1~0x0020U}

Bit 1 

Definition at line 6215 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_2@{TIM\_SMCR\_TS\_2}}
\index{TIM\_SMCR\_TS\_2@{TIM\_SMCR\_TS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SMCR\_TS\_2}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2~0x0040U}

Bit 2 

Definition at line 6216 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_BIF@{TIM\_SR\_BIF}}
\index{TIM\_SR\_BIF@{TIM\_SR\_BIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_BIF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+BIF~0x0080U}

Break interrupt Flag ~\newline
 

Definition at line 6258 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC1IF@{TIM\_SR\_CC1IF}}
\index{TIM\_SR\_CC1IF@{TIM\_SR\_CC1IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_CC1IF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC1\+IF~0x0002U}

Capture/\+Compare 1 interrupt Flag ~\newline
 

Definition at line 6252 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC1OF@{TIM\_SR\_CC1OF}}
\index{TIM\_SR\_CC1OF@{TIM\_SR\_CC1OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_CC1OF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC1\+OF~0x0200U}

Capture/\+Compare 1 Overcapture Flag 

Definition at line 6259 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC2IF@{TIM\_SR\_CC2IF}}
\index{TIM\_SR\_CC2IF@{TIM\_SR\_CC2IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_CC2IF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC2\+IF~0x0004U}

Capture/\+Compare 2 interrupt Flag ~\newline
 

Definition at line 6253 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC2OF@{TIM\_SR\_CC2OF}}
\index{TIM\_SR\_CC2OF@{TIM\_SR\_CC2OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_CC2OF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC2\+OF~0x0400U}

Capture/\+Compare 2 Overcapture Flag 

Definition at line 6260 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC3IF@{TIM\_SR\_CC3IF}}
\index{TIM\_SR\_CC3IF@{TIM\_SR\_CC3IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_CC3IF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC3\+IF~0x0008U}

Capture/\+Compare 3 interrupt Flag ~\newline
 

Definition at line 6254 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC3OF@{TIM\_SR\_CC3OF}}
\index{TIM\_SR\_CC3OF@{TIM\_SR\_CC3OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_CC3OF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC3\+OF~0x0800U}

Capture/\+Compare 3 Overcapture Flag 

Definition at line 6261 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC4IF@{TIM\_SR\_CC4IF}}
\index{TIM\_SR\_CC4IF@{TIM\_SR\_CC4IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_CC4IF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC4\+IF~0x0010U}

Capture/\+Compare 4 interrupt Flag ~\newline
 

Definition at line 6255 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC4OF@{TIM\_SR\_CC4OF}}
\index{TIM\_SR\_CC4OF@{TIM\_SR\_CC4OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_CC4OF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC4\+OF~0x1000U}

Capture/\+Compare 4 Overcapture Flag 

Definition at line 6262 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_COMIF@{TIM\_SR\_COMIF}}
\index{TIM\_SR\_COMIF@{TIM\_SR\_COMIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_COMIF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+COMIF~0x0020U}

COM interrupt Flag ~\newline
 

Definition at line 6256 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_TIF@{TIM\_SR\_TIF}}
\index{TIM\_SR\_TIF@{TIM\_SR\_TIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_TIF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+TIF~0x0040U}

Trigger interrupt Flag ~\newline
 

Definition at line 6257 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_UIF@{TIM\_SR\_UIF}}
\index{TIM\_SR\_UIF@{TIM\_SR\_UIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{TIM\_SR\_UIF}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+UIF~0x0001U}

Update interrupt Flag ~\newline
 

Definition at line 6251 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_BRR\_DIV\_Fraction@{USART\_BRR\_DIV\_Fraction}}
\index{USART\_BRR\_DIV\_Fraction@{USART\_BRR\_DIV\_Fraction}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_BRR\_DIV\_Fraction}
{\footnotesize\ttfamily \#define USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction~0x000\+FU}

Fraction of USARTDIV 

Definition at line 6487 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_BRR\_DIV\_Mantissa@{USART\_BRR\_DIV\_Mantissa}}
\index{USART\_BRR\_DIV\_Mantissa@{USART\_BRR\_DIV\_Mantissa}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_BRR\_DIV\_Mantissa}
{\footnotesize\ttfamily \#define USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa~0x\+FFF0U}

Mantissa of USARTDIV 

Definition at line 6488 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_IDLEIE@{USART\_CR1\_IDLEIE}}
\index{USART\_CR1\_IDLEIE@{USART\_CR1\_IDLEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_IDLEIE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+IDLEIE~0x0010U}

IDLE Interrupt Enable ~\newline
 

Definition at line 6495 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_M@{USART\_CR1\_M}}
\index{USART\_CR1\_M@{USART\_CR1\_M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_M}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+M~0x1000U}

Word length ~\newline
 

Definition at line 6503 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_OVER8@{USART\_CR1\_OVER8}}
\index{USART\_CR1\_OVER8@{USART\_CR1\_OVER8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_OVER8}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+OVER8~0x8000U}

USART Oversampling by 8 enable ~\newline
 

Definition at line 6505 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PCE@{USART\_CR1\_PCE}}
\index{USART\_CR1\_PCE@{USART\_CR1\_PCE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_PCE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PCE~0x0400U}

Parity Control Enable ~\newline
 

Definition at line 6501 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PEIE@{USART\_CR1\_PEIE}}
\index{USART\_CR1\_PEIE@{USART\_CR1\_PEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_PEIE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PEIE~0x0100U}

PE Interrupt Enable ~\newline
 

Definition at line 6499 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PS@{USART\_CR1\_PS}}
\index{USART\_CR1\_PS@{USART\_CR1\_PS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_PS}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PS~0x0200U}

Parity Selection ~\newline
 

Definition at line 6500 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RE@{USART\_CR1\_RE}}
\index{USART\_CR1\_RE@{USART\_CR1\_RE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_RE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RE~0x0004U}

Receiver Enable ~\newline
 

Definition at line 6493 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RWU@{USART\_CR1\_RWU}}
\index{USART\_CR1\_RWU@{USART\_CR1\_RWU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_RWU}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RWU~0x0002U}

Receiver wakeup ~\newline
 

Definition at line 6492 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RXNEIE@{USART\_CR1\_RXNEIE}}
\index{USART\_CR1\_RXNEIE@{USART\_CR1\_RXNEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_RXNEIE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RXNEIE~0x0020U}

RXNE Interrupt Enable ~\newline
 

Definition at line 6496 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_SBK@{USART\_CR1\_SBK}}
\index{USART\_CR1\_SBK@{USART\_CR1\_SBK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_SBK}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+SBK~0x0001U}

Send Break ~\newline
 

Definition at line 6491 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TCIE@{USART\_CR1\_TCIE}}
\index{USART\_CR1\_TCIE@{USART\_CR1\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_TCIE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TCIE~0x0040U}

Transmission Complete Interrupt Enable 

Definition at line 6497 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TE@{USART\_CR1\_TE}}
\index{USART\_CR1\_TE@{USART\_CR1\_TE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_TE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TE~0x0008U}

Transmitter Enable ~\newline
 

Definition at line 6494 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TXEIE@{USART\_CR1\_TXEIE}}
\index{USART\_CR1\_TXEIE@{USART\_CR1\_TXEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_TXEIE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TXEIE~0x0080U}

PE Interrupt Enable ~\newline
 

Definition at line 6498 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_UE@{USART\_CR1\_UE}}
\index{USART\_CR1\_UE@{USART\_CR1\_UE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_UE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+UE~0x2000U}

USART Enable ~\newline
 

Definition at line 6504 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_WAKE@{USART\_CR1\_WAKE}}
\index{USART\_CR1\_WAKE@{USART\_CR1\_WAKE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR1\_WAKE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+WAKE~0x0800U}

Wakeup method ~\newline
 

Definition at line 6502 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_ADD@{USART\_CR2\_ADD}}
\index{USART\_CR2\_ADD@{USART\_CR2\_ADD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_ADD}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+ADD~0x000\+FU}

Address of the USART node ~\newline
 

Definition at line 6508 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CLKEN@{USART\_CR2\_CLKEN}}
\index{USART\_CR2\_CLKEN@{USART\_CR2\_CLKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_CLKEN}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CLKEN~0x0800U}

Clock Enable ~\newline
 

Definition at line 6514 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CPHA@{USART\_CR2\_CPHA}}
\index{USART\_CR2\_CPHA@{USART\_CR2\_CPHA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_CPHA}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CPHA~0x0200U}

Clock Phase ~\newline
 

Definition at line 6512 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CPOL@{USART\_CR2\_CPOL}}
\index{USART\_CR2\_CPOL@{USART\_CR2\_CPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_CPOL}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CPOL~0x0400U}

Clock Polarity ~\newline
 

Definition at line 6513 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBCL@{USART\_CR2\_LBCL}}
\index{USART\_CR2\_LBCL@{USART\_CR2\_LBCL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_LBCL}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBCL~0x0100U}

Last Bit Clock pulse ~\newline
 

Definition at line 6511 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBDIE@{USART\_CR2\_LBDIE}}
\index{USART\_CR2\_LBDIE@{USART\_CR2\_LBDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_LBDIE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBDIE~0x0040U}

LIN Break Detection Interrupt Enable 

Definition at line 6510 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBDL@{USART\_CR2\_LBDL}}
\index{USART\_CR2\_LBDL@{USART\_CR2\_LBDL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_LBDL}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBDL~0x0020U}

LIN Break Detection Length ~\newline
 

Definition at line 6509 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LINEN@{USART\_CR2\_LINEN}}
\index{USART\_CR2\_LINEN@{USART\_CR2\_LINEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_LINEN}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LINEN~0x4000U}

LIN mode enable 

Definition at line 6520 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP@{USART\_CR2\_STOP}}
\index{USART\_CR2\_STOP@{USART\_CR2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_STOP}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP~0x3000U}

STOP[1\+:0] bits (STOP bits) 

Definition at line 6516 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP\_0@{USART\_CR2\_STOP\_0}}
\index{USART\_CR2\_STOP\_0@{USART\_CR2\_STOP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_STOP\_0}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0~0x1000U}

Bit 0 

Definition at line 6517 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP\_1@{USART\_CR2\_STOP\_1}}
\index{USART\_CR2\_STOP\_1@{USART\_CR2\_STOP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR2\_STOP\_1}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1~0x2000U}

Bit 1 

Definition at line 6518 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_CTSE@{USART\_CR3\_CTSE}}
\index{USART\_CR3\_CTSE@{USART\_CR3\_CTSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_CTSE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+CTSE~0x0200U}

CTS Enable ~\newline
 

Definition at line 6532 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_CTSIE@{USART\_CR3\_CTSIE}}
\index{USART\_CR3\_CTSIE@{USART\_CR3\_CTSIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_CTSIE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+CTSIE~0x0400U}

CTS Interrupt Enable ~\newline
 

Definition at line 6533 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_DMAR@{USART\_CR3\_DMAR}}
\index{USART\_CR3\_DMAR@{USART\_CR3\_DMAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_DMAR}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+DMAR~0x0040U}

DMA Enable Receiver ~\newline
 

Definition at line 6529 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_DMAT@{USART\_CR3\_DMAT}}
\index{USART\_CR3\_DMAT@{USART\_CR3\_DMAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_DMAT}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+DMAT~0x0080U}

DMA Enable Transmitter ~\newline
 

Definition at line 6530 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_EIE@{USART\_CR3\_EIE}}
\index{USART\_CR3\_EIE@{USART\_CR3\_EIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_EIE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+EIE~0x0001U}

Error Interrupt Enable ~\newline
 

Definition at line 6523 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_HDSEL@{USART\_CR3\_HDSEL}}
\index{USART\_CR3\_HDSEL@{USART\_CR3\_HDSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_HDSEL}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+HDSEL~0x0008U}

Half-\/\+Duplex Selection ~\newline
 

Definition at line 6526 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_IREN@{USART\_CR3\_IREN}}
\index{USART\_CR3\_IREN@{USART\_CR3\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_IREN}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+IREN~0x0002U}

Ir\+DA mode Enable ~\newline
 

Definition at line 6524 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_IRLP@{USART\_CR3\_IRLP}}
\index{USART\_CR3\_IRLP@{USART\_CR3\_IRLP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_IRLP}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+IRLP~0x0004U}

Ir\+DA Low-\/\+Power ~\newline
 

Definition at line 6525 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_NACK@{USART\_CR3\_NACK}}
\index{USART\_CR3\_NACK@{USART\_CR3\_NACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_NACK}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+NACK~0x0010U}

Smartcard NACK enable ~\newline
 

Definition at line 6527 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_ONEBIT@{USART\_CR3\_ONEBIT}}
\index{USART\_CR3\_ONEBIT@{USART\_CR3\_ONEBIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_ONEBIT}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+ONEBIT~0x0800U}

USART One bit method enable 

Definition at line 6534 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_RTSE@{USART\_CR3\_RTSE}}
\index{USART\_CR3\_RTSE@{USART\_CR3\_RTSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_RTSE}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+RTSE~0x0100U}

RTS Enable ~\newline
 

Definition at line 6531 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_SCEN@{USART\_CR3\_SCEN}}
\index{USART\_CR3\_SCEN@{USART\_CR3\_SCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_CR3\_SCEN}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+SCEN~0x0020U}

Smartcard mode enable ~\newline
 

Definition at line 6528 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_DR\_DR@{USART\_DR\_DR}}
\index{USART\_DR\_DR@{USART\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_DR\_DR}
{\footnotesize\ttfamily \#define USART\+\_\+\+DR\+\_\+\+DR~0x01\+FFU}

Data value 

Definition at line 6484 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_GT@{USART\_GTPR\_GT}}
\index{USART\_GTPR\_GT@{USART\_GTPR\_GT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_GT}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+GT~0x\+FF00U}

Guard time value 

Definition at line 6547 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC@{USART\_GTPR\_PSC}}
\index{USART\_GTPR\_PSC@{USART\_GTPR\_PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC~0x00\+FFU}

PSC[7\+:0] bits (Prescaler value) 

Definition at line 6537 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_0@{USART\_GTPR\_PSC\_0}}
\index{USART\_GTPR\_PSC\_0@{USART\_GTPR\_PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC\_0}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0~0x0001U}

Bit 0 

Definition at line 6538 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_1@{USART\_GTPR\_PSC\_1}}
\index{USART\_GTPR\_PSC\_1@{USART\_GTPR\_PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC\_1}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1~0x0002U}

Bit 1 

Definition at line 6539 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_2@{USART\_GTPR\_PSC\_2}}
\index{USART\_GTPR\_PSC\_2@{USART\_GTPR\_PSC\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC\_2}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2~0x0004U}

Bit 2 

Definition at line 6540 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_3@{USART\_GTPR\_PSC\_3}}
\index{USART\_GTPR\_PSC\_3@{USART\_GTPR\_PSC\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC\_3}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3~0x0008U}

Bit 3 

Definition at line 6541 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_4@{USART\_GTPR\_PSC\_4}}
\index{USART\_GTPR\_PSC\_4@{USART\_GTPR\_PSC\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC\_4}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4~0x0010U}

Bit 4 

Definition at line 6542 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_5@{USART\_GTPR\_PSC\_5}}
\index{USART\_GTPR\_PSC\_5@{USART\_GTPR\_PSC\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC\_5}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5~0x0020U}

Bit 5 

Definition at line 6543 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_6@{USART\_GTPR\_PSC\_6}}
\index{USART\_GTPR\_PSC\_6@{USART\_GTPR\_PSC\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC\_6}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6~0x0040U}

Bit 6 

Definition at line 6544 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_7@{USART\_GTPR\_PSC\_7}}
\index{USART\_GTPR\_PSC\_7@{USART\_GTPR\_PSC\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_GTPR\_PSC\_7}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7~0x0080U}

Bit 7 

Definition at line 6545 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_CTS@{USART\_SR\_CTS}}
\index{USART\_SR\_CTS@{USART\_SR\_CTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_CTS}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+CTS~0x0200U}

CTS Flag ~\newline
 

Definition at line 6481 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_FE@{USART\_SR\_FE}}
\index{USART\_SR\_FE@{USART\_SR\_FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_FE}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+FE~0x0002U}

Framing Error ~\newline
 

Definition at line 6473 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_IDLE@{USART\_SR\_IDLE}}
\index{USART\_SR\_IDLE@{USART\_SR\_IDLE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_IDLE}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+IDLE~0x0010U}

IDLE line detected ~\newline
 

Definition at line 6476 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_LBD@{USART\_SR\_LBD}}
\index{USART\_SR\_LBD@{USART\_SR\_LBD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_LBD}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+LBD~0x0100U}

LIN Break Detection Flag ~\newline
 

Definition at line 6480 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_NE@{USART\_SR\_NE}}
\index{USART\_SR\_NE@{USART\_SR\_NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_NE}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+NE~0x0004U}

Noise Error Flag ~\newline
 

Definition at line 6474 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_ORE@{USART\_SR\_ORE}}
\index{USART\_SR\_ORE@{USART\_SR\_ORE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_ORE}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+ORE~0x0008U}

Over\+Run Error ~\newline
 

Definition at line 6475 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_PE@{USART\_SR\_PE}}
\index{USART\_SR\_PE@{USART\_SR\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_PE}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+PE~0x0001U}

Parity Error ~\newline
 

Definition at line 6472 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_RXNE@{USART\_SR\_RXNE}}
\index{USART\_SR\_RXNE@{USART\_SR\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_RXNE}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+RXNE~0x0020U}

Read Data Register Not Empty 

Definition at line 6477 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_TC@{USART\_SR\_TC}}
\index{USART\_SR\_TC@{USART\_SR\_TC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_TC}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+TC~0x0040U}

Transmission Complete ~\newline
 

Definition at line 6478 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_TXE@{USART\_SR\_TXE}}
\index{USART\_SR\_TXE@{USART\_SR\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USART\_SR\_TXE}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+TXE~0x0080U}

Transmit Data Register Empty 

Definition at line 6479 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_BCNT@{USB\_OTG\_BCNT}}
\index{USB\_OTG\_BCNT@{USB\_OTG\_BCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_BCNT\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+BCNT~0x00007\+FF0U}

Byte count 

Definition at line 7390 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_BCNT@{USB\_OTG\_BCNT}}
\index{USB\_OTG\_BCNT@{USB\_OTG\_BCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_BCNT\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+BCNT~0x00007\+FF0U}

Byte count 

Definition at line 7390 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM@{USB\_OTG\_CHNUM}}
\index{USB\_OTG\_CHNUM@{USB\_OTG\_CHNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM~0x0000000\+FU}

Channel number 

Definition at line 7385 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM@{USB\_OTG\_CHNUM}}
\index{USB\_OTG\_CHNUM@{USB\_OTG\_CHNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM~0x0000000\+FU}

Channel number 

Definition at line 7385 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_0@{USB\_OTG\_CHNUM\_0}}
\index{USB\_OTG\_CHNUM\_0@{USB\_OTG\_CHNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\_0\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0~0x00000001U}

Bit 0 

Definition at line 7386 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_0@{USB\_OTG\_CHNUM\_0}}
\index{USB\_OTG\_CHNUM\_0@{USB\_OTG\_CHNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\_0\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0~0x00000001U}

Bit 0 

Definition at line 7386 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_1@{USB\_OTG\_CHNUM\_1}}
\index{USB\_OTG\_CHNUM\_1@{USB\_OTG\_CHNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\_1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1~0x00000002U}

Bit 1 

Definition at line 7387 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_1@{USB\_OTG\_CHNUM\_1}}
\index{USB\_OTG\_CHNUM\_1@{USB\_OTG\_CHNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\_1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1~0x00000002U}

Bit 1 

Definition at line 7387 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_2@{USB\_OTG\_CHNUM\_2}}
\index{USB\_OTG\_CHNUM\_2@{USB\_OTG\_CHNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\_2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2~0x00000004U}

Bit 2 

Definition at line 7388 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_2@{USB\_OTG\_CHNUM\_2}}
\index{USB\_OTG\_CHNUM\_2@{USB\_OTG\_CHNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\_2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2~0x00000004U}

Bit 2 

Definition at line 7388 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_3@{USB\_OTG\_CHNUM\_3}}
\index{USB\_OTG\_CHNUM\_3@{USB\_OTG\_CHNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\_3\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3~0x00000008U}

Bit 3 

Definition at line 7389 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_3@{USB\_OTG\_CHNUM\_3}}
\index{USB\_OTG\_CHNUM\_3@{USB\_OTG\_CHNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CHNUM\_3\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3~0x00000008U}

Bit 3 

Definition at line 7389 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CID\_PRODUCT\_ID@{USB\_OTG\_CID\_PRODUCT\_ID}}
\index{USB\_OTG\_CID\_PRODUCT\_ID@{USB\_OTG\_CID\_PRODUCT\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_CID\_PRODUCT\_ID}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID~0x\+FFFFFFFFU}

Product ID field 

Definition at line 7499 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DAINT\_IEPINT@{USB\_OTG\_DAINT\_IEPINT}}
\index{USB\_OTG\_DAINT\_IEPINT@{USB\_OTG\_DAINT\_IEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DAINT\_IEPINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT~0x0000\+FFFFU}

IN endpoint interrupt bits 

Definition at line 7336 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DAINT\_OEPINT@{USB\_OTG\_DAINT\_OEPINT}}
\index{USB\_OTG\_DAINT\_OEPINT@{USB\_OTG\_DAINT\_OEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DAINT\_OEPINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT~0x\+FFFF0000U}

OUT endpoint interrupt bits 

Definition at line 7337 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DAINTMSK\_IEPM@{USB\_OTG\_DAINTMSK\_IEPM}}
\index{USB\_OTG\_DAINTMSK\_IEPM@{USB\_OTG\_DAINTMSK\_IEPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DAINTMSK\_IEPM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM~0x0000\+FFFFU}

IN EP interrupt mask bits 

Definition at line 7349 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DAINTMSK\_OEPM@{USB\_OTG\_DAINTMSK\_OEPM}}
\index{USB\_OTG\_DAINTMSK\_OEPM@{USB\_OTG\_DAINTMSK\_OEPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DAINTMSK\_OEPM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM~0x\+FFFF0000U}

OUT EP interrupt mask bits 

Definition at line 7350 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD@{USB\_OTG\_DCFG\_DAD}}
\index{USB\_OTG\_DCFG\_DAD@{USB\_OTG\_DCFG\_DAD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DAD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD~0x000007\+F0U}

Device address 

Definition at line 7115 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_0@{USB\_OTG\_DCFG\_DAD\_0}}
\index{USB\_OTG\_DCFG\_DAD\_0@{USB\_OTG\_DCFG\_DAD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DAD\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0~0x00000010U}

Bit 0 

Definition at line 7116 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_1@{USB\_OTG\_DCFG\_DAD\_1}}
\index{USB\_OTG\_DCFG\_DAD\_1@{USB\_OTG\_DCFG\_DAD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DAD\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1~0x00000020U}

Bit 1 

Definition at line 7117 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_2@{USB\_OTG\_DCFG\_DAD\_2}}
\index{USB\_OTG\_DCFG\_DAD\_2@{USB\_OTG\_DCFG\_DAD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DAD\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2~0x00000040U}

Bit 2 

Definition at line 7118 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_3@{USB\_OTG\_DCFG\_DAD\_3}}
\index{USB\_OTG\_DCFG\_DAD\_3@{USB\_OTG\_DCFG\_DAD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DAD\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3~0x00000080U}

Bit 3 

Definition at line 7119 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_4@{USB\_OTG\_DCFG\_DAD\_4}}
\index{USB\_OTG\_DCFG\_DAD\_4@{USB\_OTG\_DCFG\_DAD\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DAD\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4~0x00000100U}

Bit 4 

Definition at line 7120 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_5@{USB\_OTG\_DCFG\_DAD\_5}}
\index{USB\_OTG\_DCFG\_DAD\_5@{USB\_OTG\_DCFG\_DAD\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DAD\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5~0x00000200U}

Bit 5 

Definition at line 7121 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_6@{USB\_OTG\_DCFG\_DAD\_6}}
\index{USB\_OTG\_DCFG\_DAD\_6@{USB\_OTG\_DCFG\_DAD\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DAD\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6~0x00000400U}

Bit 6 

Definition at line 7122 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DSPD@{USB\_OTG\_DCFG\_DSPD}}
\index{USB\_OTG\_DCFG\_DSPD@{USB\_OTG\_DCFG\_DSPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DSPD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD~0x00000003U}

Device speed 

Definition at line 7110 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DSPD\_0@{USB\_OTG\_DCFG\_DSPD\_0}}
\index{USB\_OTG\_DCFG\_DSPD\_0@{USB\_OTG\_DCFG\_DSPD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DSPD\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0~0x00000001U}

Bit 0 

Definition at line 7111 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DSPD\_1@{USB\_OTG\_DCFG\_DSPD\_1}}
\index{USB\_OTG\_DCFG\_DSPD\_1@{USB\_OTG\_DCFG\_DSPD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_DSPD\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1~0x00000002U}

Bit 1 

Definition at line 7112 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_NZLSOHSK@{USB\_OTG\_DCFG\_NZLSOHSK}}
\index{USB\_OTG\_DCFG\_NZLSOHSK@{USB\_OTG\_DCFG\_NZLSOHSK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_NZLSOHSK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK~0x00000004U}

Nonzero-\/length status OUT handshake 

Definition at line 7113 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PERSCHIVL@{USB\_OTG\_DCFG\_PERSCHIVL}}
\index{USB\_OTG\_DCFG\_PERSCHIVL@{USB\_OTG\_DCFG\_PERSCHIVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_PERSCHIVL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL~0x03000000U}

Periodic scheduling interval 

Definition at line 7128 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PERSCHIVL\_0@{USB\_OTG\_DCFG\_PERSCHIVL\_0}}
\index{USB\_OTG\_DCFG\_PERSCHIVL\_0@{USB\_OTG\_DCFG\_PERSCHIVL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_PERSCHIVL\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0~0x01000000U}

Bit 0 

Definition at line 7129 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PERSCHIVL\_1@{USB\_OTG\_DCFG\_PERSCHIVL\_1}}
\index{USB\_OTG\_DCFG\_PERSCHIVL\_1@{USB\_OTG\_DCFG\_PERSCHIVL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_PERSCHIVL\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1~0x02000000U}

Bit 1 

Definition at line 7130 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PFIVL@{USB\_OTG\_DCFG\_PFIVL}}
\index{USB\_OTG\_DCFG\_PFIVL@{USB\_OTG\_DCFG\_PFIVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_PFIVL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL~0x00001800U}

Periodic (micro)frame interval 

Definition at line 7124 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PFIVL\_0@{USB\_OTG\_DCFG\_PFIVL\_0}}
\index{USB\_OTG\_DCFG\_PFIVL\_0@{USB\_OTG\_DCFG\_PFIVL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_PFIVL\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0~0x00000800U}

Bit 0 

Definition at line 7125 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PFIVL\_1@{USB\_OTG\_DCFG\_PFIVL\_1}}
\index{USB\_OTG\_DCFG\_PFIVL\_1@{USB\_OTG\_DCFG\_PFIVL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCFG\_PFIVL\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1~0x00001000U}

Bit 1 

Definition at line 7126 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_CGINAK@{USB\_OTG\_DCTL\_CGINAK}}
\index{USB\_OTG\_DCTL\_CGINAK@{USB\_OTG\_DCTL\_CGINAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_CGINAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK~0x00000100U}

Clear global IN NAK 

Definition at line 7156 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_CGONAK@{USB\_OTG\_DCTL\_CGONAK}}
\index{USB\_OTG\_DCTL\_CGONAK@{USB\_OTG\_DCTL\_CGONAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_CGONAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK~0x00000400U}

Clear global OUT NAK 

Definition at line 7158 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_GINSTS@{USB\_OTG\_DCTL\_GINSTS}}
\index{USB\_OTG\_DCTL\_GINSTS@{USB\_OTG\_DCTL\_GINSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_GINSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS~0x00000004U}

Global IN NAK status 

Definition at line 7148 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_GONSTS@{USB\_OTG\_DCTL\_GONSTS}}
\index{USB\_OTG\_DCTL\_GONSTS@{USB\_OTG\_DCTL\_GONSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_GONSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS~0x00000008U}

Global OUT NAK status 

Definition at line 7149 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_POPRGDNE@{USB\_OTG\_DCTL\_POPRGDNE}}
\index{USB\_OTG\_DCTL\_POPRGDNE@{USB\_OTG\_DCTL\_POPRGDNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_POPRGDNE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE~0x00000800U}

Power-\/on programming done 

Definition at line 7159 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_RWUSIG@{USB\_OTG\_DCTL\_RWUSIG}}
\index{USB\_OTG\_DCTL\_RWUSIG@{USB\_OTG\_DCTL\_RWUSIG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_RWUSIG}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG~0x00000001U}

Remote wakeup signaling 

Definition at line 7146 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_SDIS@{USB\_OTG\_DCTL\_SDIS}}
\index{USB\_OTG\_DCTL\_SDIS@{USB\_OTG\_DCTL\_SDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_SDIS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS~0x00000002U}

Soft disconnect 

Definition at line 7147 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_SGINAK@{USB\_OTG\_DCTL\_SGINAK}}
\index{USB\_OTG\_DCTL\_SGINAK@{USB\_OTG\_DCTL\_SGINAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_SGINAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK~0x00000080U}

Set global IN NAK 

Definition at line 7155 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_SGONAK@{USB\_OTG\_DCTL\_SGONAK}}
\index{USB\_OTG\_DCTL\_SGONAK@{USB\_OTG\_DCTL\_SGONAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_SGONAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK~0x00000200U}

Set global OUT NAK 

Definition at line 7157 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_TCTL@{USB\_OTG\_DCTL\_TCTL}}
\index{USB\_OTG\_DCTL\_TCTL@{USB\_OTG\_DCTL\_TCTL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_TCTL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL~0x00000070U}

Test control 

Definition at line 7151 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_TCTL\_0@{USB\_OTG\_DCTL\_TCTL\_0}}
\index{USB\_OTG\_DCTL\_TCTL\_0@{USB\_OTG\_DCTL\_TCTL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_TCTL\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0~0x00000010U}

Bit 0 

Definition at line 7152 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_TCTL\_1@{USB\_OTG\_DCTL\_TCTL\_1}}
\index{USB\_OTG\_DCTL\_TCTL\_1@{USB\_OTG\_DCTL\_TCTL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_TCTL\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1~0x00000020U}

Bit 1 

Definition at line 7153 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_TCTL\_2@{USB\_OTG\_DCTL\_TCTL\_2}}
\index{USB\_OTG\_DCTL\_TCTL\_2@{USB\_OTG\_DCTL\_TCTL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DCTL\_TCTL\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2~0x00000040U}

Bit 2 

Definition at line 7154 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DEACHINT\_IEP1INT@{USB\_OTG\_DEACHINT\_IEP1INT}}
\index{USB\_OTG\_DEACHINT\_IEP1INT@{USB\_OTG\_DEACHINT\_IEP1INT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DEACHINT\_IEP1INT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT~0x00000002U}

IN endpoint 1interrupt bit 

Definition at line 7483 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DEACHINT\_OEP1INT@{USB\_OTG\_DEACHINT\_OEP1INT}}
\index{USB\_OTG\_DEACHINT\_OEP1INT@{USB\_OTG\_DEACHINT\_OEP1INT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DEACHINT\_OEP1INT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT~0x00020000U}

OUT endpoint 1 interrupt bit 

Definition at line 7484 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DEACHINTMSK\_IEP1INTM@{USB\_OTG\_DEACHINTMSK\_IEP1INTM}}
\index{USB\_OTG\_DEACHINTMSK\_IEP1INTM@{USB\_OTG\_DEACHINTMSK\_IEP1INTM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DEACHINTMSK\_IEP1INTM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM~0x00000002U}

IN Endpoint 1 interrupt mask bit 

Definition at line 7495 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DEACHINTMSK\_OEP1INTM@{USB\_OTG\_DEACHINTMSK\_OEP1INTM}}
\index{USB\_OTG\_DEACHINTMSK\_OEP1INTM@{USB\_OTG\_DEACHINTMSK\_OEP1INTM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DEACHINTMSK\_OEP1INTM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM~0x00020000U}

OUT Endpoint 1 interrupt mask bit 

Definition at line 7496 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_CNAK@{USB\_OTG\_DIEPCTL\_CNAK}}
\index{USB\_OTG\_DIEPCTL\_CNAK@{USB\_OTG\_DIEPCTL\_CNAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_CNAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK~0x04000000U}

Clear NAK 

Definition at line 7571 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EONUM\_DPID@{USB\_OTG\_DIEPCTL\_EONUM\_DPID}}
\index{USB\_OTG\_DIEPCTL\_EONUM\_DPID@{USB\_OTG\_DIEPCTL\_EONUM\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_EONUM\_DPID}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID~0x00010000U}

Even/odd frame 

Definition at line 7558 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPDIS@{USB\_OTG\_DIEPCTL\_EPDIS}}
\index{USB\_OTG\_DIEPCTL\_EPDIS@{USB\_OTG\_DIEPCTL\_EPDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_EPDIS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS~0x40000000U}

Endpoint disable 

Definition at line 7575 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPENA@{USB\_OTG\_DIEPCTL\_EPENA}}
\index{USB\_OTG\_DIEPCTL\_EPENA@{USB\_OTG\_DIEPCTL\_EPENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_EPENA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA~0x80000000U}

Endpoint enable 

Definition at line 7576 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPTYP@{USB\_OTG\_DIEPCTL\_EPTYP}}
\index{USB\_OTG\_DIEPCTL\_EPTYP@{USB\_OTG\_DIEPCTL\_EPTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_EPTYP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP~0x000\+C0000U}

Endpoint type 

Definition at line 7561 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPTYP\_0@{USB\_OTG\_DIEPCTL\_EPTYP\_0}}
\index{USB\_OTG\_DIEPCTL\_EPTYP\_0@{USB\_OTG\_DIEPCTL\_EPTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_EPTYP\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0~0x00040000U}

Bit 0 

Definition at line 7562 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPTYP\_1@{USB\_OTG\_DIEPCTL\_EPTYP\_1}}
\index{USB\_OTG\_DIEPCTL\_EPTYP\_1@{USB\_OTG\_DIEPCTL\_EPTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_EPTYP\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1~0x00080000U}

Bit 1 

Definition at line 7563 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_MPSIZ@{USB\_OTG\_DIEPCTL\_MPSIZ}}
\index{USB\_OTG\_DIEPCTL\_MPSIZ@{USB\_OTG\_DIEPCTL\_MPSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_MPSIZ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ~0x000007\+FFU}

Maximum packet size 

Definition at line 7556 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_NAKSTS@{USB\_OTG\_DIEPCTL\_NAKSTS}}
\index{USB\_OTG\_DIEPCTL\_NAKSTS@{USB\_OTG\_DIEPCTL\_NAKSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_NAKSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS~0x00020000U}

NAK status 

Definition at line 7559 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM@{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM}}
\index{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM@{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM~0x10000000U}

Set DATA0 PID 

Definition at line 7573 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_SNAK@{USB\_OTG\_DIEPCTL\_SNAK}}
\index{USB\_OTG\_DIEPCTL\_SNAK@{USB\_OTG\_DIEPCTL\_SNAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_SNAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK~0x08000000U}

Set NAK 

Definition at line 7572 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_SODDFRM@{USB\_OTG\_DIEPCTL\_SODDFRM}}
\index{USB\_OTG\_DIEPCTL\_SODDFRM@{USB\_OTG\_DIEPCTL\_SODDFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_SODDFRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM~0x20000000U}

Set odd frame 

Definition at line 7574 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_STALL@{USB\_OTG\_DIEPCTL\_STALL}}
\index{USB\_OTG\_DIEPCTL\_STALL@{USB\_OTG\_DIEPCTL\_STALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_STALL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL~0x00200000U}

STALL handshake 

Definition at line 7564 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM@{USB\_OTG\_DIEPCTL\_TXFNUM}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM@{USB\_OTG\_DIEPCTL\_TXFNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_TXFNUM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM~0x03\+C00000U}

Tx\+FIFO number 

Definition at line 7566 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM\_0@{USB\_OTG\_DIEPCTL\_TXFNUM\_0}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM\_0@{USB\_OTG\_DIEPCTL\_TXFNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_TXFNUM\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0~0x00400000U}

Bit 0 

Definition at line 7567 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM\_1@{USB\_OTG\_DIEPCTL\_TXFNUM\_1}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM\_1@{USB\_OTG\_DIEPCTL\_TXFNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_TXFNUM\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1~0x00800000U}

Bit 1 

Definition at line 7568 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM\_2@{USB\_OTG\_DIEPCTL\_TXFNUM\_2}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM\_2@{USB\_OTG\_DIEPCTL\_TXFNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_TXFNUM\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2~0x01000000U}

Bit 2 

Definition at line 7569 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM\_3@{USB\_OTG\_DIEPCTL\_TXFNUM\_3}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM\_3@{USB\_OTG\_DIEPCTL\_TXFNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_TXFNUM\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3~0x02000000U}

Bit 3 

Definition at line 7570 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_USBAEP@{USB\_OTG\_DIEPCTL\_USBAEP}}
\index{USB\_OTG\_DIEPCTL\_USBAEP@{USB\_OTG\_DIEPCTL\_USBAEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPCTL\_USBAEP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP~0x00008000U}

USB active endpoint 

Definition at line 7557 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPDMA\_DMAADDR@{USB\_OTG\_DIEPDMA\_DMAADDR}}
\index{USB\_OTG\_DIEPDMA\_DMAADDR@{USB\_OTG\_DIEPDMA\_DMAADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPDMA\_DMAADDR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR~0x\+FFFFFFFFU}

DMA address 

Definition at line 7688 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_BIM@{USB\_OTG\_DIEPEACHMSK1\_BIM}}
\index{USB\_OTG\_DIEPEACHMSK1\_BIM@{USB\_OTG\_DIEPEACHMSK1\_BIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_BIM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM~0x00000200U}

BNA interrupt mask 

Definition at line 7509 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_EPDM@{USB\_OTG\_DIEPEACHMSK1\_EPDM}}
\index{USB\_OTG\_DIEPEACHMSK1\_EPDM@{USB\_OTG\_DIEPEACHMSK1\_EPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_EPDM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM~0x00000002U}

Endpoint disabled interrupt mask 

Definition at line 7503 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_INEPNEM@{USB\_OTG\_DIEPEACHMSK1\_INEPNEM}}
\index{USB\_OTG\_DIEPEACHMSK1\_INEPNEM@{USB\_OTG\_DIEPEACHMSK1\_INEPNEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_INEPNEM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM~0x00000040U}

IN endpoint NAK effective mask 

Definition at line 7507 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_INEPNMM@{USB\_OTG\_DIEPEACHMSK1\_INEPNMM}}
\index{USB\_OTG\_DIEPEACHMSK1\_INEPNMM@{USB\_OTG\_DIEPEACHMSK1\_INEPNMM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_INEPNMM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM~0x00000020U}

IN token received with EP mismatch mask 

Definition at line 7506 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK@{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK}}
\index{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK@{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK~0x00000010U}

IN token received when Tx\+FIFO empty mask 

Definition at line 7505 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_NAKM@{USB\_OTG\_DIEPEACHMSK1\_NAKM}}
\index{USB\_OTG\_DIEPEACHMSK1\_NAKM@{USB\_OTG\_DIEPEACHMSK1\_NAKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_NAKM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM~0x00002000U}

NAK interrupt mask 

Definition at line 7510 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_TOM@{USB\_OTG\_DIEPEACHMSK1\_TOM}}
\index{USB\_OTG\_DIEPEACHMSK1\_TOM@{USB\_OTG\_DIEPEACHMSK1\_TOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_TOM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM~0x00000008U}

Timeout condition mask (nonisochronous endpoints) 

Definition at line 7504 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_TXFURM@{USB\_OTG\_DIEPEACHMSK1\_TXFURM}}
\index{USB\_OTG\_DIEPEACHMSK1\_TXFURM@{USB\_OTG\_DIEPEACHMSK1\_TXFURM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_TXFURM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM~0x00000100U}

FIFO underrun mask 

Definition at line 7508 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_XFRCM@{USB\_OTG\_DIEPEACHMSK1\_XFRCM}}
\index{USB\_OTG\_DIEPEACHMSK1\_XFRCM@{USB\_OTG\_DIEPEACHMSK1\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEACHMSK1\_XFRCM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM~0x00000001U}

Transfer completed interrupt mask 

Definition at line 7502 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEMPMSK\_INEPTXFEM@{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM}}
\index{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM@{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM~0x0000\+FFFFU}

IN EP Tx FIFO empty interrupt mask bits 

Definition at line 7480 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_BERR@{USB\_OTG\_DIEPINT\_BERR}}
\index{USB\_OTG\_DIEPINT\_BERR@{USB\_OTG\_DIEPINT\_BERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_BERR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR~0x00001000U}

Babble error interrupt 

Definition at line 7658 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_BNA@{USB\_OTG\_DIEPINT\_BNA}}
\index{USB\_OTG\_DIEPINT\_BNA@{USB\_OTG\_DIEPINT\_BNA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_BNA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA~0x00000200U}

Buffer not available interrupt 

Definition at line 7656 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_EPDISD@{USB\_OTG\_DIEPINT\_EPDISD}}
\index{USB\_OTG\_DIEPINT\_EPDISD@{USB\_OTG\_DIEPINT\_EPDISD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_EPDISD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD~0x00000002U}

Endpoint disabled interrupt 

Definition at line 7650 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_INEPNE@{USB\_OTG\_DIEPINT\_INEPNE}}
\index{USB\_OTG\_DIEPINT\_INEPNE@{USB\_OTG\_DIEPINT\_INEPNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_INEPNE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE~0x00000040U}

IN endpoint NAK effective 

Definition at line 7653 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_ITTXFE@{USB\_OTG\_DIEPINT\_ITTXFE}}
\index{USB\_OTG\_DIEPINT\_ITTXFE@{USB\_OTG\_DIEPINT\_ITTXFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_ITTXFE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE~0x00000010U}

IN token received when Tx\+FIFO is empty 

Definition at line 7652 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_NAK@{USB\_OTG\_DIEPINT\_NAK}}
\index{USB\_OTG\_DIEPINT\_NAK@{USB\_OTG\_DIEPINT\_NAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_NAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK~0x00002000U}

NAK interrupt 

Definition at line 7659 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_PKTDRPSTS@{USB\_OTG\_DIEPINT\_PKTDRPSTS}}
\index{USB\_OTG\_DIEPINT\_PKTDRPSTS@{USB\_OTG\_DIEPINT\_PKTDRPSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_PKTDRPSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS~0x00000800U}

Packet dropped status 

Definition at line 7657 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_TOC@{USB\_OTG\_DIEPINT\_TOC}}
\index{USB\_OTG\_DIEPINT\_TOC@{USB\_OTG\_DIEPINT\_TOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_TOC}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC~0x00000008U}

Timeout condition 

Definition at line 7651 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_TXFE@{USB\_OTG\_DIEPINT\_TXFE}}
\index{USB\_OTG\_DIEPINT\_TXFE@{USB\_OTG\_DIEPINT\_TXFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_TXFE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE~0x00000080U}

Transmit FIFO empty 

Definition at line 7654 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_TXFIFOUDRN@{USB\_OTG\_DIEPINT\_TXFIFOUDRN}}
\index{USB\_OTG\_DIEPINT\_TXFIFOUDRN@{USB\_OTG\_DIEPINT\_TXFIFOUDRN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_TXFIFOUDRN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN~0x00000100U}

Transmit Fifo Underrun 

Definition at line 7655 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_XFRC@{USB\_OTG\_DIEPINT\_XFRC}}
\index{USB\_OTG\_DIEPINT\_XFRC@{USB\_OTG\_DIEPINT\_XFRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPINT\_XFRC}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC~0x00000001U}

Transfer completed interrupt 

Definition at line 7649 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_BIM@{USB\_OTG\_DIEPMSK\_BIM}}
\index{USB\_OTG\_DIEPMSK\_BIM@{USB\_OTG\_DIEPMSK\_BIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPMSK\_BIM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM~0x00000200U}

BNA interrupt mask 

Definition at line 7242 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_EPDM@{USB\_OTG\_DIEPMSK\_EPDM}}
\index{USB\_OTG\_DIEPMSK\_EPDM@{USB\_OTG\_DIEPMSK\_EPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPMSK\_EPDM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM~0x00000002U}

Endpoint disabled interrupt mask 

Definition at line 7236 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_INEPNEM@{USB\_OTG\_DIEPMSK\_INEPNEM}}
\index{USB\_OTG\_DIEPMSK\_INEPNEM@{USB\_OTG\_DIEPMSK\_INEPNEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPMSK\_INEPNEM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM~0x00000040U}

IN endpoint NAK effective mask 

Definition at line 7240 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_INEPNMM@{USB\_OTG\_DIEPMSK\_INEPNMM}}
\index{USB\_OTG\_DIEPMSK\_INEPNMM@{USB\_OTG\_DIEPMSK\_INEPNMM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPMSK\_INEPNMM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM~0x00000020U}

IN token received with EP mismatch mask 

Definition at line 7239 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_ITTXFEMSK@{USB\_OTG\_DIEPMSK\_ITTXFEMSK}}
\index{USB\_OTG\_DIEPMSK\_ITTXFEMSK@{USB\_OTG\_DIEPMSK\_ITTXFEMSK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPMSK\_ITTXFEMSK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK~0x00000010U}

IN token received when Tx\+FIFO empty mask 

Definition at line 7238 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_TOM@{USB\_OTG\_DIEPMSK\_TOM}}
\index{USB\_OTG\_DIEPMSK\_TOM@{USB\_OTG\_DIEPMSK\_TOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPMSK\_TOM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM~0x00000008U}

Timeout condition mask (nonisochronous endpoints) 

Definition at line 7237 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_TXFURM@{USB\_OTG\_DIEPMSK\_TXFURM}}
\index{USB\_OTG\_DIEPMSK\_TXFURM@{USB\_OTG\_DIEPMSK\_TXFURM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPMSK\_TXFURM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM~0x00000100U}

FIFO underrun mask 

Definition at line 7241 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_XFRCM@{USB\_OTG\_DIEPMSK\_XFRCM}}
\index{USB\_OTG\_DIEPMSK\_XFRCM@{USB\_OTG\_DIEPMSK\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPMSK\_XFRCM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM~0x00000001U}

Transfer completed interrupt mask 

Definition at line 7235 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTSIZ\_MULCNT@{USB\_OTG\_DIEPTSIZ\_MULCNT}}
\index{USB\_OTG\_DIEPTSIZ\_MULCNT@{USB\_OTG\_DIEPTSIZ\_MULCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPTSIZ\_MULCNT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT~0x60000000U}

Packet count 

Definition at line 7678 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTSIZ\_PKTCNT@{USB\_OTG\_DIEPTSIZ\_PKTCNT}}
\index{USB\_OTG\_DIEPTSIZ\_PKTCNT@{USB\_OTG\_DIEPTSIZ\_PKTCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPTSIZ\_PKTCNT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT~0x1\+FF80000U}

Packet count 

Definition at line 7677 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTSIZ\_XFRSIZ@{USB\_OTG\_DIEPTSIZ\_XFRSIZ}}
\index{USB\_OTG\_DIEPTSIZ\_XFRSIZ@{USB\_OTG\_DIEPTSIZ\_XFRSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPTSIZ\_XFRSIZ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ~0x0007\+FFFFU}

Transfer size 

Definition at line 7676 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTXF\_INEPTXFD@{USB\_OTG\_DIEPTXF\_INEPTXFD}}
\index{USB\_OTG\_DIEPTXF\_INEPTXFD@{USB\_OTG\_DIEPTXF\_INEPTXFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPTXF\_INEPTXFD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD~0x\+FFFF0000U}

IN endpoint Tx\+FIFO depth 

Definition at line 7698 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTXF\_INEPTXSA@{USB\_OTG\_DIEPTXF\_INEPTXSA}}
\index{USB\_OTG\_DIEPTXF\_INEPTXSA@{USB\_OTG\_DIEPTXF\_INEPTXSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DIEPTXF\_INEPTXSA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA~0x0000\+FFFFU}

IN endpoint FIFOx transmit RAM start address 

Definition at line 7697 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_CNAK@{USB\_OTG\_DOEPCTL\_CNAK}}
\index{USB\_OTG\_DOEPCTL\_CNAK@{USB\_OTG\_DOEPCTL\_CNAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_CNAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK~0x04000000U}

Clear NAK 

Definition at line 7712 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPDIS@{USB\_OTG\_DOEPCTL\_EPDIS}}
\index{USB\_OTG\_DOEPCTL\_EPDIS@{USB\_OTG\_DOEPCTL\_EPDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_EPDIS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS~0x40000000U}

Endpoint disable 

Definition at line 7714 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPENA@{USB\_OTG\_DOEPCTL\_EPENA}}
\index{USB\_OTG\_DOEPCTL\_EPENA@{USB\_OTG\_DOEPCTL\_EPENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_EPENA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA~0x80000000U}

Endpoint enable 

Definition at line 7715 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPTYP@{USB\_OTG\_DOEPCTL\_EPTYP}}
\index{USB\_OTG\_DOEPCTL\_EPTYP@{USB\_OTG\_DOEPCTL\_EPTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_EPTYP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP~0x000\+C0000U}

Endpoint type 

Definition at line 7707 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPTYP\_0@{USB\_OTG\_DOEPCTL\_EPTYP\_0}}
\index{USB\_OTG\_DOEPCTL\_EPTYP\_0@{USB\_OTG\_DOEPCTL\_EPTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_EPTYP\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0~0x00040000U}

Bit 0 

Definition at line 7708 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPTYP\_1@{USB\_OTG\_DOEPCTL\_EPTYP\_1}}
\index{USB\_OTG\_DOEPCTL\_EPTYP\_1@{USB\_OTG\_DOEPCTL\_EPTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_EPTYP\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1~0x00080000U}

Bit 1 

Definition at line 7709 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_MPSIZ@{USB\_OTG\_DOEPCTL\_MPSIZ}}
\index{USB\_OTG\_DOEPCTL\_MPSIZ@{USB\_OTG\_DOEPCTL\_MPSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_MPSIZ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ~0x000007\+FFU            /$\ast$!$<$ Maximum packet size $\ast$/}

Bit 1 

Definition at line 7702 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_NAKSTS@{USB\_OTG\_DOEPCTL\_NAKSTS}}
\index{USB\_OTG\_DOEPCTL\_NAKSTS@{USB\_OTG\_DOEPCTL\_NAKSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_NAKSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS~0x00020000U}

NAK status 

Definition at line 7704 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM@{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM}}
\index{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM@{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM~0x10000000U}

Set DATA0 PID 

Definition at line 7705 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_SNAK@{USB\_OTG\_DOEPCTL\_SNAK}}
\index{USB\_OTG\_DOEPCTL\_SNAK@{USB\_OTG\_DOEPCTL\_SNAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_SNAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK~0x08000000U}

Set NAK 

Definition at line 7713 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_SNPM@{USB\_OTG\_DOEPCTL\_SNPM}}
\index{USB\_OTG\_DOEPCTL\_SNPM@{USB\_OTG\_DOEPCTL\_SNPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_SNPM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM~0x00100000U}

Snoop mode 

Definition at line 7710 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_SODDFRM@{USB\_OTG\_DOEPCTL\_SODDFRM}}
\index{USB\_OTG\_DOEPCTL\_SODDFRM@{USB\_OTG\_DOEPCTL\_SODDFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_SODDFRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM~0x20000000U}

Set odd frame 

Definition at line 7706 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_STALL@{USB\_OTG\_DOEPCTL\_STALL}}
\index{USB\_OTG\_DOEPCTL\_STALL@{USB\_OTG\_DOEPCTL\_STALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_STALL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL~0x00200000U}

STALL handshake 

Definition at line 7711 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_USBAEP@{USB\_OTG\_DOEPCTL\_USBAEP}}
\index{USB\_OTG\_DOEPCTL\_USBAEP@{USB\_OTG\_DOEPCTL\_USBAEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPCTL\_USBAEP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP~0x00008000U}

USB active endpoint 

Definition at line 7703 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_BERRM@{USB\_OTG\_DOEPEACHMSK1\_BERRM}}
\index{USB\_OTG\_DOEPEACHMSK1\_BERRM@{USB\_OTG\_DOEPEACHMSK1\_BERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_BERRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM~0x00001000U}

Bubble error interrupt mask 

Definition at line 7547 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_BIM@{USB\_OTG\_DOEPEACHMSK1\_BIM}}
\index{USB\_OTG\_DOEPEACHMSK1\_BIM@{USB\_OTG\_DOEPEACHMSK1\_BIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_BIM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM~0x00000200U}

BNA interrupt mask 

Definition at line 7546 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_EPDM@{USB\_OTG\_DOEPEACHMSK1\_EPDM}}
\index{USB\_OTG\_DOEPEACHMSK1\_EPDM@{USB\_OTG\_DOEPEACHMSK1\_EPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_EPDM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM~0x00000002U}

Endpoint disabled interrupt mask 

Definition at line 7540 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_INEPNEM@{USB\_OTG\_DOEPEACHMSK1\_INEPNEM}}
\index{USB\_OTG\_DOEPEACHMSK1\_INEPNEM@{USB\_OTG\_DOEPEACHMSK1\_INEPNEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_INEPNEM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM~0x00000040U}

IN endpoint NAK effective mask 

Definition at line 7544 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_INEPNMM@{USB\_OTG\_DOEPEACHMSK1\_INEPNMM}}
\index{USB\_OTG\_DOEPEACHMSK1\_INEPNMM@{USB\_OTG\_DOEPEACHMSK1\_INEPNMM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_INEPNMM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM~0x00000020U}

IN token received with EP mismatch mask 

Definition at line 7543 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK@{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK}}
\index{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK@{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK~0x00000010U}

IN token received when Tx\+FIFO empty mask 

Definition at line 7542 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_NAKM@{USB\_OTG\_DOEPEACHMSK1\_NAKM}}
\index{USB\_OTG\_DOEPEACHMSK1\_NAKM@{USB\_OTG\_DOEPEACHMSK1\_NAKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_NAKM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM~0x00002000U}

NAK interrupt mask 

Definition at line 7548 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_NYETM@{USB\_OTG\_DOEPEACHMSK1\_NYETM}}
\index{USB\_OTG\_DOEPEACHMSK1\_NYETM@{USB\_OTG\_DOEPEACHMSK1\_NYETM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_NYETM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM~0x00004000U}

NYET interrupt mask 

Definition at line 7549 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_TOM@{USB\_OTG\_DOEPEACHMSK1\_TOM}}
\index{USB\_OTG\_DOEPEACHMSK1\_TOM@{USB\_OTG\_DOEPEACHMSK1\_TOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_TOM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM~0x00000008U}

Timeout condition mask 

Definition at line 7541 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_TXFURM@{USB\_OTG\_DOEPEACHMSK1\_TXFURM}}
\index{USB\_OTG\_DOEPEACHMSK1\_TXFURM@{USB\_OTG\_DOEPEACHMSK1\_TXFURM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_TXFURM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM~0x00000100U}

OUT packet error mask 

Definition at line 7545 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_XFRCM@{USB\_OTG\_DOEPEACHMSK1\_XFRCM}}
\index{USB\_OTG\_DOEPEACHMSK1\_XFRCM@{USB\_OTG\_DOEPEACHMSK1\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPEACHMSK1\_XFRCM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM~0x00000001U}

Transfer completed interrupt mask 

Definition at line 7539 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_B2BSTUP@{USB\_OTG\_DOEPINT\_B2BSTUP}}
\index{USB\_OTG\_DOEPINT\_B2BSTUP@{USB\_OTG\_DOEPINT\_B2BSTUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPINT\_B2BSTUP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP~0x00000040U}

Back-\/to-\/back SETUP packets received 

Definition at line 7722 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_EPDISD@{USB\_OTG\_DOEPINT\_EPDISD}}
\index{USB\_OTG\_DOEPINT\_EPDISD@{USB\_OTG\_DOEPINT\_EPDISD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPINT\_EPDISD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD~0x00000002U}

Endpoint disabled interrupt 

Definition at line 7719 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_NYET@{USB\_OTG\_DOEPINT\_NYET}}
\index{USB\_OTG\_DOEPINT\_NYET@{USB\_OTG\_DOEPINT\_NYET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPINT\_NYET}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET~0x00004000U}

NYET interrupt 

Definition at line 7723 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_OTEPDIS@{USB\_OTG\_DOEPINT\_OTEPDIS}}
\index{USB\_OTG\_DOEPINT\_OTEPDIS@{USB\_OTG\_DOEPINT\_OTEPDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPINT\_OTEPDIS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS~0x00000010U}

OUT token received when endpoint disabled 

Definition at line 7721 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_STUP@{USB\_OTG\_DOEPINT\_STUP}}
\index{USB\_OTG\_DOEPINT\_STUP@{USB\_OTG\_DOEPINT\_STUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPINT\_STUP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP~0x00000008U}

SETUP phase done 

Definition at line 7720 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_XFRC@{USB\_OTG\_DOEPINT\_XFRC}}
\index{USB\_OTG\_DOEPINT\_XFRC@{USB\_OTG\_DOEPINT\_XFRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPINT\_XFRC}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC~0x00000001U}

Transfer completed interrupt 

Definition at line 7718 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_B2BSTUP@{USB\_OTG\_DOEPMSK\_B2BSTUP}}
\index{USB\_OTG\_DOEPMSK\_B2BSTUP@{USB\_OTG\_DOEPMSK\_B2BSTUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPMSK\_B2BSTUP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP~0x00000040U}

Back-\/to-\/back SETUP packets received mask 

Definition at line 7275 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_BOIM@{USB\_OTG\_DOEPMSK\_BOIM}}
\index{USB\_OTG\_DOEPMSK\_BOIM@{USB\_OTG\_DOEPMSK\_BOIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPMSK\_BOIM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM~0x00000200U}

BNA interrupt mask 

Definition at line 7277 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_EPDM@{USB\_OTG\_DOEPMSK\_EPDM}}
\index{USB\_OTG\_DOEPMSK\_EPDM@{USB\_OTG\_DOEPMSK\_EPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPMSK\_EPDM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM~0x00000002U}

Endpoint disabled interrupt mask 

Definition at line 7272 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_OPEM@{USB\_OTG\_DOEPMSK\_OPEM}}
\index{USB\_OTG\_DOEPMSK\_OPEM@{USB\_OTG\_DOEPMSK\_OPEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPMSK\_OPEM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM~0x00000100U}

OUT packet error mask 

Definition at line 7276 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_OTEPDM@{USB\_OTG\_DOEPMSK\_OTEPDM}}
\index{USB\_OTG\_DOEPMSK\_OTEPDM@{USB\_OTG\_DOEPMSK\_OTEPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPMSK\_OTEPDM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM~0x00000010U}

OUT token received when endpoint disabled mask 

Definition at line 7274 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_STUPM@{USB\_OTG\_DOEPMSK\_STUPM}}
\index{USB\_OTG\_DOEPMSK\_STUPM@{USB\_OTG\_DOEPMSK\_STUPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPMSK\_STUPM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM~0x00000008U}

SETUP phase done mask 

Definition at line 7273 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_XFRCM@{USB\_OTG\_DOEPMSK\_XFRCM}}
\index{USB\_OTG\_DOEPMSK\_XFRCM@{USB\_OTG\_DOEPMSK\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPMSK\_XFRCM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM~0x00000001U}

Transfer completed interrupt mask 

Definition at line 7271 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_PKTCNT@{USB\_OTG\_DOEPTSIZ\_PKTCNT}}
\index{USB\_OTG\_DOEPTSIZ\_PKTCNT@{USB\_OTG\_DOEPTSIZ\_PKTCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPTSIZ\_PKTCNT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT~0x1\+FF80000U}

Packet count 

Definition at line 7728 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_STUPCNT@{USB\_OTG\_DOEPTSIZ\_STUPCNT}}
\index{USB\_OTG\_DOEPTSIZ\_STUPCNT@{USB\_OTG\_DOEPTSIZ\_STUPCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPTSIZ\_STUPCNT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT~0x60000000U}

SETUP packet count 

Definition at line 7730 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_STUPCNT\_0@{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0}}
\index{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0@{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0~0x20000000U}

Bit 0 

Definition at line 7731 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_STUPCNT\_1@{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1}}
\index{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1@{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1~0x40000000U}

Bit 1 

Definition at line 7732 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_XFRSIZ@{USB\_OTG\_DOEPTSIZ\_XFRSIZ}}
\index{USB\_OTG\_DOEPTSIZ\_XFRSIZ@{USB\_OTG\_DOEPTSIZ\_XFRSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DOEPTSIZ\_XFRSIZ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ~0x0007\+FFFFU}

Transfer size 

Definition at line 7727 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID@{USB\_OTG\_DPID}}
\index{USB\_OTG\_DPID@{USB\_OTG\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DPID\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID~0x00018000U}

Data PID 

Definition at line 7392 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID@{USB\_OTG\_DPID}}
\index{USB\_OTG\_DPID@{USB\_OTG\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DPID\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID~0x00018000U}

Data PID 

Definition at line 7392 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID\_0@{USB\_OTG\_DPID\_0}}
\index{USB\_OTG\_DPID\_0@{USB\_OTG\_DPID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DPID\_0\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0~0x00008000U}

Bit 0 

Definition at line 7393 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID\_0@{USB\_OTG\_DPID\_0}}
\index{USB\_OTG\_DPID\_0@{USB\_OTG\_DPID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DPID\_0\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0~0x00008000U}

Bit 0 

Definition at line 7393 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID\_1@{USB\_OTG\_DPID\_1}}
\index{USB\_OTG\_DPID\_1@{USB\_OTG\_DPID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DPID\_1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1~0x00010000U}

Bit 1 

Definition at line 7394 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID\_1@{USB\_OTG\_DPID\_1}}
\index{USB\_OTG\_DPID\_1@{USB\_OTG\_DPID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DPID\_1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1~0x00010000U}

Bit 1 

Definition at line 7394 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_EERR@{USB\_OTG\_DSTS\_EERR}}
\index{USB\_OTG\_DSTS\_EERR@{USB\_OTG\_DSTS\_EERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DSTS\_EERR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR~0x00000008U}

Erratic error 

Definition at line 7174 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_ENUMSPD@{USB\_OTG\_DSTS\_ENUMSPD}}
\index{USB\_OTG\_DSTS\_ENUMSPD@{USB\_OTG\_DSTS\_ENUMSPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DSTS\_ENUMSPD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD~0x00000006U}

Enumerated speed 

Definition at line 7171 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_ENUMSPD\_0@{USB\_OTG\_DSTS\_ENUMSPD\_0}}
\index{USB\_OTG\_DSTS\_ENUMSPD\_0@{USB\_OTG\_DSTS\_ENUMSPD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DSTS\_ENUMSPD\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0~0x00000002U}

Bit 0 

Definition at line 7172 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_ENUMSPD\_1@{USB\_OTG\_DSTS\_ENUMSPD\_1}}
\index{USB\_OTG\_DSTS\_ENUMSPD\_1@{USB\_OTG\_DSTS\_ENUMSPD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DSTS\_ENUMSPD\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1~0x00000004U}

Bit 1 

Definition at line 7173 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_FNSOF@{USB\_OTG\_DSTS\_FNSOF}}
\index{USB\_OTG\_DSTS\_FNSOF@{USB\_OTG\_DSTS\_FNSOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DSTS\_FNSOF}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF~0x003\+FFF00U}

Frame number of the received SOF 

Definition at line 7175 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_SUSPSTS@{USB\_OTG\_DSTS\_SUSPSTS}}
\index{USB\_OTG\_DSTS\_SUSPSTS@{USB\_OTG\_DSTS\_SUSPSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DSTS\_SUSPSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS~0x00000001U}

Suspend status 

Definition at line 7169 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_ARPEN@{USB\_OTG\_DTHRCTL\_ARPEN}}
\index{USB\_OTG\_DTHRCTL\_ARPEN@{USB\_OTG\_DTHRCTL\_ARPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_ARPEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN~0x08000000U}

Arbiter parking enable 

Definition at line 7477 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_ISOTHREN@{USB\_OTG\_DTHRCTL\_ISOTHREN}}
\index{USB\_OTG\_DTHRCTL\_ISOTHREN@{USB\_OTG\_DTHRCTL\_ISOTHREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_ISOTHREN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN~0x00000002U}

ISO IN endpoint threshold enable 

Definition at line 7453 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_NONISOTHREN@{USB\_OTG\_DTHRCTL\_NONISOTHREN}}
\index{USB\_OTG\_DTHRCTL\_NONISOTHREN@{USB\_OTG\_DTHRCTL\_NONISOTHREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_NONISOTHREN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN~0x00000001U}

Nonisochronous IN endpoints threshold enable 

Definition at line 7452 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHREN@{USB\_OTG\_DTHRCTL\_RXTHREN}}
\index{USB\_OTG\_DTHRCTL\_RXTHREN@{USB\_OTG\_DTHRCTL\_RXTHREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHREN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN~0x00010000U}

Receive threshold enable 

Definition at line 7465 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN@{USB\_OTG\_DTHRCTL\_RXTHRLEN}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN@{USB\_OTG\_DTHRCTL\_RXTHRLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN~0x03\+FE0000U}

Receive threshold length 

Definition at line 7467 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_0@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0~0x00020000U}

Bit 0 

Definition at line 7468 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_1@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1~0x00040000U}

Bit 1 

Definition at line 7469 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_2@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2~0x00080000U}

Bit 2 

Definition at line 7470 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_3@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3~0x00100000U}

Bit 3 

Definition at line 7471 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_4@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4~0x00200000U}

Bit 4 

Definition at line 7472 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_5@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5~0x00400000U}

Bit 5 

Definition at line 7473 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_6@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6~0x00800000U}

Bit 6 

Definition at line 7474 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_7@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7~0x01000000U}

Bit 7 

Definition at line 7475 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_8@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8~0x02000000U}

Bit 8 

Definition at line 7476 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN@{USB\_OTG\_DTHRCTL\_TXTHRLEN}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN@{USB\_OTG\_DTHRCTL\_TXTHRLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN~0x000007\+FCU}

Transmit threshold length 

Definition at line 7455 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_0@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0~0x00000004U}

Bit 0 

Definition at line 7456 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_1@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1~0x00000008U}

Bit 1 

Definition at line 7457 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_2@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2~0x00000010U}

Bit 2 

Definition at line 7458 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_3@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3~0x00000020U}

Bit 3 

Definition at line 7459 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_4@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4~0x00000040U}

Bit 4 

Definition at line 7460 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_5@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5~0x00000080U}

Bit 5 

Definition at line 7461 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_6@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6~0x00000100U}

Bit 6 

Definition at line 7462 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_7@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7~0x00000200U}

Bit 7 

Definition at line 7463 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_8@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8~0x00000400U}

Bit 8 

Definition at line 7464 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTXFSTS\_INEPTFSAV@{USB\_OTG\_DTXFSTS\_INEPTFSAV}}
\index{USB\_OTG\_DTXFSTS\_INEPTFSAV@{USB\_OTG\_DTXFSTS\_INEPTFSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DTXFSTS\_INEPTFSAV}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV~0x0000\+FFFFU}

IN endpoint Tx\+FIFO space avail 

Definition at line 7694 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DVBUSDIS\_VBUSDT@{USB\_OTG\_DVBUSDIS\_VBUSDT}}
\index{USB\_OTG\_DVBUSDIS\_VBUSDT@{USB\_OTG\_DVBUSDIS\_VBUSDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DVBUSDIS\_VBUSDT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT~0x0000\+FFFFU}

Device VBUS discharge time 

Definition at line 7418 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DVBUSPULSE\_DVBUSP@{USB\_OTG\_DVBUSPULSE\_DVBUSP}}
\index{USB\_OTG\_DVBUSPULSE\_DVBUSP@{USB\_OTG\_DVBUSPULSE\_DVBUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_DVBUSPULSE\_DVBUSP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP~0x00000\+FFFU}

Device VBUS pulsing time 

Definition at line 7427 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM@{USB\_OTG\_EPNUM}}
\index{USB\_OTG\_EPNUM@{USB\_OTG\_EPNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM~0x0000000\+FU}

Endpoint number 

Definition at line 7402 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM@{USB\_OTG\_EPNUM}}
\index{USB\_OTG\_EPNUM@{USB\_OTG\_EPNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM~0x0000000\+FU}

Endpoint number 

Definition at line 7402 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_0@{USB\_OTG\_EPNUM\_0}}
\index{USB\_OTG\_EPNUM\_0@{USB\_OTG\_EPNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\_0\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0~0x00000001U}

Bit 0 

Definition at line 7403 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_0@{USB\_OTG\_EPNUM\_0}}
\index{USB\_OTG\_EPNUM\_0@{USB\_OTG\_EPNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\_0\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0~0x00000001U}

Bit 0 

Definition at line 7403 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_1@{USB\_OTG\_EPNUM\_1}}
\index{USB\_OTG\_EPNUM\_1@{USB\_OTG\_EPNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\_1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1~0x00000002U}

Bit 1 

Definition at line 7404 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_1@{USB\_OTG\_EPNUM\_1}}
\index{USB\_OTG\_EPNUM\_1@{USB\_OTG\_EPNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\_1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1~0x00000002U}

Bit 1 

Definition at line 7404 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_2@{USB\_OTG\_EPNUM\_2}}
\index{USB\_OTG\_EPNUM\_2@{USB\_OTG\_EPNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\_2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2~0x00000004U}

Bit 2 

Definition at line 7405 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_2@{USB\_OTG\_EPNUM\_2}}
\index{USB\_OTG\_EPNUM\_2@{USB\_OTG\_EPNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\_2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2~0x00000004U}

Bit 2 

Definition at line 7405 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_3@{USB\_OTG\_EPNUM\_3}}
\index{USB\_OTG\_EPNUM\_3@{USB\_OTG\_EPNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\_3\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3~0x00000008U}

Bit 3 

Definition at line 7406 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_3@{USB\_OTG\_EPNUM\_3}}
\index{USB\_OTG\_EPNUM\_3@{USB\_OTG\_EPNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_EPNUM\_3\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3~0x00000008U}

Bit 3 

Definition at line 7406 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM@{USB\_OTG\_FRMNUM}}
\index{USB\_OTG\_FRMNUM@{USB\_OTG\_FRMNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM~0x01\+E00000U}

Frame number 

Definition at line 7408 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM@{USB\_OTG\_FRMNUM}}
\index{USB\_OTG\_FRMNUM@{USB\_OTG\_FRMNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM~0x01\+E00000U}

Frame number 

Definition at line 7408 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_0@{USB\_OTG\_FRMNUM\_0}}
\index{USB\_OTG\_FRMNUM\_0@{USB\_OTG\_FRMNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\_0\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0~0x00200000U}

Bit 0 

Definition at line 7409 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_0@{USB\_OTG\_FRMNUM\_0}}
\index{USB\_OTG\_FRMNUM\_0@{USB\_OTG\_FRMNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\_0\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0~0x00200000U}

Bit 0 

Definition at line 7409 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_1@{USB\_OTG\_FRMNUM\_1}}
\index{USB\_OTG\_FRMNUM\_1@{USB\_OTG\_FRMNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\_1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1~0x00400000U}

Bit 1 

Definition at line 7410 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_1@{USB\_OTG\_FRMNUM\_1}}
\index{USB\_OTG\_FRMNUM\_1@{USB\_OTG\_FRMNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\_1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1~0x00400000U}

Bit 1 

Definition at line 7410 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_2@{USB\_OTG\_FRMNUM\_2}}
\index{USB\_OTG\_FRMNUM\_2@{USB\_OTG\_FRMNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\_2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2~0x00800000U}

Bit 2 

Definition at line 7411 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_2@{USB\_OTG\_FRMNUM\_2}}
\index{USB\_OTG\_FRMNUM\_2@{USB\_OTG\_FRMNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\_2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2~0x00800000U}

Bit 2 

Definition at line 7411 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_3@{USB\_OTG\_FRMNUM\_3}}
\index{USB\_OTG\_FRMNUM\_3@{USB\_OTG\_FRMNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\_3\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3~0x01000000U}

Bit 3 

Definition at line 7412 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_3@{USB\_OTG\_FRMNUM\_3}}
\index{USB\_OTG\_FRMNUM\_3@{USB\_OTG\_FRMNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_FRMNUM\_3\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3~0x01000000U}

Bit 3 

Definition at line 7412 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_DMAEN@{USB\_OTG\_GAHBCFG\_DMAEN}}
\index{USB\_OTG\_GAHBCFG\_DMAEN@{USB\_OTG\_GAHBCFG\_DMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_DMAEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN~0x00000020U}

DMA enable 

Definition at line 7185 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_GINT@{USB\_OTG\_GAHBCFG\_GINT}}
\index{USB\_OTG\_GAHBCFG\_GINT@{USB\_OTG\_GAHBCFG\_GINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_GINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT~0x00000001U}

Global interrupt mask 

Definition at line 7178 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN@{USB\_OTG\_GAHBCFG\_HBSTLEN}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN@{USB\_OTG\_GAHBCFG\_HBSTLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_HBSTLEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN~0x0000001\+EU}

Burst length/type 

Definition at line 7180 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN\_0@{USB\_OTG\_GAHBCFG\_HBSTLEN\_0}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN\_0@{USB\_OTG\_GAHBCFG\_HBSTLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_HBSTLEN\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0~0x00000002U}

Bit 0 

Definition at line 7181 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN\_1@{USB\_OTG\_GAHBCFG\_HBSTLEN\_1}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN\_1@{USB\_OTG\_GAHBCFG\_HBSTLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_HBSTLEN\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1~0x00000004U}

Bit 1 

Definition at line 7182 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN\_2@{USB\_OTG\_GAHBCFG\_HBSTLEN\_2}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN\_2@{USB\_OTG\_GAHBCFG\_HBSTLEN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_HBSTLEN\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2~0x00000008U}

Bit 2 

Definition at line 7183 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN\_3@{USB\_OTG\_GAHBCFG\_HBSTLEN\_3}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN\_3@{USB\_OTG\_GAHBCFG\_HBSTLEN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_HBSTLEN\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3~0x00000010U}

Bit 3 

Definition at line 7184 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_PTXFELVL@{USB\_OTG\_GAHBCFG\_PTXFELVL}}
\index{USB\_OTG\_GAHBCFG\_PTXFELVL@{USB\_OTG\_GAHBCFG\_PTXFELVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_PTXFELVL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL~0x00000100U}

Periodic Tx\+FIFO empty level 

Definition at line 7187 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_TXFELVL@{USB\_OTG\_GAHBCFG\_TXFELVL}}
\index{USB\_OTG\_GAHBCFG\_TXFELVL@{USB\_OTG\_GAHBCFG\_TXFELVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GAHBCFG\_TXFELVL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL~0x00000080U}

Tx\+FIFO empty level 

Definition at line 7186 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga048469450e7d634cafa2e5677e5182b3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_I2CPADEN@{USB\_OTG\_GCCFG\_I2CPADEN}}
\index{USB\_OTG\_GCCFG\_I2CPADEN@{USB\_OTG\_GCCFG\_I2CPADEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GCCFG\_I2CPADEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN~0x00020000U}

Enable I2C bus connection for the external I2C PHY interface 

Definition at line 7488 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b38845c9338d0637983b3d81fc0c95d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_NOVBUSSENS@{USB\_OTG\_GCCFG\_NOVBUSSENS}}
\index{USB\_OTG\_GCCFG\_NOVBUSSENS@{USB\_OTG\_GCCFG\_NOVBUSSENS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GCCFG\_NOVBUSSENS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS~0x00200000U}

VBUS sensing disable option 

Definition at line 7492 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_PWRDWN@{USB\_OTG\_GCCFG\_PWRDWN}}
\index{USB\_OTG\_GCCFG\_PWRDWN@{USB\_OTG\_GCCFG\_PWRDWN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GCCFG\_PWRDWN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN~0x00010000U}

Power down 

Definition at line 7487 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3caba9befa711f3bdeb99e0ed33d608}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_SOFOUTEN@{USB\_OTG\_GCCFG\_SOFOUTEN}}
\index{USB\_OTG\_GCCFG\_SOFOUTEN@{USB\_OTG\_GCCFG\_SOFOUTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GCCFG\_SOFOUTEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN~0x00100000U}

SOF output enable 

Definition at line 7491 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga83a0db31f98476dc46d77a77475c2991}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_VBUSASEN@{USB\_OTG\_GCCFG\_VBUSASEN}}
\index{USB\_OTG\_GCCFG\_VBUSASEN@{USB\_OTG\_GCCFG\_VBUSASEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GCCFG\_VBUSASEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN~0x00040000U}

Enable the VBUS sensing device 

Definition at line 7489 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1aa57c29a5c04621f54b2125536d11b2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_VBUSBSEN@{USB\_OTG\_GCCFG\_VBUSBSEN}}
\index{USB\_OTG\_GCCFG\_VBUSBSEN@{USB\_OTG\_GCCFG\_VBUSBSEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GCCFG\_VBUSBSEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN~0x00080000U}

Enable the VBUS sensing device 

Definition at line 7490 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_CIDSCHGM@{USB\_OTG\_GINTMSK\_CIDSCHGM}}
\index{USB\_OTG\_GINTMSK\_CIDSCHGM@{USB\_OTG\_GINTMSK\_CIDSCHGM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_CIDSCHGM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM~0x10000000U}

Connector ID status change mask 

Definition at line 7330 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_DISCINT@{USB\_OTG\_GINTMSK\_DISCINT}}
\index{USB\_OTG\_GINTMSK\_DISCINT@{USB\_OTG\_GINTMSK\_DISCINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_DISCINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT~0x20000000U}

Disconnect detected interrupt mask 

Definition at line 7331 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_ENUMDNEM@{USB\_OTG\_GINTMSK\_ENUMDNEM}}
\index{USB\_OTG\_GINTMSK\_ENUMDNEM@{USB\_OTG\_GINTMSK\_ENUMDNEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_ENUMDNEM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM~0x00002000U}

Enumeration done mask 

Definition at line 7318 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_EOPFM@{USB\_OTG\_GINTMSK\_EOPFM}}
\index{USB\_OTG\_GINTMSK\_EOPFM@{USB\_OTG\_GINTMSK\_EOPFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_EOPFM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM~0x00008000U}

End of periodic frame interrupt mask 

Definition at line 7320 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_EPMISM@{USB\_OTG\_GINTMSK\_EPMISM}}
\index{USB\_OTG\_GINTMSK\_EPMISM@{USB\_OTG\_GINTMSK\_EPMISM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_EPMISM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM~0x00020000U}

Endpoint mismatch interrupt mask 

Definition at line 7321 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_ESUSPM@{USB\_OTG\_GINTMSK\_ESUSPM}}
\index{USB\_OTG\_GINTMSK\_ESUSPM@{USB\_OTG\_GINTMSK\_ESUSPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_ESUSPM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM~0x00000400U}

Early suspend mask 

Definition at line 7315 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_FSUSPM@{USB\_OTG\_GINTMSK\_FSUSPM}}
\index{USB\_OTG\_GINTMSK\_FSUSPM@{USB\_OTG\_GINTMSK\_FSUSPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_FSUSPM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM~0x00400000U}

Data fetch suspended mask 

Definition at line 7326 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_GINAKEFFM@{USB\_OTG\_GINTMSK\_GINAKEFFM}}
\index{USB\_OTG\_GINTMSK\_GINAKEFFM@{USB\_OTG\_GINTMSK\_GINAKEFFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_GINAKEFFM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM~0x00000040U}

Global nonperiodic IN NAK effective mask 

Definition at line 7313 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_GONAKEFFM@{USB\_OTG\_GINTMSK\_GONAKEFFM}}
\index{USB\_OTG\_GINTMSK\_GONAKEFFM@{USB\_OTG\_GINTMSK\_GONAKEFFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_GONAKEFFM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM~0x00000080U}

Global OUT NAK effective mask 

Definition at line 7314 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_HCIM@{USB\_OTG\_GINTMSK\_HCIM}}
\index{USB\_OTG\_GINTMSK\_HCIM@{USB\_OTG\_GINTMSK\_HCIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_HCIM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM~0x02000000U}

Host channels interrupt mask 

Definition at line 7328 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_IEPINT@{USB\_OTG\_GINTMSK\_IEPINT}}
\index{USB\_OTG\_GINTMSK\_IEPINT@{USB\_OTG\_GINTMSK\_IEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_IEPINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT~0x00040000U}

IN endpoints interrupt mask 

Definition at line 7322 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_IISOIXFRM@{USB\_OTG\_GINTMSK\_IISOIXFRM}}
\index{USB\_OTG\_GINTMSK\_IISOIXFRM@{USB\_OTG\_GINTMSK\_IISOIXFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_IISOIXFRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM~0x00100000U}

Incomplete isochronous IN transfer mask 

Definition at line 7324 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_ISOODRPM@{USB\_OTG\_GINTMSK\_ISOODRPM}}
\index{USB\_OTG\_GINTMSK\_ISOODRPM@{USB\_OTG\_GINTMSK\_ISOODRPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_ISOODRPM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM~0x00004000U}

Isochronous OUT packet dropped interrupt mask 

Definition at line 7319 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_MMISM@{USB\_OTG\_GINTMSK\_MMISM}}
\index{USB\_OTG\_GINTMSK\_MMISM@{USB\_OTG\_GINTMSK\_MMISM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_MMISM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM~0x00000002U}

Mode mismatch interrupt mask 

Definition at line 7308 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_NPTXFEM@{USB\_OTG\_GINTMSK\_NPTXFEM}}
\index{USB\_OTG\_GINTMSK\_NPTXFEM@{USB\_OTG\_GINTMSK\_NPTXFEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_NPTXFEM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM~0x00000020U}

Nonperiodic Tx\+FIFO empty mask 

Definition at line 7312 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_OEPINT@{USB\_OTG\_GINTMSK\_OEPINT}}
\index{USB\_OTG\_GINTMSK\_OEPINT@{USB\_OTG\_GINTMSK\_OEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_OEPINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT~0x00080000U}

OUT endpoints interrupt mask 

Definition at line 7323 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_OTGINT@{USB\_OTG\_GINTMSK\_OTGINT}}
\index{USB\_OTG\_GINTMSK\_OTGINT@{USB\_OTG\_GINTMSK\_OTGINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_OTGINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT~0x00000004U}

OTG interrupt mask 

Definition at line 7309 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_PRTIM@{USB\_OTG\_GINTMSK\_PRTIM}}
\index{USB\_OTG\_GINTMSK\_PRTIM@{USB\_OTG\_GINTMSK\_PRTIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_PRTIM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM~0x01000000U}

Host port interrupt mask 

Definition at line 7327 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_PTXFEM@{USB\_OTG\_GINTMSK\_PTXFEM}}
\index{USB\_OTG\_GINTMSK\_PTXFEM@{USB\_OTG\_GINTMSK\_PTXFEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_PTXFEM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM~0x04000000U}

Periodic Tx\+FIFO empty mask 

Definition at line 7329 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM@{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM}}
\index{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM@{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM~0x00200000U}

Incomplete periodic transfer mask 

Definition at line 7325 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_RXFLVLM@{USB\_OTG\_GINTMSK\_RXFLVLM}}
\index{USB\_OTG\_GINTMSK\_RXFLVLM@{USB\_OTG\_GINTMSK\_RXFLVLM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_RXFLVLM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM~0x00000010U}

Receive FIFO nonempty mask 

Definition at line 7311 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_SOFM@{USB\_OTG\_GINTMSK\_SOFM}}
\index{USB\_OTG\_GINTMSK\_SOFM@{USB\_OTG\_GINTMSK\_SOFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_SOFM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM~0x00000008U}

Start of frame mask 

Definition at line 7310 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_SRQIM@{USB\_OTG\_GINTMSK\_SRQIM}}
\index{USB\_OTG\_GINTMSK\_SRQIM@{USB\_OTG\_GINTMSK\_SRQIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_SRQIM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM~0x40000000U}

Session request/new session detected interrupt mask 

Definition at line 7332 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_USBRST@{USB\_OTG\_GINTMSK\_USBRST}}
\index{USB\_OTG\_GINTMSK\_USBRST@{USB\_OTG\_GINTMSK\_USBRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_USBRST}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST~0x00001000U}

USB reset mask 

Definition at line 7317 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_USBSUSPM@{USB\_OTG\_GINTMSK\_USBSUSPM}}
\index{USB\_OTG\_GINTMSK\_USBSUSPM@{USB\_OTG\_GINTMSK\_USBSUSPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_USBSUSPM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM~0x00000800U}

USB suspend mask 

Definition at line 7316 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_WUIM@{USB\_OTG\_GINTMSK\_WUIM}}
\index{USB\_OTG\_GINTMSK\_WUIM@{USB\_OTG\_GINTMSK\_WUIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTMSK\_WUIM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM~0x80000000U}

Resume/remote wakeup detected interrupt mask 

Definition at line 7333 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_BOUTNAKEFF@{USB\_OTG\_GINTSTS\_BOUTNAKEFF}}
\index{USB\_OTG\_GINTSTS\_BOUTNAKEFF@{USB\_OTG\_GINTSTS\_BOUTNAKEFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_BOUTNAKEFF}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF~0x00000080U}

Global OUT NAK effective 

Definition at line 7287 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_CIDSCHG@{USB\_OTG\_GINTSTS\_CIDSCHG}}
\index{USB\_OTG\_GINTSTS\_CIDSCHG@{USB\_OTG\_GINTSTS\_CIDSCHG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_CIDSCHG}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG~0x10000000U}

Connector ID status change 

Definition at line 7302 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_CMOD@{USB\_OTG\_GINTSTS\_CMOD}}
\index{USB\_OTG\_GINTSTS\_CMOD@{USB\_OTG\_GINTSTS\_CMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_CMOD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD~0x00000001U}

Current mode of operation 

Definition at line 7280 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_DATAFSUSP@{USB\_OTG\_GINTSTS\_DATAFSUSP}}
\index{USB\_OTG\_GINTSTS\_DATAFSUSP@{USB\_OTG\_GINTSTS\_DATAFSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_DATAFSUSP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP~0x00400000U}

Data fetch suspended 

Definition at line 7298 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_DISCINT@{USB\_OTG\_GINTSTS\_DISCINT}}
\index{USB\_OTG\_GINTSTS\_DISCINT@{USB\_OTG\_GINTSTS\_DISCINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_DISCINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT~0x20000000U}

Disconnect detected interrupt 

Definition at line 7303 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_ENUMDNE@{USB\_OTG\_GINTSTS\_ENUMDNE}}
\index{USB\_OTG\_GINTSTS\_ENUMDNE@{USB\_OTG\_GINTSTS\_ENUMDNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_ENUMDNE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE~0x00002000U}

Enumeration done 

Definition at line 7291 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_EOPF@{USB\_OTG\_GINTSTS\_EOPF}}
\index{USB\_OTG\_GINTSTS\_EOPF@{USB\_OTG\_GINTSTS\_EOPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_EOPF}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF~0x00008000U}

End of periodic frame interrupt 

Definition at line 7293 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_ESUSP@{USB\_OTG\_GINTSTS\_ESUSP}}
\index{USB\_OTG\_GINTSTS\_ESUSP@{USB\_OTG\_GINTSTS\_ESUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_ESUSP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP~0x00000400U}

Early suspend 

Definition at line 7288 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_GINAKEFF@{USB\_OTG\_GINTSTS\_GINAKEFF}}
\index{USB\_OTG\_GINTSTS\_GINAKEFF@{USB\_OTG\_GINTSTS\_GINAKEFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_GINAKEFF}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF~0x00000040U}

Global IN nonperiodic NAK effective 

Definition at line 7286 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_HCINT@{USB\_OTG\_GINTSTS\_HCINT}}
\index{USB\_OTG\_GINTSTS\_HCINT@{USB\_OTG\_GINTSTS\_HCINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_HCINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT~0x02000000U}

Host channels interrupt 

Definition at line 7300 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_HPRTINT@{USB\_OTG\_GINTSTS\_HPRTINT}}
\index{USB\_OTG\_GINTSTS\_HPRTINT@{USB\_OTG\_GINTSTS\_HPRTINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_HPRTINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT~0x01000000U}

Host port interrupt 

Definition at line 7299 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_IEPINT@{USB\_OTG\_GINTSTS\_IEPINT}}
\index{USB\_OTG\_GINTSTS\_IEPINT@{USB\_OTG\_GINTSTS\_IEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_IEPINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT~0x00040000U}

IN endpoint interrupt 

Definition at line 7294 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_IISOIXFR@{USB\_OTG\_GINTSTS\_IISOIXFR}}
\index{USB\_OTG\_GINTSTS\_IISOIXFR@{USB\_OTG\_GINTSTS\_IISOIXFR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_IISOIXFR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR~0x00100000U}

Incomplete isochronous IN transfer 

Definition at line 7296 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_ISOODRP@{USB\_OTG\_GINTSTS\_ISOODRP}}
\index{USB\_OTG\_GINTSTS\_ISOODRP@{USB\_OTG\_GINTSTS\_ISOODRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_ISOODRP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP~0x00004000U}

Isochronous OUT packet dropped interrupt 

Definition at line 7292 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_MMIS@{USB\_OTG\_GINTSTS\_MMIS}}
\index{USB\_OTG\_GINTSTS\_MMIS@{USB\_OTG\_GINTSTS\_MMIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_MMIS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS~0x00000002U}

Mode mismatch interrupt 

Definition at line 7281 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_NPTXFE@{USB\_OTG\_GINTSTS\_NPTXFE}}
\index{USB\_OTG\_GINTSTS\_NPTXFE@{USB\_OTG\_GINTSTS\_NPTXFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_NPTXFE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE~0x00000020U}

Nonperiodic Tx\+FIFO empty 

Definition at line 7285 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_OEPINT@{USB\_OTG\_GINTSTS\_OEPINT}}
\index{USB\_OTG\_GINTSTS\_OEPINT@{USB\_OTG\_GINTSTS\_OEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_OEPINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT~0x00080000U}

OUT endpoint interrupt 

Definition at line 7295 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_OTGINT@{USB\_OTG\_GINTSTS\_OTGINT}}
\index{USB\_OTG\_GINTSTS\_OTGINT@{USB\_OTG\_GINTSTS\_OTGINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_OTGINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT~0x00000004U}

OTG interrupt 

Definition at line 7282 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_PTXFE@{USB\_OTG\_GINTSTS\_PTXFE}}
\index{USB\_OTG\_GINTSTS\_PTXFE@{USB\_OTG\_GINTSTS\_PTXFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_PTXFE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE~0x04000000U}

Periodic Tx\+FIFO empty 

Definition at line 7301 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT@{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT}}
\index{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT@{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT~0x00200000U}

Incomplete periodic transfer 

Definition at line 7297 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_RXFLVL@{USB\_OTG\_GINTSTS\_RXFLVL}}
\index{USB\_OTG\_GINTSTS\_RXFLVL@{USB\_OTG\_GINTSTS\_RXFLVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_RXFLVL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL~0x00000010U}

Rx\+FIFO nonempty 

Definition at line 7284 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_SOF@{USB\_OTG\_GINTSTS\_SOF}}
\index{USB\_OTG\_GINTSTS\_SOF@{USB\_OTG\_GINTSTS\_SOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_SOF}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF~0x00000008U}

Start of frame 

Definition at line 7283 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_SRQINT@{USB\_OTG\_GINTSTS\_SRQINT}}
\index{USB\_OTG\_GINTSTS\_SRQINT@{USB\_OTG\_GINTSTS\_SRQINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_SRQINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT~0x40000000U}

Session request/new session detected interrupt 

Definition at line 7304 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_USBRST@{USB\_OTG\_GINTSTS\_USBRST}}
\index{USB\_OTG\_GINTSTS\_USBRST@{USB\_OTG\_GINTSTS\_USBRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_USBRST}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST~0x00001000U}

USB reset 

Definition at line 7290 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_USBSUSP@{USB\_OTG\_GINTSTS\_USBSUSP}}
\index{USB\_OTG\_GINTSTS\_USBSUSP@{USB\_OTG\_GINTSTS\_USBSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_USBSUSP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP~0x00000800U}

USB suspend 

Definition at line 7289 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_WKUINT@{USB\_OTG\_GINTSTS\_WKUINT}}
\index{USB\_OTG\_GINTSTS\_WKUINT@{USB\_OTG\_GINTSTS\_WKUINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GINTSTS\_WKUINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT~0x80000000U}

Resume/remote wakeup detected interrupt 

Definition at line 7305 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV@{USB\_OTG\_GNPTXSTS\_NPTQXSAV}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV@{USB\_OTG\_GNPTXSTS\_NPTQXSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV~0x00\+FF0000U}

Nonperiodic transmit request queue space available 

Definition at line 7432 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0~0x00010000U}

Bit 0 

Definition at line 7433 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1~0x00020000U}

Bit 1 

Definition at line 7434 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2~0x00040000U}

Bit 2 

Definition at line 7435 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3~0x00080000U}

Bit 3 

Definition at line 7436 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4~0x00100000U}

Bit 4 

Definition at line 7437 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5~0x00200000U}

Bit 5 

Definition at line 7438 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6~0x00400000U}

Bit 6 

Definition at line 7439 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7~0x00800000U}

Bit 7 

Definition at line 7440 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXFSAV@{USB\_OTG\_GNPTXSTS\_NPTXFSAV}}
\index{USB\_OTG\_GNPTXSTS\_NPTXFSAV@{USB\_OTG\_GNPTXSTS\_NPTXFSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXFSAV}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV~0x0000\+FFFFU}

Nonperiodic Tx\+FIFO space available 

Definition at line 7430 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP@{USB\_OTG\_GNPTXSTS\_NPTXQTOP}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP@{USB\_OTG\_GNPTXSTS\_NPTXQTOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXQTOP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP~0x7\+F000000U}

Top of the nonperiodic transmit request queue 

Definition at line 7442 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0~0x01000000U}

Bit 0 

Definition at line 7443 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1~0x02000000U}

Bit 1 

Definition at line 7444 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2~0x04000000U}

Bit 2 

Definition at line 7445 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3~0x08000000U}

Bit 3 

Definition at line 7446 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4~0x10000000U}

Bit 4 

Definition at line 7447 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5~0x20000000U}

Bit 5 

Definition at line 7448 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6~0x40000000U}

Bit 6 

Definition at line 7449 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_ASVLD@{USB\_OTG\_GOTGCTL\_ASVLD}}
\index{USB\_OTG\_GOTGCTL\_ASVLD@{USB\_OTG\_GOTGCTL\_ASVLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_ASVLD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD~0x00040000U}

A-\/session valid 

Definition at line 7098 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacc2ae24138663e92bdca36c8017b6c13}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_BSVLD@{USB\_OTG\_GOTGCTL\_BSVLD}}
\index{USB\_OTG\_GOTGCTL\_BSVLD@{USB\_OTG\_GOTGCTL\_BSVLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_BSVLD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD~0x00080000U}

B-\/session valid 

Definition at line 7099 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_CIDSTS@{USB\_OTG\_GOTGCTL\_CIDSTS}}
\index{USB\_OTG\_GOTGCTL\_CIDSTS@{USB\_OTG\_GOTGCTL\_CIDSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_CIDSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS~0x00010000U}

Connector ID status 

Definition at line 7096 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_DBCT@{USB\_OTG\_GOTGCTL\_DBCT}}
\index{USB\_OTG\_GOTGCTL\_DBCT@{USB\_OTG\_GOTGCTL\_DBCT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_DBCT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT~0x00020000U}

Long/short debounce time 

Definition at line 7097 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_DHNPEN@{USB\_OTG\_GOTGCTL\_DHNPEN}}
\index{USB\_OTG\_GOTGCTL\_DHNPEN@{USB\_OTG\_GOTGCTL\_DHNPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_DHNPEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN~0x00000800U}

Device HNP enabled 

Definition at line 7095 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_HNGSCS@{USB\_OTG\_GOTGCTL\_HNGSCS}}
\index{USB\_OTG\_GOTGCTL\_HNGSCS@{USB\_OTG\_GOTGCTL\_HNGSCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_HNGSCS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS~0x00000100U}

Host negotiation success 

Definition at line 7092 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_HNPRQ@{USB\_OTG\_GOTGCTL\_HNPRQ}}
\index{USB\_OTG\_GOTGCTL\_HNPRQ@{USB\_OTG\_GOTGCTL\_HNPRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_HNPRQ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ~0x00000200U}

HNP request 

Definition at line 7093 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_HSHNPEN@{USB\_OTG\_GOTGCTL\_HSHNPEN}}
\index{USB\_OTG\_GOTGCTL\_HSHNPEN@{USB\_OTG\_GOTGCTL\_HSHNPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_HSHNPEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN~0x00000400U}

Host set HNP enable 

Definition at line 7094 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_SRQ@{USB\_OTG\_GOTGCTL\_SRQ}}
\index{USB\_OTG\_GOTGCTL\_SRQ@{USB\_OTG\_GOTGCTL\_SRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_SRQ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ~0x00000002U}

Session request 

Definition at line 7091 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_SRQSCS@{USB\_OTG\_GOTGCTL\_SRQSCS}}
\index{USB\_OTG\_GOTGCTL\_SRQSCS@{USB\_OTG\_GOTGCTL\_SRQSCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGCTL\_SRQSCS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS~0x00000001U}

Session request success 

Definition at line 7090 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_ADTOCHG@{USB\_OTG\_GOTGINT\_ADTOCHG}}
\index{USB\_OTG\_GOTGINT\_ADTOCHG@{USB\_OTG\_GOTGINT\_ADTOCHG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGINT\_ADTOCHG}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG~0x00040000U}

A-\/device timeout change 

Definition at line 7142 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_DBCDNE@{USB\_OTG\_GOTGINT\_DBCDNE}}
\index{USB\_OTG\_GOTGINT\_DBCDNE@{USB\_OTG\_GOTGINT\_DBCDNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGINT\_DBCDNE}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE~0x00080000U}

Debounce done 

Definition at line 7143 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_HNGDET@{USB\_OTG\_GOTGINT\_HNGDET}}
\index{USB\_OTG\_GOTGINT\_HNGDET@{USB\_OTG\_GOTGINT\_HNGDET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGINT\_HNGDET}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET~0x00020000U}

Host negotiation detected 

Definition at line 7141 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_HNSSCHG@{USB\_OTG\_GOTGINT\_HNSSCHG}}
\index{USB\_OTG\_GOTGINT\_HNSSCHG@{USB\_OTG\_GOTGINT\_HNSSCHG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGINT\_HNSSCHG}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG~0x00000200U}

Host negotiation success status change 

Definition at line 7140 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_SEDET@{USB\_OTG\_GOTGINT\_SEDET}}
\index{USB\_OTG\_GOTGINT\_SEDET@{USB\_OTG\_GOTGINT\_SEDET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGINT\_SEDET}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET~0x00000004U}

Session end detected 

Definition at line 7138 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_SRSSCHG@{USB\_OTG\_GOTGINT\_SRSSCHG}}
\index{USB\_OTG\_GOTGINT\_SRSSCHG@{USB\_OTG\_GOTGINT\_SRSSCHG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GOTGINT\_SRSSCHG}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG~0x00000100U}

Session request success status change 

Definition at line 7139 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_AHBIDL@{USB\_OTG\_GRSTCTL\_AHBIDL}}
\index{USB\_OTG\_GRSTCTL\_AHBIDL@{USB\_OTG\_GRSTCTL\_AHBIDL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_AHBIDL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL~0x80000000U}

AHB master idle 

Definition at line 7232 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_CSRST@{USB\_OTG\_GRSTCTL\_CSRST}}
\index{USB\_OTG\_GRSTCTL\_CSRST@{USB\_OTG\_GRSTCTL\_CSRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_CSRST}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST~0x00000001U}

Core soft reset 

Definition at line 7219 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_DMAREQ@{USB\_OTG\_GRSTCTL\_DMAREQ}}
\index{USB\_OTG\_GRSTCTL\_DMAREQ@{USB\_OTG\_GRSTCTL\_DMAREQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_DMAREQ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ~0x40000000U}

DMA request signal 

Definition at line 7231 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_FCRST@{USB\_OTG\_GRSTCTL\_FCRST}}
\index{USB\_OTG\_GRSTCTL\_FCRST@{USB\_OTG\_GRSTCTL\_FCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_FCRST}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST~0x00000004U}

Host frame counter reset 

Definition at line 7221 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_HSRST@{USB\_OTG\_GRSTCTL\_HSRST}}
\index{USB\_OTG\_GRSTCTL\_HSRST@{USB\_OTG\_GRSTCTL\_HSRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_HSRST}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST~0x00000002U}

HCLK soft reset 

Definition at line 7220 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_RXFFLSH@{USB\_OTG\_GRSTCTL\_RXFFLSH}}
\index{USB\_OTG\_GRSTCTL\_RXFFLSH@{USB\_OTG\_GRSTCTL\_RXFFLSH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_RXFFLSH}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH~0x00000010U}

Rx\+FIFO flush 

Definition at line 7222 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFFLSH@{USB\_OTG\_GRSTCTL\_TXFFLSH}}
\index{USB\_OTG\_GRSTCTL\_TXFFLSH@{USB\_OTG\_GRSTCTL\_TXFFLSH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_TXFFLSH}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH~0x00000020U}

Tx\+FIFO flush 

Definition at line 7223 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM@{USB\_OTG\_GRSTCTL\_TXFNUM}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM@{USB\_OTG\_GRSTCTL\_TXFNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_TXFNUM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM~0x000007\+C0U}

Tx\+FIFO number 

Definition at line 7225 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_0@{USB\_OTG\_GRSTCTL\_TXFNUM\_0}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_0@{USB\_OTG\_GRSTCTL\_TXFNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_TXFNUM\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0~0x00000040U}

Bit 0 

Definition at line 7226 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_1@{USB\_OTG\_GRSTCTL\_TXFNUM\_1}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_1@{USB\_OTG\_GRSTCTL\_TXFNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_TXFNUM\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1~0x00000080U}

Bit 1 

Definition at line 7227 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_2@{USB\_OTG\_GRSTCTL\_TXFNUM\_2}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_2@{USB\_OTG\_GRSTCTL\_TXFNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_TXFNUM\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2~0x00000100U}

Bit 2 

Definition at line 7228 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_3@{USB\_OTG\_GRSTCTL\_TXFNUM\_3}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_3@{USB\_OTG\_GRSTCTL\_TXFNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_TXFNUM\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3~0x00000200U}

Bit 3 

Definition at line 7229 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_4@{USB\_OTG\_GRSTCTL\_TXFNUM\_4}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_4@{USB\_OTG\_GRSTCTL\_TXFNUM\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRSTCTL\_TXFNUM\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4~0x00000400U}

Bit 4 

Definition at line 7230 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXFSIZ\_RXFD@{USB\_OTG\_GRXFSIZ\_RXFD}}
\index{USB\_OTG\_GRXFSIZ\_RXFD@{USB\_OTG\_GRXFSIZ\_RXFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRXFSIZ\_RXFD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD~0x0000\+FFFFU}

Rx\+FIFO depth 

Definition at line 7415 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXSTSP\_BCNT@{USB\_OTG\_GRXSTSP\_BCNT}}
\index{USB\_OTG\_GRXSTSP\_BCNT@{USB\_OTG\_GRXSTSP\_BCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRXSTSP\_BCNT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT~0x00007\+FF0U}

OUT EP interrupt mask bits 

Definition at line 7344 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXSTSP\_DPID@{USB\_OTG\_GRXSTSP\_DPID}}
\index{USB\_OTG\_GRXSTSP\_DPID@{USB\_OTG\_GRXSTSP\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRXSTSP\_DPID}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID~0x00018000U}

OUT EP interrupt mask bits 

Definition at line 7345 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXSTSP\_EPNUM@{USB\_OTG\_GRXSTSP\_EPNUM}}
\index{USB\_OTG\_GRXSTSP\_EPNUM@{USB\_OTG\_GRXSTSP\_EPNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRXSTSP\_EPNUM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM~0x0000000\+FU}

IN EP interrupt mask bits 

Definition at line 7343 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXSTSP\_PKTSTS@{USB\_OTG\_GRXSTSP\_PKTSTS}}
\index{USB\_OTG\_GRXSTSP\_PKTSTS@{USB\_OTG\_GRXSTSP\_PKTSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GRXSTSP\_PKTSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS~0x001\+E0000U}

OUT EP interrupt mask bits 

Definition at line 7346 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_CTXPKT@{USB\_OTG\_GUSBCFG\_CTXPKT}}
\index{USB\_OTG\_GUSBCFG\_CTXPKT@{USB\_OTG\_GUSBCFG\_CTXPKT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_CTXPKT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT~0x80000000U}

Corrupt Tx packet 

Definition at line 7216 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_FDMOD@{USB\_OTG\_GUSBCFG\_FDMOD}}
\index{USB\_OTG\_GUSBCFG\_FDMOD@{USB\_OTG\_GUSBCFG\_FDMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_FDMOD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD~0x40000000U}

Forced peripheral mode 

Definition at line 7215 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_FHMOD@{USB\_OTG\_GUSBCFG\_FHMOD}}
\index{USB\_OTG\_GUSBCFG\_FHMOD@{USB\_OTG\_GUSBCFG\_FHMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_FHMOD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD~0x20000000U}

Forced host mode 

Definition at line 7214 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_HNPCAP@{USB\_OTG\_GUSBCFG\_HNPCAP}}
\index{USB\_OTG\_GUSBCFG\_HNPCAP@{USB\_OTG\_GUSBCFG\_HNPCAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_HNPCAP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP~0x00000200U}

HNP-\/capable 

Definition at line 7197 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_PCCI@{USB\_OTG\_GUSBCFG\_PCCI}}
\index{USB\_OTG\_GUSBCFG\_PCCI@{USB\_OTG\_GUSBCFG\_PCCI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_PCCI}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI~0x00800000U}

Indicator complement 

Definition at line 7211 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_PHYLPCS@{USB\_OTG\_GUSBCFG\_PHYLPCS}}
\index{USB\_OTG\_GUSBCFG\_PHYLPCS@{USB\_OTG\_GUSBCFG\_PHYLPCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_PHYLPCS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS~0x00008000U}

PHY Low-\/power clock select 

Definition at line 7204 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_PHYSEL@{USB\_OTG\_GUSBCFG\_PHYSEL}}
\index{USB\_OTG\_GUSBCFG\_PHYSEL@{USB\_OTG\_GUSBCFG\_PHYSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_PHYSEL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL~0x00000040U}

USB 2.\+0 high-\/speed ULPI PHY or USB 1.\+1 full-\/speed serial transceiver select 

Definition at line 7195 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_PTCI@{USB\_OTG\_GUSBCFG\_PTCI}}
\index{USB\_OTG\_GUSBCFG\_PTCI@{USB\_OTG\_GUSBCFG\_PTCI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_PTCI}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI~0x01000000U}

Indicator pass through 

Definition at line 7212 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_SRPCAP@{USB\_OTG\_GUSBCFG\_SRPCAP}}
\index{USB\_OTG\_GUSBCFG\_SRPCAP@{USB\_OTG\_GUSBCFG\_SRPCAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_SRPCAP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP~0x00000100U}

SRP-\/capable 

Definition at line 7196 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TOCAL@{USB\_OTG\_GUSBCFG\_TOCAL}}
\index{USB\_OTG\_GUSBCFG\_TOCAL@{USB\_OTG\_GUSBCFG\_TOCAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TOCAL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL~0x00000007U}

FS timeout calibration 

Definition at line 7191 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TOCAL\_0@{USB\_OTG\_GUSBCFG\_TOCAL\_0}}
\index{USB\_OTG\_GUSBCFG\_TOCAL\_0@{USB\_OTG\_GUSBCFG\_TOCAL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TOCAL\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0~0x00000001U}

Bit 0 

Definition at line 7192 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TOCAL\_1@{USB\_OTG\_GUSBCFG\_TOCAL\_1}}
\index{USB\_OTG\_GUSBCFG\_TOCAL\_1@{USB\_OTG\_GUSBCFG\_TOCAL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TOCAL\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1~0x00000002U}

Bit 1 

Definition at line 7193 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TOCAL\_2@{USB\_OTG\_GUSBCFG\_TOCAL\_2}}
\index{USB\_OTG\_GUSBCFG\_TOCAL\_2@{USB\_OTG\_GUSBCFG\_TOCAL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TOCAL\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2~0x00000004U}

Bit 2 

Definition at line 7194 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT@{USB\_OTG\_GUSBCFG\_TRDT}}
\index{USB\_OTG\_GUSBCFG\_TRDT@{USB\_OTG\_GUSBCFG\_TRDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TRDT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT~0x00003\+C00U}

USB turnaround time 

Definition at line 7199 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT\_0@{USB\_OTG\_GUSBCFG\_TRDT\_0}}
\index{USB\_OTG\_GUSBCFG\_TRDT\_0@{USB\_OTG\_GUSBCFG\_TRDT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TRDT\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0~0x00000400U}

Bit 0 

Definition at line 7200 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT\_1@{USB\_OTG\_GUSBCFG\_TRDT\_1}}
\index{USB\_OTG\_GUSBCFG\_TRDT\_1@{USB\_OTG\_GUSBCFG\_TRDT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TRDT\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1~0x00000800U}

Bit 1 

Definition at line 7201 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT\_2@{USB\_OTG\_GUSBCFG\_TRDT\_2}}
\index{USB\_OTG\_GUSBCFG\_TRDT\_2@{USB\_OTG\_GUSBCFG\_TRDT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TRDT\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2~0x00001000U}

Bit 2 

Definition at line 7202 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT\_3@{USB\_OTG\_GUSBCFG\_TRDT\_3}}
\index{USB\_OTG\_GUSBCFG\_TRDT\_3@{USB\_OTG\_GUSBCFG\_TRDT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TRDT\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3~0x00002000U}

Bit 3 

Definition at line 7203 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TSDPS@{USB\_OTG\_GUSBCFG\_TSDPS}}
\index{USB\_OTG\_GUSBCFG\_TSDPS@{USB\_OTG\_GUSBCFG\_TSDPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_TSDPS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS~0x00400000U}

Term\+Sel DLine pulsing selection 

Definition at line 7210 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIAR@{USB\_OTG\_GUSBCFG\_ULPIAR}}
\index{USB\_OTG\_GUSBCFG\_ULPIAR@{USB\_OTG\_GUSBCFG\_ULPIAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_ULPIAR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR~0x00040000U}

ULPI Auto-\/resume 

Definition at line 7206 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPICSM@{USB\_OTG\_GUSBCFG\_ULPICSM}}
\index{USB\_OTG\_GUSBCFG\_ULPICSM@{USB\_OTG\_GUSBCFG\_ULPICSM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_ULPICSM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM~0x00080000U}

ULPI Clock SuspendM 

Definition at line 7207 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIEVBUSD@{USB\_OTG\_GUSBCFG\_ULPIEVBUSD}}
\index{USB\_OTG\_GUSBCFG\_ULPIEVBUSD@{USB\_OTG\_GUSBCFG\_ULPIEVBUSD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_ULPIEVBUSD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD~0x00100000U}

ULPI External VBUS Drive 

Definition at line 7208 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIEVBUSI@{USB\_OTG\_GUSBCFG\_ULPIEVBUSI}}
\index{USB\_OTG\_GUSBCFG\_ULPIEVBUSI@{USB\_OTG\_GUSBCFG\_ULPIEVBUSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_ULPIEVBUSI}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI~0x00200000U}

ULPI external VBUS indicator 

Definition at line 7209 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIFSLS@{USB\_OTG\_GUSBCFG\_ULPIFSLS}}
\index{USB\_OTG\_GUSBCFG\_ULPIFSLS@{USB\_OTG\_GUSBCFG\_ULPIFSLS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_ULPIFSLS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS~0x00020000U}

ULPI FS/\+LS select 

Definition at line 7205 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIIPD@{USB\_OTG\_GUSBCFG\_ULPIIPD}}
\index{USB\_OTG\_GUSBCFG\_ULPIIPD@{USB\_OTG\_GUSBCFG\_ULPIIPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_GUSBCFG\_ULPIIPD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD~0x02000000U}

ULPI interface protect disable 

Definition at line 7213 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HAINT\_HAINT@{USB\_OTG\_HAINT\_HAINT}}
\index{USB\_OTG\_HAINT\_HAINT@{USB\_OTG\_HAINT\_HAINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HAINT\_HAINT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT~0x0000\+FFFFU}

Channel interrupts 

Definition at line 7268 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HAINTMSK\_HAINTM@{USB\_OTG\_HAINTMSK\_HAINTM}}
\index{USB\_OTG\_HAINTMSK\_HAINTM@{USB\_OTG\_HAINTMSK\_HAINTM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HAINTMSK\_HAINTM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM~0x0000\+FFFFU}

Channel interrupt mask 

Definition at line 7340 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_CHDIS@{USB\_OTG\_HCCHAR\_CHDIS}}
\index{USB\_OTG\_HCCHAR\_CHDIS@{USB\_OTG\_HCCHAR\_CHDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_CHDIS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS~0x40000000U}

Channel disable 

Definition at line 7606 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_CHENA@{USB\_OTG\_HCCHAR\_CHENA}}
\index{USB\_OTG\_HCCHAR\_CHENA@{USB\_OTG\_HCCHAR\_CHENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_CHENA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA~0x80000000U}

Channel enable 

Definition at line 7607 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD@{USB\_OTG\_HCCHAR\_DAD}}
\index{USB\_OTG\_HCCHAR\_DAD@{USB\_OTG\_HCCHAR\_DAD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_DAD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD~0x1\+FC00000U}

Device address 

Definition at line 7597 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_0@{USB\_OTG\_HCCHAR\_DAD\_0}}
\index{USB\_OTG\_HCCHAR\_DAD\_0@{USB\_OTG\_HCCHAR\_DAD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_DAD\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0~0x00400000U}

Bit 0 

Definition at line 7598 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_1@{USB\_OTG\_HCCHAR\_DAD\_1}}
\index{USB\_OTG\_HCCHAR\_DAD\_1@{USB\_OTG\_HCCHAR\_DAD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_DAD\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1~0x00800000U}

Bit 1 

Definition at line 7599 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_2@{USB\_OTG\_HCCHAR\_DAD\_2}}
\index{USB\_OTG\_HCCHAR\_DAD\_2@{USB\_OTG\_HCCHAR\_DAD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_DAD\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2~0x01000000U}

Bit 2 

Definition at line 7600 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_3@{USB\_OTG\_HCCHAR\_DAD\_3}}
\index{USB\_OTG\_HCCHAR\_DAD\_3@{USB\_OTG\_HCCHAR\_DAD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_DAD\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3~0x02000000U}

Bit 3 

Definition at line 7601 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_4@{USB\_OTG\_HCCHAR\_DAD\_4}}
\index{USB\_OTG\_HCCHAR\_DAD\_4@{USB\_OTG\_HCCHAR\_DAD\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_DAD\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4~0x04000000U}

Bit 4 

Definition at line 7602 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_5@{USB\_OTG\_HCCHAR\_DAD\_5}}
\index{USB\_OTG\_HCCHAR\_DAD\_5@{USB\_OTG\_HCCHAR\_DAD\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_DAD\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5~0x08000000U}

Bit 5 

Definition at line 7603 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_6@{USB\_OTG\_HCCHAR\_DAD\_6}}
\index{USB\_OTG\_HCCHAR\_DAD\_6@{USB\_OTG\_HCCHAR\_DAD\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_DAD\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6~0x10000000U}

Bit 6 

Definition at line 7604 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPDIR@{USB\_OTG\_HCCHAR\_EPDIR}}
\index{USB\_OTG\_HCCHAR\_EPDIR@{USB\_OTG\_HCCHAR\_EPDIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPDIR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR~0x00008000U}

Endpoint direction 

Definition at line 7586 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM@{USB\_OTG\_HCCHAR\_EPNUM}}
\index{USB\_OTG\_HCCHAR\_EPNUM@{USB\_OTG\_HCCHAR\_EPNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPNUM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM~0x00007800U}

Endpoint number 

Definition at line 7581 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM\_0@{USB\_OTG\_HCCHAR\_EPNUM\_0}}
\index{USB\_OTG\_HCCHAR\_EPNUM\_0@{USB\_OTG\_HCCHAR\_EPNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPNUM\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0~0x00000800U}

Bit 0 

Definition at line 7582 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM\_1@{USB\_OTG\_HCCHAR\_EPNUM\_1}}
\index{USB\_OTG\_HCCHAR\_EPNUM\_1@{USB\_OTG\_HCCHAR\_EPNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPNUM\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1~0x00001000U}

Bit 1 

Definition at line 7583 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM\_2@{USB\_OTG\_HCCHAR\_EPNUM\_2}}
\index{USB\_OTG\_HCCHAR\_EPNUM\_2@{USB\_OTG\_HCCHAR\_EPNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPNUM\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2~0x00002000U}

Bit 2 

Definition at line 7584 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM\_3@{USB\_OTG\_HCCHAR\_EPNUM\_3}}
\index{USB\_OTG\_HCCHAR\_EPNUM\_3@{USB\_OTG\_HCCHAR\_EPNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPNUM\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3~0x00004000U}

Bit 3 

Definition at line 7585 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPTYP@{USB\_OTG\_HCCHAR\_EPTYP}}
\index{USB\_OTG\_HCCHAR\_EPTYP@{USB\_OTG\_HCCHAR\_EPTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPTYP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP~0x000\+C0000U}

Endpoint type 

Definition at line 7589 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPTYP\_0@{USB\_OTG\_HCCHAR\_EPTYP\_0}}
\index{USB\_OTG\_HCCHAR\_EPTYP\_0@{USB\_OTG\_HCCHAR\_EPTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPTYP\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0~0x00040000U}

Bit 0 

Definition at line 7590 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPTYP\_1@{USB\_OTG\_HCCHAR\_EPTYP\_1}}
\index{USB\_OTG\_HCCHAR\_EPTYP\_1@{USB\_OTG\_HCCHAR\_EPTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_EPTYP\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1~0x00080000U}

Bit 1 

Definition at line 7591 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_LSDEV@{USB\_OTG\_HCCHAR\_LSDEV}}
\index{USB\_OTG\_HCCHAR\_LSDEV@{USB\_OTG\_HCCHAR\_LSDEV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_LSDEV}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV~0x00020000U}

Low-\/speed device 

Definition at line 7587 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_MC@{USB\_OTG\_HCCHAR\_MC}}
\index{USB\_OTG\_HCCHAR\_MC@{USB\_OTG\_HCCHAR\_MC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_MC}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC~0x00300000U}

Multi Count (MC) / Error Count (EC) 

Definition at line 7593 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_MC\_0@{USB\_OTG\_HCCHAR\_MC\_0}}
\index{USB\_OTG\_HCCHAR\_MC\_0@{USB\_OTG\_HCCHAR\_MC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_MC\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0~0x00100000U}

Bit 0 

Definition at line 7594 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_MC\_1@{USB\_OTG\_HCCHAR\_MC\_1}}
\index{USB\_OTG\_HCCHAR\_MC\_1@{USB\_OTG\_HCCHAR\_MC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_MC\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1~0x00200000U}

Bit 1 

Definition at line 7595 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_MPSIZ@{USB\_OTG\_HCCHAR\_MPSIZ}}
\index{USB\_OTG\_HCCHAR\_MPSIZ@{USB\_OTG\_HCCHAR\_MPSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_MPSIZ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ~0x000007\+FFU}

Maximum packet size 

Definition at line 7579 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_ODDFRM@{USB\_OTG\_HCCHAR\_ODDFRM}}
\index{USB\_OTG\_HCCHAR\_ODDFRM@{USB\_OTG\_HCCHAR\_ODDFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCCHAR\_ODDFRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM~0x20000000U}

Odd frame 

Definition at line 7605 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCDMA\_DMAADDR@{USB\_OTG\_HCDMA\_DMAADDR}}
\index{USB\_OTG\_HCDMA\_DMAADDR@{USB\_OTG\_HCDMA\_DMAADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCDMA\_DMAADDR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR~0x\+FFFFFFFFU}

DMA address 

Definition at line 7691 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCFG\_FSLSPCS@{USB\_OTG\_HCFG\_FSLSPCS}}
\index{USB\_OTG\_HCFG\_FSLSPCS@{USB\_OTG\_HCFG\_FSLSPCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCFG\_FSLSPCS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS~0x00000003U}

FS/\+LS PHY clock select 

Definition at line 7103 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCFG\_FSLSPCS\_0@{USB\_OTG\_HCFG\_FSLSPCS\_0}}
\index{USB\_OTG\_HCFG\_FSLSPCS\_0@{USB\_OTG\_HCFG\_FSLSPCS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCFG\_FSLSPCS\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0~0x00000001U}

Bit 0 

Definition at line 7104 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCFG\_FSLSPCS\_1@{USB\_OTG\_HCFG\_FSLSPCS\_1}}
\index{USB\_OTG\_HCFG\_FSLSPCS\_1@{USB\_OTG\_HCFG\_FSLSPCS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCFG\_FSLSPCS\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1~0x00000002U}

Bit 1 

Definition at line 7105 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCFG\_FSLSS@{USB\_OTG\_HCFG\_FSLSS}}
\index{USB\_OTG\_HCFG\_FSLSS@{USB\_OTG\_HCFG\_FSLSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCFG\_FSLSS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS~0x00000004U}

FS-\/ and LS-\/only support 

Definition at line 7106 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_ACK@{USB\_OTG\_HCINT\_ACK}}
\index{USB\_OTG\_HCINT\_ACK@{USB\_OTG\_HCINT\_ACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_ACK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK~0x00000020U}

ACK response received/transmitted interrupt 

Definition at line 7641 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_AHBERR@{USB\_OTG\_HCINT\_AHBERR}}
\index{USB\_OTG\_HCINT\_AHBERR@{USB\_OTG\_HCINT\_AHBERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_AHBERR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR~0x00000004U}

AHB error 

Definition at line 7638 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_BBERR@{USB\_OTG\_HCINT\_BBERR}}
\index{USB\_OTG\_HCINT\_BBERR@{USB\_OTG\_HCINT\_BBERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_BBERR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR~0x00000100U}

Babble error 

Definition at line 7644 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_CHH@{USB\_OTG\_HCINT\_CHH}}
\index{USB\_OTG\_HCINT\_CHH@{USB\_OTG\_HCINT\_CHH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_CHH}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH~0x00000002U}

Channel halted 

Definition at line 7637 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_DTERR@{USB\_OTG\_HCINT\_DTERR}}
\index{USB\_OTG\_HCINT\_DTERR@{USB\_OTG\_HCINT\_DTERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_DTERR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR~0x00000400U}

Data toggle error 

Definition at line 7646 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_FRMOR@{USB\_OTG\_HCINT\_FRMOR}}
\index{USB\_OTG\_HCINT\_FRMOR@{USB\_OTG\_HCINT\_FRMOR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_FRMOR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR~0x00000200U}

Frame overrun 

Definition at line 7645 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_NAK@{USB\_OTG\_HCINT\_NAK}}
\index{USB\_OTG\_HCINT\_NAK@{USB\_OTG\_HCINT\_NAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_NAK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK~0x00000010U}

NAK response received interrupt 

Definition at line 7640 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_NYET@{USB\_OTG\_HCINT\_NYET}}
\index{USB\_OTG\_HCINT\_NYET@{USB\_OTG\_HCINT\_NYET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_NYET}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET~0x00000040U}

Response received interrupt 

Definition at line 7642 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_STALL@{USB\_OTG\_HCINT\_STALL}}
\index{USB\_OTG\_HCINT\_STALL@{USB\_OTG\_HCINT\_STALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_STALL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL~0x00000008U}

STALL response received interrupt 

Definition at line 7639 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_TXERR@{USB\_OTG\_HCINT\_TXERR}}
\index{USB\_OTG\_HCINT\_TXERR@{USB\_OTG\_HCINT\_TXERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_TXERR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR~0x00000080U}

Transaction error 

Definition at line 7643 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_XFRC@{USB\_OTG\_HCINT\_XFRC}}
\index{USB\_OTG\_HCINT\_XFRC@{USB\_OTG\_HCINT\_XFRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINT\_XFRC}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC~0x00000001U}

Transfer completed 

Definition at line 7636 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_ACKM@{USB\_OTG\_HCINTMSK\_ACKM}}
\index{USB\_OTG\_HCINTMSK\_ACKM@{USB\_OTG\_HCINTMSK\_ACKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_ACKM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM~0x00000020U}

ACK response received/transmitted interrupt mask 

Definition at line 7667 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_AHBERR@{USB\_OTG\_HCINTMSK\_AHBERR}}
\index{USB\_OTG\_HCINTMSK\_AHBERR@{USB\_OTG\_HCINTMSK\_AHBERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_AHBERR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR~0x00000004U}

AHB error 

Definition at line 7664 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_BBERRM@{USB\_OTG\_HCINTMSK\_BBERRM}}
\index{USB\_OTG\_HCINTMSK\_BBERRM@{USB\_OTG\_HCINTMSK\_BBERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_BBERRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM~0x00000100U}

Babble error mask 

Definition at line 7670 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_CHHM@{USB\_OTG\_HCINTMSK\_CHHM}}
\index{USB\_OTG\_HCINTMSK\_CHHM@{USB\_OTG\_HCINTMSK\_CHHM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_CHHM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM~0x00000002U}

Channel halted mask 

Definition at line 7663 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_DTERRM@{USB\_OTG\_HCINTMSK\_DTERRM}}
\index{USB\_OTG\_HCINTMSK\_DTERRM@{USB\_OTG\_HCINTMSK\_DTERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_DTERRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM~0x00000400U}

Data toggle error mask 

Definition at line 7672 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_FRMORM@{USB\_OTG\_HCINTMSK\_FRMORM}}
\index{USB\_OTG\_HCINTMSK\_FRMORM@{USB\_OTG\_HCINTMSK\_FRMORM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_FRMORM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM~0x00000200U}

Frame overrun mask 

Definition at line 7671 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_NAKM@{USB\_OTG\_HCINTMSK\_NAKM}}
\index{USB\_OTG\_HCINTMSK\_NAKM@{USB\_OTG\_HCINTMSK\_NAKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_NAKM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM~0x00000010U}

NAK response received interrupt mask 

Definition at line 7666 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_NYET@{USB\_OTG\_HCINTMSK\_NYET}}
\index{USB\_OTG\_HCINTMSK\_NYET@{USB\_OTG\_HCINTMSK\_NYET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_NYET}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET~0x00000040U}

response received interrupt mask 

Definition at line 7668 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_STALLM@{USB\_OTG\_HCINTMSK\_STALLM}}
\index{USB\_OTG\_HCINTMSK\_STALLM@{USB\_OTG\_HCINTMSK\_STALLM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_STALLM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM~0x00000008U}

STALL response received interrupt mask 

Definition at line 7665 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_TXERRM@{USB\_OTG\_HCINTMSK\_TXERRM}}
\index{USB\_OTG\_HCINTMSK\_TXERRM@{USB\_OTG\_HCINTMSK\_TXERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_TXERRM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM~0x00000080U}

Transaction error mask 

Definition at line 7669 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_XFRCM@{USB\_OTG\_HCINTMSK\_XFRCM}}
\index{USB\_OTG\_HCINTMSK\_XFRCM@{USB\_OTG\_HCINTMSK\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCINTMSK\_XFRCM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM~0x00000001U}

Transfer completed mask 

Definition at line 7662 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_COMPLSPLT@{USB\_OTG\_HCSPLT\_COMPLSPLT}}
\index{USB\_OTG\_HCSPLT\_COMPLSPLT@{USB\_OTG\_HCSPLT\_COMPLSPLT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_COMPLSPLT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT~0x00010000U}

Do complete split 

Definition at line 7632 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR@{USB\_OTG\_HCSPLT\_HUBADDR}}
\index{USB\_OTG\_HCSPLT\_HUBADDR@{USB\_OTG\_HCSPLT\_HUBADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_HUBADDR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR~0x00003\+F80U}

Hub address 

Definition at line 7620 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_0@{USB\_OTG\_HCSPLT\_HUBADDR\_0}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_0@{USB\_OTG\_HCSPLT\_HUBADDR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_HUBADDR\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0~0x00000080U}

Bit 0 

Definition at line 7621 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_1@{USB\_OTG\_HCSPLT\_HUBADDR\_1}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_1@{USB\_OTG\_HCSPLT\_HUBADDR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_HUBADDR\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1~0x00000100U}

Bit 1 

Definition at line 7622 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_2@{USB\_OTG\_HCSPLT\_HUBADDR\_2}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_2@{USB\_OTG\_HCSPLT\_HUBADDR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_HUBADDR\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2~0x00000200U}

Bit 2 

Definition at line 7623 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_3@{USB\_OTG\_HCSPLT\_HUBADDR\_3}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_3@{USB\_OTG\_HCSPLT\_HUBADDR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_HUBADDR\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3~0x00000400U}

Bit 3 

Definition at line 7624 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_4@{USB\_OTG\_HCSPLT\_HUBADDR\_4}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_4@{USB\_OTG\_HCSPLT\_HUBADDR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_HUBADDR\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4~0x00000800U}

Bit 4 

Definition at line 7625 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_5@{USB\_OTG\_HCSPLT\_HUBADDR\_5}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_5@{USB\_OTG\_HCSPLT\_HUBADDR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_HUBADDR\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5~0x00001000U}

Bit 5 

Definition at line 7626 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_6@{USB\_OTG\_HCSPLT\_HUBADDR\_6}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_6@{USB\_OTG\_HCSPLT\_HUBADDR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_HUBADDR\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6~0x00002000U}

Bit 6 

Definition at line 7627 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR@{USB\_OTG\_HCSPLT\_PRTADDR}}
\index{USB\_OTG\_HCSPLT\_PRTADDR@{USB\_OTG\_HCSPLT\_PRTADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_PRTADDR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR~0x0000007\+FU}

Port address 

Definition at line 7611 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_0@{USB\_OTG\_HCSPLT\_PRTADDR\_0}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_0@{USB\_OTG\_HCSPLT\_PRTADDR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_PRTADDR\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0~0x00000001U}

Bit 0 

Definition at line 7612 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_1@{USB\_OTG\_HCSPLT\_PRTADDR\_1}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_1@{USB\_OTG\_HCSPLT\_PRTADDR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_PRTADDR\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1~0x00000002U}

Bit 1 

Definition at line 7613 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_2@{USB\_OTG\_HCSPLT\_PRTADDR\_2}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_2@{USB\_OTG\_HCSPLT\_PRTADDR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_PRTADDR\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2~0x00000004U}

Bit 2 

Definition at line 7614 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_3@{USB\_OTG\_HCSPLT\_PRTADDR\_3}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_3@{USB\_OTG\_HCSPLT\_PRTADDR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_PRTADDR\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3~0x00000008U}

Bit 3 

Definition at line 7615 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_4@{USB\_OTG\_HCSPLT\_PRTADDR\_4}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_4@{USB\_OTG\_HCSPLT\_PRTADDR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_PRTADDR\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4~0x00000010U}

Bit 4 

Definition at line 7616 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_5@{USB\_OTG\_HCSPLT\_PRTADDR\_5}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_5@{USB\_OTG\_HCSPLT\_PRTADDR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_PRTADDR\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5~0x00000020U}

Bit 5 

Definition at line 7617 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_6@{USB\_OTG\_HCSPLT\_PRTADDR\_6}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_6@{USB\_OTG\_HCSPLT\_PRTADDR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_PRTADDR\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6~0x00000040U}

Bit 6 

Definition at line 7618 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_SPLITEN@{USB\_OTG\_HCSPLT\_SPLITEN}}
\index{USB\_OTG\_HCSPLT\_SPLITEN@{USB\_OTG\_HCSPLT\_SPLITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_SPLITEN}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN~0x80000000U}

Split enable 

Definition at line 7633 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_XACTPOS@{USB\_OTG\_HCSPLT\_XACTPOS}}
\index{USB\_OTG\_HCSPLT\_XACTPOS@{USB\_OTG\_HCSPLT\_XACTPOS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_XACTPOS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS~0x0000\+C000U}

XACTPOS 

Definition at line 7629 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_XACTPOS\_0@{USB\_OTG\_HCSPLT\_XACTPOS\_0}}
\index{USB\_OTG\_HCSPLT\_XACTPOS\_0@{USB\_OTG\_HCSPLT\_XACTPOS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_XACTPOS\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0~0x00004000U}

Bit 0 

Definition at line 7630 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_XACTPOS\_1@{USB\_OTG\_HCSPLT\_XACTPOS\_1}}
\index{USB\_OTG\_HCSPLT\_XACTPOS\_1@{USB\_OTG\_HCSPLT\_XACTPOS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCSPLT\_XACTPOS\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1~0x00008000U}

Bit 1 

Definition at line 7631 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_DOPING@{USB\_OTG\_HCTSIZ\_DOPING}}
\index{USB\_OTG\_HCTSIZ\_DOPING@{USB\_OTG\_HCTSIZ\_DOPING}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCTSIZ\_DOPING}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING~0x80000000U}

Do PING 

Definition at line 7682 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_DPID@{USB\_OTG\_HCTSIZ\_DPID}}
\index{USB\_OTG\_HCTSIZ\_DPID@{USB\_OTG\_HCTSIZ\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCTSIZ\_DPID}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID~0x60000000U}

Data PID 

Definition at line 7683 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_DPID\_0@{USB\_OTG\_HCTSIZ\_DPID\_0}}
\index{USB\_OTG\_HCTSIZ\_DPID\_0@{USB\_OTG\_HCTSIZ\_DPID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCTSIZ\_DPID\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0~0x20000000U}

Bit 0 

Definition at line 7684 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_DPID\_1@{USB\_OTG\_HCTSIZ\_DPID\_1}}
\index{USB\_OTG\_HCTSIZ\_DPID\_1@{USB\_OTG\_HCTSIZ\_DPID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCTSIZ\_DPID\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1~0x40000000U}

Bit 1 

Definition at line 7685 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_PKTCNT@{USB\_OTG\_HCTSIZ\_PKTCNT}}
\index{USB\_OTG\_HCTSIZ\_PKTCNT@{USB\_OTG\_HCTSIZ\_PKTCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCTSIZ\_PKTCNT}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT~0x1\+FF80000U}

Packet count 

Definition at line 7681 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_XFRSIZ@{USB\_OTG\_HCTSIZ\_XFRSIZ}}
\index{USB\_OTG\_HCTSIZ\_XFRSIZ@{USB\_OTG\_HCTSIZ\_XFRSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HCTSIZ\_XFRSIZ}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ~0x0007\+FFFFU}

Transfer size 

Definition at line 7680 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HFIR\_FRIVL@{USB\_OTG\_HFIR\_FRIVL}}
\index{USB\_OTG\_HFIR\_FRIVL@{USB\_OTG\_HFIR\_FRIVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HFIR\_FRIVL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL~0x0000\+FFFFU}

Frame interval 

Definition at line 7162 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HFNUM\_FRNUM@{USB\_OTG\_HFNUM\_FRNUM}}
\index{USB\_OTG\_HFNUM\_FRNUM@{USB\_OTG\_HFNUM\_FRNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HFNUM\_FRNUM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM~0x0000\+FFFFU}

Frame number 

Definition at line 7165 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HFNUM\_FTREM@{USB\_OTG\_HFNUM\_FTREM}}
\index{USB\_OTG\_HFNUM\_FTREM@{USB\_OTG\_HFNUM\_FTREM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HFNUM\_FTREM}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM~0x\+FFFF0000U}

Frame time remaining 

Definition at line 7166 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PCDET@{USB\_OTG\_HPRT\_PCDET}}
\index{USB\_OTG\_HPRT\_PCDET@{USB\_OTG\_HPRT\_PCDET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PCDET}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET~0x00000002U}

Port connect detected 

Definition at line 7514 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PCSTS@{USB\_OTG\_HPRT\_PCSTS}}
\index{USB\_OTG\_HPRT\_PCSTS@{USB\_OTG\_HPRT\_PCSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PCSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS~0x00000001U}

Port connect status 

Definition at line 7513 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PENA@{USB\_OTG\_HPRT\_PENA}}
\index{USB\_OTG\_HPRT\_PENA@{USB\_OTG\_HPRT\_PENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PENA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA~0x00000004U}

Port enable 

Definition at line 7515 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PENCHNG@{USB\_OTG\_HPRT\_PENCHNG}}
\index{USB\_OTG\_HPRT\_PENCHNG@{USB\_OTG\_HPRT\_PENCHNG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PENCHNG}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG~0x00000008U}

Port enable/disable change 

Definition at line 7516 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PLSTS@{USB\_OTG\_HPRT\_PLSTS}}
\index{USB\_OTG\_HPRT\_PLSTS@{USB\_OTG\_HPRT\_PLSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PLSTS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS~0x00000\+C00U}

Port line status 

Definition at line 7523 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PLSTS\_0@{USB\_OTG\_HPRT\_PLSTS\_0}}
\index{USB\_OTG\_HPRT\_PLSTS\_0@{USB\_OTG\_HPRT\_PLSTS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PLSTS\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0~0x00000400U}

Bit 0 

Definition at line 7524 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PLSTS\_1@{USB\_OTG\_HPRT\_PLSTS\_1}}
\index{USB\_OTG\_HPRT\_PLSTS\_1@{USB\_OTG\_HPRT\_PLSTS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PLSTS\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1~0x00000800U}

Bit 1 

Definition at line 7525 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_POCA@{USB\_OTG\_HPRT\_POCA}}
\index{USB\_OTG\_HPRT\_POCA@{USB\_OTG\_HPRT\_POCA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_POCA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA~0x00000010U}

Port overcurrent active 

Definition at line 7517 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_POCCHNG@{USB\_OTG\_HPRT\_POCCHNG}}
\index{USB\_OTG\_HPRT\_POCCHNG@{USB\_OTG\_HPRT\_POCCHNG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_POCCHNG}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG~0x00000020U}

Port overcurrent change 

Definition at line 7518 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PPWR@{USB\_OTG\_HPRT\_PPWR}}
\index{USB\_OTG\_HPRT\_PPWR@{USB\_OTG\_HPRT\_PPWR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PPWR}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR~0x00001000U}

Port power 

Definition at line 7526 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PRES@{USB\_OTG\_HPRT\_PRES}}
\index{USB\_OTG\_HPRT\_PRES@{USB\_OTG\_HPRT\_PRES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PRES}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES~0x00000040U}

Port resume 

Definition at line 7519 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PRST@{USB\_OTG\_HPRT\_PRST}}
\index{USB\_OTG\_HPRT\_PRST@{USB\_OTG\_HPRT\_PRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PRST}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST~0x00000100U}

Port reset 

Definition at line 7521 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PSPD@{USB\_OTG\_HPRT\_PSPD}}
\index{USB\_OTG\_HPRT\_PSPD@{USB\_OTG\_HPRT\_PSPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PSPD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD~0x00060000U}

Port speed 

Definition at line 7534 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PSPD\_0@{USB\_OTG\_HPRT\_PSPD\_0}}
\index{USB\_OTG\_HPRT\_PSPD\_0@{USB\_OTG\_HPRT\_PSPD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PSPD\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0~0x00020000U}

Bit 0 

Definition at line 7535 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PSPD\_1@{USB\_OTG\_HPRT\_PSPD\_1}}
\index{USB\_OTG\_HPRT\_PSPD\_1@{USB\_OTG\_HPRT\_PSPD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PSPD\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1~0x00040000U}

Bit 1 

Definition at line 7536 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PSUSP@{USB\_OTG\_HPRT\_PSUSP}}
\index{USB\_OTG\_HPRT\_PSUSP@{USB\_OTG\_HPRT\_PSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PSUSP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP~0x00000080U}

Port suspend 

Definition at line 7520 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL@{USB\_OTG\_HPRT\_PTCTL}}
\index{USB\_OTG\_HPRT\_PTCTL@{USB\_OTG\_HPRT\_PTCTL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PTCTL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL~0x0001\+E000U}

Port test control 

Definition at line 7528 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL\_0@{USB\_OTG\_HPRT\_PTCTL\_0}}
\index{USB\_OTG\_HPRT\_PTCTL\_0@{USB\_OTG\_HPRT\_PTCTL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PTCTL\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0~0x00002000U}

Bit 0 

Definition at line 7529 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL\_1@{USB\_OTG\_HPRT\_PTCTL\_1}}
\index{USB\_OTG\_HPRT\_PTCTL\_1@{USB\_OTG\_HPRT\_PTCTL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PTCTL\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1~0x00004000U}

Bit 1 

Definition at line 7530 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL\_2@{USB\_OTG\_HPRT\_PTCTL\_2}}
\index{USB\_OTG\_HPRT\_PTCTL\_2@{USB\_OTG\_HPRT\_PTCTL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PTCTL\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2~0x00008000U}

Bit 2 

Definition at line 7531 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL\_3@{USB\_OTG\_HPRT\_PTCTL\_3}}
\index{USB\_OTG\_HPRT\_PTCTL\_3@{USB\_OTG\_HPRT\_PTCTL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPRT\_PTCTL\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3~0x00010000U}

Bit 3 

Definition at line 7532 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXFSIZ\_PTXFD@{USB\_OTG\_HPTXFSIZ\_PTXFD}}
\index{USB\_OTG\_HPTXFSIZ\_PTXFD@{USB\_OTG\_HPTXFSIZ\_PTXFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXFSIZ\_PTXFD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD~0x\+FFFF0000U}

Host periodic Tx\+FIFO depth 

Definition at line 7553 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXFSIZ\_PTXSA@{USB\_OTG\_HPTXFSIZ\_PTXSA}}
\index{USB\_OTG\_HPTXFSIZ\_PTXSA@{USB\_OTG\_HPTXFSIZ\_PTXSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXFSIZ\_PTXSA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA~0x0000\+FFFFU}

Host periodic Tx\+FIFO start address 

Definition at line 7552 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXFSAVL@{USB\_OTG\_HPTXSTS\_PTXFSAVL}}
\index{USB\_OTG\_HPTXSTS\_PTXFSAVL@{USB\_OTG\_HPTXSTS\_PTXFSAVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXFSAVL}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL~0x0000\+FFFFU}

Periodic transmit data FIFO space available 

Definition at line 7245 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV@{USB\_OTG\_HPTXSTS\_PTXQSAV}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV@{USB\_OTG\_HPTXSTS\_PTXQSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV~0x00\+FF0000U}

Periodic transmit request queue space available 

Definition at line 7247 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_0@{USB\_OTG\_HPTXSTS\_PTXQSAV\_0}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_0@{USB\_OTG\_HPTXSTS\_PTXQSAV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0~0x00010000U}

Bit 0 

Definition at line 7248 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_1@{USB\_OTG\_HPTXSTS\_PTXQSAV\_1}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_1@{USB\_OTG\_HPTXSTS\_PTXQSAV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1~0x00020000U}

Bit 1 

Definition at line 7249 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_2@{USB\_OTG\_HPTXSTS\_PTXQSAV\_2}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_2@{USB\_OTG\_HPTXSTS\_PTXQSAV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2~0x00040000U}

Bit 2 

Definition at line 7250 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_3@{USB\_OTG\_HPTXSTS\_PTXQSAV\_3}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_3@{USB\_OTG\_HPTXSTS\_PTXQSAV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3~0x00080000U}

Bit 3 

Definition at line 7251 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_4@{USB\_OTG\_HPTXSTS\_PTXQSAV\_4}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_4@{USB\_OTG\_HPTXSTS\_PTXQSAV\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4~0x00100000U}

Bit 4 

Definition at line 7252 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_5@{USB\_OTG\_HPTXSTS\_PTXQSAV\_5}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_5@{USB\_OTG\_HPTXSTS\_PTXQSAV\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5~0x00200000U}

Bit 5 

Definition at line 7253 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_6@{USB\_OTG\_HPTXSTS\_PTXQSAV\_6}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_6@{USB\_OTG\_HPTXSTS\_PTXQSAV\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6~0x00400000U}

Bit 6 

Definition at line 7254 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_7@{USB\_OTG\_HPTXSTS\_PTXQSAV\_7}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_7@{USB\_OTG\_HPTXSTS\_PTXQSAV\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQSAV\_7}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7~0x00800000U}

Bit 7 

Definition at line 7255 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP@{USB\_OTG\_HPTXSTS\_PTXQTOP}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP@{USB\_OTG\_HPTXSTS\_PTXQTOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP~0x\+FF000000U}

Top of the periodic transmit request queue 

Definition at line 7257 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_0@{USB\_OTG\_HPTXSTS\_PTXQTOP\_0}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_0@{USB\_OTG\_HPTXSTS\_PTXQTOP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP\_0}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0~0x01000000U}

Bit 0 

Definition at line 7258 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_1@{USB\_OTG\_HPTXSTS\_PTXQTOP\_1}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_1@{USB\_OTG\_HPTXSTS\_PTXQTOP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP\_1}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1~0x02000000U}

Bit 1 

Definition at line 7259 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_2@{USB\_OTG\_HPTXSTS\_PTXQTOP\_2}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_2@{USB\_OTG\_HPTXSTS\_PTXQTOP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP\_2}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2~0x04000000U}

Bit 2 

Definition at line 7260 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_3@{USB\_OTG\_HPTXSTS\_PTXQTOP\_3}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_3@{USB\_OTG\_HPTXSTS\_PTXQTOP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP\_3}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3~0x08000000U}

Bit 3 

Definition at line 7261 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_4@{USB\_OTG\_HPTXSTS\_PTXQTOP\_4}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_4@{USB\_OTG\_HPTXSTS\_PTXQTOP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP\_4}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4~0x10000000U}

Bit 4 

Definition at line 7262 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_5@{USB\_OTG\_HPTXSTS\_PTXQTOP\_5}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_5@{USB\_OTG\_HPTXSTS\_PTXQTOP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP\_5}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5~0x20000000U}

Bit 5 

Definition at line 7263 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_6@{USB\_OTG\_HPTXSTS\_PTXQTOP\_6}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_6@{USB\_OTG\_HPTXSTS\_PTXQTOP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP\_6}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6~0x40000000U}

Bit 6 

Definition at line 7264 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_7@{USB\_OTG\_HPTXSTS\_PTXQTOP\_7}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_7@{USB\_OTG\_HPTXSTS\_PTXQTOP\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_HPTXSTS\_PTXQTOP\_7}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7~0x80000000U}

Bit 7 

Definition at line 7265 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_NPTXFD@{USB\_OTG\_NPTXFD}}
\index{USB\_OTG\_NPTXFD@{USB\_OTG\_NPTXFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_NPTXFD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+NPTXFD~0x\+FFFF0000U}

Nonperiodic Tx\+FIFO depth 

Definition at line 7422 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_NPTXFSA@{USB\_OTG\_NPTXFSA}}
\index{USB\_OTG\_NPTXFSA@{USB\_OTG\_NPTXFSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_NPTXFSA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+NPTXFSA~0x0000\+FFFFU}

Nonperiodic transmit RAM start address 

Definition at line 7421 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCCTL\_GATECLK@{USB\_OTG\_PCGCCTL\_GATECLK}}
\index{USB\_OTG\_PCGCCTL\_GATECLK@{USB\_OTG\_PCGCCTL\_GATECLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PCGCCTL\_GATECLK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK~0x00000002U}

Bit 0 

Definition at line 7736 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCCTL\_PHYSUSP@{USB\_OTG\_PCGCCTL\_PHYSUSP}}
\index{USB\_OTG\_PCGCCTL\_PHYSUSP@{USB\_OTG\_PCGCCTL\_PHYSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PCGCCTL\_PHYSUSP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP~0x00000010U}

Bit 1 

Definition at line 7737 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCCTL\_STOPCLK@{USB\_OTG\_PCGCCTL\_STOPCLK}}
\index{USB\_OTG\_PCGCCTL\_STOPCLK@{USB\_OTG\_PCGCCTL\_STOPCLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PCGCCTL\_STOPCLK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK~0x00000001U}

SETUP packet count 

Definition at line 7735 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCR\_GATEHCLK@{USB\_OTG\_PCGCR\_GATEHCLK}}
\index{USB\_OTG\_PCGCR\_GATEHCLK@{USB\_OTG\_PCGCR\_GATEHCLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PCGCR\_GATEHCLK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK~0x00000002U}

Gate HCLK 

Definition at line 7134 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCR\_PHYSUSP@{USB\_OTG\_PCGCR\_PHYSUSP}}
\index{USB\_OTG\_PCGCR\_PHYSUSP@{USB\_OTG\_PCGCR\_PHYSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PCGCR\_PHYSUSP}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP~0x00000010U}

PHY suspended 

Definition at line 7135 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCR\_STPPCLK@{USB\_OTG\_PCGCR\_STPPCLK}}
\index{USB\_OTG\_PCGCR\_STPPCLK@{USB\_OTG\_PCGCR\_STPPCLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PCGCR\_STPPCLK}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK~0x00000001U}

Stop PHY clock 

Definition at line 7133 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS@{USB\_OTG\_PKTSTS}}
\index{USB\_OTG\_PKTSTS@{USB\_OTG\_PKTSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS~0x001\+E0000U}

Packet status 

Definition at line 7396 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS@{USB\_OTG\_PKTSTS}}
\index{USB\_OTG\_PKTSTS@{USB\_OTG\_PKTSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS~0x001\+E0000U}

Packet status 

Definition at line 7396 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_0@{USB\_OTG\_PKTSTS\_0}}
\index{USB\_OTG\_PKTSTS\_0@{USB\_OTG\_PKTSTS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\_0\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0~0x00020000U}

Bit 0 

Definition at line 7397 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_0@{USB\_OTG\_PKTSTS\_0}}
\index{USB\_OTG\_PKTSTS\_0@{USB\_OTG\_PKTSTS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\_0\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0~0x00020000U}

Bit 0 

Definition at line 7397 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_1@{USB\_OTG\_PKTSTS\_1}}
\index{USB\_OTG\_PKTSTS\_1@{USB\_OTG\_PKTSTS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\_1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1~0x00040000U}

Bit 1 

Definition at line 7398 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_1@{USB\_OTG\_PKTSTS\_1}}
\index{USB\_OTG\_PKTSTS\_1@{USB\_OTG\_PKTSTS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\_1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1~0x00040000U}

Bit 1 

Definition at line 7398 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_2@{USB\_OTG\_PKTSTS\_2}}
\index{USB\_OTG\_PKTSTS\_2@{USB\_OTG\_PKTSTS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\_2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2~0x00080000U}

Bit 2 

Definition at line 7399 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_2@{USB\_OTG\_PKTSTS\_2}}
\index{USB\_OTG\_PKTSTS\_2@{USB\_OTG\_PKTSTS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\_2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2~0x00080000U}

Bit 2 

Definition at line 7399 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_3@{USB\_OTG\_PKTSTS\_3}}
\index{USB\_OTG\_PKTSTS\_3@{USB\_OTG\_PKTSTS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\_3\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3~0x00100000U}

Bit 3 

Definition at line 7400 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_3@{USB\_OTG\_PKTSTS\_3}}
\index{USB\_OTG\_PKTSTS\_3@{USB\_OTG\_PKTSTS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_PKTSTS\_3\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3~0x00100000U}

Bit 3 

Definition at line 7400 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_TX0FD@{USB\_OTG\_TX0FD}}
\index{USB\_OTG\_TX0FD@{USB\_OTG\_TX0FD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_TX0FD}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+TX0\+FD~0x\+FFFF0000U}

Endpoint 0 Tx\+FIFO depth 

Definition at line 7424 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_TX0FSA@{USB\_OTG\_TX0FSA}}
\index{USB\_OTG\_TX0FSA@{USB\_OTG\_TX0FSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{USB\_OTG\_TX0FSA}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+TX0\+FSA~0x0000\+FFFFU}

Endpoint 0 transmit RAM start address 

Definition at line 7423 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_EWI@{WWDG\_CFR\_EWI}}
\index{WWDG\_CFR\_EWI@{WWDG\_CFR\_EWI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_EWI}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+EWI~0x0200U}

Early Wakeup Interrupt 

Definition at line 6599 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W@{WWDG\_CFR\_W}}
\index{WWDG\_CFR\_W@{WWDG\_CFR\_W}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+W~0x007\+FU}

W[6\+:0] bits (7-\/bit window value) 

Definition at line 6575 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W0@{WWDG\_CFR\_W0}}
\index{WWDG\_CFR\_W0@{WWDG\_CFR\_W0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W0}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W0~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}



Definition at line 6584 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W1@{WWDG\_CFR\_W1}}
\index{WWDG\_CFR\_W1@{WWDG\_CFR\_W1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W1}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W1~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}



Definition at line 6585 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W2@{WWDG\_CFR\_W2}}
\index{WWDG\_CFR\_W2@{WWDG\_CFR\_W2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W2}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W2~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}



Definition at line 6586 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W3@{WWDG\_CFR\_W3}}
\index{WWDG\_CFR\_W3@{WWDG\_CFR\_W3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W3}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W3~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}



Definition at line 6587 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W4@{WWDG\_CFR\_W4}}
\index{WWDG\_CFR\_W4@{WWDG\_CFR\_W4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W4}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W4~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}



Definition at line 6588 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W5@{WWDG\_CFR\_W5}}
\index{WWDG\_CFR\_W5@{WWDG\_CFR\_W5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W5}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W5~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}



Definition at line 6589 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W6@{WWDG\_CFR\_W6}}
\index{WWDG\_CFR\_W6@{WWDG\_CFR\_W6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W6}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W6~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}



Definition at line 6590 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W\_0@{WWDG\_CFR\_W\_0}}
\index{WWDG\_CFR\_W\_0@{WWDG\_CFR\_W\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W\_0}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0~0x0001U}

Bit 0 

Definition at line 6576 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W\_1@{WWDG\_CFR\_W\_1}}
\index{WWDG\_CFR\_W\_1@{WWDG\_CFR\_W\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W\_1}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1~0x0002U}

Bit 1 

Definition at line 6577 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W\_2@{WWDG\_CFR\_W\_2}}
\index{WWDG\_CFR\_W\_2@{WWDG\_CFR\_W\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W\_2}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2~0x0004U}

Bit 2 

Definition at line 6578 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W\_3@{WWDG\_CFR\_W\_3}}
\index{WWDG\_CFR\_W\_3@{WWDG\_CFR\_W\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W\_3}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3~0x0008U}

Bit 3 

Definition at line 6579 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W\_4@{WWDG\_CFR\_W\_4}}
\index{WWDG\_CFR\_W\_4@{WWDG\_CFR\_W\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W\_4}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4~0x0010U}

Bit 4 

Definition at line 6580 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W\_5@{WWDG\_CFR\_W\_5}}
\index{WWDG\_CFR\_W\_5@{WWDG\_CFR\_W\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W\_5}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5~0x0020U}

Bit 5 

Definition at line 6581 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W\_6@{WWDG\_CFR\_W\_6}}
\index{WWDG\_CFR\_W\_6@{WWDG\_CFR\_W\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_W\_6}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6~0x0040U}

Bit 6 

Definition at line 6582 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB@{WWDG\_CFR\_WDGTB}}
\index{WWDG\_CFR\_WDGTB@{WWDG\_CFR\_WDGTB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_WDGTB}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB~0x0180U}

WDGTB[1\+:0] bits (Timer Base) 

Definition at line 6592 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB0@{WWDG\_CFR\_WDGTB0}}
\index{WWDG\_CFR\_WDGTB0@{WWDG\_CFR\_WDGTB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_WDGTB0}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB0~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}



Definition at line 6596 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB1@{WWDG\_CFR\_WDGTB1}}
\index{WWDG\_CFR\_WDGTB1@{WWDG\_CFR\_WDGTB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_WDGTB1}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB1~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}



Definition at line 6597 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB\_0@{WWDG\_CFR\_WDGTB\_0}}
\index{WWDG\_CFR\_WDGTB\_0@{WWDG\_CFR\_WDGTB\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_WDGTB\_0}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0~0x0080U}

Bit 0 

Definition at line 6593 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB\_1@{WWDG\_CFR\_WDGTB\_1}}
\index{WWDG\_CFR\_WDGTB\_1@{WWDG\_CFR\_WDGTB\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CFR\_WDGTB\_1}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1~0x0100U}

Bit 1 

Definition at line 6594 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T@{WWDG\_CR\_T}}
\index{WWDG\_CR\_T@{WWDG\_CR\_T}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+T~0x7\+FU}

T[6\+:0] bits (7-\/Bit counter (MSB to LSB)) 

Definition at line 6555 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T0@{WWDG\_CR\_T0}}
\index{WWDG\_CR\_T0@{WWDG\_CR\_T0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T0}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T0~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}



Definition at line 6564 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T1@{WWDG\_CR\_T1}}
\index{WWDG\_CR\_T1@{WWDG\_CR\_T1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T1}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T1~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}



Definition at line 6565 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T2@{WWDG\_CR\_T2}}
\index{WWDG\_CR\_T2@{WWDG\_CR\_T2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T2}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T2~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}



Definition at line 6566 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T3@{WWDG\_CR\_T3}}
\index{WWDG\_CR\_T3@{WWDG\_CR\_T3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T3}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T3~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}



Definition at line 6567 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T4@{WWDG\_CR\_T4}}
\index{WWDG\_CR\_T4@{WWDG\_CR\_T4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T4}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T4~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}



Definition at line 6568 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T5@{WWDG\_CR\_T5}}
\index{WWDG\_CR\_T5@{WWDG\_CR\_T5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T5}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T5~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}



Definition at line 6569 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T6@{WWDG\_CR\_T6}}
\index{WWDG\_CR\_T6@{WWDG\_CR\_T6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T6}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T6~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}



Definition at line 6570 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T\_0@{WWDG\_CR\_T\_0}}
\index{WWDG\_CR\_T\_0@{WWDG\_CR\_T\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T\_0}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0~0x01U}

Bit 0 

Definition at line 6556 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T\_1@{WWDG\_CR\_T\_1}}
\index{WWDG\_CR\_T\_1@{WWDG\_CR\_T\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T\_1}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1~0x02U}

Bit 1 

Definition at line 6557 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T\_2@{WWDG\_CR\_T\_2}}
\index{WWDG\_CR\_T\_2@{WWDG\_CR\_T\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T\_2}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2~0x04U}

Bit 2 

Definition at line 6558 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T\_3@{WWDG\_CR\_T\_3}}
\index{WWDG\_CR\_T\_3@{WWDG\_CR\_T\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T\_3}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3~0x08U}

Bit 3 

Definition at line 6559 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T\_4@{WWDG\_CR\_T\_4}}
\index{WWDG\_CR\_T\_4@{WWDG\_CR\_T\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T\_4}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4~0x10U}

Bit 4 

Definition at line 6560 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T\_5@{WWDG\_CR\_T\_5}}
\index{WWDG\_CR\_T\_5@{WWDG\_CR\_T\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T\_5}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5~0x20U}

Bit 5 

Definition at line 6561 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T\_6@{WWDG\_CR\_T\_6}}
\index{WWDG\_CR\_T\_6@{WWDG\_CR\_T\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_T\_6}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6~0x40U}

Bit 6 

Definition at line 6562 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_WDGA@{WWDG\_CR\_WDGA}}
\index{WWDG\_CR\_WDGA@{WWDG\_CR\_WDGA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_CR\_WDGA}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+WDGA~0x80U}

Activation bit 

Definition at line 6572 of file stm32f407xx.\+h.

\mbox{\label{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_SR\_EWIF@{WWDG\_SR\_EWIF}}
\index{WWDG\_SR\_EWIF@{WWDG\_SR\_EWIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsection{WWDG\_SR\_EWIF}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+SR\+\_\+\+EWIF~0x01U}

Early Wakeup Interrupt Flag 

Definition at line 6602 of file stm32f407xx.\+h.

