$date
	Tue Jul 25 22:40:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_iflow $end
$var wire 8 ! iADD [7:0] $end
$var wire 8 " iSP [7:0] $end
$var wire 8 # iSTATUS [7:0] $end
$var wire 8 $ iX [7:0] $end
$var wire 8 % iY [7:0] $end
$var wire 1 & we_y $end
$var wire 1 ' we_x $end
$var wire 1 ( we_stat $end
$var wire 1 ) we_sp $end
$var wire 1 * we_pc $end
$var wire 1 + we_dout $end
$var wire 1 , we_add $end
$var wire 7 - we [6:0] $end
$var wire 3 . target_selector_1 [2:0] $end
$var wire 3 / target_selector_01 [2:0] $end
$var wire 3 0 target_selector_0 [2:0] $end
$var wire 3 1 source_selector_1 [2:0] $end
$var wire 3 2 source_selector_01 [2:0] $end
$var wire 3 3 source_selector_0 [2:0] $end
$var wire 8 4 reg_connect_1 [7:0] $end
$var wire 8 5 reg_connect_0 [7:0] $end
$var wire 1 6 phi2_int $end
$var wire 1 7 phi1_int $end
$var wire 16 8 pc_next [15:0] $end
$var wire 8 9 oY [7:0] $end
$var wire 8 : oX [7:0] $end
$var wire 8 ; oSTATUS [7:0] $end
$var wire 8 < oSP [7:0] $end
$var wire 8 = oADD [7:0] $end
$var wire 1 > instruction_ready $end
$var wire 8 ? instruction [7:0] $end
$var wire 8 @ imm [7:0] $end
$var wire 8 A ialu_b [7:0] $end
$var wire 8 B ialu_a [7:0] $end
$var wire 1 C get_next $end
$var wire 16 D fetcher_addr [15:0] $end
$var wire 3 E fetch_selector [2:0] $end
$var wire 8 F d_to_mem1 [7:0] $end
$var wire 8 G d_to_mem [7:0] $end
$var wire 8 H d_to_fetch [7:0] $end
$var wire 8 I d_from_mem [7:0] $end
$var wire 8 J d_from_fetch [7:0] $end
$var wire 1 K ask_next $end
$var wire 16 L addr [15:0] $end
$var reg 16 M addr_in [15:0] $end
$var reg 8 N d_in [7:0] $end
$var reg 32 O i [31:0] $end
$var reg 1 P manual_mem $end
$var reg 1 Q mem_write $end
$var reg 16 R pc [15:0] $end
$var reg 1 S phi0 $end
$var reg 1 T reset_n $end
$var reg 32 U seed [31:0] $end
$var reg 1 V trigger_program $end
$scope module ADD $end
$var wire 8 W din [7:0] $end
$var wire 1 T reset_n $end
$var wire 1 X valid $end
$var wire 1 , we $end
$var wire 1 6 clk $end
$var parameter 32 Y REG_WIDTH $end
$var reg 8 Z dout [7:0] $end
$upscope $end
$scope module SP $end
$var wire 8 [ din [7:0] $end
$var wire 1 T reset_n $end
$var wire 1 \ valid $end
$var wire 1 ) we $end
$var wire 1 6 clk $end
$var parameter 32 ] REG_WIDTH $end
$var reg 8 ^ dout [7:0] $end
$upscope $end
$scope module STAT $end
$var wire 8 _ din [7:0] $end
$var wire 1 T reset_n $end
$var wire 1 ` valid $end
$var wire 1 ( we $end
$var wire 1 6 clk $end
$var parameter 32 a REG_WIDTH $end
$var reg 8 b dout [7:0] $end
$upscope $end
$scope module X $end
$var wire 8 c din [7:0] $end
$var wire 1 T reset_n $end
$var wire 1 d valid $end
$var wire 1 ' we $end
$var wire 1 6 clk $end
$var parameter 32 e REG_WIDTH $end
$var reg 8 f dout [7:0] $end
$upscope $end
$scope module Y $end
$var wire 8 g din [7:0] $end
$var wire 1 T reset_n $end
$var wire 1 h valid $end
$var wire 1 & we $end
$var wire 1 6 clk $end
$var parameter 32 i REG_WIDTH $end
$var reg 8 j dout [7:0] $end
$upscope $end
$scope module clk_mod $end
$var wire 1 S phi0 $end
$var wire 1 7 phi1 $end
$var wire 1 6 phi2 $end
$var wire 1 k reset_n $end
$upscope $end
$scope module decode $end
$var wire 1 7 clk $end
$var wire 1 T reset_n $end
$var wire 1 > instruction_ready $end
$var wire 8 l instruction_in [7:0] $end
$var wire 16 m address_in [15:0] $end
$var parameter 32 n ADDR_WIDTH $end
$var parameter 32 o OPP_WIDTH $end
$var parameter 32 p REG_WIDTH $end
$var reg 3 q add_mode [2:0] $end
$var reg 16 r addr [15:0] $end
$var reg 4 s fetch_counter [3:0] $end
$var reg 4 t fetch_target [3:0] $end
$var reg 1 K get_next $end
$var reg 8 u imm_addr [7:0] $end
$var reg 8 v instruction [7:0] $end
$var reg 8 w opp [7:0] $end
$var reg 5 x opp_code [4:0] $end
$var reg 3 y source_selector_0 [2:0] $end
$var reg 3 z source_selector_1 [2:0] $end
$var reg 3 { target_selector_0 [2:0] $end
$var reg 3 | target_selector_1 [2:0] $end
$var reg 7 } we [6:0] $end
$upscope $end
$scope module fetch $end
$var wire 1 7 clk $end
$var wire 1 C get_next $end
$var wire 16 ~ pc [15:0] $end
$var wire 1 T reset_n $end
$var wire 8 !" data_in [7:0] $end
$var parameter 32 "" ADDR_WIDTH $end
$var parameter 32 #" OPP_WIDTH $end
$var parameter 32 $" REG_WIDTH $end
$var reg 3 %" add_mode [2:0] $end
$var reg 16 &" addr [15:0] $end
$var reg 3 '" fetch_counter [2:0] $end
$var reg 3 (" fetch_source_selector [2:0] $end
$var reg 8 )" imm [7:0] $end
$var reg 8 *" instruction [7:0] $end
$var reg 8 +" instruction_out [7:0] $end
$var reg 1 > instruction_ready $end
$var reg 16 ," pc_next [15:0] $end
$var reg 8 -" reg_out [7:0] $end
$upscope $end
$scope module mem_test $end
$var wire 16 ." addr [15:0] $end
$var wire 1 S clk $end
$var wire 8 /" din [7:0] $end
$var wire 1 T reset_n $end
$var wire 1 0" we $end
$var wire 16 1" local_addr [15:0] $end
$var wire 8 2" dout [7:0] $end
$var parameter 32 3" ADDR_WIDTH $end
$var parameter 32 4" BASE $end
$var parameter 32 5" DEPTH $end
$var parameter 32 6" WIDTH $end
$upscope $end
$scope module reg_fan0 $end
$var wire 1 6 clk $end
$var wire 8 7" out1 [7:0] $end
$var wire 8 8" out2 [7:0] $end
$var wire 8 9" out3 [7:0] $end
$var wire 3 :" selector [2:0] $end
$var wire 8 ;" out7 [7:0] $end
$var wire 8 <" out6 [7:0] $end
$var wire 8 =" out5 [7:0] $end
$var wire 8 >" out4 [7:0] $end
$var wire 8 ?" out0 [7:0] $end
$var wire 8 @" in [7:0] $end
$var parameter 32 A" SIGNAL_WIDTH $end
$upscope $end
$scope module reg_fan1 $end
$var wire 1 6 clk $end
$var wire 8 B" out1 [7:0] $end
$var wire 8 C" out2 [7:0] $end
$var wire 8 D" out3 [7:0] $end
$var wire 3 E" selector [2:0] $end
$var wire 8 F" out7 [7:0] $end
$var wire 8 G" out6 [7:0] $end
$var wire 8 H" out5 [7:0] $end
$var wire 8 I" out4 [7:0] $end
$var wire 8 J" out0 [7:0] $end
$var wire 8 K" in [7:0] $end
$var parameter 32 L" SIGNAL_WIDTH $end
$upscope $end
$scope module reg_mux0 $end
$var wire 1 6 clk $end
$var wire 8 M" in0 [7:0] $end
$var wire 8 N" in1 [7:0] $end
$var wire 8 O" in2 [7:0] $end
$var wire 8 P" in3 [7:0] $end
$var wire 8 Q" in4 [7:0] $end
$var wire 8 R" in5 [7:0] $end
$var wire 8 S" in6 [7:0] $end
$var wire 8 T" in7 [7:0] $end
$var wire 3 U" selector [2:0] $end
$var wire 8 V" out [7:0] $end
$var parameter 32 W" SIGNAL_WIDTH $end
$upscope $end
$scope module reg_mux1 $end
$var wire 1 6 clk $end
$var wire 8 X" in0 [7:0] $end
$var wire 8 Y" in1 [7:0] $end
$var wire 8 Z" in2 [7:0] $end
$var wire 8 [" in3 [7:0] $end
$var wire 8 \" in4 [7:0] $end
$var wire 8 ]" in5 [7:0] $end
$var wire 8 ^" in6 [7:0] $end
$var wire 8 _" in7 [7:0] $end
$var wire 3 `" selector [2:0] $end
$var wire 8 a" out [7:0] $end
$var parameter 32 b" SIGNAL_WIDTH $end
$upscope $end
$scope module selector_switch0 $end
$var wire 3 c" in0 [2:0] $end
$var wire 3 d" in1 [2:0] $end
$var wire 1 e" in_select $end
$var wire 3 f" out0 [2:0] $end
$var wire 3 g" out1 [2:0] $end
$var wire 1 h" out_select $end
$var wire 3 i" connect [2:0] $end
$var parameter 32 j" SIGNAL_WIDTH $end
$upscope $end
$scope module selector_switch1 $end
$var wire 3 k" in0 [2:0] $end
$var wire 3 l" in1 [2:0] $end
$var wire 1 m" in_select $end
$var wire 3 n" out0 [2:0] $end
$var wire 3 o" out1 [2:0] $end
$var wire 1 p" out_select $end
$var wire 3 q" connect [2:0] $end
$var parameter 32 r" SIGNAL_WIDTH $end
$upscope $end
$scope begin main_loop $end
$var reg 8 s" mem_unit [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 r"
b11 j"
b1000 b"
b1000 W"
b1000 L"
b1000 A"
b1000 6"
b100000 5"
b0 4"
b10000 3"
b1000 $"
b1000 #"
b10000 ""
b1000 p
b1000 o
b10000 n
b1000 i
b1000 e
b1000 a
b1000 ]
b1000 Y
$end
#0
$dumpvars
bx s"
bx q"
0p"
bz o"
bx n"
xm"
b111 l"
b0 k"
bx i"
0h"
bz g"
bx f"
xe"
bx d"
bx c"
bx a"
bx `"
bx _"
b0 ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bz X"
bx V"
bx U"
bx T"
b0 S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bz M"
bx K"
bx J"
bz I"
bz H"
bz G"
bz F"
b0 E"
bx D"
bx C"
bx B"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 2"
bx 1"
x0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx !"
bx ~
b0 }
b0 |
b0 {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx m
bx l
zk
bx j
zh
bx g
bx f
zd
bx c
bx b
z`
bz _
bx ^
z\
bz [
bx Z
zX
bx W
xV
b1000001100001111 U
1T
0S
bx R
xQ
1P
bx O
bx N
bx M
bx L
0K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
xC
bx B
bz A
bx @
bx ?
x>
bx =
bx <
bx ;
bx :
bx 9
bx 8
17
06
bx 5
bx 4
bx 3
bx 2
bx 1
b0 0
bx /
b0 .
bx000000 -
0,
0+
0*
0)
0(
0'
0&
bx %
bx $
bz #
bz "
bx !
$end
#5
07
16
1S
#10
b0 u
b0 w
b10000 8
b10000 ,"
1>
b1 '"
17
0T
06
0S
#15
b10000 R
b10000 ~
b0 ;
b0 b
b0 9
b0 j
b0 P"
b0 ["
b0 :
b0 f
b0 O"
b0 Z"
b0 =
b0 Z
b0 N"
b0 Y"
b0 <
b0 ^
07
16
1S
#20
bz I
bz 2"
bz R"
bz ]"
b0 1"
10"
b10100 F
b10100 /"
b0 L
b0 ."
b1000000 -
17
b10100 N
b0 M
1Q
b10100 s"
b10001010000111111011011000000100 U
b0 O
06
0S
#25
07
16
1S
#30
b1 1"
b11011011 F
b11011011 /"
b1 L
b1 ."
17
b11011011 N
b1 M
b11011011 s"
b11101101101001101111010100110101 U
b1 O
06
0S
#35
07
16
1S
#40
b10 1"
b1111100 F
b1111100 /"
b10 L
b10 ."
17
b1111100 N
b10 M
b1111100 s"
b10111110010110110000110001110010 U
b10 O
06
0S
#45
07
16
1S
#50
b11 1"
b110101 F
b110101 /"
b11 L
b11 ."
17
b110101 N
b11 M
b110101 s"
b11010111111001100000101001011 U
b11 O
06
0S
#55
07
16
1S
#60
b100 1"
b1100111 F
b1100111 /"
b100 L
b100 ."
17
b1100111 N
b100 M
b1100111 s"
b110011100000101001100000010000 U
b100 O
06
0S
#65
07
16
1S
#70
b101 1"
b11110010 F
b11110010 /"
b101 L
b101 ."
17
b11110010 N
b101 M
b11110010 s"
b1111001010111001001010011010001 U
b101 O
06
0S
#75
07
16
1S
#80
b110 1"
b11101111 F
b11101111 /"
b110 L
b110 ."
17
b11101111 N
b110 M
b11101111 s"
b1110111100000101100100001011110 U
b110 O
06
0S
#85
07
16
1S
#90
b111 1"
b1000000 F
b1000000 /"
b111 L
b111 ."
17
b1000000 N
b111 M
b1000000 s"
b100000010001010011100101000111 U
b111 O
06
0S
#95
07
16
1S
#100
b1000 1"
b101001 F
b101001 /"
b1000 L
b1000 ."
17
b101001 N
b1000 M
b101001 s"
b10010100100111100111100011011100 U
b1000 O
06
0S
#105
07
16
1S
#110
b1001 1"
b1111 F
b1111 /"
b1001 L
b1001 ."
17
b1111 N
b1001 M
b1111 s"
b10000111111001011111010000101101 U
b1001 O
06
0S
#115
07
16
1S
#120
b1010 1"
b11101001 F
b11101001 /"
b1010 L
b1010 ."
17
b11101001 N
b1010 M
b11101001 s"
b1110100101101111101000100001010 U
b1010 O
06
0S
#125
07
16
1S
#130
b1011 1"
b111011 F
b111011 /"
b1011 L
b1011 ."
17
b111011 N
b1011 M
b111011 s"
b10011101110110011110011100000011 U
b1011 O
06
0S
#135
07
16
1S
#140
b1100 1"
b10111110 F
b10111110 /"
b1100 L
b1100 ."
17
b10111110 N
b1100 M
b10111110 s"
b1011111001111000010010001101000 U
b1100 O
06
0S
#145
07
16
1S
#150
b1101 1"
b11101010 F
b11101010 /"
b1101 L
b1101 ."
17
b11101010 N
b1101 M
b11101010 s"
b1110101011010100110111101001001 U
b1101 O
06
0S
#155
07
16
1S
#160
b1110 1"
b10111010 F
b10111010 /"
b1110 L
b1110 ."
17
b10111010 N
b1110 M
b10111010 s"
b11011101001010101101001001110110 U
b1110 O
06
0S
#165
07
16
1S
#170
b1111 1"
b110100 F
b110100 /"
b1111 L
b1111 ."
17
b110100 N
b1111 M
b110100 s"
b11010011100001000011001111111 U
b1111 O
06
0S
#175
07
16
1S
#180
b10100 I
b10100 2"
b10100 R"
b10100 ]"
b0 1"
00"
b0 L
b0 ."
b0 -
17
b0 M
0Q
b0 O
06
0S
#185
07
16
1S
#190
17
06
0S
#195
b11011011 I
b11011011 2"
b11011011 R"
b11011011 ]"
b1 1"
b1 L
b1 ."
b1 M
b1 O
b10100 s"
#200
07
16
1S
#205
17
06
0S
#210
b1111100 I
b1111100 2"
b1111100 R"
b1111100 ]"
b10 1"
b10 L
b10 ."
b10 M
b10 O
b11011011 s"
#215
07
16
1S
#220
17
06
0S
#225
b110101 I
b110101 2"
b110101 R"
b110101 ]"
b11 1"
b11 L
b11 ."
b11 M
b11 O
b1111100 s"
#230
07
16
1S
#235
17
06
0S
#240
b1100111 I
b1100111 2"
b1100111 R"
b1100111 ]"
b100 1"
b100 L
b100 ."
b100 M
b100 O
b110101 s"
#245
07
16
1S
#250
17
06
0S
#255
b11110010 I
b11110010 2"
b11110010 R"
b11110010 ]"
b101 1"
b101 L
b101 ."
b101 M
b101 O
b1100111 s"
#260
07
16
1S
#265
17
06
0S
#270
b11101111 I
b11101111 2"
b11101111 R"
b11101111 ]"
b110 1"
b110 L
b110 ."
b110 M
b110 O
b11110010 s"
#275
07
16
1S
#280
17
06
0S
#285
b1000000 I
b1000000 2"
b1000000 R"
b1000000 ]"
b111 1"
b111 L
b111 ."
b111 M
b111 O
b11101111 s"
#290
07
16
1S
#295
17
06
0S
#300
b101001 I
b101001 2"
b101001 R"
b101001 ]"
b1000 1"
b1000 L
b1000 ."
b1000 M
b1000 O
b1000000 s"
#305
07
16
1S
#310
17
06
0S
#315
b1111 I
b1111 2"
b1111 R"
b1111 ]"
b1001 1"
b1001 L
b1001 ."
b1001 M
b1001 O
b101001 s"
#320
07
16
1S
#325
17
06
0S
#330
b11101001 I
b11101001 2"
b11101001 R"
b11101001 ]"
b1010 1"
b1010 L
b1010 ."
b1010 M
b1010 O
b1111 s"
#335
07
16
1S
#340
17
06
0S
#345
b111011 I
b111011 2"
b111011 R"
b111011 ]"
b1011 1"
b1011 L
b1011 ."
b1011 M
b1011 O
b11101001 s"
#350
07
16
1S
#355
17
06
0S
#360
b10111110 I
b10111110 2"
b10111110 R"
b10111110 ]"
b1100 1"
b1100 L
b1100 ."
b1100 M
b1100 O
b111011 s"
#365
07
16
1S
#370
17
06
0S
#375
b11101010 I
b11101010 2"
b11101010 R"
b11101010 ]"
b1101 1"
b1101 L
b1101 ."
b1101 M
b1101 O
b10111110 s"
#380
07
16
1S
#385
17
06
0S
#390
b10111010 I
b10111010 2"
b10111010 R"
b10111010 ]"
b1110 1"
b1110 L
b1110 ."
b1110 M
b1110 O
b11101010 s"
#395
07
16
1S
#400
17
06
0S
#405
b110100 I
b110100 2"
b110100 R"
b110100 ]"
b1111 1"
b1111 L
b1111 ."
b1111 M
b1111 O
b10111010 s"
#410
07
16
1S
#415
17
06
0S
#420
bz I
bz 2"
bz R"
bz ]"
b10000 1"
10"
b10101001 F
b10101001 /"
b10000 L
b10000 ."
b1000000 -
b10101001 N
b10000 M
1Q
b0 O
b110100 s"
#425
07
16
1S
#430
b10001 1"
b100 F
b100 /"
b10001 L
b10001 ."
17
b100 N
b10001 M
b1 O
06
0S
#435
07
16
1S
#440
b10010 1"
b10000101 F
b10000101 /"
b10010 L
b10010 ."
17
b10000101 N
b10010 M
b10 O
06
0S
#445
07
16
1S
#450
b10011 1"
b10 F
b10 /"
b10011 L
b10011 ."
17
b10 N
b10011 M
b11 O
06
0S
#455
07
16
1S
#460
b10100 1"
b0 F
b0 /"
b10100 L
b10100 ."
17
b0 N
b10100 M
b100 O
06
0S
#465
07
16
1S
#470
b10101 1"
b10101 L
b10101 ."
17
b10101 M
b101 O
06
0S
#475
07
16
1S
#480
b10110 1"
b10110 L
b10110 ."
17
b10110 M
b110 O
06
0S
#485
07
16
1S
#490
b10111 1"
b10111 L
b10111 ."
17
b10111 M
b111 O
06
0S
#495
07
16
1S
#500
b11000 1"
b11000 L
b11000 ."
17
b11000 M
b1000 O
06
0S
#505
07
16
1S
#510
b11001 1"
b11001 L
b11001 ."
17
b11001 M
b1001 O
06
0S
#515
07
16
1S
#520
b11010 1"
b11010 L
b11010 ."
17
b11010 M
b1010 O
06
0S
#525
07
16
1S
#530
b11011 1"
b11011 L
b11011 ."
17
b11011 M
b1011 O
06
0S
#535
07
16
1S
#540
b11100 1"
b11100 L
b11100 ."
17
b11100 M
b1100 O
06
0S
#545
07
16
1S
#550
b11101 1"
b11101 L
b11101 ."
17
b11101 M
b1101 O
06
0S
#555
07
16
1S
#560
b11110 1"
b11110 L
b11110 ."
17
b11110 M
b1110 O
06
0S
#565
07
16
1S
#570
b11111 1"
b11111 L
b11111 ."
17
b11111 M
b1111 O
06
0S
#575
07
16
1S
#580
b10101001 I
b10101001 2"
b10101001 R"
b10101001 ]"
b10000 1"
00"
b10000 L
b10000 ."
b0 -
17
b10000 M
0Q
b0 O
06
0S
#585
07
16
1S
#590
b100 I
b100 2"
b100 R"
b100 ]"
b10001 1"
b10001 L
b10001 ."
17
b10001 M
b1 O
b10101001 s"
06
0S
#595
07
16
1S
#600
b10000101 I
b10000101 2"
b10000101 R"
b10000101 ]"
b10010 1"
b10010 L
b10010 ."
17
b10010 M
b10 O
b100 s"
06
0S
#605
07
16
1S
#610
b10 I
b10 2"
b10 R"
b10 ]"
b10011 1"
b10011 L
b10011 ."
17
b10011 M
b11 O
b10000101 s"
06
0S
#615
07
16
1S
#620
b0 I
b0 2"
b0 R"
b0 ]"
b10100 1"
b10100 L
b10100 ."
17
b10100 M
b100 O
b10 s"
06
0S
#625
07
16
1S
#630
b10101 1"
b10101 L
b10101 ."
17
b10101 M
b101 O
b0 s"
06
0S
#635
07
16
1S
#640
b10110 1"
b10110 L
b10110 ."
17
b10110 M
b110 O
06
0S
#645
07
16
1S
#650
b10111 1"
b10111 L
b10111 ."
17
b10111 M
b111 O
06
0S
#655
07
16
1S
#660
b11000 1"
b11000 L
b11000 ."
17
b11000 M
b1000 O
06
0S
#665
07
16
1S
#670
b11001 1"
b11001 L
b11001 ."
17
b11001 M
b1001 O
06
0S
#675
07
16
1S
#680
b11010 1"
b11010 L
b11010 ."
17
b11010 M
b1010 O
06
0S
#685
07
16
1S
#690
b11011 1"
b11011 L
b11011 ."
17
b11011 M
b1011 O
06
0S
#695
07
16
1S
#700
b11100 1"
b11100 L
b11100 ."
17
b11100 M
b1100 O
06
0S
#705
07
16
1S
#710
b11101 1"
b11101 L
b11101 ."
17
b11101 M
b1101 O
06
0S
#715
07
16
1S
#720
b11110 1"
b11110 L
b11110 ."
17
b11110 M
b1110 O
06
0S
#725
07
16
1S
#730
b11111 1"
b11111 L
b11111 ."
17
b11111 M
b1111 O
06
0S
#735
07
16
1S
#740
bz B
bz <"
bz G
bz ="
bz >"
bz %
bz g
bz 9"
bz D"
bz $
bz c
bz 8"
bz C"
bz !
bz W
bz 7"
bz B"
bz ?"
bx I
bx 2"
bx R"
bx ]"
b111 /
b111 :"
b111 n"
b111 q"
b101 2
b101 U"
b101 f"
b101 i"
bx 1"
1m"
1e"
b101 E
b101 ("
b101 d"
0>
b0 '"
b0 t
b0 s
1C
bx L
bx ."
bz F
bz /"
17
1V
1T
0P
b10000 O
06
0S
#745
07
16
1S
#750
17
06
0S
#755
0C
b0 O
0V
#760
07
16
1S
#765
bz H
bz !"
bz ;"
bx ?"
b0 /
b0 :"
b0 n"
b0 q"
bx 2
bx U"
bx f"
bx i"
b1 '"
0m"
0e"
b0 E
b0 ("
b0 d"
17
b1 O
06
0S
#770
07
16
1S
#775
b10 '"
17
b10 O
06
0S
#780
07
16
1S
#785
b11 '"
17
b11 O
06
0S
#790
07
16
1S
#795
b100 '"
17
b100 O
06
0S
#800
07
16
1S
#805
b101 '"
17
b101 O
06
0S
#810
07
16
1S
#815
b110 '"
17
b110 O
06
0S
#820
07
16
1S
#825
b111 '"
17
b111 O
06
0S
#830
07
16
1S
#835
b0 '"
17
b1000 O
06
0S
#840
07
16
1S
#845
b1 '"
bz ?
bz l
bz +"
bz %"
17
b1001 O
06
0S
#850
07
16
1S
#855
b10 '"
17
b1010 O
06
0S
#860
07
16
1S
#865
b11 '"
17
b1011 O
06
0S
#870
07
16
1S
#875
b100 '"
17
b1100 O
06
0S
#880
07
16
1S
#885
b101 '"
17
b1101 O
06
0S
#890
07
16
1S
#895
b110 '"
17
b1110 O
06
0S
#900
07
16
1S
#905
b111 '"
17
b1111 O
06
0S
#910
07
16
1S
#915
b0 '"
17
b10000 O
06
0S
#920
07
16
1S
#925
b1 '"
17
b10001 O
06
0S
#930
07
16
1S
#935
b10 '"
17
b10010 O
06
0S
#940
07
16
1S
#945
b11 '"
17
b10011 O
06
0S
#950
07
16
1S
#955
b100 '"
17
b10100 O
06
0S
#960
07
16
1S
#965
b101 '"
17
b10101 O
06
0S
#970
07
16
1S
#975
b110 '"
17
b10110 O
06
0S
#980
07
16
1S
#985
b111 '"
17
b10111 O
06
0S
#990
07
16
1S
#995
b0 '"
17
b11000 O
06
0S
#1000
07
16
1S
#1005
b1 '"
17
b11001 O
06
0S
#1010
07
16
1S
#1015
b10 '"
17
b11010 O
06
0S
#1020
07
16
1S
#1025
b11 '"
17
b11011 O
06
0S
#1030
07
16
1S
#1035
b100 '"
17
b11100 O
06
0S
#1040
07
16
1S
#1045
b101 '"
17
b11101 O
06
0S
#1050
07
16
1S
#1055
b10100 I
b10100 2"
b10100 R"
b10100 ]"
b0 1"
b110 '"
b0 L
b0 ."
b0 F
b0 /"
17
b0 M
1P
b0 O
06
0S
#1060
07
16
1S
#1065
b11011011 I
b11011011 2"
b11011011 R"
b11011011 ]"
b1 1"
b111 '"
b1 L
b1 ."
17
b1 M
b1 O
b10100 s"
06
0S
#1070
07
16
1S
#1075
b1111100 I
b1111100 2"
b1111100 R"
b1111100 ]"
b10 1"
b0 '"
b10 L
b10 ."
17
b10 M
b10 O
b11011011 s"
06
0S
#1080
07
16
1S
#1085
b110101 I
b110101 2"
b110101 R"
b110101 ]"
b11 1"
b1 '"
b11 L
b11 ."
17
b11 M
b11 O
b1111100 s"
06
0S
#1090
07
16
1S
#1095
b1100111 I
b1100111 2"
b1100111 R"
b1100111 ]"
b100 1"
b10 '"
b100 L
b100 ."
17
b100 M
b100 O
b110101 s"
06
0S
#1100
07
16
1S
#1105
b11110010 I
b11110010 2"
b11110010 R"
b11110010 ]"
b101 1"
b11 '"
b101 L
b101 ."
17
b101 M
b101 O
b1100111 s"
06
0S
#1110
07
16
1S
#1115
b11101111 I
b11101111 2"
b11101111 R"
b11101111 ]"
b110 1"
b100 '"
b110 L
b110 ."
17
b110 M
b110 O
b11110010 s"
06
0S
#1120
07
16
1S
#1125
b1000000 I
b1000000 2"
b1000000 R"
b1000000 ]"
b111 1"
b101 '"
b111 L
b111 ."
17
b111 M
b111 O
b11101111 s"
06
0S
#1130
07
16
1S
#1135
b101001 I
b101001 2"
b101001 R"
b101001 ]"
b1000 1"
b110 '"
b1000 L
b1000 ."
17
b1000 M
b1000 O
b1000000 s"
06
0S
#1140
07
16
1S
#1145
b1111 I
b1111 2"
b1111 R"
b1111 ]"
b1001 1"
b111 '"
b1001 L
b1001 ."
17
b1001 M
b1001 O
b101001 s"
06
0S
#1150
07
16
1S
#1155
b11101001 I
b11101001 2"
b11101001 R"
b11101001 ]"
b1010 1"
b0 '"
b1010 L
b1010 ."
17
b1010 M
b1010 O
b1111 s"
06
0S
#1160
07
16
1S
#1165
b111011 I
b111011 2"
b111011 R"
b111011 ]"
b1011 1"
b1 '"
b1011 L
b1011 ."
17
b1011 M
b1011 O
b11101001 s"
06
0S
#1170
07
16
1S
#1175
b10111110 I
b10111110 2"
b10111110 R"
b10111110 ]"
b1100 1"
b10 '"
b1100 L
b1100 ."
17
b1100 M
b1100 O
b111011 s"
06
0S
#1180
07
16
1S
#1185
b11101010 I
b11101010 2"
b11101010 R"
b11101010 ]"
b1101 1"
b11 '"
b1101 L
b1101 ."
17
b1101 M
b1101 O
b10111110 s"
06
0S
#1190
07
16
1S
#1195
b10111010 I
b10111010 2"
b10111010 R"
b10111010 ]"
b1110 1"
b100 '"
b1110 L
b1110 ."
17
b1110 M
b1110 O
b11101010 s"
06
0S
#1200
07
16
1S
#1205
b110100 I
b110100 2"
b110100 R"
b110100 ]"
b1111 1"
b101 '"
b1111 L
b1111 ."
17
b1111 M
b1111 O
b10111010 s"
06
0S
#1210
07
16
1S
#1215
b10100 I
b10100 2"
b10100 R"
b10100 ]"
b0 1"
b110 '"
b0 L
b0 ."
17
b0 M
b0 O
b110100 s"
06
0S
#1220
07
16
1S
#1225
b11011011 I
b11011011 2"
b11011011 R"
b11011011 ]"
b1 1"
b111 '"
b1 L
b1 ."
17
b1 M
b1 O
b10100 s"
06
0S
#1230
07
16
1S
#1235
b1111100 I
b1111100 2"
b1111100 R"
b1111100 ]"
b10 1"
b0 '"
b10 L
b10 ."
17
b10 M
b10 O
b11011011 s"
06
0S
#1240
07
16
1S
#1245
b1 '"
17
b1111100 s"
06
0S
