/* Copyright 2019 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */

/* FreeRTOS kernel includes. */
#include <FreeRTOS.h>

/* Freedom metal includes. */
#include <metal/machine.h>
#include <metal/machine/platform.h>

#include <stdio.h>
#include <string.h>
#include <unistd.h>

#if( configUSE_SEGGER_SYSTEMVIEW == 1 )
# include "SEGGER_SYSVIEW_FreeRTOS.h"
#endif

StackType_t *xISRStackTop;
#if (__riscv_xlen == 64)
uint64_t *__freertos_irq_stack_top;
#elif (__riscv_xlen == 32)
uint32_t *__freertos_irq_stack_top;
#endif
extern UBaseType_t _sp;


#if( configAPPLICATION_ALLOCATED_HEAP == 1 )
uint8_t ucHeap;
#endif

__attribute__((constructor)) static void FreeRTOS_init(void);
#ifdef SEGGER_SYSTEMVIEW
__attribute__((constructor)) static void SEGGER_SysView_init(void);
#endif

__attribute__((constructor)) static void FreeRTOS_init(void)
{
	struct metal_cpu *cpu;
	struct metal_interrupt *cpu_intr;
	struct metal_pmp *pmp;

	const char * const pcErrorMsg = "No External controller\n";

	/* Remove compiler warning about unused parameter. */
	( void ) pcErrorMsg;

#if( configAPPLICATION_ALLOCATED_HEAP == 1 )
	ucHeap = (uint8_t *)&metal_segment_heap_target_start;
#endif

  /*
   * Initilize freedom-metal interrupt managment.
   *   Its SHOULD be made before calling vPortFreeRTOSInit because
   *   the interrupt/exeception handler MUST be the freertos handler.
   */
	cpu = metal_cpu_get(metal_cpu_get_current_hartid());
	if (cpu == NULL)
	{
		return;
	}

	cpu_intr = metal_cpu_interrupt_controller(cpu);
	if (cpu_intr == NULL)
	{
		return;
	}
	metal_interrupt_init(cpu_intr);

	if (metal_interrupt_enable(cpu_intr, 0) == -1)
	{
		return;
	}

#ifdef METAL_RISCV_PLIC0
	{
		struct metal_interrupt *plic;

		// Check if this target has a plic. If not gracefull exit
		plic = metal_interrupt_get_controller(METAL_PLIC_CONTROLLER, 0);
		if (plic == NULL) {
			write( STDOUT_FILENO, pcErrorMsg, strlen( pcErrorMsg ) );

			for( ;; );
		} 
		metal_interrupt_init(plic);
	}
#endif

#ifdef METAL_SIFIVE_CLIC0
	{
	    struct metal_interrupt *clic;

		// Check we this target has a plic. If not gracefull exit
		clic = metal_interrupt_get_controller(METAL_CLIC_CONTROLLER, 0);
		if (clic == NULL) {
			write( STDOUT_FILENO, pcErrorMsg, strlen( pcErrorMsg ) );

			for( ;; );
		} 
		metal_interrupt_init(clic);
	}
#endif

  /*
   * Call vPortFreeRTOSInit in order to put the ISRStack on top of the stack space
   */
  vPortFreeRTOSInit((StackType_t)&_sp); 
}


void FreedomMetal_InterruptHandler( portUBASE_TYPE hartid, portUBASE_TYPE mcause, portUBASE_TYPE mtvec )
{	
    int id;
    void *priv;
    struct __metal_driver_riscv_cpu_intc *intc;
    struct __metal_driver_cpu *cpu;

    cpu = __metal_cpu_table[hartid];

    if ( cpu ) {

        intc = (struct __metal_driver_riscv_cpu_intc *)
          __metal_driver_cpu_interrupt_controller((struct metal_cpu *)cpu);
        id = mcause & METAL_MCAUSE_CAUSE;

		if ((id < METAL_INTERRUPT_ID_LC0) ||
		   ((mtvec & METAL_MTVEC_MASK) == METAL_MTVEC_DIRECT)) {
		    priv = intc->metal_int_table[id].exint_data;
			if (intc->metal_int_table[id].handler != NULL)
		    	intc->metal_int_table[id].handler(id, priv);
			goto cleanup;
		}
		if ((mtvec & METAL_MTVEC_MASK) == METAL_MTVEC_CLIC) {
		    uintptr_t mtvt;
		    metal_interrupt_handler_t mtvt_handler;

		    __asm volatile ("csrr %0, mtvt" : "=r"(mtvt));
		    priv = intc->metal_int_table[METAL_INTERRUPT_ID_SW].sub_int;
		    mtvt_handler = (metal_interrupt_handler_t)mtvt;
			if (mtvt_handler != NULL)
		    	mtvt_handler(id, priv);
			goto cleanup;
		}
	}

cleanup:
	return;
}

void FreedomMetal_ExceptionHandler( void )
{
    int id;
    uintptr_t mcause, hartid;
    struct __metal_driver_riscv_cpu_intc *intc;
    struct __metal_driver_cpu *cpu;
	
    __asm__ __volatile__ ("csrr %0, mhartid" : "=r"(hartid));
    cpu = __metal_cpu_table[hartid];

    if ( cpu ) {
        intc = (struct __metal_driver_riscv_cpu_intc *)
          __metal_driver_cpu_interrupt_controller((struct metal_cpu *)cpu);

        __asm__ __volatile__ ("csrr %0, mcause" : "=r"(mcause));
        id = mcause & METAL_MCAUSE_CAUSE;

		configASSERT( id < METAL_ECALL_U_EXCEPTION_CODE );

		if (id < METAL_ECALL_U_EXCEPTION_CODE) {
			if (intc->metal_exception_table[id] != NULL)
				intc->metal_exception_table[id]((struct metal_cpu *)cpu, id);
		}
	}

	for( ;; ); // return i dangerous, we just got a critical exception.
	return;
}

#if( configUSE_SEGGER_SYSTEMVIEW == 1 )
__attribute__((constructor)) static void SEGGER_SysView_init(void)
{
	SEGGER_SYSVIEW_Conf();
  SEGGER_SYSVIEW_Start();
}

U32 SEGGER_SYSVIEW_X_GetInterruptId(void) {
#if (__riscv_xlen == 64)
  uintptr_t mcause;

  __asm__ __volatile__ ("csrr %0, mcause" : "=r"(mcause));

  if (mcause & 0x8000000000000000)
    mcause = mcause & 0x7FFFFFFFFFFFFFFF;
  else
    mcause = mcause & 0x8000000000000000;

  return (U32)mcause;
#elif (__riscv_xlen == 32)
  uintptr_t mcause;

  __asm__ __volatile__ ("csrr %0, mcause" : "=r"(mcause));

  if (mcause & 0x80000000)
    mcause = mcause & 0x7FFFFFFF;
  else
    mcause = mcause & 0x80000000;

  return (U32)mcause;
#endif
}

#ifndef configCLINT_BASE_ADDRESS
  #error No CLINT Base Address defined
#endif

U32 SEGGER_SYSVIEW_X_GetTimestamp(void) {
#if (__riscv_xlen == 64)
  return (U32)(*(( uint64_t * volatile ) ( configCLINT_BASE_ADDRESS + 0xBFF8) ));
#elif (__riscv_xlen == 32) 
  uint32_t lo, hi;

    /* Guard against rollover when reading */
    do {
        hi = *(( uint32_t * volatile ) ( configCLINT_BASE_ADDRESS + 0xBFFC) );
        lo = *(( uint32_t * volatile ) ( configCLINT_BASE_ADDRESS + 0xBFF8) );
    } while ( *(( uint32_t * volatile ) ( configCLINT_BASE_ADDRESS + 0xBFFC)) != hi);

	return (U32)lo;
#endif
}

#endif
