Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 04:49:34 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_75/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.733      -19.060                     39                 1443       -0.028       -0.218                     16                 1443        1.725        0.000                       0                  1423  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.733      -19.060                     39                 1443       -0.028       -0.218                     16                 1443        1.725        0.000                       0                  1423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           39  Failing Endpoints,  Worst Slack       -0.733ns,  Total Violation      -19.060ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.028ns,  Total Violation       -0.218ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 genblk1[63].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.933ns (42.316%)  route 2.635ns (57.684%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 5.351 - 4.000 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.000ns, distribution 0.824ns)
  Clock Net Delay (Destination): 0.695ns (routing 0.000ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1422, estimated)     0.824     1.770    genblk1[63].reg_in/clk_IBUF_BUFG
    SLICE_X124Y495       FDRE                                         r  genblk1[63].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y495       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.849 r  genblk1[63].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.145     1.994    conv/mul44/reg_out[0]_i_832[0]
    SLICE_X124Y495       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.227 r  conv/mul44/z__0_carry/O[5]
                         net (fo=2, estimated)        0.415     2.642    conv/add000085/tmp00[44]_11[4]
    SLICE_X120Y494       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.692 r  conv/add000085/reg_out[0]_i_879/O
                         net (fo=1, routed)           0.009     2.701    conv/add000085/reg_out[0]_i_879_n_0
    SLICE_X120Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     2.881 r  conv/add000085/reg_out_reg[0]_i_824/O[5]
                         net (fo=2, estimated)        0.234     3.115    conv/add000085/reg_out_reg[0]_i_824_n_10
    SLICE_X121Y495       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.167 r  conv/add000085/reg_out[0]_i_826/O
                         net (fo=1, routed)           0.016     3.183    conv/add000085/reg_out[0]_i_826_n_0
    SLICE_X121Y495       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.300 r  conv/add000085/reg_out_reg[0]_i_725/CO[7]
                         net (fo=1, estimated)        0.026     3.326    conv/add000085/reg_out_reg[0]_i_725_n_0
    SLICE_X121Y496       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.402 r  conv/add000085/reg_out_reg[21]_i_185/O[1]
                         net (fo=1, estimated)        0.369     3.771    conv/add000085/reg_out_reg[21]_i_185_n_14
    SLICE_X122Y495       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.807 r  conv/add000085/reg_out[21]_i_133/O
                         net (fo=1, routed)           0.009     3.816    conv/add000085/reg_out[21]_i_133_n_0
    SLICE_X122Y495       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.049 r  conv/add000085/reg_out_reg[21]_i_104/O[5]
                         net (fo=1, estimated)        0.242     4.291    conv/add000085/reg_out_reg[21]_i_104_n_10
    SLICE_X125Y495       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     4.342 r  conv/add000085/reg_out[21]_i_71/O
                         net (fo=1, routed)           0.022     4.364    conv/add000085/reg_out[21]_i_71_n_0
    SLICE_X125Y495       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     4.502 r  conv/add000085/reg_out_reg[21]_i_40/O[7]
                         net (fo=2, estimated)        0.231     4.733    conv/add000085/reg_out_reg[21]_i_40_n_8
    SLICE_X125Y498       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.786 r  conv/add000085/reg_out[21]_i_41/O
                         net (fo=1, routed)           0.015     4.801    conv/add000085/reg_out[21]_i_41_n_0
    SLICE_X125Y498       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.918 r  conv/add000085/reg_out_reg[21]_i_29/CO[7]
                         net (fo=1, estimated)        0.026     4.944    conv/add000085/reg_out_reg[21]_i_29_n_0
    SLICE_X125Y499       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.011 r  conv/add000085/reg_out_reg[21]_i_28/O[2]
                         net (fo=1, estimated)        0.227     5.238    conv/add000085/reg_out_reg[21]_i_28_n_13
    SLICE_X124Y500       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.288 r  conv/add000085/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.009     5.297    conv/add000085/reg_out[21]_i_12_n_0
    SLICE_X124Y500       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     5.441 r  conv/add000085/reg_out_reg[21]_i_3/O[4]
                         net (fo=1, estimated)        0.212     5.653    conv/add000085/reg_out_reg[21]_i_3_n_11
    SLICE_X123Y500       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     5.690 r  conv/add000085/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.025     5.715    conv/add000085/reg_out[21]_i_5_n_0
    SLICE_X123Y500       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.899 r  conv/add000085/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.174     6.073    reg_out/a[21]
    SLICE_X124Y501       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.109 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.229     6.338    reg_out/reg_out[21]_i_1_n_0
    SLICE_X123Y501       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1422, estimated)     0.695     5.351    reg_out/clk_IBUF_BUFG
    SLICE_X123Y501       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.364     5.715    
                         clock uncertainty           -0.035     5.679    
    SLICE_X123Y501       FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     5.605    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.605    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -0.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 demux/genblk1[62].z_reg[62][5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[62].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      0.694ns (routing 0.000ns, distribution 0.694ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.000ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1422, estimated)     0.694     1.350    demux/clk_IBUF_BUFG
    SLICE_X124Y497       FDRE                                         r  demux/genblk1[62].z_reg[62][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y497       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.408 r  demux/genblk1[62].z_reg[62][5]/Q
                         net (fo=1, estimated)        0.074     1.482    genblk1[62].reg_in/D[5]
    SLICE_X122Y497       FDRE                                         r  genblk1[62].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1422, estimated)     0.825     1.771    genblk1[62].reg_in/clk_IBUF_BUFG
    SLICE_X122Y497       FDRE                                         r  genblk1[62].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.323     1.448    
    SLICE_X122Y497       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.510    genblk1[62].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X129Y517  demux/genblk1[97].z_reg[97][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X134Y506  demux/genblk1[11].z_reg[11][5]/C



