;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -21, <-20
	ADD #270, <1
	SUB 0, <2
	ADD #270, <1
	SUB 0, <2
	CMP -207, <-120
	SUB @-127, 100
	DJN 0, 0
	SPL 60, <800
	SUB #712, -672
	ADD 10, 20
	JMZ @270, @1
	JMN 20, <12
	JMZ 21, <902
	JMZ 21, <902
	SPL 0, <802
	JMN 800, 4
	SUB 0, <2
	SUB 0, <2
	SUB <0, @2
	ADD 30, 9
	SUB 30, 9
	SUB @121, 106
	SPL 0, <402
	ADD 10, 20
	DAT #0, #2
	SUB #712, -672
	SUB 30, 9
	SPL 60, <800
	SPL 60, <800
	ADD @121, 103
	SPL 60, <800
	SPL 800, 4
	JMZ 3, 20
	SPL 0, <402
	ADD 30, 9
	JMZ 3, 20
	ADD 30, 9
	ADD 10, 20
	ADD 80, 0
	MOV -1, <-20
	ADD 10, 20
	MOV -1, <-20
	SUB 3, 0
	CMP -207, <-120
	MOV -1, <-20
