

================================================================
== Vivado HLS Report for 'TPG'
================================================================
* Date:           Tue May 21 19:06:16 2019

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        BCP
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|      6.89|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     185|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|     135|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     135|     185|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |algo_unpacked_am_bkb_U1  |algo_unpacked_am_bkb  | i0 * (i1 + i2) |
    |algo_unpacked_mulcud_U2  |algo_unpacked_mulcud  |     i0 * i1    |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |r_0_peak_reg_V_writ_fu_388_p2  |     +    |      0|  0|   9|          19|          19|
    |tmp3_fu_371_p2                 |     +    |      0|  0|   9|          19|          19|
    |tmp4_fu_383_p2                 |     +    |      0|  0|   9|          19|          19|
    |tmp5_fu_377_p2                 |     +    |      0|  0|   9|          19|          19|
    |p_neg_fu_234_p2                |     -    |      0|  0|  24|           1|          24|
    |r_V_2_fu_259_p2                |     -    |      0|  0|  25|          25|          25|
    |r_V_4_2_fu_301_p2              |     -    |      0|  0|  24|          24|          24|
    |r_V_4_3_fu_351_p2              |     -    |      0|  0|  24|          24|          24|
    |or_cond_fu_403_p2              |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_210_p2                 |   icmp   |      0|  0|   3|           7|           1|
    |tmp_1_fu_394_p2                |   icmp   |      0|  0|   7|          19|          19|
    |tmp_2_fu_398_p2                |   icmp   |      0|  0|   7|          19|           1|
    |agg_result_V_1_fu_425_p3       |  select  |      0|  0|  16|           1|          16|
    |tmpPeak_V_fu_418_p3            |  select  |      0|  0|  16|           1|          10|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 185|         198|         221|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_icmp_reg_495                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_r_0_peak_reg_V_read_1_reg_460  |  19|   0|   19|          0|
    |icmp_reg_495                                             |   1|   0|    1|          0|
    |mul_V_reg_485                                            |  19|   0|   19|          0|
    |r_0_peak_reg_V_read_1_reg_460                            |  19|   0|   19|          0|
    |r_0_peak_reg_V_writ_reg_500                              |  19|   0|   19|          0|
    |r_0_shift_reg_V_rea_reg_479                              |  14|   0|   14|          0|
    |r_3_shift_reg_V_rea_reg_473                              |  14|   0|   14|          0|
    |tmp_6_reg_490                                            |  12|   0|   12|          0|
    |tmp_s_reg_467                                            |  14|   0|   14|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 135|   0|  135|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |         TPG         | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |         TPG         | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |         TPG         | return value |
|ap_done                   | out |    1| ap_ctrl_hs |         TPG         | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |         TPG         | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |         TPG         | return value |
|ap_ce                     |  in |    1| ap_ctrl_hs |         TPG         | return value |
|ap_return_0               | out |   16| ap_ctrl_hs |         TPG         | return value |
|ap_return_1               | out |   19| ap_ctrl_hs |         TPG         | return value |
|data_int_V                |  in |   14|   ap_none  |      data_int_V     |    scalar    |
|r_0_shift_reg_V_i         |  in |   14|   ap_ovld  |   r_0_shift_reg_V   |    pointer   |
|r_0_shift_reg_V_o         | out |   14|   ap_ovld  |   r_0_shift_reg_V   |    pointer   |
|r_0_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  |   r_0_shift_reg_V   |    pointer   |
|r_1_shift_reg_V_i         |  in |   14|   ap_ovld  |   r_1_shift_reg_V   |    pointer   |
|r_1_shift_reg_V_o         | out |   14|   ap_ovld  |   r_1_shift_reg_V   |    pointer   |
|r_1_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  |   r_1_shift_reg_V   |    pointer   |
|r_2_shift_reg_V_i         |  in |   14|   ap_ovld  |   r_2_shift_reg_V   |    pointer   |
|r_2_shift_reg_V_o         | out |   14|   ap_ovld  |   r_2_shift_reg_V   |    pointer   |
|r_2_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  |   r_2_shift_reg_V   |    pointer   |
|r_3_shift_reg_V_i         |  in |   14|   ap_ovld  |   r_3_shift_reg_V   |    pointer   |
|r_3_shift_reg_V_o         | out |   14|   ap_ovld  |   r_3_shift_reg_V   |    pointer   |
|r_3_shift_reg_V_o_ap_vld  | out |    1|   ap_ovld  |   r_3_shift_reg_V   |    pointer   |
|r_0_peak_reg_V_read       |  in |   19|   ap_none  | r_0_peak_reg_V_read |    scalar    |
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 4.89ns
ST_1: r_0_peak_reg_V_read_1 (7)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:0  %r_0_peak_reg_V_read_1 = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %r_0_peak_reg_V_read)

ST_1: data_int_V_read (8)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:1  %data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)

ST_1: uncorrectedADC_V (9)  [1/1] 0.00ns  loc: src/TPG.cc:30
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:2  %uncorrectedADC_V = trunc i14 %data_int_V_read to i12

ST_1: lhs_V (10)  [1/1] 0.00ns  loc: src/TPG.cc:36
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:3  %lhs_V = zext i12 %uncorrectedADC_V to i13

ST_1: r_V (11)  [1/1] 0.00ns  loc: src/TPG.cc:36
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:4  %r_V = add i13 -106, %lhs_V

ST_1: lhs_V_1 (12)  [1/1] 0.00ns  loc: src/TPG.cc:38
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:5  %lhs_V_1 = sext i13 %r_V to i21

ST_1: r_V_1 (13)  [1/1] 4.89ns  loc: src/TPG.cc:38
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:6  %r_V_1 = mul i21 183, %lhs_V_1

ST_1: tmp_s (14)  [1/1] 0.00ns  loc: src/TPG.cc:39
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:7  %tmp_s = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %r_V_1, i32 7, i32 20)

ST_1: r_3_shift_reg_V_rea (15)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:8  %r_3_shift_reg_V_rea = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %r_3_shift_reg_V)

ST_1: r_2_shift_reg_V_rea (17)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:10  %r_2_shift_reg_V_rea = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %r_2_shift_reg_V)

ST_1: extLd3 (18)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:11  %extLd3 = sext i14 %r_2_shift_reg_V_rea to i18

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: src/TPG.cc:47
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:12  call void @_ssdm_op_Write.ap_auto.i14P(i14* %r_3_shift_reg_V, i14 %r_2_shift_reg_V_rea)

ST_1: r_1_shift_reg_V_rea (22)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:15  %r_1_shift_reg_V_rea = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %r_1_shift_reg_V)

ST_1: StgValue_17 (23)  [1/1] 0.00ns  loc: src/TPG.cc:47
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:16  call void @_ssdm_op_Write.ap_auto.i14P(i14* %r_2_shift_reg_V, i14 %r_1_shift_reg_V_rea)

ST_1: r_0_shift_reg_V_rea (26)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:19  %r_0_shift_reg_V_rea = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %r_0_shift_reg_V)

ST_1: StgValue_19 (28)  [1/1] 0.00ns  loc: src/TPG.cc:47
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:21  call void @_ssdm_op_Write.ap_auto.i14P(i14* %r_1_shift_reg_V, i14 %r_0_shift_reg_V_rea)

ST_1: StgValue_20 (30)  [1/1] 0.00ns  loc: src/TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:23  call void @_ssdm_op_Write.ap_auto.i14P(i14* %r_0_shift_reg_V, i14 %tmp_s)

ST_1: lhs_V_4 (41)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:34  %lhs_V_4 = zext i18 %extLd3 to i25

ST_1: r_V_4 (42)  [1/1] 4.89ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:35  %r_V_4 = mul i25 -35, %lhs_V_4

ST_1: mul_V (43)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:36  %mul_V = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_4, i32 6, i32 24)

ST_1: tmp_6 (44)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:37  %tmp_6 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %r_1_shift_reg_V_rea, i32 2, i32 13)

ST_1: tmp_15 (70)  [1/1] 0.00ns  loc: src/TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:63  %tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %r_0_peak_reg_V_read_1, i32 12, i32 18)

ST_1: icmp (71)  [1/1] 1.18ns  loc: src/TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:64  %icmp = icmp sgt i7 %tmp_15, 0


 <State 2>: 6.89ns
ST_2: extLd (27)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:20  %extLd = sext i14 %r_0_shift_reg_V_rea to i18

ST_2: tmp_11 (31)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:24  %tmp_11 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_3_shift_reg_V_rea, i5 0)

ST_2: p_shl (32)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:25  %p_shl = sext i19 %tmp_11 to i23

ST_2: p_shl_cast (33)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:26  %p_shl_cast = zext i23 %p_shl to i24

ST_2: p_neg (34)  [1/1] 1.51ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:27  %p_neg = sub i24 0, %p_shl_cast

ST_2: p_neg_cast (35)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:28  %p_neg_cast = sext i24 %p_neg to i25

ST_2: tmp_14 (36)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:29  %tmp_14 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %r_3_shift_reg_V_rea, i2 0)

ST_2: p_shl1 (37)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:30  %p_shl1 = sext i16 %tmp_14 to i20

ST_2: p_shl1_cast (38)  [1/1] 0.00ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:31  %p_shl1_cast = zext i20 %p_shl1 to i25

ST_2: r_V_2 (39)  [1/1] 1.51ns  loc: src/TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:32  %r_V_2 = sub i25 %p_neg_cast, %p_shl1_cast

ST_2: tmp_529 (40)  [1/1] 0.00ns  loc: src/TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:33  %tmp_529 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_2, i32 6, i32 24)

ST_2: tmp_7 (45)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:38  %tmp_7 = sext i12 %tmp_6 to i16

ST_2: tmp_22_1_cast (46)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:39  %tmp_22_1_cast = zext i16 %tmp_7 to i19

ST_2: lhs_V_4_2_cast7 (47)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:40  %lhs_V_4_2_cast7 = zext i18 %extLd to i24

ST_2: tmp (48)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:41  %tmp = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_0_shift_reg_V_rea, i5 0)

ST_2: p_shl2 (49)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:42  %p_shl2 = sext i19 %tmp to i23

ST_2: p_shl2_cast (50)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:43  %p_shl2_cast = zext i23 %p_shl2 to i24

ST_2: r_V_4_2 (51)  [1/1] 1.51ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:44  %r_V_4_2 = sub i24 %p_shl2_cast, %lhs_V_4_2_cast7

ST_2: tmp_9 (52)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:45  %tmp_9 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_2, i32 6, i32 23)

ST_2: tmp_10 (53)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:46  %tmp_10 = sext i18 %tmp_9 to i19

ST_2: tmp_4 (54)  [1/1] 0.00ns  loc: src/TPG.cc:39
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:47  %tmp_4 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %tmp_s, i5 0)

ST_2: p_shl3 (55)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:48  %p_shl3 = sext i19 %tmp_4 to i23

ST_2: p_shl3_cast (56)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:49  %p_shl3_cast = zext i23 %p_shl3 to i24

ST_2: tmp_5 (57)  [1/1] 0.00ns  loc: src/TPG.cc:39
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:50  %tmp_5 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %tmp_s, i3 0)

ST_2: p_shl4 (58)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:51  %p_shl4 = sext i17 %tmp_5 to i21

ST_2: p_shl4_cast (59)  [1/1] 0.00ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:52  %p_shl4_cast = zext i21 %p_shl4 to i24

ST_2: r_V_4_3 (60)  [1/1] 1.51ns  loc: src/TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:53  %r_V_4_3 = sub i24 %p_shl3_cast, %p_shl4_cast

ST_2: tmp_12 (61)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:54  %tmp_12 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_3, i32 6, i32 23)

ST_2: tmp_13 (62)  [1/1] 0.00ns  loc: src/TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:55  %tmp_13 = sext i18 %tmp_12 to i19

ST_2: tmp3 (63)  [1/1] 1.29ns  loc: src/TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:56  %tmp3 = add i19 %tmp_22_1_cast, %tmp_10

ST_2: tmp5 (64)  [1/1] 1.29ns  loc: src/TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:57  %tmp5 = add i19 %tmp_529, %tmp_13

ST_2: tmp4 (65)  [1/1] 1.29ns  loc: src/TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:58  %tmp4 = add i19 %tmp5, %mul_V

ST_2: r_0_peak_reg_V_writ (66)  [1/1] 1.29ns  loc: src/TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:59  %r_0_peak_reg_V_writ = add i19 %tmp4, %tmp3


 <State 3>: 2.02ns
ST_3: tmp_526 (16)  [1/1] 0.00ns  loc: src/TPG.cc:44
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:9  %tmp_526 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

ST_3: empty (20)  [1/1] 0.00ns  loc: src/TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:13  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_526)

ST_3: tmp_527 (21)  [1/1] 0.00ns  loc: src/TPG.cc:44
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:14  %tmp_527 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

ST_3: empty_38 (24)  [1/1] 0.00ns  loc: src/TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:17  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_527)

ST_3: tmp_528 (25)  [1/1] 0.00ns  loc: src/TPG.cc:44
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:18  %tmp_528 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

ST_3: empty_39 (29)  [1/1] 0.00ns  loc: src/TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:22  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_528)

ST_3: tmp_1 (67)  [1/1] 1.31ns  loc: src/TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:60  %tmp_1 = icmp slt i19 %r_0_peak_reg_V_writ, %r_0_peak_reg_V_read_1

ST_3: tmp_2 (68)  [1/1] 1.31ns  loc: src/TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:61  %tmp_2 = icmp sgt i19 %r_0_peak_reg_V_read_1, 0

ST_3: or_cond (69)  [1/1] 0.00ns  loc: src/TPG.cc:64 (grouped into LUT with out node agg_result_V_1)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:62  %or_cond = and i1 %tmp_1, %tmp_2

ST_3: tmp_8 (72)  [1/1] 0.00ns  loc: src/TPG.cc:70 (grouped into LUT with out node agg_result_V_1)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:65  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %r_0_peak_reg_V_read_1, i32 2, i32 17)

ST_3: tmpPeak_V (73)  [1/1] 0.00ns  loc: src/TPG.cc:67 (grouped into LUT with out node agg_result_V_1)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:66  %tmpPeak_V = select i1 %icmp, i16 1023, i16 %tmp_8

ST_3: agg_result_V_1 (74)  [1/1] 0.71ns  loc: src/TPG.cc:64 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:67  %agg_result_V_1 = select i1 %or_cond, i16 %tmpPeak_V, i16 0

ST_3: mrv (75)  [1/1] 0.00ns  loc: src/TPG.cc:77
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:68  %mrv = insertvalue { i16, i19 } undef, i16 %agg_result_V_1, 0

ST_3: mrv_1 (76)  [1/1] 0.00ns  loc: src/TPG.cc:77
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:69  %mrv_1 = insertvalue { i16, i19 } %mrv, i19 %r_0_peak_reg_V_writ, 1

ST_3: StgValue_74 (77)  [1/1] 0.00ns  loc: src/TPG.cc:77
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:70  ret { i16, i19 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_int_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_0_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_1_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_2_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_3_shift_reg_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ r_0_peak_reg_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_0_peak_reg_V_read_1 (read           ) [ 0111]
data_int_V_read       (read           ) [ 0000]
uncorrectedADC_V      (trunc          ) [ 0000]
lhs_V                 (zext           ) [ 0000]
r_V                   (add            ) [ 0000]
lhs_V_1               (sext           ) [ 0000]
r_V_1                 (mul            ) [ 0000]
tmp_s                 (partselect     ) [ 0110]
r_3_shift_reg_V_rea   (read           ) [ 0110]
r_2_shift_reg_V_rea   (read           ) [ 0000]
extLd3                (sext           ) [ 0000]
StgValue_15           (write          ) [ 0000]
r_1_shift_reg_V_rea   (read           ) [ 0000]
StgValue_17           (write          ) [ 0000]
r_0_shift_reg_V_rea   (read           ) [ 0110]
StgValue_19           (write          ) [ 0000]
StgValue_20           (write          ) [ 0000]
lhs_V_4               (zext           ) [ 0000]
r_V_4                 (mul            ) [ 0000]
mul_V                 (partselect     ) [ 0110]
tmp_6                 (partselect     ) [ 0110]
tmp_15                (partselect     ) [ 0000]
icmp                  (icmp           ) [ 0111]
extLd                 (sext           ) [ 0000]
tmp_11                (bitconcatenate ) [ 0000]
p_shl                 (sext           ) [ 0000]
p_shl_cast            (zext           ) [ 0000]
p_neg                 (sub            ) [ 0000]
p_neg_cast            (sext           ) [ 0000]
tmp_14                (bitconcatenate ) [ 0000]
p_shl1                (sext           ) [ 0000]
p_shl1_cast           (zext           ) [ 0000]
r_V_2                 (sub            ) [ 0000]
tmp_529               (partselect     ) [ 0000]
tmp_7                 (sext           ) [ 0000]
tmp_22_1_cast         (zext           ) [ 0000]
lhs_V_4_2_cast7       (zext           ) [ 0000]
tmp                   (bitconcatenate ) [ 0000]
p_shl2                (sext           ) [ 0000]
p_shl2_cast           (zext           ) [ 0000]
r_V_4_2               (sub            ) [ 0000]
tmp_9                 (partselect     ) [ 0000]
tmp_10                (sext           ) [ 0000]
tmp_4                 (bitconcatenate ) [ 0000]
p_shl3                (sext           ) [ 0000]
p_shl3_cast           (zext           ) [ 0000]
tmp_5                 (bitconcatenate ) [ 0000]
p_shl4                (sext           ) [ 0000]
p_shl4_cast           (zext           ) [ 0000]
r_V_4_3               (sub            ) [ 0000]
tmp_12                (partselect     ) [ 0000]
tmp_13                (sext           ) [ 0000]
tmp3                  (add            ) [ 0000]
tmp5                  (add            ) [ 0000]
tmp4                  (add            ) [ 0000]
r_0_peak_reg_V_writ   (add            ) [ 0101]
tmp_526               (specregionbegin) [ 0000]
empty                 (specregionend  ) [ 0000]
tmp_527               (specregionbegin) [ 0000]
empty_38              (specregionend  ) [ 0000]
tmp_528               (specregionbegin) [ 0000]
empty_39              (specregionend  ) [ 0000]
tmp_1                 (icmp           ) [ 0000]
tmp_2                 (icmp           ) [ 0000]
or_cond               (and            ) [ 0000]
tmp_8                 (partselect     ) [ 0000]
tmpPeak_V             (select         ) [ 0000]
agg_result_V_1        (select         ) [ 0000]
mrv                   (insertvalue    ) [ 0000]
mrv_1                 (insertvalue    ) [ 0000]
StgValue_74           (ret            ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_int_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_int_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_0_shift_reg_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_1_shift_reg_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_1_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r_2_shift_reg_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_2_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r_3_shift_reg_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_3_shift_reg_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r_0_peak_reg_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_0_peak_reg_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i14.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="r_0_peak_reg_V_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="19" slack="0"/>
<pin id="90" dir="0" index="1" bw="19" slack="0"/>
<pin id="91" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_0_peak_reg_V_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_int_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="14" slack="0"/>
<pin id="97" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_int_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="r_3_shift_reg_V_rea_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="0" index="1" bw="14" slack="0"/>
<pin id="103" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_3_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_2_shift_reg_V_rea_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="14" slack="0"/>
<pin id="109" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_2_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_15_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="14" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="r_1_shift_reg_V_rea_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="14" slack="0"/>
<pin id="123" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_1_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_17_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="14" slack="0"/>
<pin id="129" dir="0" index="2" bw="14" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_0_shift_reg_V_rea_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="14" slack="0"/>
<pin id="137" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_0_shift_reg_V_rea/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_19_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="14" slack="0"/>
<pin id="143" dir="0" index="2" bw="14" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_20_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="14" slack="0"/>
<pin id="151" dir="0" index="2" bw="14" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="uncorrectedADC_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="uncorrectedADC_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="lhs_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="21" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="0" index="3" bw="6" slack="0"/>
<pin id="168" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="extLd3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="lhs_V_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="0"/>
<pin id="179" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mul_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="0"/>
<pin id="183" dir="0" index="1" bw="25" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_6_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="14" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="5" slack="0"/>
<pin id="195" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_15_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="19" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="6" slack="0"/>
<pin id="205" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="extLd_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="1"/>
<pin id="218" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_11_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="19" slack="0"/>
<pin id="221" dir="0" index="1" bw="14" slack="1"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_shl_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="19" slack="0"/>
<pin id="228" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_shl_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="19" slack="0"/>
<pin id="232" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_neg_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="23" slack="0"/>
<pin id="237" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_neg_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_14_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="14" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl1_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_V_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="0"/>
<pin id="261" dir="0" index="1" bw="20" slack="0"/>
<pin id="262" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_529_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="19" slack="0"/>
<pin id="267" dir="0" index="1" bw="25" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_529/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_22_1_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_1_cast/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="lhs_V_4_2_cast7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="0"/>
<pin id="284" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4_2_cast7/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="19" slack="0"/>
<pin id="288" dir="0" index="1" bw="14" slack="1"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_shl2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="19" slack="0"/>
<pin id="295" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_shl2_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="19" slack="0"/>
<pin id="299" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="r_V_4_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="23" slack="0"/>
<pin id="303" dir="0" index="1" bw="18" slack="0"/>
<pin id="304" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="18" slack="0"/>
<pin id="309" dir="0" index="1" bw="24" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="0" index="3" bw="6" slack="0"/>
<pin id="312" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_10_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="18" slack="0"/>
<pin id="319" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="19" slack="0"/>
<pin id="323" dir="0" index="1" bw="14" slack="1"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_shl3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="19" slack="0"/>
<pin id="330" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl3_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="19" slack="0"/>
<pin id="334" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="17" slack="0"/>
<pin id="338" dir="0" index="1" bw="14" slack="1"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_shl4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="17" slack="0"/>
<pin id="345" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl4_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="17" slack="0"/>
<pin id="349" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="r_V_4_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="23" slack="0"/>
<pin id="353" dir="0" index="1" bw="21" slack="0"/>
<pin id="354" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4_3/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_12_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="18" slack="0"/>
<pin id="359" dir="0" index="1" bw="24" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_13_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="18" slack="0"/>
<pin id="369" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="18" slack="0"/>
<pin id="374" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="19" slack="0"/>
<pin id="379" dir="0" index="1" bw="18" slack="0"/>
<pin id="380" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="19" slack="0"/>
<pin id="385" dir="0" index="1" bw="19" slack="1"/>
<pin id="386" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="r_0_peak_reg_V_writ_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="19" slack="0"/>
<pin id="390" dir="0" index="1" bw="19" slack="0"/>
<pin id="391" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_0_peak_reg_V_writ/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="19" slack="1"/>
<pin id="396" dir="0" index="1" bw="19" slack="2"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="19" slack="2"/>
<pin id="400" dir="0" index="1" bw="19" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_cond_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="19" slack="2"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="0" index="3" bw="6" slack="0"/>
<pin id="414" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmpPeak_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="2"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="16" slack="0"/>
<pin id="422" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmpPeak_V/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="agg_result_V_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="16" slack="0"/>
<pin id="429" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mrv_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="35" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="mrv_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="35" slack="0"/>
<pin id="441" dir="0" index="1" bw="19" slack="1"/>
<pin id="442" dir="1" index="2" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="444" class="1007" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="0" index="2" bw="9" slack="0"/>
<pin id="448" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="r_V/1 lhs_V_1/1 r_V_1/1 "/>
</bind>
</comp>

<comp id="453" class="1007" name="r_V_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="18" slack="0"/>
<pin id="456" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="r_0_peak_reg_V_read_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="19" slack="2"/>
<pin id="462" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="r_0_peak_reg_V_read_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_s_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="14" slack="1"/>
<pin id="469" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="473" class="1005" name="r_3_shift_reg_V_rea_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="1"/>
<pin id="475" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_3_shift_reg_V_rea "/>
</bind>
</comp>

<comp id="479" class="1005" name="r_0_shift_reg_V_rea_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="1"/>
<pin id="481" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_0_shift_reg_V_rea "/>
</bind>
</comp>

<comp id="485" class="1005" name="mul_V_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="19" slack="1"/>
<pin id="487" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_V "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_6_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="1"/>
<pin id="492" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="495" class="1005" name="icmp_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="2"/>
<pin id="497" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="500" class="1005" name="r_0_peak_reg_V_writ_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="19" slack="1"/>
<pin id="502" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_0_peak_reg_V_writ "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="120" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="94" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="172"><net_src comp="163" pin="4"/><net_sink comp="148" pin=2"/></net>

<net id="176"><net_src comp="106" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="120" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="88" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="200" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="240" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="216" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="282" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="307" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="332" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="278" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="317" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="265" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="367" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="371" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="394" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="423"><net_src comp="82" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="409" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="403" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="84" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="86" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="16" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="159" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="18" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="452"><net_src comp="444" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="457"><net_src comp="30" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="177" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="463"><net_src comp="88" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="466"><net_src comp="460" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="470"><net_src comp="163" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="476"><net_src comp="100" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="482"><net_src comp="134" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="488"><net_src comp="181" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="493"><net_src comp="190" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="498"><net_src comp="210" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="503"><net_src comp="388" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="439" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_int_V | {}
	Port: r_0_shift_reg_V | {1 }
	Port: r_1_shift_reg_V | {1 }
	Port: r_2_shift_reg_V | {1 }
	Port: r_3_shift_reg_V | {1 }
	Port: r_0_peak_reg_V_read | {}
 - Input state : 
	Port: TPG : data_int_V | {1 }
	Port: TPG : r_0_shift_reg_V | {1 }
	Port: TPG : r_1_shift_reg_V | {1 }
	Port: TPG : r_2_shift_reg_V | {1 }
	Port: TPG : r_3_shift_reg_V | {1 }
	Port: TPG : r_0_peak_reg_V_read | {1 }
  - Chain level:
	State 1
		lhs_V : 1
		r_V : 2
		lhs_V_1 : 3
		r_V_1 : 4
		tmp_s : 5
		StgValue_20 : 6
		lhs_V_4 : 1
		r_V_4 : 2
		mul_V : 3
		icmp : 1
	State 2
		p_shl : 1
		p_shl_cast : 2
		p_neg : 3
		p_neg_cast : 4
		p_shl1 : 1
		p_shl1_cast : 2
		r_V_2 : 5
		tmp_529 : 6
		tmp_22_1_cast : 1
		lhs_V_4_2_cast7 : 1
		p_shl2 : 1
		p_shl2_cast : 2
		r_V_4_2 : 3
		tmp_9 : 4
		tmp_10 : 5
		p_shl3 : 1
		p_shl3_cast : 2
		p_shl4 : 1
		p_shl4_cast : 2
		r_V_4_3 : 3
		tmp_12 : 4
		tmp_13 : 5
		tmp3 : 6
		tmp5 : 7
		tmp4 : 8
		r_0_peak_reg_V_writ : 9
	State 3
		empty : 1
		empty_38 : 1
		empty_39 : 1
		or_cond : 1
		tmpPeak_V : 1
		agg_result_V_1 : 2
		mrv : 3
		mrv_1 : 4
		StgValue_74 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |           p_neg_fu_234           |    0    |    0    |    23   |
|    sub   |           r_V_2_fu_259           |    0    |    0    |    24   |
|          |          r_V_4_2_fu_301          |    0    |    0    |    23   |
|          |          r_V_4_3_fu_351          |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp3_fu_371           |    0    |    0    |   9.5   |
|    add   |            tmp5_fu_377           |    0    |    0    |   9.5   |
|          |            tmp4_fu_383           |    0    |    0    |   9.5   |
|          |    r_0_peak_reg_V_writ_fu_388    |    0    |    0    |   9.5   |
|----------|----------------------------------|---------|---------|---------|
|  select  |         tmpPeak_V_fu_418         |    0    |    0    |    16   |
|          |       agg_result_V_1_fu_425      |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |            icmp_fu_210           |    0    |    0    |    3    |
|   icmp   |           tmp_1_fu_394           |    0    |    0    |    7    |
|          |           tmp_2_fu_398           |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|
|    and   |          or_cond_fu_403          |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|  addmul  |            grp_fu_444            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           r_V_4_fu_453           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | r_0_peak_reg_V_read_1_read_fu_88 |    0    |    0    |    0    |
|          |    data_int_V_read_read_fu_94    |    0    |    0    |    0    |
|   read   |  r_3_shift_reg_V_rea_read_fu_100 |    0    |    0    |    0    |
|          |  r_2_shift_reg_V_rea_read_fu_106 |    0    |    0    |    0    |
|          |  r_1_shift_reg_V_rea_read_fu_120 |    0    |    0    |    0    |
|          |  r_0_shift_reg_V_rea_read_fu_134 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     StgValue_15_write_fu_112     |    0    |    0    |    0    |
|   write  |     StgValue_17_write_fu_126     |    0    |    0    |    0    |
|          |     StgValue_19_write_fu_140     |    0    |    0    |    0    |
|          |     StgValue_20_write_fu_148     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |      uncorrectedADC_V_fu_155     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           lhs_V_fu_159           |    0    |    0    |    0    |
|          |          lhs_V_4_fu_177          |    0    |    0    |    0    |
|          |         p_shl_cast_fu_230        |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_255        |    0    |    0    |    0    |
|   zext   |       tmp_22_1_cast_fu_278       |    0    |    0    |    0    |
|          |      lhs_V_4_2_cast7_fu_282      |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_297        |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_332        |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_347        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_163           |    0    |    0    |    0    |
|          |           mul_V_fu_181           |    0    |    0    |    0    |
|          |           tmp_6_fu_190           |    0    |    0    |    0    |
|partselect|           tmp_15_fu_200          |    0    |    0    |    0    |
|          |          tmp_529_fu_265          |    0    |    0    |    0    |
|          |           tmp_9_fu_307           |    0    |    0    |    0    |
|          |           tmp_12_fu_357          |    0    |    0    |    0    |
|          |           tmp_8_fu_409           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           extLd3_fu_173          |    0    |    0    |    0    |
|          |           extLd_fu_216           |    0    |    0    |    0    |
|          |           p_shl_fu_226           |    0    |    0    |    0    |
|          |         p_neg_cast_fu_240        |    0    |    0    |    0    |
|          |           p_shl1_fu_251          |    0    |    0    |    0    |
|   sext   |           tmp_7_fu_275           |    0    |    0    |    0    |
|          |           p_shl2_fu_293          |    0    |    0    |    0    |
|          |           tmp_10_fu_317          |    0    |    0    |    0    |
|          |           p_shl3_fu_328          |    0    |    0    |    0    |
|          |           p_shl4_fu_343          |    0    |    0    |    0    |
|          |           tmp_13_fu_367          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_11_fu_219          |    0    |    0    |    0    |
|          |           tmp_14_fu_244          |    0    |    0    |    0    |
|bitconcatenate|            tmp_fu_286            |    0    |    0    |    0    |
|          |           tmp_4_fu_321           |    0    |    0    |    0    |
|          |           tmp_5_fu_336           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|insertvalue|            mrv_fu_433            |    0    |    0    |    0    |
|          |           mrv_1_fu_439           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   181   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         icmp_reg_495        |    1   |
|        mul_V_reg_485        |   19   |
|r_0_peak_reg_V_read_1_reg_460|   19   |
| r_0_peak_reg_V_writ_reg_500 |   19   |
| r_0_shift_reg_V_rea_reg_479 |   14   |
| r_3_shift_reg_V_rea_reg_473 |   14   |
|        tmp_6_reg_490        |   12   |
|        tmp_s_reg_467        |   14   |
+-----------------------------+--------+
|            Total            |   112  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |    0   |   181  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   112  |   181  |
+-----------+--------+--------+--------+
