# router-1x3-verilog
1x3 packet router design in Verilog HDL with FSM control, FIFO buffering, parity checking, and timeout-based soft reset.
