{
  "questions": [
    {
      "question": "In digital IC design verification, what is the primary purpose of a \"testbench\"?",
      "options": [
        "To generate input stimuli and check the output responses of the Design Under Test (DUT).",
        "To physically lay out the transistors on the silicon die.",
        "To synthesize the Register-Transfer Level (RTL) code into a gate-level netlist.",
        "To optimize the power consumption of the finished chip.",
        "To determine the critical path delay of the circuit."
      ],
      "correct": 0
    },
    {
      "question": "What is the primary benefit of using pipelining in a CPU architecture?",
      "options": [
        "Reduces the clock frequency of the CPU.",
        "Decreases the total execution time of a single instruction.",
        "Increases the throughput (instructions completed per unit time) of the CPU.",
        "Eliminates the need for a cache memory hierarchy.",
        "Simplifies the design of the Arithmetic Logic Unit (ALU)."
      ],
      "correct": 2
    },
    {
      "question": "In a multi-processor system, what does a \"memory consistency model\" primarily define?",
      "options": [
        "The mechanism for maintaining a single, unified copy of data across multiple CPU caches.",
        "The maximum speed at which data can be transferred between main memory and the CPU.",
        "The rules for how memory operations (reads/writes) from different processors are observed and ordered by other processors.",
        "The physical address mapping scheme used by the Memory Management Unit (MMU).",
        "The protocol for handling page faults in a virtual memory system."
      ],
      "correct": 2
    },
    {
      "question": "In advanced digital IC physical design, what is the primary concern that \"IR drop\" analysis aims to identify and mitigate?",
      "options": [
        "Excessive signal crosstalk between adjacent interconnects.",
        "The reduction of effective supply voltage at standard cells due to resistance in the power delivery network, leading to performance degradation or functional failure.",
        "Thermal runaway caused by localized hotspots on the silicon die.",
        "Inaccurate clock skew measurements during Static Timing Analysis.",
        "The physical distance between the CPU and main memory, affecting latency."
      ],
      "correct": 1
    },
    {
      "question": "Which type of memory is typically used for on-chip caches in modern CPUs due to its speed and full static retention of data, despite its higher area consumption compared to other volatile memory types?",
      "options": [
        "Dynamic Random-Access Memory (DRAM)",
        "Static Random-Access Memory (SRAM)",
        "NAND Flash Memory",
        "Non-Volatile RAM (NVRAM)",
        "Read-Only Memory (ROM)"
      ],
      "correct": 1
    }
  ]
}