<?xml version="1.0"?>
<block name="diffeq_f_systemC.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:03849a7ab07a3ae5326ce78e35440862aa9b0b7b0c74b0e6360596ea4fa8e5a3" atom_netlist_id="SHA256:f26b5b0bed923e5ad4a6001937fcc7dac51e82f79c3cf07939f2c391e7c8ac79">
	<inputs>aport[0] aport[1] aport[2] aport[3] aport[4] aport[5] aport[6] aport[7] aport[8] aport[9] aport[10] aport[11] aport[12] aport[13] aport[14] aport[15] aport[16] aport[17] aport[18] aport[19] aport[20] aport[21] aport[22] aport[23] aport[24] aport[25] aport[26] aport[27] aport[28] aport[29] aport[30] aport[31] dxport[0] dxport[1] dxport[2] dxport[3] dxport[4] dxport[5] dxport[6] dxport[7] dxport[8] dxport[9] dxport[10] dxport[11] dxport[12] dxport[13] dxport[14] dxport[15] dxport[16] dxport[17] dxport[18] dxport[19] dxport[20] dxport[21] dxport[22] dxport[23] dxport[24] dxport[25] dxport[26] dxport[27] dxport[28] dxport[29] dxport[30] dxport[31] clk reset</inputs>
	<outputs>out:xport[0] out:xport[1] out:xport[2] out:xport[3] out:xport[4] out:xport[5] out:xport[6] out:xport[7] out:xport[8] out:xport[9] out:xport[10] out:xport[11] out:xport[12] out:xport[13] out:xport[14] out:xport[15] out:xport[16] out:xport[17] out:xport[18] out:xport[19] out:xport[20] out:xport[21] out:xport[22] out:xport[23] out:xport[24] out:xport[25] out:xport[26] out:xport[27] out:xport[28] out:xport[29] out:xport[30] out:xport[31] out:yport[0] out:yport[1] out:yport[2] out:yport[3] out:yport[4] out:yport[5] out:yport[6] out:yport[7] out:yport[8] out:yport[9] out:yport[10] out:yport[11] out:yport[12] out:yport[13] out:yport[14] out:yport[15] out:yport[16] out:yport[17] out:yport[18] out:yport[19] out:yport[20] out:yport[21] out:yport[22] out:yport[23] out:yport[24] out:yport[25] out:yport[26] out:yport[27] out:yport[28] out:yport[29] out:yport[30] out:yport[31] out:uport[0] out:uport[1] out:uport[2] out:uport[3] out:uport[4] out:uport[5] out:uport[6] out:uport[7] out:uport[8] out:uport[9] out:uport[10] out:uport[11] out:uport[12] out:uport[13] out:uport[14] out:uport[15] out:uport[16] out:uport[17] out:uport[18] out:uport[19] out:uport[20] out:uport[21] out:uport[22] out:uport[23] out:uport[24] out:uport[25] out:uport[26] out:uport[27] out:uport[28] out:uport[29] out:uport[30] out:uport[31]</outputs>
	<clocks>clk</clocks>
	<block name="temp[0]" instance="mult_36[0]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false uport[31] uport[30] uport[29] uport[28] uport[27] uport[26] uport[25] uport[24] uport[23] uport[22] uport[21] uport[20] uport[19] uport[18] uport[17] uport[16] uport[15] uport[14] uport[13] uport[12] uport[11] uport[10] uport[9] uport[8] uport[7] uport[6] uport[5] uport[4] uport[3] uport[2] uport[1] uport[0]</port>
			<port name="b">$false $false $false $false dxport[31] dxport[30] dxport[29] dxport[28] dxport[27] dxport[26] dxport[25] dxport[24] dxport[23] dxport[22] dxport[21] dxport[20] dxport[19] dxport[18] dxport[17] dxport[16] dxport[15] dxport[14] dxport[13] dxport[12] dxport[11] dxport[10] dxport[9] dxport[8] dxport[7] dxport[6] dxport[5] dxport[4] dxport[3] dxport[2] dxport[1] dxport[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="temp[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="temp[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open temp[31] temp[30] temp[29] temp[28] temp[27] temp[26] temp[25] temp[24] temp[23] temp[22] temp[21] temp[20] temp[19] temp[18] temp[17] temp[16] temp[15] temp[14] temp[13] temp[12] temp[11] temp[10] temp[9] temp[8] temp[7] temp[6] temp[5] temp[4] temp[3] temp[2] temp[1] temp[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]" instance="mult_36[1]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false xport[31] xport[30] xport[29] xport[28] xport[27] xport[26] xport[25] xport[24] xport[23] xport[22] xport[21] xport[20] xport[19] xport[18] xport[17] xport[16] xport[15] xport[14] xport[13] xport[12] xport[11] xport[10] xport[9] xport[8] xport[7] xport[6] xport[5] xport[4] xport[3] xport[2] xport[1] xport[0]</port>
			<port name="b">$false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $true $false $true</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[31] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[30] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[29] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[28] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[27] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[26] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[25] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[24] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[23] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[22] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[21] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[20] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[19] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[18] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[17] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[16] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[15] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[14] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[13] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[12] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[11] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[10] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[9] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[8] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[7] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[6] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[5] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[4] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[3] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[2] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[1] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0]" instance="mult_36[2]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false temp[31] temp[30] temp[29] temp[28] temp[27] temp[26] temp[25] temp[24] temp[23] temp[22] temp[21] temp[20] temp[19] temp[18] temp[17] temp[16] temp[15] temp[14] temp[13] temp[12] temp[11] temp[10] temp[9] temp[8] temp[7] temp[6] temp[5] temp[4] temp[3] temp[2] temp[1] temp[0]</port>
			<port name="b">$false $false $false $false $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[31] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[30] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[29] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[28] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[27] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[26] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[25] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[24] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[23] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[22] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[21] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[20] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[19] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[18] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[17] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[16] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[15] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[14] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[13] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[12] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[11] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[10] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[9] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[8] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[7] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[6] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[5] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[4] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[3] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[2] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[1] $techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[31] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[30] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[29] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[28] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[26] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[25] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[22] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[21] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[20] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[19] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[17] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[16] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[15] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[14] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[12] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[11] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[10] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[9] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[7] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[6] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[5] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[4] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[2] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]" instance="mult_36[3]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false yport[31] yport[30] yport[29] yport[28] yport[27] yport[26] yport[25] yport[24] yport[23] yport[22] yport[21] yport[20] yport[19] yport[18] yport[17] yport[16] yport[15] yport[14] yport[13] yport[12] yport[11] yport[10] yport[9] yport[8] yport[7] yport[6] yport[5] yport[4] yport[3] yport[2] yport[1] yport[0]</port>
			<port name="b">$false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $false $true $true</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[31] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[30] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[29] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[28] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[27] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[26] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[25] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[24] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[23] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[22] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[21] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[20] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[19] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[18] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[17] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[16] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[15] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[14] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[13] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[12] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[11] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[10] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[9] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[8] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[7] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[6] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[5] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[4] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[3] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[2] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[1] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0]" instance="mult_36[4]" mode="mult_36x36">
		<inputs>
			<port name="a">$false $false $false $false dxport[31] dxport[30] dxport[29] dxport[28] dxport[27] dxport[26] dxport[25] dxport[24] dxport[23] dxport[22] dxport[21] dxport[20] dxport[19] dxport[18] dxport[17] dxport[16] dxport[15] dxport[14] dxport[13] dxport[12] dxport[11] dxport[10] dxport[9] dxport[8] dxport[7] dxport[6] dxport[5] dxport[4] dxport[3] dxport[2] dxport[1] dxport[0]</port>
			<port name="b">$false $false $false $false $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[31] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[30] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[29] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[28] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[27] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[26] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[25] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[24] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[23] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[22] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[21] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[20] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[19] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[18] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[17] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[16] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[15] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[14] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[13] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[12] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[11] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[10] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[9] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[8] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[7] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[6] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[5] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[4] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[3] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[2] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[1] $techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0]</port>
		</inputs>
		<outputs>
			<port name="out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36_slice[0].OUT_cfg[40]-&gt;out2out mult_36x36_slice[0].OUT_cfg[41]-&gt;out2out mult_36x36_slice[0].OUT_cfg[42]-&gt;out2out mult_36x36_slice[0].OUT_cfg[43]-&gt;out2out mult_36x36_slice[0].OUT_cfg[44]-&gt;out2out mult_36x36_slice[0].OUT_cfg[45]-&gt;out2out mult_36x36_slice[0].OUT_cfg[46]-&gt;out2out mult_36x36_slice[0].OUT_cfg[47]-&gt;out2out mult_36x36_slice[0].OUT_cfg[48]-&gt;out2out mult_36x36_slice[0].OUT_cfg[49]-&gt;out2out mult_36x36_slice[0].OUT_cfg[50]-&gt;out2out mult_36x36_slice[0].OUT_cfg[51]-&gt;out2out mult_36x36_slice[0].OUT_cfg[52]-&gt;out2out mult_36x36_slice[0].OUT_cfg[53]-&gt;out2out mult_36x36_slice[0].OUT_cfg[54]-&gt;out2out mult_36x36_slice[0].OUT_cfg[55]-&gt;out2out mult_36x36_slice[0].OUT_cfg[56]-&gt;out2out mult_36x36_slice[0].OUT_cfg[57]-&gt;out2out mult_36x36_slice[0].OUT_cfg[58]-&gt;out2out mult_36x36_slice[0].OUT_cfg[59]-&gt;out2out mult_36x36_slice[0].OUT_cfg[60]-&gt;out2out mult_36x36_slice[0].OUT_cfg[61]-&gt;out2out mult_36x36_slice[0].OUT_cfg[62]-&gt;out2out mult_36x36_slice[0].OUT_cfg[63]-&gt;out2out mult_36x36_slice[0].OUT_cfg[64]-&gt;out2out mult_36x36_slice[0].OUT_cfg[65]-&gt;out2out mult_36x36_slice[0].OUT_cfg[66]-&gt;out2out mult_36x36_slice[0].OUT_cfg[67]-&gt;out2out mult_36x36_slice[0].OUT_cfg[68]-&gt;out2out mult_36x36_slice[0].OUT_cfg[69]-&gt;out2out mult_36x36_slice[0].OUT_cfg[70]-&gt;out2out mult_36x36_slice[0].OUT_cfg[71]-&gt;out2out</port>
		</outputs>
		<clocks />
		<block name="$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a mult_36.a[34]-&gt;a2a mult_36.a[35]-&gt;a2a</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b mult_36.b[32]-&gt;b2b mult_36.b[33]-&gt;b2b mult_36.b[34]-&gt;b2b mult_36.b[35]-&gt;b2b</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open mult_36x36[0].Y[40]-&gt;out2out mult_36x36[0].Y[41]-&gt;out2out mult_36x36[0].Y[42]-&gt;out2out mult_36x36[0].Y[43]-&gt;out2out mult_36x36[0].Y[44]-&gt;out2out mult_36x36[0].Y[45]-&gt;out2out mult_36x36[0].Y[46]-&gt;out2out mult_36x36[0].Y[47]-&gt;out2out mult_36x36[0].Y[48]-&gt;out2out mult_36x36[0].Y[49]-&gt;out2out mult_36x36[0].Y[50]-&gt;out2out mult_36x36[0].Y[51]-&gt;out2out mult_36x36[0].Y[52]-&gt;out2out mult_36x36[0].Y[53]-&gt;out2out mult_36x36[0].Y[54]-&gt;out2out mult_36x36[0].Y[55]-&gt;out2out mult_36x36[0].Y[56]-&gt;out2out mult_36x36[0].Y[57]-&gt;out2out mult_36x36[0].Y[58]-&gt;out2out mult_36x36[0].Y[59]-&gt;out2out mult_36x36[0].Y[60]-&gt;out2out mult_36x36[0].Y[61]-&gt;out2out mult_36x36[0].Y[62]-&gt;out2out mult_36x36[0].Y[63]-&gt;out2out mult_36x36[0].Y[64]-&gt;out2out mult_36x36[0].Y[65]-&gt;out2out mult_36x36[0].Y[66]-&gt;out2out mult_36x36[0].Y[67]-&gt;out2out mult_36x36[0].Y[68]-&gt;out2out mult_36x36[0].Y[69]-&gt;out2out mult_36x36[0].Y[70]-&gt;out2out mult_36x36[0].Y[71]-&gt;out2out</port>
			</outputs>
			<clocks />
			<block name="$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="A">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a mult_36x36_slice.A_cfg[34]-&gt;a2a mult_36x36_slice.A_cfg[35]-&gt;a2a</port>
					<port name="B">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b mult_36x36_slice.B_cfg[32]-&gt;b2b mult_36x36_slice.B_cfg[33]-&gt;b2b mult_36x36_slice.B_cfg[34]-&gt;b2b mult_36x36_slice.B_cfg[35]-&gt;b2b</port>
				</inputs>
				<outputs>
					<port name="Y">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[31] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[30] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[29] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[28] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[27] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[26] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[25] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[24] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[23] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[22] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[21] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[20] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[19] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[18] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[17] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[16] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[15] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[14] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[13] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[12] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[11] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[10] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[9] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[8] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[7] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[6] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[5] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[4] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[3] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[2] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[1] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0]</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][31]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[29] $abc$2169$new_n513 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[29] open $abc$2169$new_n507 $abc$2169$new_n516 reset open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[30] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[27] $abc$2169$new_n512 uport[27] open open open $abc$2169$new_n526 $abc$2169$new_n517 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[28] open open $abc$2169$new_n527 open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[30] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] open $abc$2169$new_n356 open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open open open open fle[1].out[1]-&gt;clbouts2 open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][29]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[2]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][29]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][30]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[27]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\uport[31:0][30]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][30]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n525" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n525" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n525" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n525" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n525</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][31]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[21]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][31]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][31]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n521" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n521" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n521" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n521" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n521</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][28]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][28]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][28]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 5 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n522" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[11]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n522" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n522" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n522" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n522</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n515" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[9].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n515" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n515" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n515" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n515</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n520" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n520" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n520" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n520" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n520</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n511" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n511" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n511" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n511" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n511</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n509" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n509" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n509" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n509</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][27]" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[25] $abc$2169$new_n481 $abc$2169$new_n501 $abc$2169$new_n508 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[22] $abc$2169$new_n487 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[24] open reset open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[26] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[25] open uport[25] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[24] open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] $abc$2169$new_n489 open $abc$2169$new_n486 open open $abc$2169$new_n356 open open $abc$2169$new_n480 open open open open open $abc$2169$new_n490 open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][27]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\uport[31:0][27]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][27]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n500" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[3].out[0]-&gt;crossbar open open fle[5].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n495" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n495" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n495" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n495</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n500" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n500" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n500" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n500</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n506" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n506" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n506" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n506" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n506</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n484" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n484" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n484" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n484</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n499" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n497" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n497" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n497" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n497</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n499" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n499" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n499" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n499</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n507" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n507" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n507" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n507" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n507</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n496" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n496" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n496" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n496" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n496</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][24]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][24]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][24]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n491" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n491" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n491" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n491" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n491</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][23]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[23]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][23]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][23]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n493" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[29]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n493" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n493" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n493" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n493</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][26]" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[21] $abc$2169$new_n509 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[22] $abc$2169$new_n482 $abc$2169$new_n497 open uport[24] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[22] open $abc$2169$new_n504 open $abc$2169$new_n499 open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[26] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[27] open uport[23] $abc$2169$new_n478 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[26] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[21] $abc$2169$new_n471 uport[18] $abc$2169$new_n356 $abc$2169$new_n462 $abc$2169$new_n476 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[19] reset $abc$2169$new_n473 open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] open uport[19] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][26]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[13]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][26]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][26]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n501" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar open clb.I[11]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n512" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n512" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n512" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n512</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n501" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n501" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n501" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n501</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n508" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n508" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n508" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n508" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n508</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n502" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[19]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n502" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n502" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n502" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n502</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n487" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[25]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n487" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n487" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n487" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n487</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n474" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n479" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n479" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n479" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n479</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n474" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n474" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n474" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n474</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][22]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][22]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][22]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\uport[31:0][21]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[28]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][21]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][21]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n475" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n475" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n475" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n475" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n475</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n481" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[30]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n481" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n481" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n481" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n481</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][31]" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">temp[30] $abc$2169$new_n356 open temp[29] $abc$2169$new_n587 open temp[25] reset open temp[28] open open open open open open open open open open open temp[26] temp[31] open open temp[27] open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][31]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][31]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][31]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$true" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$true" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$true" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">$true</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n599" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n599" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n599" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n599" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n599</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][29]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][29]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][29]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n597" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n597" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n597" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n597</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][30]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\yport[31:0][30]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][30]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][27]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[1]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n593" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n593" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n593" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n593</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\yport[31:0][27]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][27]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n591" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[21]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n591" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n591" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n591" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n591</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n595" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n595" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n595" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n595" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n595</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\yport[31:0][28]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][28]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][28]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\yport[31:0][26]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][26]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][26]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\yport[31:0][25]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n589" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n589" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n589" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n589</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\yport[31:0][25]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][25]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][25]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">reset open open $abc$2169$new_n457 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[18] $abc$2169$new_n460 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[23] open $abc$2169$new_n474 $abc$2169$new_n356 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[20] $abc$2169$new_n470 uport[23] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[19] $abc$2169$new_n462 $abc$2169$new_n466 open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[17] open $abc$2169$new_n495 open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] $abc$2169$new_n484 $abc$2169$new_n487 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[23] $abc$2169$new_n493 open $abc$2169$new_n481 $abc$2169$new_n458 open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[25] open $abc$2169$new_n479 open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][25]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[26]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][25]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][25]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n504" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n473" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n473" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n473" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n473</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n504" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n504" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n504" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n504</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n490" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n490" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n490" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n490" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n490</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n486" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n486" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n486" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n486</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n489" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n489" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n489" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n489" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n489</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n469" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n469" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n469" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n469" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n469</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n461" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n464" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n464" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n464" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n464</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n461" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n461" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n461" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n461</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n468" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n468" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n468" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n468" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n468</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n480" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n480" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n480" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n480" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n480</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][18]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][18]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][18]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n465" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[16]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n465" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n465" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n465" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n465</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][19]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[16] open $abc$2169$new_n464 $abc$2169$new_n356 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[17] open open open $abc$2169$new_n465 open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[15] open open open $abc$2169$new_n443 open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[14] $abc$2169$new_n449 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[17] $abc$2169$new_n447 open $abc$2169$new_n451 reset $abc$2169$new_n458 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[18] $abc$2169$new_n448 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[19] $abc$2169$new_n471 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[16] $abc$2169$new_n444 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[13] $abc$2169$new_n455 uport[13] $abc$2169$new_n440 uport[18] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[14]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][19]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][19]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n466" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n460" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n460" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n460" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n460</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n466" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n466" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n466" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n466</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n462" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[35]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n462" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n462" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n462" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n462</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n470" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[30]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n470" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n470" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n470" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n470</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n452" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar open clb.I[35]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n452" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n452" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n452" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n452</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n457" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n457" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n457" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n457" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n457</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][16]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][16]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][16]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][17]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][17]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][17]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][14]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][14]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][14]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n453" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[34]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n453" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n453" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n453" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n453</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][20]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">$abc$2169$new_n356 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[20] open $abc$2169$new_n438 $abc$2169$new_n430 $abc$2169$new_n436 open $abc$2169$new_n440 open $abc$2169$new_n433 open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[12] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[14] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[14] open $abc$2169$new_n429 open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[15] uport[17] $abc$2169$new_n479 $abc$2169$new_n468 $abc$2169$new_n474 $abc$2169$new_n453 open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[15] reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[20] open $abc$2169$new_n470 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[16] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[17] uport[16] open $abc$2169$new_n473 open uport[14] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[13]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][20]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[22]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][20]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][20]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n471" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n476" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n476" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n476" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n476</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n471" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n471" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n471" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n471</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n458" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n458" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n458" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n458" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n458</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n478" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[36]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n455" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n455" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n455" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n455</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n478" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n478" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n478" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n478</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n447" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[32]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n447" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n447" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n447" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n447</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n444" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[7]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n448" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n448" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n448" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n448</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n444" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n444" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n444" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n444</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][15]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[27]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n449" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n449" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n449" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n449</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n446" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open fle[6].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n446" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n446" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n446" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n446</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n451" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n451" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n451" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n451</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n439" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n439" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n439" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n439" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n439</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n435" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n435" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n435" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n435</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][13]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n441" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n441" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n441" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n441</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\uport[31:0][13]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][31]" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">open open open dxport[29] open open open open open dxport[27] open open open open open dxport[28] open open open open dxport[30] open $abc$2169$new_n659 open open dxport[31] $abc$2169$new_n356 dxport[25] reset open open open open open dxport[26] open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][31]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][31]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][31]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][31]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][31]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[31]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[31]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n671" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n671" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n671" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n671" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n671</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][30]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][30]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][30]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][30]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][30]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[30]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[30]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\xport[31:0][29]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[28]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n669" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n669" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n669" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n669</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\xport[31:0][29]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][29]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][29]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][29]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[29]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[29]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][28]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[28]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\xport[31:0][28]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][28]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][28]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][28]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[28]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[28]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n663" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[34]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n663" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n663" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n663" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n663</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n667" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n667" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n667" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n667" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n667</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\xport[31:0][27]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][27]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][27]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][27]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][27]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[27]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[27]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n665" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n665" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n665" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n665</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][26]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[26]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][26]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][26]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][26]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][26]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[26]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[26]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\xport[31:0][25]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[27]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n661" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n661" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n661" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n661</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\xport[31:0][25]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][25]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][25]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][25]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[25]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[25]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][24]" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">open $abc$2169$new_n572 yport[17] $abc$2169$new_n568 open $abc$2169$new_n582 open open open reset open $abc$2169$new_n356 open open open $abc$2169$new_n583 open temp[24] open open temp[23] temp[18] temp[17] temp[19] open temp[20] open temp[21] open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][24]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][24]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][24]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n585" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][23]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][23]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n585" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n585" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n585" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n585</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n581" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[25]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n581" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n581" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n581" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n581</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n580" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar open clb.I[22]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n570" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n570" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n570" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n570</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n580" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n580" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n580" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n580</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n587" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n587" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n587" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n587" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n587</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n574" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n574" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n574" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n574" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n574</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][20]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][20]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][20]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n576" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n576" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n576" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n576</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][21]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][21]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][21]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n578" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n578" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n578" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n578</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][19]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][19]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\yport[31:0][18]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[11]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][22]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">temp[18] $abc$2169$new_n552 $abc$2169$new_n578 temp[10] open temp[22] open temp[15] open open open yport[18] open $abc$2169$new_n570 open temp[13] open temp[12] open $abc$2169$new_n569 yport[12] reset yport[11] temp[14] $abc$2169$new_n356 open yport[10] open temp[16] open open open open open temp[11] open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][22]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][22]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][22]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n582" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n582" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n582" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n582</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n583" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n554" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n554" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n554" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n554</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n583" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n583" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n583" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n583</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n568" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[28]-&gt;crossbar fle[4].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n568" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n568" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n568" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n568</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n572" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n572" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n572" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n572" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n572</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n562" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n562" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n562" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n562" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n562</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][14]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[24]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\yport[31:0][14]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][14]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][15]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n564" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n564" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n564" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n564</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][16]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][16]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][16]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n566" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n566" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n566" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n566</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n558" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[20]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n558" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n558" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n558" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n558</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][13]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n560" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n560" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n560" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n560</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\yport[31:0][13]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][24]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">dxport[17] $abc$2169$new_n654 $abc$2169$new_n644 reset xport[17] dxport[24] open $abc$2169$new_n655 dxport[23] open open open open open dxport[19] open open open open open dxport[18] open $abc$2169$new_n356 open $abc$2169$new_n640 dxport[21] open open dxport[20] open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][24]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][24]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][24]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][24]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][24]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[24]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[24]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n657" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][23]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][23]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][23]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][23]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[23]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[23]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n657" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n657" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n657" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n657</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n653" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[28]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n653" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n653" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n653" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n653</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n652" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n642" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n642" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n642" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n642</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n652" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n652" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n652" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n652</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n659" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n659" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n659" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n659" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n659</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n646" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n646" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n646" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n646" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n646</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][20]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[22]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][20]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][20]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][20]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][20]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[20]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[20]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n648" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n648" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n648" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n648</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][21]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][21]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][21]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][21]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][21]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[21]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[21]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n650" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n650" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n650" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n650</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][19]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][19]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][19]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][19]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][19]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[19]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[19]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\xport[31:0][18]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[22]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][18]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][18]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][18]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[18]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[18]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][12]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">$abc$2169$new_n427 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[11] $abc$2169$new_n422 reset open $abc$2169$new_n435 $abc$2169$new_n432 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[8] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[12] open $abc$2169$new_n429 open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[11] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[12] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[9] open open open open $abc$2169$new_n418 $abc$2169$new_n356 $abc$2169$new_n416 open open open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[9] open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][12]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][12]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n436" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n436" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n436" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n436" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n436</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n433" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n433" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n433" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n433" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n433</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n430" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n430" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n430" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n430</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][11]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[12]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][11]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][11]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][9]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\uport[31:0][9]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\uport[31:0][8]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\uport[31:0][8]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n440" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n440" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n440" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n440" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n440</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n431" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n431" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n431" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n431" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n431</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n421" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar fle[5].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n421" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n421" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n421" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n421</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n417" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n420" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n420" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n420" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n420</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n417" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n417" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n417" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n417</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][22]" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">xport[15] aport[16] $abc$2169$new_n650 open $abc$2169$new_n634 xport[23] open dxport[17] dxport[16] open reset xport[18] open xport[20] open open aport[17] open open open open $abc$2169$new_n356 dxport[15] dxport[22] aport[23] xport[21] aport[20] aport[19] open xport[19] aport[21] open aport[18] open open $abc$2169$new_n674 aport[22] open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][22]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][22]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][22]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][22]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][22]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[22]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[22]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n654" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n654" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n654" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n654</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n655" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n636" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n636" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n636" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n636</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n655" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n655" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n655" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n655</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n388" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n388" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n388" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n388" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n388</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n382" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n382" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n382" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n382" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n382</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n380" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n380" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n380" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n380" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n380</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n389" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n389" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n389" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n389</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n381" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[16]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n381" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n381" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n381" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n381</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n374" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n374" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n374" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n374" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n374</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n379" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[13]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n379" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n379" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n379" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 1 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n379</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][16]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n638" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n638" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n638" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n638</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\xport[31:0][16]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][16]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][16]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][16]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[16]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[16]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][17]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][17]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][17]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n641" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n641" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n641" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n641</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][17]" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">temp[17] $abc$2169$new_n356 $abc$2169$new_n553 open temp[3] $abc$2169$new_n554 temp[8] open $abc$2169$new_n566 open temp[4] open open open open open open open open open temp[7] $abc$2169$new_n535 open temp[9] open $abc$2169$new_n540 open temp[6] reset open open $abc$2169$new_n541 open open open $abc$2169$new_n543 open $abc$2169$new_n533 open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][17]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][17]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][17]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][17]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][17]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[17]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[17]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n569" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n569" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n569" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n569</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n551" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[28]-&gt;crossbar open clb.I[21]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n551" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n551" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n551" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n551</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][8]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n547" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n547" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n547" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n547</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n552" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[23]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n552" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n552" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n552" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n552</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][6]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[27]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][7]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[20]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 1 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$0\yport[31:0][9]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n549" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n549" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n549" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n549</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\yport[31:0][9]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n545" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n545" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n545" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n545" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n545</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n539" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[37]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n539" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n539" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n539" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n539</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][3]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[37]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\uport[31:0][2]" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[1] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[4] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[4] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0] open $abc$2169$new_n405 open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[2] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[3] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[1] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[5] $abc$2169$new_n391 $abc$2169$new_n356 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[2] open open open $abc$2169$new_n396 reset open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][2]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n394" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[17]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n394" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n394" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n394" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n394</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n393" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n393" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n393" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n393" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n393</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\uport[31:0][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n401" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n401" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n401" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n401" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n401</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n402" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n402" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n402" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n402</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n408" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n408" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n408" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n408" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n408</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n404" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n404" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n404" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n404</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][1]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][3]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\uport[31:0][1]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][1]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n400" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n400" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n400" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n400" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n400</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n398" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n398" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n398" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n398" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n398</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][4]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][6]" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">$abc$2169$new_n356 uport[4] open $abc$2169$new_n408 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] uport[3] $abc$2169$new_n404 open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[6] $abc$2169$new_n398 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[5] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[6] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[7] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[7] open open open open open open uport[31] reset open open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[4] open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][6]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n409" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar open fle[0].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n409" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n409" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n409" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n409</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n414" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[16]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n414" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n414" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n414" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n414</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n416" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n413" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n413" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n413" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n413</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n416" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n416" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n416" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n416</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n406" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n406" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n406" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n406" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n406</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n411" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n411" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n411" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">0 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n411</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n527" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n527" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n527" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n527</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n410" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n410" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n410" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n410" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n410</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\uport[31:0][7]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 4 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n418" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n418" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n418" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n418" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n418</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n405" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n405" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n405" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n405" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n405</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\uport[31:0][10]" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">$abc$2169$new_n416 $abc$2169$new_n417 $abc$2169$new_n440 uport[1] $abc$2169$new_n421 $abc$2169$new_n394 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[10] reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[10] $abc$2169$new_n439 $abc$2169$new_n418 $abc$2169$new_n441 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[2] $abc$2169$new_n393 $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[9] $abc$2169$new_n398 $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[9] uport[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[8] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[1] uport[8] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[8] uport[9] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[0] uport[0] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[13] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[1] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[0] open open $abc$2169$new_n356 open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[3]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\uport[31:0][10]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\uport[31:0][10]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\uport[31:0][10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\uport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\uport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="uport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">uport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n426" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[14]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n426" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n426" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n426" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n426</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n425" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n425" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n425" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n425" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n425</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n429" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n429" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n429" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n429" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n429</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n424" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n424" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n424" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n424" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n424</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n438" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n438" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n438" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n438" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n438</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n443" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n443" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n443" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n443</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n427" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar open clb.I[25]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n422" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n422" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n422" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n422</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n427" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n427" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n427" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n427</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n432" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[12]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n432" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n432" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n432" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n432</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n397" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n397" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n397" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n397</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n391" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n391" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n391" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n391" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n391</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n396" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[39]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n396" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n396" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n396" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n396</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\yport[31:0][1]" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">$abc$2169$new_n607 temp[6] yport[11] open open temp[5] open open temp[2] open temp[11] open yport[6] open open open yport[4] open open open temp[3] open $abc$2169$new_n356 open $abc$2169$new_n551 temp[0] yport[3] open temp[4] reset $abc$2169$new_n539 open open open open open open open temp[1] open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][1]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][4]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][4]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[4]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[4]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$0\yport[31:0][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\yport[31:0][2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[29]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n533" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[25]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n533" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n533" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n533" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n533</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][5]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][5]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n540" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n540" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n540" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
							<port_rotation_map name="in">1 0 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n540</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n541" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n541" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n541" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n541" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n541</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n556" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n556" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n556" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n556</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n531" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[38]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n531" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n531" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n531" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n531</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n537" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[26]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n537" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n537" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n537" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n537</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n535" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n535" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n535" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n535" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n535</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n543" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar open clb.I[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n543" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n543" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n543" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n543</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\xport[31:0][1]" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">open dxport[4] xport[4] $abc$2169$new_n609 dxport[6] dxport[3] open open open open open open open open open open open open open open dxport[5] $abc$2169$new_n613 open dxport[2] reset $abc$2169$new_n603 dxport[7] open open open dxport[1] open dxport[0] open open open open $abc$2169$new_n615 open $abc$2169$new_n356</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][1]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[24]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[1]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[1]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][0]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar open clb.I[24]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\xport[31:0][0]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][0]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[0]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[0]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][2]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][2]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n605" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n605" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n605" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n605" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n605</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n612" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$abc$2169$new_n612" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n612" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n612" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n612</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$0\xport[31:0][5]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][5]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n617" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n617" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n617" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n617" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n617</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[39]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\xport[31:0][3]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][3]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[3]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[3]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n611" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n611" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n611" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n611" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n611</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][6]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[39]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][6]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][6]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][6]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][6]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[6]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut6[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[6]</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$0\xport[31:0][7]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[24]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][7]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][7]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[7]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[7]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\yport[31:0][10]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">$abc$2169$new_n551 xport[3] $abc$2169$new_n556 aport[3] $abc$2169$new_n549 aport[2] open $abc$2169$new_n617 $abc$2169$new_n364 xport[2] dxport[3] $abc$2169$new_n605 open xport[1] temp[11] xport[0] $abc$2169$new_n356 open open temp[10] $abc$2169$new_n366 temp[12] dxport[4] aport[9] dxport[8] $abc$2169$new_n372 open open aport[8] reset open aport[0] $abc$2169$new_n373 xport[9] open xport[4] open aport[1] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\yport[31:0][10]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[19]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\yport[31:0][10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n553" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n553" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n553" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n553</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][11]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\yport[31:0][11]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n607" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n607" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n607" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n607" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n607</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\yport[31:0][12]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$0\yport[31:0][12]" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\yport[31:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\yport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\yport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="yport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">yport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="$abc$2169$new_n369" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[15]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n369" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n369" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n369" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n369</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n368" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[4].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n368" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n368" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n368" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n368</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n371" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n363" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n363" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n363" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n363</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n371" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n371" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n371" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n371</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n609" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n609" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n609" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n609" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n609</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n370" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n370" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n370" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n370" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n370</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][8]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][8]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][8]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][8]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][8]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[8]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[8]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n619" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n619" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n619" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n619</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$0\xport[31:0][9]" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">dxport[9] $abc$2169$new_n625 open $abc$2169$new_n641 dxport[14] $abc$2169$new_n619 dxport[15] $abc$2169$new_n626 xport[8] dxport[13] dxport[8] reset open $abc$2169$new_n617 $abc$2169$new_n623 dxport[16] dxport[11] open dxport[12] open open open open open open xport[16] open open open $abc$2169$new_n356 open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][9]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][9]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][9]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][9]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 2 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][9]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[9]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[9]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n621" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n621" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n621" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n621</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n624" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n624" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n624" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n624" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n624</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][12]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][12]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][12]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][12]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][12]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[12]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[12]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n630" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n630" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n630" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n630" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n630</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][13]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][13]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][13]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][13]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][13]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[13]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[13]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n632" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n632" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n632" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n632</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][14]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[4]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][14]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][14]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][14]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][14]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[14]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[14]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n634" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n634" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n634" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n634" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n634</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][11]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][11]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][11]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][11]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][11]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[11]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[11]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n628" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 open open fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n628" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n628" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n628</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n640" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[6]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n640" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n640" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n640" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n640</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$0\xport[31:0][15]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][15]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][15]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][15]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][15]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[15]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[15]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$0\xport[31:0][10]" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">$abc$2169$new_n356 $abc$2169$new_n363 $abc$2169$new_n621 xport[14] xport[6] xport[13] reset xport[9] xport[7] xport[8] xport[4] xport[5] open xport[12] open open open open open xport[15] xport[11] open aport[7] aport[12] aport[11] aport[6] aport[15] open dxport[10] aport[4] aport[9] aport[14] aport[8] open aport[13] aport[5] open open aport[10] open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="$0\xport[31:0][10]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="$0\xport[31:0][10]" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$0\xport[31:0][10]" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$0\xport[31:0][10]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$0\xport[31:0][10]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="xport[10]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut5[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">xport[10]</port>
					</outputs>
					<clocks>
						<port name="clk">ble5.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
			<block name="$abc$2169$new_n625" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n625" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n625" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n625</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n626" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[28]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n366" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n366" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n366" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 open 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n366</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n626" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n626" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n626" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
							<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n626</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n359" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n359" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n359" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n359" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n359</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n360" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[32]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n360" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n360" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n360" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n360</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n358" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[13]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n358" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n358" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n358" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n358</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n357" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n357" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n357" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n357" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n357</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n362" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n362" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n362" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n362" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n362</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n361" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n361" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n361" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n361" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n361</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n365" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n365" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n365" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n365" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n365</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n367" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n367" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n367" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n367" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n367</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$2169$new_n513" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">$abc$2169$new_n512 uport[29] open uport[28] open uport[31] uport[22] uport[27] open open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[27] open open open open open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[31] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[22] open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[31] open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[28] open open open $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$136.B[29] open open open open open $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$136.B[28] open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open open open open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2169$new_n513" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n513" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n513" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n513" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n513</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n516" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n516" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n516" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n516" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n516</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n518" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n518" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n518" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n518" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n518</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n526" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n526" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n526" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n526</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n517" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n517" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n517" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n517" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n517</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="$abc$2169$new_n482" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar open open open clb.I[6]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n482" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n482" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n482" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n482</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$abc$2169$new_n356" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">open aport[5] aport[30] aport[4] xport[28] xport[17] open xport[25] xport[31] open open xport[5] open xport[16] open open open xport[4] open open aport[28] $abc$2169$new_n365 xport[29] xport[26] aport[27] aport[26] xport[24] xport[30] aport[17] $abc$2169$new_n357 $abc$2169$new_n374 $abc$2169$new_n368 xport[27] aport[31] $abc$2169$new_n388 aport[16] aport[29] $abc$2169$new_n389 aport[24] aport[25]</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open open open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2169$new_n356" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[31]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n356" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n356" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n356" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n356</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n383" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n383" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n383" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n383" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n383</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n385" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n385" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n385" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n385" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n385</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n384" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[22]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n384" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 fle.in[4]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n384" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n384" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n384</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n674" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[7]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n674" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n674" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n674" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n674</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n672" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n672" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n672" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n672" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n672</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n387" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n387" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n387" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n387" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n387</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n386" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[26]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n386" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n386" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n386" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n386</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n673" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n673" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n673" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n673" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n673</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n373" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n373" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n373" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n373" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n373</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
	</block>
	<block name="$abc$2169$new_n613" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">open $abc$2169$new_n642 aport[0] open aport[13] aport[12] open $abc$2169$new_n626 aport[1] open open xport[18] open open open open open $abc$2169$new_n640 open open $abc$2169$new_n611 dxport[5] dxport[18] open xport[1] xport[0] xport[12] dxport[0] xport[13] open open xport[5] dxport[6] open $abc$2169$new_n624 open xport[6] dxport[1] $abc$2169$new_n367 open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$2169$new_n613" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[21]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n613" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n613" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n613" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n613</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="$abc$2169$new_n623" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 open open fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n623" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n623" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n623</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n615" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[32]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n615" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n615" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n615" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">0 1 3 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n615</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n364" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar open clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n364" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n364" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n364" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">2 open 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n364</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="$abc$2169$new_n603" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[25]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n603" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n603" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n603" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n603</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="$abc$2169$new_n644" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble5[1].out[0]-&gt;direct4</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ble5[0]" />
			<block name="$abc$2169$new_n644" instance="ble5[1]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct2 fle.in[1]-&gt;direct2 fle.in[2]-&gt;direct2 fle.in[3]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n644" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n644" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
							<port_rotation_map name="in">3 1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n644</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$2169$new_n372" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$2169$new_n372" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$2169$new_n372" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$abc$2169$new_n372" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
							<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$2169$new_n372</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$false" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="cin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$false" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">ble5[0].out[0]-&gt;direct4 open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$false" instance="ble5[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$false" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
					</outputs>
					<clocks />
					<block name="$false" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">$false</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
			<block name="open" instance="ble5[1]" />
		</block>
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="out:xport[0]" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">xport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[1]" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">xport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[2]" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">xport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[3]" instance="io[34]" mode="outpad">
		<inputs>
			<port name="outpad">xport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[4]" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">xport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[5]" instance="io[36]" mode="outpad">
		<inputs>
			<port name="outpad">xport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[6]" instance="io[37]" mode="outpad">
		<inputs>
			<port name="outpad">xport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[7]" instance="io[38]" mode="outpad">
		<inputs>
			<port name="outpad">xport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[8]" instance="io[39]" mode="outpad">
		<inputs>
			<port name="outpad">xport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[9]" instance="io[40]" mode="outpad">
		<inputs>
			<port name="outpad">xport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[10]" instance="io[41]" mode="outpad">
		<inputs>
			<port name="outpad">xport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[11]" instance="io[42]" mode="outpad">
		<inputs>
			<port name="outpad">xport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[12]" instance="io[43]" mode="outpad">
		<inputs>
			<port name="outpad">xport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[13]" instance="io[44]" mode="outpad">
		<inputs>
			<port name="outpad">xport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[14]" instance="io[45]" mode="outpad">
		<inputs>
			<port name="outpad">xport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[15]" instance="io[46]" mode="outpad">
		<inputs>
			<port name="outpad">xport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[16]" instance="io[47]" mode="outpad">
		<inputs>
			<port name="outpad">xport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[17]" instance="io[48]" mode="outpad">
		<inputs>
			<port name="outpad">xport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[18]" instance="io[49]" mode="outpad">
		<inputs>
			<port name="outpad">xport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[19]" instance="io[50]" mode="outpad">
		<inputs>
			<port name="outpad">xport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[20]" instance="io[51]" mode="outpad">
		<inputs>
			<port name="outpad">xport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[21]" instance="io[52]" mode="outpad">
		<inputs>
			<port name="outpad">xport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[22]" instance="io[53]" mode="outpad">
		<inputs>
			<port name="outpad">xport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[23]" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">xport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[24]" instance="io[55]" mode="outpad">
		<inputs>
			<port name="outpad">xport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[25]" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">xport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[26]" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">xport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[27]" instance="io[58]" mode="outpad">
		<inputs>
			<port name="outpad">xport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[28]" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">xport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[29]" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">xport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[30]" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">xport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:xport[31]" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">xport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:xport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[0]" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">yport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[1]" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">yport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[2]" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">yport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[3]" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">yport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[4]" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">yport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[5]" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">yport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[6]" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">yport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[7]" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">yport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[8]" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">yport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[9]" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">yport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[10]" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">yport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[11]" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">yport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[12]" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">yport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[13]" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">yport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[14]" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">yport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[15]" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">yport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[16]" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">yport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[17]" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">yport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[18]" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">yport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[19]" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">yport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[20]" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">yport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[21]" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">yport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[22]" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">yport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[23]" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">yport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[24]" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">yport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[25]" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">yport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[26]" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">yport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[27]" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">yport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[28]" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">yport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[29]" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">yport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[30]" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">yport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:yport[31]" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">yport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:yport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[0]" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">uport[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[1]" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">uport[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[2]" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">uport[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[3]" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">uport[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[4]" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">uport[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[5]" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">uport[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[6]" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">uport[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[7]" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">uport[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[8]" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">uport[8]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[8]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[9]" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">uport[9]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[9]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[10]" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">uport[10]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[10]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[11]" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">uport[11]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[11]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[12]" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">uport[12]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[12]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[13]" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">uport[13]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[13]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[14]" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">uport[14]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[14]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[15]" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">uport[15]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[15]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[16]" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">uport[16]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[16]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[17]" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">uport[17]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[17]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[18]" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">uport[18]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[18]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[19]" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">uport[19]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[19]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[20]" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">uport[20]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[20]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[21]" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">uport[21]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[21]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[22]" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">uport[22]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[22]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[23]" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">uport[23]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[23]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[24]" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">uport[24]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[24]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[25]" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">uport[25]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[25]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[26]" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">uport[26]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[26]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[27]" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">uport[27]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[27]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[28]" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">uport[28]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[28]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[29]" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">uport[29]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[29]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[30]" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">uport[30]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[30]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:uport[31]" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">uport[31]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:uport[31]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="aport[0]" instance="io[127]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[1]" instance="io[128]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[2]" instance="io[129]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[3]" instance="io[130]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[4]" instance="io[131]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[5]" instance="io[132]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[6]" instance="io[133]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[7]" instance="io[134]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[8]" instance="io[135]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[9]" instance="io[136]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[10]" instance="io[137]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[11]" instance="io[138]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[12]" instance="io[139]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[13]" instance="io[140]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[14]" instance="io[141]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[15]" instance="io[142]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[16]" instance="io[143]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[17]" instance="io[144]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[18]" instance="io[145]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[19]" instance="io[146]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[20]" instance="io[147]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[21]" instance="io[148]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[22]" instance="io[149]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[23]" instance="io[150]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[24]" instance="io[151]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[25]" instance="io[152]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[26]" instance="io[153]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[27]" instance="io[154]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[28]" instance="io[155]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[29]" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[30]" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="aport[31]" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="aport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">aport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[0]" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[1]" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[2]" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[3]" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[4]" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[5]" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[6]" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[7]" instance="io[166]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[8]" instance="io[167]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[8]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[8]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[9]" instance="io[168]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[9]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[9]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[10]" instance="io[169]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[10]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[10]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[11]" instance="io[170]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[11]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[11]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[12]" instance="io[171]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[12]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[12]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[13]" instance="io[172]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[13]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[13]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[14]" instance="io[173]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[14]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[14]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[15]" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[15]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[15]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[16]" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[16]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[16]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[17]" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[17]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[17]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[18]" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[18]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[18]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[19]" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[19]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[19]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[20]" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[20]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[20]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[21]" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[21]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[21]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[22]" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[22]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[22]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[23]" instance="io[182]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[23]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[23]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[24]" instance="io[183]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[24]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[24]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[25]" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[25]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[25]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[26]" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[26]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[26]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[27]" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[27]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[27]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[28]" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[28]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[28]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[29]" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[29]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[29]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[30]" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[30]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[30]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="dxport[31]" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="dxport[31]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">dxport[31]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="clk" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="reset" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
