Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\FPGA\pipeline_mips\split_word_store.v" into library work
Parsing module <split_word_store>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\split_word_load.v" into library work
Parsing module <split_word_load>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\ipcore_dir\instr_mem.v" into library work
Parsing module <instr_mem>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\ipcore_dir\data_mem.v" into library work
Parsing module <data_mem>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\forwarding.v" into library work
Parsing module <forwarding_alu>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\wb.v" into library work
Parsing module <wb_stage>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\regfile.v" into library work
Parsing module <reg_file>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\mem.v" into library work
Parsing module <mem_stage>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\if.v" into library work
Parsing module <if_stage>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\id.v" into library work
Parsing module <id_stage>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\flush_control.v" into library work
Parsing module <flush_control>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\ex.v" into library work
Parsing module <ex_stage>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\seg.v" into library work
Parsing module <seg>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\read_addr_gen_single.v" into library work
Parsing module <read_addr_gen_single>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\read_addr_gen.v" into library work
Parsing module <read_addr_gen>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\cpu.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\clk_divide_addr.v" into library work
Parsing module <clk_divide_addr>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\clk_divide.v" into library work
Parsing module <clk_divide>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\button_jitter.v" into library work
Parsing module <button_jitter>.
Analyzing Verilog file "C:\FPGA\pipeline_mips\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <CPU>.

Elaborating module <if_stage>.

Elaborating module <instr_mem>.
WARNING:HDLCompiler:1499 - "C:\FPGA\pipeline_mips\ipcore_dir\instr_mem.v" Line 39: Empty module <instr_mem> remains a black box.
WARNING:HDLCompiler:189 - "C:\FPGA\pipeline_mips\if.v" Line 53: Size mismatch in connection of port <a>. Formal port size is 6-bit while actual signal size is 8-bit.

Elaborating module <id_stage>.

Elaborating module <control>.

Elaborating module <ex_stage>.

Elaborating module <forwarding_alu>.

Elaborating module <alu>.

Elaborating module <mem_stage>.

Elaborating module <split_word_store>.

Elaborating module <data_mem>.
WARNING:HDLCompiler:1499 - "C:\FPGA\pipeline_mips\ipcore_dir\data_mem.v" Line 39: Empty module <data_mem> remains a black box.

Elaborating module <wb_stage>.

Elaborating module <split_word_load>.

Elaborating module <flush_control>.

Elaborating module <reg_file>.

Elaborating module <clk_divide>.

Elaborating module <clk_divide_addr>.

Elaborating module <button_jitter>.

Elaborating module <read_addr_gen>.

Elaborating module <read_addr_gen_single>.

Elaborating module <seg>.

Elaborating module <decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\FPGA\pipeline_mips\top.v".
    Found 1-bit register for signal <curr_mode>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\FPGA\pipeline_mips\cpu.v".
    Found 32-bit register for signal <id_ex_reg_b_data>.
    Found 32-bit register for signal <id_ex_reg_a_data>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <CPU> synthesized.

Synthesizing Unit <if_stage>.
    Related source file is "C:\FPGA\pipeline_mips\if.v".
    Found 32-bit register for signal <if_id_pc_next>.
    Found 32-bit register for signal <if_id_instruction>.
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc[31]_GND_3_o_add_7_OUT> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <if_stage> synthesized.

Synthesizing Unit <id_stage>.
    Related source file is "C:\FPGA\pipeline_mips\id.v".
        BREAKPOINT_EN = 1'b1
        BREAKPOINT_ADDR = 32'b00000000000000000000000000110000
    Found 1-bit register for signal <continue_en>.
    Found 4-bit register for signal <id_ex_ctrl_alu_control>.
    Found 2-bit register for signal <id_ex_ctrl_store_type>.
    Found 3-bit register for signal <id_ex_ctrl_load_type>.
    Found 3-bit register for signal <id_ex_ctrl_branch_type>.
    Found 32-bit register for signal <id_ex_imm_sign_extended>.
    Found 32-bit register for signal <id_ex_pc_next>.
    Found 5-bit register for signal <id_ex_rd>.
    Found 5-bit register for signal <id_ex_rt>.
    Found 5-bit register for signal <id_ex_rs>.
    Found 5-bit register for signal <id_ex_shamt>.
    Found 1-bit register for signal <id_ex_ctrl_reg_dst>.
    Found 1-bit register for signal <id_ex_ctrl_alu_src>.
    Found 1-bit register for signal <id_ex_ctrl_reg_write>.
    Found 1-bit register for signal <id_ex_ctrl_mem_to_reg>.
    Found 1-bit register for signal <id_ex_ctrl_mem_write>.
    Found 1-bit register for signal <id_ex_ctrl_jump>.
    Found 1-bit register for signal <id_ex_ctrl_branch>.
    Found 1-bit register for signal <id_ex_ctrl_jump_reg>.
    Found 1-bit register for signal <id_ex_ctrl_alu_shift_shamt>.
    Found 32-bit subtractor for signal <if_id_pc_next[31]_GND_5_o_sub_1_OUT> created at line 55.
    Found 32-bit adder for signal <PWR_5_o_GND_5_o_add_9_OUT> created at line 110.
    Found 5-bit comparator equal for signal <id_ex_rt[4]_rs[4]_equal_12_o> created at line 115
    Found 5-bit comparator equal for signal <id_ex_rt[4]_rt[4]_equal_13_o> created at line 115
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <id_stage> synthesized.

Synthesizing Unit <control>.
    Related source file is "C:\FPGA\pipeline_mips\control.v".
        BRANCH_BEQ = 3'b000
        BRANCH_BGEZ = 3'b001
        BRANCH_BGTZ = 3'b010
        BRANCH_BLEZ = 3'b011
        BRANCH_BLTZ = 3'b100
        BRANCH_BNE = 3'b101
        LOAD_LB = 3'b000
        LOAD_LBU = 3'b001
        LOAD_LH = 3'b010
        LOAD_LHU = 3'b011
        LOAD_LW = 3'b100
        STORE_SB = 2'b00
        STORE_SH = 2'b01
        STORE_SW = 2'b10
        A_NOP = 4'b0000
        A_ADD = 4'b0001
        A_SUB = 4'b0010
        A_AND = 4'b0011
        A_OR = 4'b0100
        A_XOR = 4'b0101
        A_NOR = 4'b0110
        A_SLT = 4'b0111
        A_SLTU = 4'b1000
        A_SLL = 4'b1001
        A_SRA = 4'b1010
        A_SRL = 4'b1011
        A_LUI = 4'b1100
    Found 32x4-bit Read Only RAM for signal <_n0346>
    Summary:
	inferred   1 RAM(s).
	inferred  26 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <ex_stage>.
    Related source file is "C:\FPGA\pipeline_mips\ex.v".
    Found 3-bit register for signal <ex_mem_ctrl_branch_type>.
    Found 3-bit register for signal <ex_mem_ctrl_load_type>.
    Found 2-bit register for signal <ex_mem_ctrl_store_type>.
    Found 32-bit register for signal <ex_mem_alu_out>.
    Found 32-bit register for signal <ex_mem_reg_b_data>.
    Found 32-bit register for signal <ex_mem_pc_branch>.
    Found 32-bit register for signal <ex_mem_pc_jump>.
    Found 5-bit register for signal <ex_mem_rd>.
    Found 1-bit register for signal <ex_mem_ctrl_mem_to_reg>.
    Found 1-bit register for signal <ex_mem_ctrl_mem_write>.
    Found 1-bit register for signal <ex_mem_ctrl_jump>.
    Found 1-bit register for signal <ex_mem_ctrl_jump_reg>.
    Found 1-bit register for signal <ex_mem_ctrl_branch>.
    Found 1-bit register for signal <ex_mem_alu_beq_sig>.
    Found 1-bit register for signal <ex_mem_alu_bgez_sig>.
    Found 1-bit register for signal <ex_mem_alu_bgtz_sig>.
    Found 1-bit register for signal <ex_mem_alu_blez_sig>.
    Found 1-bit register for signal <ex_mem_alu_bltz_sig>.
    Found 1-bit register for signal <ex_mem_alu_bne_sig>.
    Found 1-bit register for signal <ex_mem_ctrl_reg_write>.
    Found 32-bit adder for signal <id_ex_pc_next[31]_id_ex_imm_sign_extended[29]_add_3_OUT> created at line 179.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <ex_stage> synthesized.

Synthesizing Unit <forwarding_alu>.
    Related source file is "C:\FPGA\pipeline_mips\forwarding.v".
    Found 32-bit 4-to-1 multiplexer for signal <alu_src_a> created at line 68.
    Found 32-bit 4-to-1 multiplexer for signal <alu_src_b_reg> created at line 79.
    Found 5-bit comparator equal for signal <id_ex_rs[4]_ex_mem_rd[4]_equal_1_o> created at line 58
    Found 5-bit comparator equal for signal <id_ex_rt[4]_ex_mem_rd[4]_equal_4_o> created at line 59
    Found 5-bit comparator equal for signal <id_ex_rs[4]_mem_wb_rd[4]_equal_7_o> created at line 60
    Found 5-bit comparator equal for signal <id_ex_rt[4]_mem_wb_rd[4]_equal_10_o> created at line 61
    Summary:
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <forwarding_alu> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\FPGA\pipeline_mips\alu.v".
        A_NOP = 4'b0000
        A_ADD = 4'b0001
        A_SUB = 4'b0010
        A_AND = 4'b0011
        A_OR = 4'b0100
        A_XOR = 4'b0101
        A_NOR = 4'b0110
        A_SLT = 4'b0111
        A_SLTU = 4'b1000
        A_SLL = 4'b1001
        A_SRA = 4'b1010
        A_SRL = 4'b1011
        A_LUI = 4'b1100
    Found 32-bit subtractor for signal <alu_a[31]_alu_b[31]_sub_2_OUT> created at line 52.
    Found 32-bit adder for signal <alu_a[31]_alu_b[31]_add_0_OUT> created at line 51.
    Found 32-bit shifter logical left for signal <alu_b[31]_alu_a[4]_shift_left_11_OUT> created at line 59
    Found 32-bit shifter arithmetic right for signal <alu_b[31]_alu_a[4]_shift_right_12_OUT> created at line 60
    Found 32-bit shifter logical right for signal <alu_b[31]_alu_a[4]_shift_right_13_OUT> created at line 61
    Found 32-bit 15-to-1 multiplexer for signal <alu_out> created at line 50.
    Found 32-bit comparator greater for signal <alu_b[31]_alu_a[31]_LessThan_8_o> created at line 57
    Found 32-bit comparator greater for signal <alu_a[31]_alu_b[31]_LessThan_10_o> created at line 58
    Found 32-bit comparator equal for signal <beq_sig> created at line 67
    Found 32-bit comparator greater for signal <bltz_sig> created at line 68
    Found 32-bit comparator greater for signal <bgtz_sig> created at line 69
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <mem_stage>.
    Related source file is "C:\FPGA\pipeline_mips\mem.v".
        BRANCH_BEQ = 3'b000
        BRANCH_BGEZ = 3'b001
        BRANCH_BGTZ = 3'b010
        BRANCH_BLEZ = 3'b011
        BRANCH_BLTZ = 3'b100
        BRANCH_BNE = 3'b101
WARNING:Xst:647 - Input <ex_mem_pc_branch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_mem_pc_jump> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <mem_wb_ctrl_load_type>.
    Found 2-bit register for signal <mem_wb_low_two_bits>.
    Found 32-bit register for signal <mem_wb_data>.
    Found 5-bit register for signal <mem_wb_rd>.
    Found 1-bit register for signal <mem_wb_ctrl_mem_to_reg>.
    Found 1-bit register for signal <mem_wb_ctrl_reg_write>.
    Found 1-bit 7-to-1 multiplexer for signal <branch_taken> created at line 86.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mem_stage> synthesized.

Synthesizing Unit <split_word_store>.
    Related source file is "C:\FPGA\pipeline_mips\split_word_store.v".
        STORE_SB = 2'b00
        STORE_SH = 2'b01
        STORE_SW = 2'b10
    Found 32-bit 3-to-1 multiplexer for signal <split_data> created at line 37.
    Summary:
	inferred  43 Multiplexer(s).
Unit <split_word_store> synthesized.

Synthesizing Unit <wb_stage>.
    Related source file is "C:\FPGA\pipeline_mips\wb.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <wb_stage> synthesized.

Synthesizing Unit <split_word_load>.
    Related source file is "C:\FPGA\pipeline_mips\split_word_load.v".
        LOAD_LB = 3'b000
        LOAD_LBU = 3'b001
        LOAD_LH = 3'b010
        LOAD_LHU = 3'b011
        LOAD_LW = 3'b100
    Found 32-bit 7-to-1 multiplexer for signal <split_data> created at line 36.
    Found 32-bit 4-to-1 multiplexer for signal <original_data[31]_original_data[7]_mux_5_OUT> created at line 41.
    Found 32-bit 4-to-1 multiplexer for signal <GND_14_o_GND_14_o_mux_11_OUT> created at line 52.
    Summary:
	inferred   5 Multiplexer(s).
Unit <split_word_load> synthesized.

Synthesizing Unit <flush_control>.
    Related source file is "C:\FPGA\pipeline_mips\flush_control.v".
    Summary:
	no macro.
Unit <flush_control> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "C:\FPGA\pipeline_mips\regfile.v".
    Found 1024-bit register for signal <n0055[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <rAddr[4]_data[31][31]_wide_mux_2_OUT> created at line 35.
    Found 32-bit 32-to-1 multiplexer for signal <rAddr2[4]_data[31][31]_wide_mux_7_OUT> created at line 36.
    Found 5-bit comparator equal for signal <rAddr[4]_wAddr[4]_equal_2_o> created at line 35
    Found 5-bit comparator equal for signal <rAddr2[4]_wAddr[4]_equal_7_o> created at line 36
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <reg_file> synthesized.

Synthesizing Unit <clk_divide>.
    Related source file is "C:\FPGA\pipeline_mips\clk_divide.v".
    Found 32-bit register for signal <cnt_div>.
    Found 1-bit register for signal <clk_slow>.
    Found 32-bit adder for signal <cnt_div[31]_GND_17_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_divide> synthesized.

Synthesizing Unit <clk_divide_addr>.
    Related source file is "C:\FPGA\pipeline_mips\clk_divide_addr.v".
    Found 32-bit register for signal <cnt_div>.
    Found 1-bit register for signal <clk_slow>.
    Found 32-bit adder for signal <cnt_div[31]_GND_18_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_divide_addr> synthesized.

Synthesizing Unit <button_jitter>.
    Related source file is "C:\FPGA\pipeline_mips\button_jitter.v".
        interval = 1000000
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <button_final>.
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <button_out>.
    Found 32-bit adder for signal <cnt[31]_GND_19_o_add_3_OUT> created at line 56.
    Found 1-bit comparator not equal for signal <n0008> created at line 49
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <button_jitter> synthesized.

Synthesizing Unit <read_addr_gen>.
    Related source file is "C:\FPGA\pipeline_mips\read_addr_gen.v".
    Found 7-bit register for signal <read_addr>.
    Found 7-bit adder for signal <read_addr[6]_GND_20_o_add_1_OUT> created at line 33.
    Found 7-bit comparator greater for signal <read_addr[6]_PWR_22_o_LessThan_1_o> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <read_addr_gen> synthesized.

Synthesizing Unit <read_addr_gen_single>.
    Related source file is "C:\FPGA\pipeline_mips\read_addr_gen_single.v".
    Found 1-bit register for signal <counter>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <read_addr_gen_single> synthesized.

Synthesizing Unit <seg>.
    Related source file is "C:\FPGA\pipeline_mips\seg.v".
    Found 4-bit register for signal <sel>.
    Found 8-bit register for signal <segment>.
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_22_o_add_3_OUT> created at line 57.
    Found 4x4-bit Read Only RAM for signal <counter[1]_GND_22_o_wide_mux_0_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <counter[1]_segment0[7]_wide_mux_1_OUT> created at line 51.
    Found 2-bit comparator greater for signal <counter[1]_PWR_24_o_LessThan_3_o> created at line 57
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <seg> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "C:\FPGA\pipeline_mips\decoder.v".
    Found 16x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port Read Only RAM                    : 4
 32x4-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 11
 2-bit adder                                           : 1
 32-bit adder                                          : 7
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 7-bit adder                                           : 1
# Registers                                            : 70
 1-bit register                                        : 34
 1024-bit register                                     : 1
 2-bit register                                        : 4
 3-bit register                                        : 5
 32-bit register                                       : 16
 4-bit register                                        : 2
 5-bit register                                        : 6
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 17
 1-bit comparator not equal                            : 2
 2-bit comparator greater                              : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 5-bit comparator equal                                : 8
 7-bit comparator greater                              : 1
# Multiplexers                                         : 231
 1-bit 2-to-1 multiplexer                              : 84
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 15
 32-bit 2-to-1 multiplexer                             : 81
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/data_mem.ngc>.
Reading core <ipcore_dir/instr_mem.ngc>.
Loading core <data_mem> for timing and area information for instance <data_memory>.
Loading core <instr_mem> for timing and area information for instance <instruction_memory>.

Synthesizing (advanced) Unit <button_jitter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <button_jitter> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divide>.
The following registers are absorbed into counter <cnt_div>: 1 register on signal <cnt_div>.
Unit <clk_divide> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divide_addr>.
The following registers are absorbed into counter <cnt_div>: 1 register on signal <cnt_div>.
Unit <clk_divide_addr> synthesized (advanced).

Synthesizing (advanced) Unit <control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0346> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(funct<3:2>,funct<0>,funct<5>,funct<1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control> synthesized (advanced).

Synthesizing (advanced) Unit <decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <read_addr_gen>.
The following registers are absorbed into counter <read_addr>: 1 register on signal <read_addr>.
Unit <read_addr_gen> synthesized (advanced).

Synthesizing (advanced) Unit <seg>.
INFO:Xst:3217 - HDL ADVISOR - Register <sel> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_counter[1]_GND_22_o_wide_mux_0_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port distributed Read Only RAM        : 4
 32x4-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 1
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Counters                                             : 5
 32-bit up counter                                     : 4
 7-bit up counter                                      : 1
# Registers                                            : 1511
 Flip-Flops                                            : 1511
# Comparators                                          : 17
 1-bit comparator not equal                            : 2
 2-bit comparator greater                              : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 5-bit comparator equal                                : 8
 7-bit comparator greater                              : 1
# Multiplexers                                         : 225
 1-bit 2-to-1 multiplexer                              : 84
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 15
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <id_ex_shamt_4> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_10> 
INFO:Xst:2261 - The FF/Latch <id_ex_rd_0> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_11> 
INFO:Xst:2261 - The FF/Latch <id_ex_rd_1> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_12> 
INFO:Xst:2261 - The FF/Latch <id_ex_rd_2> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_13> 
INFO:Xst:2261 - The FF/Latch <id_ex_rd_3> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_14> 
INFO:Xst:2261 - The FF/Latch <id_ex_rd_4> in Unit <id_stage> is equivalent to the following 17 FFs/Latches, which will be removed : <id_ex_imm_sign_extended_15> <id_ex_imm_sign_extended_16> <id_ex_imm_sign_extended_17> <id_ex_imm_sign_extended_18> <id_ex_imm_sign_extended_19> <id_ex_imm_sign_extended_20> <id_ex_imm_sign_extended_21> <id_ex_imm_sign_extended_22> <id_ex_imm_sign_extended_23> <id_ex_imm_sign_extended_24> <id_ex_imm_sign_extended_25> <id_ex_imm_sign_extended_26> <id_ex_imm_sign_extended_27> <id_ex_imm_sign_extended_28> <id_ex_imm_sign_extended_29> <id_ex_imm_sign_extended_30> <id_ex_imm_sign_extended_31> 
INFO:Xst:2261 - The FF/Latch <id_ex_shamt_0> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_6> 
INFO:Xst:2261 - The FF/Latch <id_ex_shamt_1> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_7> 
INFO:Xst:2261 - The FF/Latch <id_ex_shamt_2> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_8> 
INFO:Xst:2261 - The FF/Latch <id_ex_shamt_3> in Unit <id_stage> is equivalent to the following FF/Latch, which will be removed : <id_ex_imm_sign_extended_9> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    continue_en in unit <id_stage>


Optimizing unit <top> ...

Optimizing unit <CPU> ...

Optimizing unit <mem_stage> ...

Optimizing unit <if_stage> ...

Optimizing unit <id_stage> ...

Optimizing unit <ex_stage> ...

Optimizing unit <forwarding_alu> ...

Optimizing unit <alu> ...

Optimizing unit <reg_file> ...

Optimizing unit <button_jitter> ...

Optimizing unit <seg> ...
WARNING:Xst:1710 - FF/Latch <cpu_module/regfile_stack/data_0_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cpu_module/regfile_stack/data_0_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_1> 
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_2> 
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_3> 
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_4> 
INFO:Xst:2261 - The FF/Latch <clk_slow_seg_gen/cnt_div_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_slow_change_addr_gen/cnt_div_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 48.
FlipFlop cpu_module/instruction_decode/id_ex_ctrl_alu_shift_shamt has been replicated 2 time(s)
FlipFlop cpu_module/instruction_decode/id_ex_ctrl_alu_src has been replicated 5 time(s)
FlipFlop cpu_module/instruction_decode/id_ex_rd_4 has been replicated 3 time(s)
FlipFlop cpu_module/instruction_decode/id_ex_shamt_1 has been replicated 1 time(s)
FlipFlop cpu_module/instruction_execute/ex_mem_alu_out_1 has been replicated 1 time(s)
FlipFlop cpu_module/instruction_mem/mem_wb_rd_0 has been replicated 2 time(s)
FlipFlop cpu_module/instruction_mem/mem_wb_rd_1 has been replicated 2 time(s)
FlipFlop cpu_module/instruction_mem/mem_wb_rd_2 has been replicated 2 time(s)
FlipFlop cpu_module/instruction_mem/mem_wb_rd_3 has been replicated 2 time(s)
FlipFlop cpu_module/instruction_mem/mem_wb_rd_4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1605
 Flip-Flops                                            : 1605

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4061
#      GND                         : 2
#      INV                         : 37
#      LUT1                        : 91
#      LUT2                        : 210
#      LUT3                        : 747
#      LUT4                        : 367
#      LUT5                        : 726
#      LUT6                        : 1236
#      MUXCY                       : 298
#      MUXF7                       : 101
#      VCC                         : 1
#      XORCY                       : 245
# FlipFlops/Latches                : 1670
#      FD                          : 64
#      FDC                         : 512
#      FDCE                        : 1060
#      FDP                         : 1
#      FDRE                        : 32
#      LDC                         : 1
# RAMS                             : 32
#      RAM64X1D                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 9
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1669  out of  18224     9%  
 Number of Slice LUTs:                 3478  out of   9112    38%  
    Number used as Logic:              3414  out of   9112    37%  
    Number used as Memory:               64  out of   2176     2%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3577
   Number with an unused Flip Flop:    1908  out of   3577    53%  
   Number with an unused LUT:            99  out of   3577     2%  
   Number of fully used LUT-FF pairs:  1570  out of   3577    43%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    232    12%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                              | Load  |
-----------------------------------+----------------------------------------------------+-------+
mode_change_jitter/button_final    | NONE(curr_mode)                                    | 1     |
clk_slow_change_addr_gen/clk_slow  | NONE(read_addr_generator_mode_select/counter)      | 8     |
clk                                | BUFGP                                              | 1678  |
clk_slow_seg_gen/clk_slow          | NONE(data_displayer/segment_7)                     | 14    |
continue_sig_jitter/button_final   | NONE(cpu_module/instruction_decode/continue_en_LDC)| 1     |
-----------------------------------+----------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.230ns (Maximum Frequency: 108.343MHz)
   Minimum input arrival time before clock: 6.923ns
   Maximum output required time after clock: 7.764ns
   Maximum combinational path delay: 5.883ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode_change_jitter/button_final'
  Clock period: 2.506ns (frequency: 399.042MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.506ns (Levels of Logic = 1)
  Source:            curr_mode (FF)
  Destination:       curr_mode (FF)
  Source Clock:      mode_change_jitter/button_final rising
  Destination Clock: mode_change_jitter/button_final rising

  Data Path: curr_mode to curr_mode
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.447   1.172  curr_mode (curr_mode)
     INV:I->O              1   0.206   0.579  curr_mode_INV_101_o1_INV_0 (curr_mode_INV_101_o)
     FDC:D                     0.102          curr_mode
    ----------------------------------------
    Total                      2.506ns (0.755ns logic, 1.751ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_slow_change_addr_gen/clk_slow'
  Clock period: 2.506ns (frequency: 399.042MHz)
  Total number of paths / destination ports: 29 / 8
-------------------------------------------------------------------------
Delay:               2.506ns (Levels of Logic = 1)
  Source:            read_addr_generator_mode_seq/read_addr_0 (FF)
  Destination:       read_addr_generator_mode_seq/read_addr_0 (FF)
  Source Clock:      clk_slow_change_addr_gen/clk_slow rising
  Destination Clock: clk_slow_change_addr_gen/clk_slow rising

  Data Path: read_addr_generator_mode_seq/read_addr_0 to read_addr_generator_mode_seq/read_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.447   1.172  read_addr_generator_mode_seq/read_addr_0 (read_addr_generator_mode_seq/read_addr_0)
     INV:I->O              1   0.206   0.579  read_addr_generator_mode_seq/Mcount_read_addr_xor<0>11_INV_0 (read_addr_generator_mode_seq/Mcount_read_addr)
     FDC:D                     0.102          read_addr_generator_mode_seq/read_addr_0
    ----------------------------------------
    Total                      2.506ns (0.755ns logic, 1.751ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.230ns (frequency: 108.343MHz)
  Total number of paths / destination ports: 556825 / 2992
-------------------------------------------------------------------------
Delay:               9.230ns (Levels of Logic = 8)
  Source:            cpu_module/instruction_execute/ex_mem_ctrl_reg_write (FF)
  Destination:       cpu_module/instruction_execute/ex_mem_alu_out_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cpu_module/instruction_execute/ex_mem_ctrl_reg_write to cpu_module/instruction_execute/ex_mem_alu_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   1.059  cpu_module/instruction_execute/ex_mem_ctrl_reg_write (cpu_module/instruction_execute/ex_mem_ctrl_reg_write)
     LUT5:I0->O            4   0.203   0.912  cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_mem7_SW0 (N67)
     LUT6:I3->O           15   0.205   0.982  cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_mem7_2 (cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_mem7_1)
     LUT5:I4->O           19   0.205   1.300  cpu_module/instruction_execute/Mmux_alu_src_b71 (cpu_module/instruction_execute/alu_src_b<15>)
     LUT6:I3->O            4   0.205   0.788  cpu_module/instruction_execute/CPU_ALU/Sh151 (cpu_module/instruction_execute/CPU_ALU/Sh15)
     LUT5:I3->O            2   0.203   0.617  cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT72_SW0 (N101)
     LUT6:I5->O            1   0.205   0.808  cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT73_SW0_SW2 (N316)
     LUT5:I2->O            1   0.205   0.580  cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT73_SW0 (N99)
     LUT6:I5->O            1   0.205   0.000  cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT74 (cpu_module/instruction_execute/alu_out[31]_GND_7_o_mux_8_OUT<15>)
     FDC:D                     0.102          cpu_module/instruction_execute/ex_mem_alu_out_15
    ----------------------------------------
    Total                      9.230ns (2.185ns logic, 7.045ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_slow_seg_gen/clk_slow'
  Clock period: 2.266ns (frequency: 441.248MHz)
  Total number of paths / destination ports: 25 / 13
-------------------------------------------------------------------------
Delay:               2.266ns (Levels of Logic = 1)
  Source:            data_displayer/counter_0 (FF)
  Destination:       data_displayer/counter_0 (FF)
  Source Clock:      clk_slow_seg_gen/clk_slow rising
  Destination Clock: clk_slow_seg_gen/clk_slow rising

  Data Path: data_displayer/counter_0 to data_displayer/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.932  data_displayer/counter_0 (data_displayer/counter_0)
     INV:I->O              1   0.206   0.579  data_displayer/Mmux_GND_22_o_counter[1]_mux_4_OUT11_INV_0 (data_displayer/GND_22_o_counter[1]_mux_4_OUT<0>)
     FDC:D                     0.102          data_displayer/counter_0
    ----------------------------------------
    Total                      2.266ns (0.755ns logic, 1.511ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mode_change_jitter/button_final'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.004ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       curr_mode (FF)
  Destination Clock: mode_change_jitter/button_final rising

  Data Path: rst to curr_mode
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1605   1.222   2.352  rst_IBUF (clk_slow_change_addr_gen/rst_n_inv)
     FDC:CLR                   0.430          curr_mode
    ----------------------------------------
    Total                      4.004ns (1.652ns logic, 2.352ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_slow_change_addr_gen/clk_slow'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.004ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       read_addr_generator_mode_select/counter (FF)
  Destination Clock: clk_slow_change_addr_gen/clk_slow rising

  Data Path: rst to read_addr_generator_mode_select/counter
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1605   1.222   2.352  rst_IBUF (clk_slow_change_addr_gen/rst_n_inv)
     FDC:CLR                   0.430          read_addr_generator_mode_select/counter
    ----------------------------------------
    Total                      4.004ns (1.652ns logic, 2.352ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1973 / 1813
-------------------------------------------------------------------------
Offset:              4.235ns (Levels of Logic = 4)
  Source:            addr_in<0> (PAD)
  Destination:       cpu_module/instruction_mem/data_memory/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/qdpo_int_31 (FF)
  Destination Clock: clk rising

  Data Path: addr_in<0> to cpu_module/instruction_mem/data_memory/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/qdpo_int_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  addr_in_0_IBUF (addr_in_0_IBUF)
     LUT3:I2->O           33   0.205   1.305  Mmux_read_addr11 (led_0_OBUF)
     begin scope: 'cpu_module/instruction_mem/data_memory:dpra<0>'
     RAM64X1D:DPRA0->DPO    2   0.205   0.616  U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1 (dpo<0>)
     FD:D                      0.102          U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/qdpo_int_0
    ----------------------------------------
    Total                      4.235ns (1.734ns logic, 2.501ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_slow_seg_gen/clk_slow'
  Total number of paths / destination ports: 1358 / 21
-------------------------------------------------------------------------
Offset:              6.923ns (Levels of Logic = 7)
  Source:            addr_in<0> (PAD)
  Destination:       data_displayer/segment_7 (FF)
  Destination Clock: clk_slow_seg_gen/clk_slow rising

  Data Path: addr_in<0> to data_displayer/segment_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  addr_in_0_IBUF (addr_in_0_IBUF)
     LUT3:I2->O           33   0.205   1.305  Mmux_read_addr11 (led_0_OBUF)
     begin scope: 'cpu_module/instruction_mem/data_memory:dpra<0>'
     RAM64X1D:DPRA0->DPO    2   0.205   0.845  U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram9 (dpo<8>)
     end scope: 'cpu_module/instruction_mem/data_memory:dpo<8>'
     LUT5:I2->O            7   0.205   1.021  Mmux_data_display151 (data_display<8>)
     LUT4:I0->O            1   0.203   0.827  data_displayer/Mmux_counter[1]_segment0[7]_wide_mux_1_OUT72 (data_displayer/Mmux_counter[1]_segment0[7]_wide_mux_1_OUT71)
     LUT6:I2->O            1   0.203   0.000  data_displayer/Mmux_counter[1]_segment0[7]_wide_mux_1_OUT75 (data_displayer/counter[1]_segment0[7]_wide_mux_1_OUT<7>)
     FDC:D                     0.102          data_displayer/segment_7
    ----------------------------------------
    Total                      6.923ns (2.345ns logic, 4.578ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'continue_sig_jitter/button_final'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.004ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       cpu_module/instruction_decode/continue_en_LDC (LATCH)
  Destination Clock: continue_sig_jitter/button_final falling

  Data Path: rst to cpu_module/instruction_decode/continue_en_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1605   1.222   2.352  rst_IBUF (clk_slow_change_addr_gen/rst_n_inv)
     LDC:CLR                   0.430          cpu_module/instruction_decode/continue_en_LDC
    ----------------------------------------
    Total                      4.004ns (1.652ns logic, 2.352ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_slow_seg_gen/clk_slow'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            data_displayer/sel_3 (FF)
  Destination:       sel<3> (PAD)
  Source Clock:      clk_slow_seg_gen/clk_slow rising

  Data Path: data_displayer/sel_3 to sel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  data_displayer/sel_3 (data_displayer/sel_3)
     OBUF:I->O                 2.571          sel_3_OBUF (sel<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode_change_jitter/button_final'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.930ns (Levels of Logic = 2)
  Source:            curr_mode (FF)
  Destination:       led<5> (PAD)
  Source Clock:      mode_change_jitter/button_final rising

  Data Path: curr_mode to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   0.447   1.401  curr_mode (curr_mode)
     LUT3:I0->O           33   0.205   1.305  Mmux_read_addr61 (led_5_OBUF)
     OBUF:I->O                 2.571          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      5.930ns (3.223ns logic, 2.707ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_slow_change_addr_gen/clk_slow'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              5.404ns (Levels of Logic = 2)
  Source:            read_addr_generator_mode_seq/read_addr_1 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clk_slow_change_addr_gen/clk_slow rising

  Data Path: read_addr_generator_mode_seq/read_addr_1 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.878  read_addr_generator_mode_seq/read_addr_1 (read_addr_generator_mode_seq/read_addr_1)
     LUT3:I1->O           33   0.203   1.305  Mmux_read_addr11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.404ns (3.221ns logic, 2.183ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 467 / 1
-------------------------------------------------------------------------
Offset:              7.764ns (Levels of Logic = 22)
  Source:            cpu_module/instruction_fetch/if_id_pc_next_2 (FF)
  Destination:       at_breakpoint (PAD)
  Source Clock:      clk rising

  Data Path: cpu_module/instruction_fetch/if_id_pc_next_2 to at_breakpoint
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.617  cpu_module/instruction_fetch/if_id_pc_next_2 (cpu_module/instruction_fetch/if_id_pc_next_2)
     LUT1:I0->O            1   0.205   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<2>_rt (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<2>_rt)
     MUXCY:S->O            1   0.172   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<2> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<3> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<4> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<5> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<6> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<7> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<8> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<9> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<10> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<11> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<12> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<13> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<14> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<15> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<16> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<17> (cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_cy<17>)
     XORCY:CI->O           1   0.180   0.827  cpu_module/instruction_decode/Msub_if_id_pc_next[31]_GND_5_o_sub_1_OUT_xor<18> (cpu_module/instruction_decode/if_id_pc_next[31]_GND_5_o_sub_1_OUT<18>)
     LUT4:I0->O            1   0.203   0.580  cpu_module/instruction_decode/stall_breakpoint<31>1 (cpu_module/instruction_decode/stall_breakpoint<31>)
     LUT6:I5->O            3   0.205   0.651  cpu_module/instruction_decode/stall_breakpoint<31>2 (cpu_module/instruction_decode/stall_breakpoint<31>1)
     LUT4:I3->O            2   0.205   0.616  cpu_module/instruction_decode/stall_breakpoint<31>8 (at_breakpoint_OBUF)
     OBUF:I->O                 2.571          at_breakpoint_OBUF (at_breakpoint)
    ----------------------------------------
    Total                      7.764ns (4.473ns logic, 3.291ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               5.883ns (Levels of Logic = 3)
  Source:            addr_in<5> (PAD)
  Destination:       led<5> (PAD)

  Data Path: addr_in<5> to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  addr_in_5_IBUF (addr_in_5_IBUF)
     LUT3:I2->O           33   0.205   1.305  Mmux_read_addr61 (led_5_OBUF)
     OBUF:I->O                 2.571          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      5.883ns (3.998ns logic, 1.885ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |    9.230|         |         |         |
clk_slow_change_addr_gen/clk_slow|    3.756|         |         |         |
continue_sig_jitter/button_final |         |    4.779|         |         |
mode_change_jitter/button_final  |    4.282|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_slow_change_addr_gen/clk_slow
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk_slow_change_addr_gen/clk_slow|    2.506|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_slow_seg_gen/clk_slow
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |    4.260|         |         |         |
clk_slow_change_addr_gen/clk_slow|    6.444|         |         |         |
clk_slow_seg_gen/clk_slow        |    2.266|         |         |         |
mode_change_jitter/button_final  |    6.969|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mode_change_jitter/button_final
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
mode_change_jitter/button_final|    2.506|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.37 secs
 
--> 

Total memory usage is 382872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :   20 (   0 filtered)

