*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Sat Apr 25 19:43:13 EET 2020
         ppid/pid : 22223/22233
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2
         logfile  : /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.log.00
         tmpdir   : /tmp/oasys.22223/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_adder_init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> check_library
Report Check Library: 
-----+-------------------+------+--------+------+------------------------------------------
     |Item               |Errors|Warnings|Status|Description                               
-----+-------------------+------+--------+------+------------------------------------------
1    |logical_only_cell  |     0|       0|Passed|Logical only cells exist in the libraries 
2    |physical_only_cell |     0|       0|Passed|Physical only cells exist in the libraries
3    |no_basic_gates     |     1|       0|Failed|No basic gates for synthesis or mapping   
4    |no_clock_gate_cells|     0|       0|Passed|No clock-gating cells for clock-gating    
5    |bad_physical_lib   |     0|       0|Passed|Bad physical libraries (no layer etc.)    
-----+-------------------+------+--------+------+------------------------------------------

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib
reading /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_ptf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    extracting RC values from PTF file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature 25.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/Ã…       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> source /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_vhdl {Addition1.vhd FullAdder.vhd Mux.vhd}
info:    File 'Addition1.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd' using search_path variable.  [CMD-126]
info:    File 'FullAdder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd' using search_path variable.  [CMD-126]
info:    File 'Mux.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd' using search_path variable.  [CMD-126]
info:    File 'Addition1.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd' using search_path variable.  [CMD-126]
info:    File 'FullAdder.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd' using search_path variable.  [CMD-126]
info:    File 'Mux.vhd', resolved to path '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd' using search_path variable.  [CMD-126]
> set_max_route_layer 5
Top-most available layer for routing set to metal5
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module Addition1
starting synthesize at 00:00:07(cpu)/0:00:12(wall) 72MB(vsz)/321MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'Addition1' (depth 1) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:7))  [VHDL-600]
info:    binding instance 'FA0' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:41)[4])  [VHDL-613]
info:    synthesizing module 'FullAdder' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd:4))  [VHDL-600]
info:    module 'FullAdder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'FullAdder' (depth 2) (1#3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/FullAdder.vhd:4))  [VHDL-601]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
info:    binding instance 'FA0_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:44)[12])  [VHDL-613]
info:    binding instance 'FA1_i' of component 'FullAdder' to module 'FullAdder' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:45)[8])  [VHDL-613]
-------> Message [VHDL-613] suppressed 21 times
info:    synthesizing module 'mux' (depth 2) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd:4))  [VHDL-600]
info:    module 'mux' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'mux' (depth 2) (2#3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Mux.vhd:4))  [VHDL-601]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
info:    binding instance 'muxx_j' of component 'mux' to module 'mux' ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:49)[12])  [VHDL-613]
-------> Message [VHDL-613] suppressed 4 times
info:    module 'Addition1' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Addition1' (depth 1) (3#3) ((/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/rtl/Addition1.vhd:7))  [VHDL-601]
info:    uniquifying module 'mux' for 15 instances  [NL-105]
info:    uniquifying module 'FullAdder' for 31 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:08(cpu)/0:00:13(wall) 94MB(vsz)/345MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_synthesized.odb
info:    design 'Addition1' has no physical info  [WRITE-120]
warning: WrSdc.. design 'Addition1' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.1
> set io_clock_period     60
> 
> 
> create_clock -name vsysclk -period ${io_clock_period}
> 
> #set_false_path -from [ get_ports clr ]
> #[ get_ports sysclk_byp ]
> 
> set_false_path   -from [ get_ports reset_n ]
warning: Empty from list 
warning: could not find 1 objects:
             reset_n
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay 0.7 [all_inputs]
> 
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+---------+-----------+------------
                        |         |Area (squm)|Leakage (uW)
------------------------+---------+-----------+------------
Design Name             |Addition1|           |            
  Total Instances       |      283|        293|       6.946
    Macros              |        0|          0|       0.000
    Pads                |        0|          0|       0.000
    Phys                |        0|          0|       0.000
    Blackboxes          |        0|          0|       0.000
    Cells               |      283|        293|       6.946
      Buffers           |        0|          0|       0.000
      Inverters         |      156|         83|       2.239
      Clock-Gates       |        0|          0|       0.000
      Combinational     |      127|        210|       4.707
      Latches           |        0|          0|       0.000
      FlipFlops         |        0|          0|       0.000
       Single-Bit FF    |        0|          0|       0.000
       Multi-Bit FF     |        0|          0|       0.000
       Clock-Gated      |        0|           |            
       Bits             |        0|          0|       0.000
         Load-Enabled   |        0|           |            
         Clock-Gated    |        0|           |            
  Tristate Pin Count    |        0|           |            
Physical Info           |Unplaced |           |            
  Chip Size (mm x mm)   |         |          0|            
  Fixed Cell Area       |         |          0|            
    Phys Only           |        0|          0|            
  Placeable Area        |         |          0|            
  Movable Cell Area     |         |        293|            
  Utilization (%)       |         |           |            
  Chip Utilization (%)  |         |           |            
  Total Wire Length (mm)|    0.000|           |            
  Longest Wire (mm)     |         |           |            
  Average Wire (mm)     |         |           |            
------------------------+---------+-----------+------------
> all_inputs
> group_path -name I2R -from { A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] Cin }
# group_path -from {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]} Cin
> all_inputs
> all_outputs
> group_path -name I2O -from { A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] Cin } -to { sum[15] sum[14] sum[13] sum[12] sum[11] sum[10] sum[9] sum[8] sum[7] sum[6] sum[5] sum[4] sum[3] sum[2] sum[1] sum[0] overFlow }
# group_path -from {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]} Cin -to {sum[15]} {sum[14]} {sum[13]} {sum[12]} {sum[11]} {sum[10]} {sum[9]} {sum[8]} {sum[7]} {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]} overFlow
> all_outputs
> group_path -name R2O -to { sum[15] sum[14] sum[13] sum[12] sum[11] sum[10] sum[9] sum[8] sum[7] sum[6] sum[5] sum[4] sum[3] sum[2] sum[1] sum[0] overFlow }
# group_path -to {sum[15]} {sum[14]} {sum[13]} {sum[12]} {sum[11]} {sum[10]} {sum[9]} {sum[8]} {sum[7]} {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]} overFlow
> optimize -virtual
starting optimize at 00:00:08(cpu)/0:00:13(wall) 95MB(vsz)/345MB(peak)
Log file for child PID=22322:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=22326:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=22333:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=22339:  /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 283.6squm (#1, 0 secs)
info: optimized 'Addition1__genmod__0' area changed -141.0squm (x1), total 142.6squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 142.6squm (#3, 0 secs)
done optimizing area at 00:00:11(cpu)/0:00:15(wall) 101MB(vsz)/357MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'Addition1' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 142.6squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: suspended path group I2R @ <ill>ps
info: activated path group I2O @ 40082.1ps
info: suspended path group R2O @ <ill>ps
info: finished path group I2O @ 40082.1ps
info: reactivating path groups
info: reactivated path group I2O @ 40082.1ps
info: finished path group I2O @ 40082.1ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module Addition1
info: optimized 'Addition1__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.09 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 40082.1ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:12(cpu)/0:00:16(wall) 110MB(vsz)/357MB(peak)
finished optimize at 00:00:12(cpu)/0:00:16(wall) 110MB(vsz)/357MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Cin
    (Clocked by rtDefaultClock R)
Endpoint: overFlow
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 1917.9
Slack: 40082.1
Logic depth: 20
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Cin                      {set_input_delay}        f    700.0    700.0    700.0                        1.5     13.7      3                                   
FA0/i_0_1/B1->ZN         OAI21_X4                fr    759.0     59.0     59.0      0.0    100.0      0.7      4.6      1              /PD_TOP        (1.10)
FA0/i_0_0/A2->ZN         NAND2_X4                rf    775.9     16.9     16.9      0.0     18.7      1.4      5.9      2              /PD_TOP        (1.10)
muxx_1_muxx_j/i_0_0/S->Z MUX2_X2                 fr    837.7     61.8     61.8      0.0      7.6      1.4      6.0      2              /PD_TOP        (1.10)
muxx_2_muxx_j/i_0_0/S->Z MUX2_X2                 rf    915.2     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
muxx_3_muxx_j/i_0_0/S->Z MUX2_X2                 fr    979.4     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
muxx_4_muxx_j/i_0_0/S->Z MUX2_X2                 rf   1056.9     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
muxx_5_muxx_j/i_0_0/S->Z MUX2_X2                 fr   1121.1     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
muxx_6_muxx_j/i_0_0/S->Z MUX2_X2                 rf   1198.6     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
muxx_7_muxx_j/i_0_0/S->Z MUX2_X2                 fr   1262.8     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
muxx_8_muxx_j/i_0_0/S->Z MUX2_X2                 rf   1340.3     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
muxx_9_muxx_j/i_0_0/S->Z MUX2_X2                 fr   1404.5     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
muxx_10_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf   1482.0     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
muxx_11_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr   1546.2     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
muxx_12_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf   1623.7     77.5     77.5      0.0     12.4      1.4      6.0      2              /PD_TOP        (1.10)
muxx_13_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr   1687.9     64.2     64.2      0.0     12.0      1.4      6.0      2              /PD_TOP        (1.10)
muxx_14_muxx_j/i_0_0/S->Z
                         MUX2_X2*                rf   1789.6    101.7    101.7      0.0     12.4      2.1     34.1      3              /PD_TOP        (1.10)
i_0_0_4/A->ZN            INV_X8                  fr   1802.3     12.7     12.7      0.0     15.3      0.7      4.8      1              /PD_TOP        (1.10)
i_0_0_3/B2->ZN           AOI22_X4                rf   1823.4     21.1     21.1      0.0      5.4      1.5      8.1      2              /PD_TOP        (1.10)
i_0_0_2/A3->ZN           OR3_X4                  ff   1897.7     74.3     74.3      0.0     14.0      0.7      4.4      1              /PD_TOP        (1.10)
i_0_0_0/A1->ZN           NAND2_X4                fr   1917.9     20.2     20.2      0.0     11.9      1.5     11.5      1              /PD_TOP        (1.10)
overFlow                                          r   1917.9      0.0               0.0     13.3                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|  40082.1
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right {77.125000 } -bottom 47.125 -top {77.125000 }
info:    create placement blockage 'blk_top' (0.000000 47.125000) (77.125000 77.125000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right {77.125000 } -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (77.125000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top {77.125000 }
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 77.125000)  [FP-103]
> create_blockage -name blk_right -type macro -left 47.125 -right {77.125000 } -bottom 0 -top {77.125000 }
info:    create placement blockage 'blk_right' (47.125000 0.000000) (77.125000 77.125000)  [FP-103]
> optimize -place
starting optimize at 00:00:12(cpu)/0:00:16(wall) 110MB(vsz)/357MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 12 x 12 rows), maximum utilization: 47.52% average utilization: 11.88%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 40082.1ps
info:	placing 50 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 12 x 12 rows), maximum utilization: 47.52% average utilization: 11.88%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              1957.13
Average Wire      =                39.14
Longest Wire      =                40.26
Shortest Wire     =                37.29
WNS               = 40079.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 40079.0ps
done optimize placement at 00:00:14(cpu)/0:00:18(wall) 311MB(vsz)/613MB(peak)
finished optimize at 00:00:14(cpu)/0:00:18(wall) 311MB(vsz)/613MB(peak)
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/time.rpt
> report_path_groups > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/path.rpt
> report_endpoints > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/endpoints.rpt
> report_power > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/power.rpt
> report_design_metrics > /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/rpt/design.rpt
> write_design /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/odb/Addition1.odb
> write_mxdb /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/Addition1.mxdb
info: using ptf '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/lib_data/NCSU_FreePDK_45nm.ptf'
wrote mentor exchange database file /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/mxdb/Addition1.mxdb
> write_verilog /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/Addition1.syn.v
info:    writing Verilog file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/verilog/Addition1.syn.v' for module 'Addition1'  [WRITE-100]
> write_sdc /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/Addition1.oasys.sdc
info:    writing Sdc file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/Addition1.oasys.sdc' for design 'Addition1'  [WRITE-104]
> save_upf /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/constraints/Addition1.oasys.upf
> write_def -floorplan /home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/Addition1.def
info:    writing Def file '/home/vlsi/Desktop/Lab_2_VLSI/VLSI/vlsilab02/Lab2/outputs/floorplan/Addition1.def' for module 'Addition1'  [WRITE-101]
info:    use 2000 units per micron  [WRITE-130]
info:    write def to skip macro_only blockage 'blk_top'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_bottom'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_left'  [DEF-149]
info:    write def to skip macro_only blockage 'blk_right'  [DEF-149]

-----------------------------

Design data exported to output dir.

-----------------------------

> report_timing
Report for group default
Report for group I2R
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: Cin
    (Clocked by rtDefaultClock R)
Endpoint: overFlow
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: 42000.0
    (Clock shift: 60000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 1921.0
Slack: 40079.0
Logic depth: 20
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Cin                      {set_input_delay}        f    700.0    700.0    700.0                        4.8     17.0      3    38,   77                       
FA0/i_0_1/B1->ZN         OAI21_X4                fr    759.4     59.4     59.0      0.4    100.0      0.7      4.6      1    38,   40  /PD_TOP        (1.10)
FA0/i_0_0/A2->ZN         NAND2_X4                rf    776.3     16.9     16.9      0.0     18.7      1.4      5.9      2    38,   40  /PD_TOP        (1.10)
muxx_1_muxx_j/i_0_0/S->Z MUX2_X2                 fr    838.1     61.8     61.8      0.0      7.6      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_2_muxx_j/i_0_0/S->Z MUX2_X2                 rf    915.6     77.5     77.5      0.0     12.4      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_3_muxx_j/i_0_0/S->Z MUX2_X2                 fr    979.8     64.2     64.2      0.0     12.0      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_4_muxx_j/i_0_0/S->Z MUX2_X2                 rf   1057.3     77.5     77.5      0.0     12.4      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_5_muxx_j/i_0_0/S->Z MUX2_X2                 fr   1121.5     64.2     64.2      0.0     12.0      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_6_muxx_j/i_0_0/S->Z MUX2_X2                 rf   1199.0     77.5     77.5      0.0     12.4      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_7_muxx_j/i_0_0/S->Z MUX2_X2                 fr   1263.2     64.2     64.2      0.0     12.0      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_8_muxx_j/i_0_0/S->Z MUX2_X2                 rf   1340.7     77.5     77.5      0.0     12.4      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_9_muxx_j/i_0_0/S->Z MUX2_X2                 fr   1404.9     64.2     64.2      0.0     12.0      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_10_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf   1482.4     77.5     77.5      0.0     12.4      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_11_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr   1546.6     64.2     64.2      0.0     12.0      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_12_muxx_j/i_0_0/S->Z
                         MUX2_X2                 rf   1624.1     77.5     77.5      0.0     12.4      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_13_muxx_j/i_0_0/S->Z
                         MUX2_X2                 fr   1688.3     64.2     64.2      0.0     12.0      1.4      6.0      2    38,   40  /PD_TOP        (1.10)
muxx_14_muxx_j/i_0_0/S->Z
                         MUX2_X2*                rf   1790.0    101.7    101.7      0.0     12.4      2.1     34.1      3    38,   40  /PD_TOP        (1.10)
i_0_0_4/A->ZN            INV_X8                  fr   1802.7     12.7     12.7      0.0     15.3      0.7      4.8      1    38,   40  /PD_TOP        (1.10)
i_0_0_3/B2->ZN           AOI22_X4                rf   1823.8     21.1     21.1      0.0      5.4      1.5      8.1      2    38,   40  /PD_TOP        (1.10)
i_0_0_2/A3->ZN           OR3_X4                  ff   1898.1     74.3     74.3      0.0     14.0      0.7      4.4      1    38,   40  /PD_TOP        (1.10)
i_0_0_0/A1->ZN           NAND2_X4                fr   1920.5     22.4     22.4      0.0     11.9      5.1     15.1      1    38,   40  /PD_TOP        (1.10)
overFlow                                          r   1921.0      0.5               0.5     15.3                              0,   38                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
> report_power
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
Report Power (instances with prefix '*' are included in total) : 
-----+---------------+--------------------+---------------------+-------------------+-----------------
     | Instance      | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+---------------+--------------------+---------------------+-------------------+-----------------
1    |*FA0           |            6.061470|             9.949614|           0.130288|        16.141373
2    |*FA_15_FA1_i   |            1.725904|             2.071518|           0.036441|         3.833862
3    |*FA_15_FA0_i   |            1.727943|             1.984218|           0.036164|         3.748325
4    |*FA_14_FA1_i   |            2.872200|             1.059631|           0.059136|         3.990967
5    |*FA_14_FA0_i   |            2.901663|             1.021766|           0.061230|         3.984659
6    |*FA_13_FA1_i   |            2.872200|             1.059631|           0.059136|         3.990967
7    |*FA_13_FA0_i   |            2.901663|             1.021766|           0.061230|         3.984659
8    |*FA_12_FA1_i   |            2.872200|             1.059631|           0.059136|         3.990967
9    |*FA_12_FA0_i   |            2.901663|             1.021766|           0.061230|         3.984659
10   |*FA_11_FA1_i   |            2.872200|             1.059631|           0.059136|         3.990967
11   |*FA_11_FA0_i   |            2.901663|             1.021766|           0.061230|         3.984659
12   |*FA_10_FA1_i   |            2.872200|             1.059631|           0.059136|         3.990967
13   |*FA_10_FA0_i   |            2.901663|             1.021766|           0.061230|         3.984659
14   |*FA_9_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
15   |*FA_9_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
16   |*FA_8_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
17   |*FA_8_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
18   |*FA_7_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
19   |*FA_7_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
20   |*FA_6_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
21   |*FA_6_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
22   |*FA_5_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
23   |*FA_5_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
24   |*FA_4_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
25   |*FA_4_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
26   |*FA_3_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
27   |*FA_3_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
28   |*FA_2_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
29   |*FA_2_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
30   |*FA_1_FA1_i    |            2.872200|             1.059631|           0.059136|         3.990967
31   |*FA_1_FA0_i    |            2.901663|             1.021766|           0.061230|         3.984659
32   |*muxx_1_muxx_j |            3.401778|             6.375061|           0.071857|         9.848695
33   |*muxx_2_muxx_j |            3.404485|             6.387873|           0.071857|         9.864215
34   |*muxx_3_muxx_j |            3.405034|             6.388204|           0.071857|         9.865094
35   |*muxx_4_muxx_j |            3.405178|             6.387317|           0.071857|         9.864351
36   |*muxx_5_muxx_j |            3.405164|             6.384611|           0.071857|         9.861631
37   |*muxx_6_muxx_j |            3.405346|             6.391429|           0.071857|         9.868633
38   |*muxx_7_muxx_j |            3.405356|             6.391430|           0.071857|         9.868643
39   |*muxx_8_muxx_j |            3.405353|             6.390461|           0.071857|         9.867671
40   |*muxx_9_muxx_j |            3.405286|             6.387734|           0.071857|         9.864877
41   |*muxx_10_muxx_j|            3.405426|             6.399221|           0.071857|         9.876503
42   |*muxx_11_muxx_j|            3.405426|             6.399221|           0.071857|         9.876504
43   |*muxx_12_muxx_j|            3.405418|             6.398251|           0.071857|         9.875527
44   |*muxx_13_muxx_j|            3.405397|             6.395525|           0.071857|         9.872779
45   |*muxx_14_muxx_j|            3.513634|            14.908133|           0.071857|        18.493624
46   |*muxx_15_muxx_j|            1.739998|             4.593194|           0.035928|         6.369121
47   |*i_0_0_0       |            0.506457|             3.283587|           0.017393|         3.807437
48   |*i_0_0_1       |            0.559486|             0.672714|           0.018105|         1.250304
49   |*i_0_0_2       |            0.608327|             0.523468|           0.024415|         1.156209
50   |*i_0_0_3       |            1.124270|             2.411031|           0.032612|         3.567913
51   |*i_0_0_4       |            0.473288|             1.459939|           0.014353|         1.947579
52   |               |                    |                     |                   |                 
53   |*TOTAL         |          143.139511|           154.073334|           3.036814|       300.249634
-----+---------------+--------------------+---------------------+-------------------+-----------------
> report_design_metrics
Report Physical info: 
------------------------+-------------+-----------+------------
                        |             |Area (squm)|Leakage (uW)
------------------------+-------------+-----------+------------
Design Name             |Addition1    |           |            
  Total Instances       |           97|        143|       3.037
    Macros              |            0|          0|       0.000
    Pads                |            0|          0|       0.000
    Phys                |            0|          0|       0.000
    Blackboxes          |            0|          0|       0.000
    Cells               |           97|        143|       3.037
      Buffers           |            0|          0|       0.000
      Inverters         |            1|          1|       0.014
      Clock-Gates       |            0|          0|       0.000
      Combinational     |           96|        142|       3.022
      Latches           |            0|          0|       0.000
      FlipFlops         |            0|          0|       0.000
       Single-Bit FF    |            0|          0|       0.000
       Multi-Bit FF     |            0|          0|       0.000
       Clock-Gated      |            0|           |            
       Bits             |            0|          0|       0.000
         Load-Enabled   |            0|           |            
         Clock-Gated    |            0|           |            
  Tristate Pin Count    |            0|           |            
Physical Info           |Placed       |           |            
  Chip Size (mm x mm)   |0.077 x 0.077|       5948|            
  Fixed Cell Area       |             |          0|            
    Phys Only           |            0|          0|            
  Placeable Area        |             |        287|            
  Movable Cell Area     |             |        143|            
  Utilization (%)       |           49|           |            
  Chip Utilization (%)  |           49|           |            
  Total Wire Length (mm)|        1.957|           |            
  Longest Wire (mm)     |        0.040|           |            
  Average Wire (mm)     |        0.039|           |            
------------------------+-------------+-----------+------------
