[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HighConnPart/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 237
LIB: work
FILE: ${SURELOG_DIR}/tests/HighConnPart/dut.sv
n<> u<236> t<Top_level_rule> c<1> l<1:1> el<29:1>
  n<> u<1> t<Null_rule> p<236> s<235> l<1:1>
  n<> u<235> t<Source_text> p<236> c<5> l<1:1> el<28:10>
    n<> u<5> t<Description> p<235> c<4> s<166> l<1:1> el<1:22>
      n<> u<4> t<Top_directives> p<5> c<3> l<1:1> el<1:22>
        n<> u<3> t<Default_nettype_directive> p<4> c<2> l<1:1> el<1:22>
          n<none> u<2> t<STRING_CONST> p<3> l<1:18> el<1:22>
    n<> u<166> t<Description> p<235> c<165> s<234> l<3:1> el<19:10>
      n<> u<165> t<Module_declaration> p<166> c<44> l<3:1> el<19:10>
        n<> u<44> t<Module_ansi_header> p<165> c<6> s<86> l<3:1> el<6:3>
          n<module> u<6> t<Module_keyword> p<44> s<7> l<3:1> el<3:7>
          n<Device> u<7> t<STRING_CONST> p<44> s<8> l<3:8> el<3:14>
          n<> u<8> t<Package_import_declaration_list> p<44> s<43> l<3:14> el<3:14>
          n<> u<43> t<Port_declaration_list> p<44> c<25> l<3:14> el<6:2>
            n<> u<25> t<Ansi_port_declaration> p<43> c<23> s<42> l<4:5> el<4:34>
              n<> u<23> t<Net_port_header> p<25> c<9> s<24> l<4:5> el<4:21>
                n<> u<9> t<PortDir_Inp> p<23> s<22> l<4:5> el<4:10>
                n<> u<22> t<Net_port_type> p<23> c<10> l<4:11> el<4:21>
                  n<> u<10> t<NetType_Wire> p<22> s<21> l<4:11> el<4:15>
                  n<> u<21> t<Data_type_or_implicit> p<22> c<20> l<4:16> el<4:21>
                    n<> u<20> t<Packed_dimension> p<21> c<19> l<4:16> el<4:21>
                      n<> u<19> t<Constant_range> p<20> c<14> l<4:17> el<4:20>
                        n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<4:17> el<4:18>
                          n<> u<13> t<Constant_primary> p<14> c<12> l<4:17> el<4:18>
                            n<> u<12> t<Primary_literal> p<13> c<11> l<4:17> el<4:18>
                              n<7> u<11> t<INT_CONST> p<12> l<4:17> el<4:18>
                        n<> u<18> t<Constant_expression> p<19> c<17> l<4:19> el<4:20>
                          n<> u<17> t<Constant_primary> p<18> c<16> l<4:19> el<4:20>
                            n<> u<16> t<Primary_literal> p<17> c<15> l<4:19> el<4:20>
                              n<0> u<15> t<INT_CONST> p<16> l<4:19> el<4:20>
              n<doubleNibble> u<24> t<STRING_CONST> p<25> l<4:22> el<4:34>
            n<> u<42> t<Ansi_port_declaration> p<43> c<40> l<5:5> el<5:26>
              n<> u<40> t<Net_port_header> p<42> c<26> s<41> l<5:5> el<5:22>
                n<> u<26> t<PortDir_Out> p<40> s<39> l<5:5> el<5:11>
                n<> u<39> t<Net_port_type> p<40> c<27> l<5:12> el<5:22>
                  n<> u<27> t<NetType_Wire> p<39> s<38> l<5:12> el<5:16>
                  n<> u<38> t<Data_type_or_implicit> p<39> c<37> l<5:17> el<5:22>
                    n<> u<37> t<Packed_dimension> p<38> c<36> l<5:17> el<5:22>
                      n<> u<36> t<Constant_range> p<37> c<31> l<5:18> el<5:21>
                        n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<5:18> el<5:19>
                          n<> u<30> t<Constant_primary> p<31> c<29> l<5:18> el<5:19>
                            n<> u<29> t<Primary_literal> p<30> c<28> l<5:18> el<5:19>
                              n<3> u<28> t<INT_CONST> p<29> l<5:18> el<5:19>
                        n<> u<35> t<Constant_expression> p<36> c<34> l<5:20> el<5:21>
                          n<> u<34> t<Constant_primary> p<35> c<33> l<5:20> el<5:21>
                            n<> u<33> t<Primary_literal> p<34> c<32> l<5:20> el<5:21>
                              n<0> u<32> t<INT_CONST> p<33> l<5:20> el<5:21>
              n<sum> u<41> t<STRING_CONST> p<42> l<5:23> el<5:26>
        n<> u<86> t<Non_port_module_item> p<165> c<85> s<107> l<9:5> el<9:65>
          n<> u<85> t<Module_or_generate_item> p<86> c<84> l<9:5> el<9:65>
            n<> u<84> t<Udp_instantiation> p<85> c<45> l<9:5> el<9:65>
              n<Helper> u<45> t<STRING_CONST> p<84> s<83> l<9:5> el<9:11>
              n<> u<83> t<Udp_instance> p<84> c<47> l<9:12> el<9:64>
                n<> u<47> t<Name_of_instance> p<83> c<46> s<62> l<9:12> el<9:21>
                  n<instance1> u<46> t<STRING_CONST> p<47> l<9:12> el<9:21>
                n<> u<62> t<Net_lvalue> p<83> c<49> s<78> l<9:22> el<9:39>
                  n<> u<49> t<Ps_or_hierarchical_identifier> p<62> c<48> s<61> l<9:22> el<9:34>
                    n<doubleNibble> u<48> t<STRING_CONST> p<49> l<9:22> el<9:34>
                  n<> u<61> t<Constant_select> p<62> c<50> l<9:34> el<9:39>
                    n<> u<50> t<Constant_bit_select> p<61> s<60> l<9:34> el<9:34>
                    n<> u<60> t<Constant_part_select_range> p<61> c<59> l<9:35> el<9:38>
                      n<> u<59> t<Constant_range> p<60> c<54> l<9:35> el<9:38>
                        n<> u<54> t<Constant_expression> p<59> c<53> s<58> l<9:35> el<9:36>
                          n<> u<53> t<Constant_primary> p<54> c<52> l<9:35> el<9:36>
                            n<> u<52> t<Primary_literal> p<53> c<51> l<9:35> el<9:36>
                              n<7> u<51> t<INT_CONST> p<52> l<9:35> el<9:36>
                        n<> u<58> t<Constant_expression> p<59> c<57> l<9:37> el<9:38>
                          n<> u<57> t<Constant_primary> p<58> c<56> l<9:37> el<9:38>
                            n<> u<56> t<Primary_literal> p<57> c<55> l<9:37> el<9:38>
                              n<4> u<55> t<INT_CONST> p<56> l<9:37> el<9:38>
                n<> u<78> t<Expression> p<83> c<77> s<82> l<9:41> el<9:58>
                  n<> u<77> t<Primary> p<78> c<76> l<9:41> el<9:58>
                    n<> u<76> t<Complex_func_call> p<77> c<63> l<9:41> el<9:58>
                      n<doubleNibble> u<63> t<STRING_CONST> p<76> s<75> l<9:41> el<9:53>
                      n<> u<75> t<Select> p<76> c<64> l<9:53> el<9:58>
                        n<> u<64> t<Bit_select> p<75> s<74> l<9:53> el<9:53>
                        n<> u<74> t<Part_select_range> p<75> c<73> l<9:54> el<9:57>
                          n<> u<73> t<Constant_range> p<74> c<68> l<9:54> el<9:57>
                            n<> u<68> t<Constant_expression> p<73> c<67> s<72> l<9:54> el<9:55>
                              n<> u<67> t<Constant_primary> p<68> c<66> l<9:54> el<9:55>
                                n<> u<66> t<Primary_literal> p<67> c<65> l<9:54> el<9:55>
                                  n<3> u<65> t<INT_CONST> p<66> l<9:54> el<9:55>
                            n<> u<72> t<Constant_expression> p<73> c<71> l<9:56> el<9:57>
                              n<> u<71> t<Constant_primary> p<72> c<70> l<9:56> el<9:57>
                                n<> u<70> t<Primary_literal> p<71> c<69> l<9:56> el<9:57>
                                  n<0> u<69> t<INT_CONST> p<70> l<9:56> el<9:57>
                n<> u<82> t<Expression> p<83> c<81> l<9:60> el<9:63>
                  n<> u<81> t<Primary> p<82> c<80> l<9:60> el<9:63>
                    n<> u<80> t<Primary_literal> p<81> c<79> l<9:60> el<9:63>
                      n<sum> u<79> t<STRING_CONST> p<80> l<9:60> el<9:63>
        n<> u<107> t<Non_port_module_item> p<165> c<106> s<163> l<11:5> el<11:24>
          n<> u<106> t<Module_or_generate_item> p<107> c<105> l<11:5> el<11:24>
            n<> u<105> t<Module_common_item> p<106> c<104> l<11:5> el<11:24>
              n<> u<104> t<Module_or_generate_item_declaration> p<105> c<103> l<11:5> el<11:24>
                n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> l<11:5> el<11:24>
                  n<> u<102> t<Net_declaration> p<103> c<87> l<11:5> el<11:24>
                    n<> u<87> t<NetType_Wire> p<102> s<98> l<11:5> el<11:9>
                    n<> u<98> t<Data_type_or_implicit> p<102> c<97> s<101> l<11:10> el<11:15>
                      n<> u<97> t<Packed_dimension> p<98> c<96> l<11:10> el<11:15>
                        n<> u<96> t<Constant_range> p<97> c<91> l<11:11> el<11:14>
                          n<> u<91> t<Constant_expression> p<96> c<90> s<95> l<11:11> el<11:12>
                            n<> u<90> t<Constant_primary> p<91> c<89> l<11:11> el<11:12>
                              n<> u<89> t<Primary_literal> p<90> c<88> l<11:11> el<11:12>
                                n<3> u<88> t<INT_CONST> p<89> l<11:11> el<11:12>
                          n<> u<95> t<Constant_expression> p<96> c<94> l<11:13> el<11:14>
                            n<> u<94> t<Constant_primary> p<95> c<93> l<11:13> el<11:14>
                              n<> u<93> t<Primary_literal> p<94> c<92> l<11:13> el<11:14>
                                n<0> u<92> t<INT_CONST> p<93> l<11:13> el<11:14>
                    n<> u<101> t<Net_decl_assignment_list> p<102> c<100> l<11:16> el<11:23>
                      n<> u<100> t<Net_decl_assignment> p<101> c<99> l<11:16> el<11:23>
                        n<ignored> u<99> t<STRING_CONST> p<100> l<11:16> el<11:23>
        n<> u<163> t<Non_port_module_item> p<165> c<162> s<164> l<12:5> el<16:7>
          n<> u<162> t<Module_or_generate_item> p<163> c<161> l<12:5> el<16:7>
            n<> u<161> t<Module_instantiation> p<162> c<108> l<12:5> el<16:7>
              n<Helper> u<108> t<STRING_CONST> p<161> s<160> l<12:5> el<12:11>
              n<> u<160> t<Hierarchical_instance> p<161> c<110> l<12:12> el<16:6>
                n<> u<110> t<Name_of_instance> p<160> c<109> s<159> l<12:12> el<12:21>
                  n<instance2> u<109> t<STRING_CONST> p<110> l<12:12> el<12:21>
                n<> u<159> t<Port_connection_list> p<160> c<130> l<13:9> el<15:25>
                  n<> u<130> t<Named_port_connection> p<159> c<111> s<150> l<13:9> el<13:30>
                    n<a> u<111> t<STRING_CONST> p<130> s<128> l<13:10> el<13:11>
                    n<> u<128> t<OPEN_PARENS> p<130> s<127> l<13:11> el<13:12>
                    n<> u<127> t<Expression> p<130> c<126> s<129> l<13:12> el<13:29>
                      n<> u<126> t<Primary> p<127> c<125> l<13:12> el<13:29>
                        n<> u<125> t<Complex_func_call> p<126> c<112> l<13:12> el<13:29>
                          n<doubleNibble> u<112> t<STRING_CONST> p<125> s<124> l<13:12> el<13:24>
                          n<> u<124> t<Select> p<125> c<113> l<13:24> el<13:29>
                            n<> u<113> t<Bit_select> p<124> s<123> l<13:24> el<13:24>
                            n<> u<123> t<Part_select_range> p<124> c<122> l<13:25> el<13:28>
                              n<> u<122> t<Constant_range> p<123> c<117> l<13:25> el<13:28>
                                n<> u<117> t<Constant_expression> p<122> c<116> s<121> l<13:25> el<13:26>
                                  n<> u<116> t<Constant_primary> p<117> c<115> l<13:25> el<13:26>
                                    n<> u<115> t<Primary_literal> p<116> c<114> l<13:25> el<13:26>
                                      n<7> u<114> t<INT_CONST> p<115> l<13:25> el<13:26>
                                n<> u<121> t<Constant_expression> p<122> c<120> l<13:27> el<13:28>
                                  n<> u<120> t<Constant_primary> p<121> c<119> l<13:27> el<13:28>
                                    n<> u<119> t<Primary_literal> p<120> c<118> l<13:27> el<13:28>
                                      n<4> u<118> t<INT_CONST> p<119> l<13:27> el<13:28>
                    n<> u<129> t<CLOSE_PARENS> p<130> l<13:29> el<13:30>
                  n<> u<150> t<Named_port_connection> p<159> c<131> s<158> l<14:9> el<14:30>
                    n<b> u<131> t<STRING_CONST> p<150> s<148> l<14:10> el<14:11>
                    n<> u<148> t<OPEN_PARENS> p<150> s<147> l<14:11> el<14:12>
                    n<> u<147> t<Expression> p<150> c<146> s<149> l<14:12> el<14:29>
                      n<> u<146> t<Primary> p<147> c<145> l<14:12> el<14:29>
                        n<> u<145> t<Complex_func_call> p<146> c<132> l<14:12> el<14:29>
                          n<doubleNibble> u<132> t<STRING_CONST> p<145> s<144> l<14:12> el<14:24>
                          n<> u<144> t<Select> p<145> c<133> l<14:24> el<14:29>
                            n<> u<133> t<Bit_select> p<144> s<143> l<14:24> el<14:24>
                            n<> u<143> t<Part_select_range> p<144> c<142> l<14:25> el<14:28>
                              n<> u<142> t<Constant_range> p<143> c<137> l<14:25> el<14:28>
                                n<> u<137> t<Constant_expression> p<142> c<136> s<141> l<14:25> el<14:26>
                                  n<> u<136> t<Constant_primary> p<137> c<135> l<14:25> el<14:26>
                                    n<> u<135> t<Primary_literal> p<136> c<134> l<14:25> el<14:26>
                                      n<3> u<134> t<INT_CONST> p<135> l<14:25> el<14:26>
                                n<> u<141> t<Constant_expression> p<142> c<140> l<14:27> el<14:28>
                                  n<> u<140> t<Constant_primary> p<141> c<139> l<14:27> el<14:28>
                                    n<> u<139> t<Primary_literal> p<140> c<138> l<14:27> el<14:28>
                                      n<0> u<138> t<INT_CONST> p<139> l<14:27> el<14:28>
                    n<> u<149> t<CLOSE_PARENS> p<150> l<14:29> el<14:30>
                  n<> u<158> t<Named_port_connection> p<159> c<151> l<15:9> el<15:25>
                    n<result> u<151> t<STRING_CONST> p<158> s<156> l<15:10> el<15:16>
                    n<> u<156> t<OPEN_PARENS> p<158> s<155> l<15:16> el<15:17>
                    n<> u<155> t<Expression> p<158> c<154> s<157> l<15:17> el<15:24>
                      n<> u<154> t<Primary> p<155> c<153> l<15:17> el<15:24>
                        n<> u<153> t<Primary_literal> p<154> c<152> l<15:17> el<15:24>
                          n<ignored> u<152> t<STRING_CONST> p<153> l<15:17> el<15:24>
                    n<> u<157> t<CLOSE_PARENS> p<158> l<15:24> el<15:25>
        n<> u<164> t<ENDMODULE> p<165> l<19:1> el<19:10>
    n<> u<234> t<Description> p<235> c<233> l<21:1> el<28:10>
      n<> u<233> t<Module_declaration> p<234> c<210> l<21:1> el<28:10>
        n<> u<210> t<Module_ansi_header> p<233> c<167> s<231> l<21:1> el<24:3>
          n<module> u<167> t<Module_keyword> p<210> s<168> l<21:1> el<21:7>
          n<Helper> u<168> t<STRING_CONST> p<210> s<169> l<21:8> el<21:14>
          n<> u<169> t<Package_import_declaration_list> p<210> s<209> l<21:14> el<21:14>
          n<> u<209> t<Port_declaration_list> p<210> c<186> l<21:14> el<24:2>
            n<> u<186> t<Ansi_port_declaration> p<209> c<184> s<191> l<22:5> el<22:23>
              n<> u<184> t<Net_port_header> p<186> c<170> s<185> l<22:5> el<22:21>
                n<> u<170> t<PortDir_Inp> p<184> s<183> l<22:5> el<22:10>
                n<> u<183> t<Net_port_type> p<184> c<171> l<22:11> el<22:21>
                  n<> u<171> t<NetType_Wire> p<183> s<182> l<22:11> el<22:15>
                  n<> u<182> t<Data_type_or_implicit> p<183> c<181> l<22:16> el<22:21>
                    n<> u<181> t<Packed_dimension> p<182> c<180> l<22:16> el<22:21>
                      n<> u<180> t<Constant_range> p<181> c<175> l<22:17> el<22:20>
                        n<> u<175> t<Constant_expression> p<180> c<174> s<179> l<22:17> el<22:18>
                          n<> u<174> t<Constant_primary> p<175> c<173> l<22:17> el<22:18>
                            n<> u<173> t<Primary_literal> p<174> c<172> l<22:17> el<22:18>
                              n<3> u<172> t<INT_CONST> p<173> l<22:17> el<22:18>
                        n<> u<179> t<Constant_expression> p<180> c<178> l<22:19> el<22:20>
                          n<> u<178> t<Constant_primary> p<179> c<177> l<22:19> el<22:20>
                            n<> u<177> t<Primary_literal> p<178> c<176> l<22:19> el<22:20>
                              n<0> u<176> t<INT_CONST> p<177> l<22:19> el<22:20>
              n<a> u<185> t<STRING_CONST> p<186> l<22:22> el<22:23>
            n<> u<191> t<Ansi_port_declaration> p<209> c<189> s<208> l<22:25> el<22:26>
              n<> u<189> t<Net_port_header> p<191> c<188> s<190> l<22:25> el<22:25>
                n<> u<188> t<Net_port_type> p<189> c<187> l<22:25> el<22:25>
                  n<> u<187> t<Data_type_or_implicit> p<188> l<22:25> el<22:25>
              n<b> u<190> t<STRING_CONST> p<191> l<22:25> el<22:26>
            n<> u<208> t<Ansi_port_declaration> p<209> c<206> l<23:5> el<23:29>
              n<> u<206> t<Net_port_header> p<208> c<192> s<207> l<23:5> el<23:22>
                n<> u<192> t<PortDir_Out> p<206> s<205> l<23:5> el<23:11>
                n<> u<205> t<Net_port_type> p<206> c<193> l<23:12> el<23:22>
                  n<> u<193> t<NetType_Wire> p<205> s<204> l<23:12> el<23:16>
                  n<> u<204> t<Data_type_or_implicit> p<205> c<203> l<23:17> el<23:22>
                    n<> u<203> t<Packed_dimension> p<204> c<202> l<23:17> el<23:22>
                      n<> u<202> t<Constant_range> p<203> c<197> l<23:18> el<23:21>
                        n<> u<197> t<Constant_expression> p<202> c<196> s<201> l<23:18> el<23:19>
                          n<> u<196> t<Constant_primary> p<197> c<195> l<23:18> el<23:19>
                            n<> u<195> t<Primary_literal> p<196> c<194> l<23:18> el<23:19>
                              n<3> u<194> t<INT_CONST> p<195> l<23:18> el<23:19>
                        n<> u<201> t<Constant_expression> p<202> c<200> l<23:20> el<23:21>
                          n<> u<200> t<Constant_primary> p<201> c<199> l<23:20> el<23:21>
                            n<> u<199> t<Primary_literal> p<200> c<198> l<23:20> el<23:21>
                              n<0> u<198> t<INT_CONST> p<199> l<23:20> el<23:21>
              n<result> u<207> t<STRING_CONST> p<208> l<23:23> el<23:29>
        n<> u<231> t<Non_port_module_item> p<233> c<230> s<232> l<26:5> el<26:27>
          n<> u<230> t<Module_or_generate_item> p<231> c<229> l<26:5> el<26:27>
            n<> u<229> t<Module_common_item> p<230> c<228> l<26:5> el<26:27>
              n<> u<228> t<Continuous_assign> p<229> c<227> l<26:5> el<26:27>
                n<> u<227> t<Net_assignment_list> p<228> c<226> l<26:12> el<26:26>
                  n<> u<226> t<Net_assignment> p<227> c<215> l<26:12> el<26:26>
                    n<> u<215> t<Net_lvalue> p<226> c<212> s<225> l<26:12> el<26:18>
                      n<> u<212> t<Ps_or_hierarchical_identifier> p<215> c<211> s<214> l<26:12> el<26:18>
                        n<result> u<211> t<STRING_CONST> p<212> l<26:12> el<26:18>
                      n<> u<214> t<Constant_select> p<215> c<213> l<26:19> el<26:19>
                        n<> u<213> t<Constant_bit_select> p<214> l<26:19> el<26:19>
                    n<> u<225> t<Expression> p<226> c<219> l<26:21> el<26:26>
                      n<> u<219> t<Expression> p<225> c<218> s<224> l<26:21> el<26:22>
                        n<> u<218> t<Primary> p<219> c<217> l<26:21> el<26:22>
                          n<> u<217> t<Primary_literal> p<218> c<216> l<26:21> el<26:22>
                            n<a> u<216> t<STRING_CONST> p<217> l<26:21> el<26:22>
                      n<> u<224> t<BinOp_Plus> p<225> s<223> l<26:23> el<26:24>
                      n<> u<223> t<Expression> p<225> c<222> l<26:25> el<26:26>
                        n<> u<222> t<Primary> p<223> c<221> l<26:25> el<26:26>
                          n<> u<221> t<Primary_literal> p<222> c<220> l<26:25> el<26:26>
                            n<b> u<220> t<STRING_CONST> p<221> l<26:25> el<26:26>
        n<> u<232> t<ENDMODULE> p<233> l<28:1> el<28:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HighConnPart/dut.sv:3:1: No timescale set for "Device".
[WRN:PA0205] ${SURELOG_DIR}/tests/HighConnPart/dut.sv:21:1: No timescale set for "Helper".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HighConnPart/dut.sv:3:1: Compile module "work@Device".
[INF:CP0303] ${SURELOG_DIR}/tests/HighConnPart/dut.sv:21:1: Compile module "work@Helper".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              30
ContAssign                                             1
Design                                                 1
Identifier                                             2
LogicNet                                               6
LogicTypespec                                         11
Module                                                 2
ModuleTypespec                                         2
Operation                                              1
PartSelect                                             4
Port                                                  11
Range                                                 11
RefModule                                              2
RefObj                                                 5
RefTypespec                                           11
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HighConnPart/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/HighConnPart/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@Device)
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiName:work@Device
  |vpiTypedef:
  \_ModuleTypespec: (Helper)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:Helper
    |vpiModule:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiRange:
    \_Range: , line:4:16, endln:4:21
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:17, endln:4:18
        |vpiParent:
        \_Range: , line:4:16, endln:4:21
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:19, endln:4:20
        |vpiParent:
        \_Range: , line:4:16, endln:4:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiRange:
    \_Range: , line:5:17, endln:5:22
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiRange:
    \_Range: , line:11:10, endln:11:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:11:11, endln:11:12
        |vpiParent:
        \_Range: , line:11:10, endln:11:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:13, endln:11:14
        |vpiParent:
        \_Range: , line:11:10, endln:11:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@Device.doubleNibble), line:4:22, endln:4:34
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@Device.doubleNibble), line:4:11, endln:4:15
      |vpiParent:
      \_LogicNet: (work@Device.doubleNibble), line:4:22, endln:4:34
      |vpiFullName:work@Device.doubleNibble
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:doubleNibble
    |vpiFullName:work@Device.doubleNibble
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@Device.sum), line:5:23, endln:5:26
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@Device.sum), line:5:12, endln:5:16
      |vpiParent:
      \_LogicNet: (work@Device.sum), line:5:23, endln:5:26
      |vpiFullName:work@Device.sum
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:sum
    |vpiFullName:work@Device.sum
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@Device.ignored), line:11:16, endln:11:23
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@Device.ignored), line:11:5, endln:11:9
      |vpiParent:
      \_LogicNet: (work@Device.ignored), line:11:16, endln:11:23
      |vpiFullName:work@Device.ignored
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ignored
    |vpiFullName:work@Device.ignored
    |vpiNetType:1
  |vpiDefName:work@Device
  |vpiNet:
  \_LogicNet: (work@Device.doubleNibble), line:4:22, endln:4:34
  |vpiNet:
  \_LogicNet: (work@Device.sum), line:5:23, endln:5:26
  |vpiNet:
  \_LogicNet: (work@Device.ignored), line:11:16, endln:11:23
  |vpiPort:
  \_Port: (doubleNibble), line:4:22, endln:4:34
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiName:doubleNibble
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@Device.doubleNibble), line:4:11, endln:4:15
      |vpiParent:
      \_Port: (doubleNibble), line:4:22, endln:4:34
      |vpiFullName:work@Device.doubleNibble
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (sum), line:5:23, endln:5:26
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiName:sum
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@Device.sum), line:5:12, endln:5:16
      |vpiParent:
      \_Port: (sum), line:5:23, endln:5:26
      |vpiFullName:work@Device.sum
      |vpiActual:
      \_LogicTypespec: 
  |vpiRefModule:
  \_RefModule: work@Helper (instance1), line:9:5, endln:9:11
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiName:instance1
    |vpiDefName:work@Helper
    |vpiActual:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiPort:
    \_Port: , line:9:22, endln:9:39
      |vpiParent:
      \_RefModule: work@Helper (instance1), line:9:5, endln:9:11
      |vpiHighConn:
      \_PartSelect: doubleNibble (work@Device.instance1.doubleNibble), line:9:35, endln:9:38
        |vpiParent:
        \_Port: , line:9:22, endln:9:39
        |vpiName:doubleNibble
        |vpiFullName:work@Device.instance1.doubleNibble
        |vpiDefName:doubleNibble
        |vpiActual:
        \_LogicNet: (work@Device.doubleNibble), line:4:22, endln:4:34
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:9:35, endln:9:36
          |vpiParent:
          \_PartSelect: doubleNibble (work@Device.instance1.doubleNibble), line:9:35, endln:9:38
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:9:37, endln:9:38
          |vpiParent:
          \_PartSelect: doubleNibble (work@Device.instance1.doubleNibble), line:9:35, endln:9:38
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiPort:
    \_Port: , line:9:41, endln:9:58
      |vpiParent:
      \_RefModule: work@Helper (instance1), line:9:5, endln:9:11
      |vpiHighConn:
      \_PartSelect: doubleNibble (work@Device.instance1.doubleNibble), line:9:41, endln:9:58
        |vpiParent:
        \_Port: , line:9:41, endln:9:58
        |vpiName:doubleNibble
        |vpiFullName:work@Device.instance1.doubleNibble
        |vpiDefName:doubleNibble
        |vpiActual:
        \_LogicNet: (work@Device.doubleNibble), line:4:22, endln:4:34
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:9:54, endln:9:55
          |vpiParent:
          \_PartSelect: doubleNibble (work@Device.instance1.doubleNibble), line:9:41, endln:9:58
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:9:56, endln:9:57
          |vpiParent:
          \_PartSelect: doubleNibble (work@Device.instance1.doubleNibble), line:9:41, endln:9:58
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_Port: , line:9:60, endln:9:63
      |vpiParent:
      \_RefModule: work@Helper (instance1), line:9:5, endln:9:11
      |vpiHighConn:
      \_RefObj: (work@Device.instance1.sum), line:9:60, endln:9:63
        |vpiParent:
        \_Port: , line:9:60, endln:9:63
        |vpiName:sum
        |vpiFullName:work@Device.instance1.sum
        |vpiActual:
        \_LogicNet: (work@Device.sum), line:5:23, endln:5:26
  |vpiRefModule:
  \_RefModule: work@Helper (instance2), line:12:5, endln:12:11
    |vpiParent:
    \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
    |vpiName:instance2
    |vpiDefName:work@Helper
    |vpiActual:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiPort:
    \_Port: (a), line:13:10, endln:13:11
      |vpiParent:
      \_RefModule: work@Helper (instance2), line:12:5, endln:12:11
      |vpiName:a
      |vpiHighConn:
      \_PartSelect: doubleNibble (work@Device.instance2.a.doubleNibble), line:13:12, endln:13:29
        |vpiParent:
        \_Port: (a), line:13:10, endln:13:11
        |vpiName:doubleNibble
        |vpiFullName:work@Device.instance2.a.doubleNibble
        |vpiDefName:doubleNibble
        |vpiActual:
        \_LogicNet: (work@Device.doubleNibble), line:4:22, endln:4:34
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:13:25, endln:13:26
          |vpiParent:
          \_PartSelect: doubleNibble (work@Device.instance2.a.doubleNibble), line:13:12, endln:13:29
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:13:27, endln:13:28
          |vpiParent:
          \_PartSelect: doubleNibble (work@Device.instance2.a.doubleNibble), line:13:12, endln:13:29
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiPort:
    \_Port: (b), line:14:10, endln:14:11
      |vpiParent:
      \_RefModule: work@Helper (instance2), line:12:5, endln:12:11
      |vpiName:b
      |vpiHighConn:
      \_PartSelect: doubleNibble (work@Device.instance2.b.doubleNibble), line:14:12, endln:14:29
        |vpiParent:
        \_Port: (b), line:14:10, endln:14:11
        |vpiName:doubleNibble
        |vpiFullName:work@Device.instance2.b.doubleNibble
        |vpiDefName:doubleNibble
        |vpiActual:
        \_LogicNet: (work@Device.doubleNibble), line:4:22, endln:4:34
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:14:25, endln:14:26
          |vpiParent:
          \_PartSelect: doubleNibble (work@Device.instance2.b.doubleNibble), line:14:12, endln:14:29
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:14:27, endln:14:28
          |vpiParent:
          \_PartSelect: doubleNibble (work@Device.instance2.b.doubleNibble), line:14:12, endln:14:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_Port: (result), line:15:10, endln:15:16
      |vpiParent:
      \_RefModule: work@Helper (instance2), line:12:5, endln:12:11
      |vpiName:result
      |vpiHighConn:
      \_RefObj: (work@Device.instance2.result.ignored), line:15:17, endln:15:24
        |vpiParent:
        \_Port: (result), line:15:10, endln:15:16
        |vpiName:ignored
        |vpiFullName:work@Device.instance2.result.ignored
        |vpiActual:
        \_LogicNet: (work@Device.ignored), line:11:16, endln:11:23
|vpiAllModules:
\_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@Helper)
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiName:work@Helper
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiRange:
    \_Range: , line:22:16, endln:22:21
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:22:17, endln:22:18
        |vpiParent:
        \_Range: , line:22:16, endln:22:21
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:22:19, endln:22:20
        |vpiParent:
        \_Range: , line:22:16, endln:22:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiRange:
    \_Range: , line:23:17, endln:23:22
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:23:18, endln:23:19
        |vpiParent:
        \_Range: , line:23:17, endln:23:22
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:23:20, endln:23:21
        |vpiParent:
        \_Range: , line:23:17, endln:23:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@Helper.a), line:22:22, endln:22:23
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiTypespec:
    \_RefTypespec: (work@Helper.a), line:22:11, endln:22:15
      |vpiParent:
      \_LogicNet: (work@Helper.a), line:22:22, endln:22:23
      |vpiFullName:work@Helper.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@Helper.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@Helper.b), line:22:25, endln:22:26
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiTypespec:
    \_RefTypespec: (work@Helper.b), line:22:11, endln:22:15
      |vpiParent:
      \_LogicNet: (work@Helper.b), line:22:25, endln:22:26
      |vpiFullName:work@Helper.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@Helper.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@Helper.result), line:23:23, endln:23:29
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiTypespec:
    \_RefTypespec: (work@Helper.result), line:23:12, endln:23:16
      |vpiParent:
      \_LogicNet: (work@Helper.result), line:23:23, endln:23:29
      |vpiFullName:work@Helper.result
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:result
    |vpiFullName:work@Helper.result
    |vpiNetType:1
  |vpiDefName:work@Helper
  |vpiNet:
  \_LogicNet: (work@Helper.a), line:22:22, endln:22:23
  |vpiNet:
  \_LogicNet: (work@Helper.b), line:22:25, endln:22:26
  |vpiNet:
  \_LogicNet: (work@Helper.result), line:23:23, endln:23:29
  |vpiPort:
  \_Port: (a), line:22:22, endln:22:23
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@Helper.a), line:22:11, endln:22:15
      |vpiParent:
      \_Port: (a), line:22:22, endln:22:23
      |vpiFullName:work@Helper.a
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (b), line:22:25, endln:22:26
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiName:b
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@Helper.b), line:22:11, endln:22:15
      |vpiParent:
      \_Port: (b), line:22:25, endln:22:26
      |vpiFullName:work@Helper.b
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (result), line:23:23, endln:23:29
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiName:result
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@Helper.result), line:23:12, endln:23:16
      |vpiParent:
      \_Port: (result), line:23:23, endln:23:29
      |vpiFullName:work@Helper.result
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:26:12, endln:26:26
    |vpiParent:
    \_Module: work@Helper (work@Helper), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:21:1, endln:28:10
    |vpiRhs:
    \_Operation: , line:26:21, endln:26:26
      |vpiParent:
      \_ContAssign: , line:26:12, endln:26:26
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@Helper.a), line:26:21, endln:26:22
        |vpiParent:
        \_Operation: , line:26:21, endln:26:26
        |vpiName:a
        |vpiFullName:work@Helper.a
        |vpiActual:
        \_LogicNet: (work@Helper.a), line:22:22, endln:22:23
      |vpiOperand:
      \_RefObj: (work@Helper.b), line:26:25, endln:26:26
        |vpiParent:
        \_Operation: , line:26:21, endln:26:26
        |vpiName:b
        |vpiFullName:work@Helper.b
        |vpiActual:
        \_LogicNet: (work@Helper.b), line:22:25, endln:22:26
    |vpiLhs:
    \_RefObj: (work@Helper.result), line:26:12, endln:26:18
      |vpiParent:
      \_ContAssign: , line:26:12, endln:26:26
      |vpiName:result
      |vpiFullName:work@Helper.result
      |vpiActual:
      \_LogicNet: (work@Helper.result), line:23:23, endln:23:29
|vpiTypedef:
\_ModuleTypespec: (Device)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:Device
  |vpiModule:
  \_Module: work@Device (work@Device), file:${SURELOG_DIR}/tests/HighConnPart/dut.sv, line:3:1, endln:19:10
|vpiTypedef:
\_ModuleTypespec: (Helper)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
