dma_data_direction	,	V_27
is_allocated	,	V_67
dma_filter	,	V_105
csr	,	V_77
dma_addr_t	,	T_3
"Dma pipe allocation error dir=%d ch=%d\n"	,	L_7
channel	,	V_12
ux500_configure_channel	,	F_10
ux500_dma_channel_abort	,	F_25
channel_array	,	V_95
ux500_dma_controller_stop	,	F_28
DMA_SLAVE_CONFIG	,	V_50
dma_controller_destroy	,	F_37
len	,	V_23
dev	,	V_87
iomem	,	V_112
num_rx_channels	,	V_64
lock	,	V_11
musb_writew	,	F_27
plat	,	V_89
to_platform_device	,	F_40
addr_width	,	V_34
DMA_TO_DEVICE	,	V_38
MUSB_FIFO_OFFSET	,	F_11
DMA_FROM_DEVICE	,	V_39
phy_base	,	V_37
usb_fifo_addr	,	V_35
cookie	,	V_56
dma_tx_param_array	,	V_107
ux500_tx_work	,	F_1
hw_ep	,	V_7
device_prep_slave_sg	,	V_51
UX500_MUSB_DMA_NUM_RX_CHANNELS	,	V_98
dma_request_channel	,	F_34
SZ_16M	,	V_104
dma_addr	,	V_22
stop	,	V_116
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_41
MUSB_RXCSR_DMAMODE	,	V_85
epnum	,	V_10
MUSB_TXCSR_DMAMODE	,	V_81
is_compatible	,	V_121
GFP_KERNEL	,	V_113
dst_maxburst	,	V_47
device	,	V_48
epio	,	V_74
musb_readw	,	F_26
status	,	V_15
src_addr_width	,	V_43
DMA_TERMINATE_ALL	,	V_86
is_tx	,	V_17
private_data	,	V_18
ERR	,	F_35
kfree	,	F_38
MUSB_DMA_STATUS_UNKNOWN	,	V_72
MUSB_RXCSR_AUTOCLEAR	,	V_83
flags	,	V_9
musb_hdrc_platform_data	,	V_88
ux500_musb_board_data	,	V_91
"channel=%d, is_tx=%d\n"	,	L_6
sg	,	V_30
musb_channel_work	,	F_31
EBUSY	,	V_106
ux500_dma_channel_allocate	,	F_20
MUSB_RXCSR_DMAENAB	,	V_84
channel_release	,	V_118
u16	,	T_1
MUSB_TXCSR_DMAENAB	,	V_80
MUSB_DMA_STATUS_BUSY	,	V_73
INIT_WORK	,	F_36
MUSB_RXCSR	,	V_82
scatterlist	,	V_29
controller	,	V_36
endpoints	,	V_75
channel_program	,	V_119
u8	,	T_2
c	,	V_59
"channel=%d\n"	,	L_5
MUSB_TXCSR_AUTOSET	,	V_79
src_addr	,	V_42
rx_channel	,	V_66
regs	,	V_76
musb_hw_ep	,	V_6
EINVAL	,	V_100
buf	,	V_69
dst_addr_width	,	V_46
__init	,	T_7
dma_release_channel	,	F_29
ch_num	,	V_61
param_array	,	V_94
dma_controller_create	,	F_39
platform_device	,	V_109
ux500_dma_channel_program	,	F_23
ux500_channel	,	V_4
data	,	V_2
__iomem	,	T_5
MUSB_TXCSR	,	V_78
DBG	,	F_3
dir	,	V_93
mode	,	V_21
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_40
pdev	,	V_110
dma_desc	,	V_26
"DMA tx transfer done on hw_ep=%d\n"	,	L_1
u32	,	T_4
dst_addr	,	V_45
dma_channel	,	V_19
slave_conf	,	V_32
ux500_dma_channel_release	,	F_21
ret	,	V_71
"packet_sz=%d, mode=%d, dma_addr=0x%x, len=%d is_tx=%d\n"	,	L_3
dma_async_issue_pending	,	F_19
resource	,	V_111
"hw_ep=%d, is_tx=0x%x, channel=%d\n"	,	L_4
dma_slave_config	,	V_31
PFN_DOWN	,	F_15
max_ch	,	V_62
dma_rx_param_array	,	V_102
spin_unlock_irqrestore	,	F_6
dma_async_tx_descriptor	,	V_25
spin_lock_irqsave	,	F_4
cur_len	,	V_14
callback_param	,	V_55
sg_dma_address	,	F_17
pfn_to_page	,	F_14
DMA_PREP_INTERRUPT	,	V_52
schedule_work	,	F_9
platform_get_resource	,	F_42
offset_in_page	,	F_16
dma_cap_zero	,	F_32
tx_channel	,	V_65
DMA_SLAVE	,	V_101
dma_slave_buswidth	,	V_33
sg_init_table	,	F_12
work_struct	,	V_1
num_tx_channels	,	V_63
musb	,	V_8
device_control	,	V_49
BUG_ON	,	F_24
ux500_dma_channel	,	V_3
ux500_dma_controller_start	,	F_30
ux500_dma_callback	,	F_8
"DMA rx transfer done on hw_ep=%d\n"	,	L_2
dma_cap_set	,	F_33
board_data	,	V_92
actual_len	,	V_13
dma_chan	,	V_24
ch_count	,	V_96
kzalloc	,	F_41
packet_sz	,	V_20
src_maxburst	,	V_44
DMA_CTRL_ACK	,	V_53
dma_controller	,	V_58
sg_set_page	,	F_13
IORESOURCE_MEM	,	V_114
direction	,	V_28
mask	,	V_97
channel_work	,	V_5
tx_submit	,	V_57
length	,	V_70
start	,	V_115
musb_dma_completion	,	F_5
maxpacket	,	V_68
sg_dma_len	,	F_18
channel_alloc	,	V_117
max_len	,	V_103
ux500_dma_controller	,	V_60
container_of	,	F_2
MUSB_DMA_STATUS_FREE	,	V_16
ux500_rx_work	,	F_7
callback	,	V_54
channel_abort	,	V_120
dma_cap_mask_t	,	T_6
platform_data	,	V_90
UX500_MUSB_DMA_NUM_TX_CHANNELS	,	V_99
ux500_dma_is_compatible	,	F_22
base	,	V_108
