
---------- Begin Simulation Statistics ----------
final_tick                                  527994000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  17306                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159720                       # Number of bytes of host memory used
host_op_rate                                    17358                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.18                       # Real time elapsed on the host
host_tick_rate                               73534721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      124255                       # Number of instructions simulated
sim_ops                                        124637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000528                       # Number of seconds simulated
sim_ticks                                   527994000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22352                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.004575                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.995425                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1055988                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1051157.000009                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15940                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6412                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4830.999991                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98836                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98836                       # number of integer instructions
system.cpu00.num_int_register_reads            120856                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64472                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20286                       # Number of load instructions
system.cpu00.num_mem_refs                       36545                       # number of memory refs
system.cpu00.num_store_insts                    16259                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62925     62.70%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::MemRead                  20571     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15962     15.90%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2415500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2415500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2415500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     525578500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2415500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             292                       # Number of branches fetched
system.cpu01.committedInsts                      1532                       # Number of instructions committed
system.cpu01.committedOps                        1538                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.976427                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.023573                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1055886                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             24890.597488                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          153                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       139                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1030995.402512                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1509                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1509                       # number of integer instructions
system.cpu01.num_int_register_reads              1752                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             1080                       # number of times the integer registers were written
system.cpu01.num_load_insts                       358                       # Number of load instructions
system.cpu01.num_mem_refs                         583                       # number of memory refs
system.cpu01.num_store_insts                      225                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.65%      0.65% # Class of executed instruction
system.cpu01.op_class::IntAlu                     944     61.30%     61.95% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.06%     62.01% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.13%     62.14% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     62.14% # Class of executed instruction
system.cpu01.op_class::MemRead                    362     23.51%     85.65% # Class of executed instruction
system.cpu01.op_class::MemWrite                   209     13.57%     99.22% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.22% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.78%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1540                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      101542500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    101542500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    101542500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     426451500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    101542500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             342                       # Number of branches fetched
system.cpu02.committedInsts                      1788                       # Number of instructions committed
system.cpu02.committedOps                        1794                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.979994                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.020006                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1055924                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             21124.721582                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          180                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       162                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1034799.278418                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1760                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1760                       # number of integer instructions
system.cpu02.num_int_register_reads              2043                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             1268                       # number of times the integer registers were written
system.cpu02.num_load_insts                       421                       # Number of load instructions
system.cpu02.num_mem_refs                         672                       # number of memory refs
system.cpu02.num_store_insts                      251                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.56%      0.56% # Class of executed instruction
system.cpu02.op_class::IntAlu                    1111     61.86%     62.42% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.06%     62.47% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.11%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     62.58% # Class of executed instruction
system.cpu02.op_class::MemRead                    425     23.66%     86.25% # Class of executed instruction
system.cpu02.op_class::MemWrite                   235     13.08%     99.33% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.33% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.67%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1796                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       95450000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     95450000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     95450000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     432544000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     95450000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             334                       # Number of branches fetched
system.cpu03.committedInsts                      1728                       # Number of instructions committed
system.cpu03.committedOps                        1734                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.979303                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.020697                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1055973                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             21855.691501                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          170                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       164                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1034117.308499                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1694                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1694                       # number of integer instructions
system.cpu03.num_int_register_reads              1968                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             1219                       # number of times the integer registers were written
system.cpu03.num_load_insts                       404                       # Number of load instructions
system.cpu03.num_mem_refs                         648                       # number of memory refs
system.cpu03.num_store_insts                      244                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.58%      0.58% # Class of executed instruction
system.cpu03.op_class::IntAlu                    1075     61.92%     62.50% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.06%     62.56% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.12%     62.67% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     62.67% # Class of executed instruction
system.cpu03.op_class::MemRead                    408     23.50%     86.18% # Class of executed instruction
system.cpu03.op_class::MemWrite                   228     13.13%     99.31% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.31% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.69%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1736                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       87239500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     87239500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     87239500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     440754500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     87239500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             292                       # Number of branches fetched
system.cpu04.committedInsts                      1508                       # Number of instructions committed
system.cpu04.committedOps                        1514                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.979960                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.020040                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1055982                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             21161.881720                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          150                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       142                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1034820.118280                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1480                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1480                       # number of integer instructions
system.cpu04.num_int_register_reads              1723                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             1058                       # number of times the integer registers were written
system.cpu04.num_load_insts                       351                       # Number of load instructions
system.cpu04.num_mem_refs                         572                       # number of memory refs
system.cpu04.num_store_insts                      221                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.66%      0.66% # Class of executed instruction
system.cpu04.op_class::IntAlu                     931     61.41%     62.07% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.07%     62.14% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.13%     62.27% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     62.27% # Class of executed instruction
system.cpu04.op_class::MemRead                    355     23.42%     85.69% # Class of executed instruction
system.cpu04.op_class::MemWrite                   205     13.52%     99.21% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.21% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.79%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1516                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       80891500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     80891500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     80891500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     447102500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     80891500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             328                       # Number of branches fetched
system.cpu05.committedInsts                      1704                       # Number of instructions committed
system.cpu05.committedOps                        1710                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.979801                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.020199                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1055969                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             21329.618177                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          170                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       158                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1034639.381823                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1674                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1674                       # number of integer instructions
system.cpu05.num_int_register_reads              1944                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             1203                       # number of times the integer registers were written
system.cpu05.num_load_insts                       398                       # Number of load instructions
system.cpu05.num_mem_refs                         640                       # number of memory refs
system.cpu05.num_store_insts                      242                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.58%      0.58% # Class of executed instruction
system.cpu05.op_class::IntAlu                    1059     61.86%     62.44% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.06%     62.50% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.12%     62.62% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     62.62% # Class of executed instruction
system.cpu05.op_class::MemRead                    402     23.48%     86.10% # Class of executed instruction
system.cpu05.op_class::MemWrite                   226     13.20%     99.30% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.30% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.70%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1712                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       73307000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     73307000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     73307000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     454687000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     73307000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             323                       # Number of branches fetched
system.cpu06.committedInsts                      1672                       # Number of instructions committed
system.cpu06.committedOps                        1678                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.980303                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.019697                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1055931                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             20798.879220                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          165                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       158                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1035132.120780                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1640                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1640                       # number of integer instructions
system.cpu06.num_int_register_reads              1907                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             1179                       # number of times the integer registers were written
system.cpu06.num_load_insts                       392                       # Number of load instructions
system.cpu06.num_mem_refs                         630                       # number of memory refs
system.cpu06.num_store_insts                      238                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.60%      0.60% # Class of executed instruction
system.cpu06.op_class::IntAlu                    1037     61.73%     62.32% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.06%     62.38% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.12%     62.50% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     62.50% # Class of executed instruction
system.cpu06.op_class::MemRead                    396     23.57%     86.07% # Class of executed instruction
system.cpu06.op_class::MemWrite                   222     13.21%     99.29% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.29% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.71%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1680                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       66696000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     66696000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     66696000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     461298000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     66696000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             302                       # Number of branches fetched
system.cpu07.committedInsts                      1564                       # Number of instructions committed
system.cpu07.committedOps                        1570                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.980653                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.019347                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1055979                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             20429.827840                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          156                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       146                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1035549.172160                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1536                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1536                       # number of integer instructions
system.cpu07.num_int_register_reads              1787                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             1100                       # number of times the integer registers were written
system.cpu07.num_load_insts                       365                       # Number of load instructions
system.cpu07.num_mem_refs                         592                       # number of memory refs
system.cpu07.num_store_insts                      227                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.64%      0.64% # Class of executed instruction
system.cpu07.op_class::IntAlu                     967     61.51%     62.15% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.06%     62.21% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.13%     62.34% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     62.34% # Class of executed instruction
system.cpu07.op_class::MemRead                    369     23.47%     85.81% # Class of executed instruction
system.cpu07.op_class::MemWrite                   211     13.42%     99.24% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.24% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.76%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1572                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       59567500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     59567500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     59567500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     468426500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     59567500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             322                       # Number of branches fetched
system.cpu08.committedInsts                      1667                       # Number of instructions committed
system.cpu08.committedOps                        1673                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.981172                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.018828                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1055988                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             19882.001962                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          165                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       157                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1036105.998038                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1635                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1635                       # number of integer instructions
system.cpu08.num_int_register_reads              1900                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             1174                       # number of times the integer registers were written
system.cpu08.num_load_insts                       391                       # Number of load instructions
system.cpu08.num_mem_refs                         629                       # number of memory refs
system.cpu08.num_store_insts                      238                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.60%      0.60% # Class of executed instruction
system.cpu08.op_class::IntAlu                    1033     61.67%     62.27% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.06%     62.33% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.12%     62.45% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     62.45% # Class of executed instruction
system.cpu08.op_class::MemRead                    395     23.58%     86.03% # Class of executed instruction
system.cpu08.op_class::MemWrite                   222     13.25%     99.28% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.28% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.72%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1675                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       52581500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     52581500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     52581500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     475412500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     52581500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             338                       # Number of branches fetched
system.cpu09.committedInsts                      1745                       # Number of instructions committed
system.cpu09.committedOps                        1751                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.980545                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.019455                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1055987                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             20543.982506                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          171                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       167                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1035443.017494                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1709                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1709                       # number of integer instructions
system.cpu09.num_int_register_reads              1986                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             1230                       # number of times the integer registers were written
system.cpu09.num_load_insts                       409                       # Number of load instructions
system.cpu09.num_mem_refs                         655                       # number of memory refs
system.cpu09.num_store_insts                      246                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.57%      0.57% # Class of executed instruction
system.cpu09.op_class::IntAlu                    1085     61.89%     62.46% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.06%     62.52% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.11%     62.64% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.64% # Class of executed instruction
system.cpu09.op_class::MemRead                    413     23.56%     86.20% # Class of executed instruction
system.cpu09.op_class::MemWrite                   230     13.12%     99.32% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.32% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.68%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1753                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       43315000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     43315000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     43315000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     484679000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     43315000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             349                       # Number of branches fetched
system.cpu10.committedInsts                      1808                       # Number of instructions committed
system.cpu10.committedOps                        1814                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.980536                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.019464                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1055949                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             20553.242856                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          177                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       172                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1035395.757144                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1772                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1772                       # number of integer instructions
system.cpu10.num_int_register_reads              2059                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             1279                       # number of times the integer registers were written
system.cpu10.num_load_insts                       426                       # Number of load instructions
system.cpu10.num_mem_refs                         678                       # number of memory refs
system.cpu10.num_store_insts                      252                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.55%      0.55% # Class of executed instruction
system.cpu10.op_class::IntAlu                    1125     61.95%     62.50% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.06%     62.56% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.11%     62.67% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     62.67% # Class of executed instruction
system.cpu10.op_class::MemRead                    430     23.68%     86.34% # Class of executed instruction
system.cpu10.op_class::MemWrite                   236     13.00%     99.34% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.34% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.66%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1816                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       35830000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     35830000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     35830000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     492164000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     35830000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             204                       # Number of branches fetched
system.cpu11.committedInsts                      1048                       # Number of instructions committed
system.cpu11.committedOps                        1054                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.981484                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.018516                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1055939                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             19552.094664                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          104                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       100                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1036386.905336                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                1029                       # Number of integer alu accesses
system.cpu11.num_int_insts                       1029                       # number of integer instructions
system.cpu11.num_int_register_reads              1201                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              718                       # number of times the integer registers were written
system.cpu11.num_load_insts                       235                       # Number of load instructions
system.cpu11.num_mem_refs                         409                       # number of memory refs
system.cpu11.num_store_insts                      174                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.95%      0.95% # Class of executed instruction
system.cpu11.op_class::IntAlu                     634     60.04%     60.98% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.09%     61.08% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.19%     61.27% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     61.27% # Class of executed instruction
system.cpu11.op_class::MemRead                    239     22.63%     83.90% # Class of executed instruction
system.cpu11.op_class::MemWrite                   158     14.96%     98.86% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.86% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.14%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     1056                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       28373500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     28373500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     28373500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     499620500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     28373500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             281                       # Number of branches fetched
system.cpu12.committedInsts                      1460                       # Number of instructions committed
system.cpu12.committedOps                        1466                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.982549                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.017451                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1055904                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             18426.536085                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          143                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       138                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1037477.463915                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1433                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1433                       # number of integer instructions
system.cpu12.num_int_register_reads              1665                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             1023                       # number of times the integer registers were written
system.cpu12.num_load_insts                       338                       # Number of load instructions
system.cpu12.num_mem_refs                         555                       # number of memory refs
system.cpu12.num_store_insts                      217                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.68%      0.68% # Class of executed instruction
system.cpu12.op_class::IntAlu                     900     61.31%     61.99% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.07%     62.06% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.14%     62.19% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.19% # Class of executed instruction
system.cpu12.op_class::MemRead                    342     23.30%     85.49% # Class of executed instruction
system.cpu12.op_class::MemWrite                   201     13.69%     99.18% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.18% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.82%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1468                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       21981500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     21981500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     21981500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     506012500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     21981500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             321                       # Number of branches fetched
system.cpu13.committedInsts                      1667                       # Number of instructions committed
system.cpu13.committedOps                        1673                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.982960                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.017040                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1055987                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             17993.984926                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          165                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       156                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1037993.015074                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1636                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1636                       # number of integer instructions
system.cpu13.num_int_register_reads              1903                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             1175                       # number of times the integer registers were written
system.cpu13.num_load_insts                       392                       # Number of load instructions
system.cpu13.num_mem_refs                         630                       # number of memory refs
system.cpu13.num_store_insts                      238                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.60%      0.60% # Class of executed instruction
system.cpu13.op_class::IntAlu                    1032     61.61%     62.21% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.06%     62.27% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.12%     62.39% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     62.39% # Class of executed instruction
system.cpu13.op_class::MemRead                    396     23.64%     86.03% # Class of executed instruction
system.cpu13.op_class::MemWrite                   222     13.25%     99.28% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.28% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.72%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1675                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       15150000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     15150000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     15150000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     512844000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     15150000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             285                       # Number of branches fetched
system.cpu14.committedInsts                      1459                       # Number of instructions committed
system.cpu14.committedOps                        1465                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.982580                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.017420                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1055902                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             18393.503870                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          149                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       136                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1037508.496130                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1433                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1433                       # number of integer instructions
system.cpu14.num_int_register_reads              1666                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             1022                       # number of times the integer registers were written
system.cpu14.num_load_insts                       333                       # Number of load instructions
system.cpu14.num_mem_refs                         547                       # number of memory refs
system.cpu14.num_store_insts                      214                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  11      0.75%      0.75% # Class of executed instruction
system.cpu14.op_class::IntAlu                     907     61.78%     62.53% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.07%     62.60% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.14%     62.74% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     62.74% # Class of executed instruction
system.cpu14.op_class::MemRead                    337     22.96%     85.69% # Class of executed instruction
system.cpu14.op_class::MemWrite                   198     13.49%     99.18% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.18% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.82%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1468                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        7856500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      7856500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      7856500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     520137500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      7856500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             416                       # Number of branches fetched
system.cpu15.committedInsts                      1905                       # Number of instructions committed
system.cpu15.committedOps                        1910                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.980877                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.019123                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1055988                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             20194.001962                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          254                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       162                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1035793.998038                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1882                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1882                       # number of integer instructions
system.cpu15.num_int_register_reads              2156                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1349                       # number of times the integer registers were written
system.cpu15.num_load_insts                       383                       # Number of load instructions
system.cpu15.num_mem_refs                         615                       # number of memory refs
system.cpu15.num_store_insts                      232                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.19%      1.19% # Class of executed instruction
system.cpu15.op_class::IntAlu                    1286     66.74%     67.93% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.05%     67.98% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.10%     68.09% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     68.09% # Class of executed instruction
system.cpu15.op_class::MemRead                    386     20.03%     88.12% # Class of executed instruction
system.cpu15.op_class::MemWrite                   217     11.26%     99.38% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.38% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.62%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1927                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean          38500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value        38500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     527955500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED        38500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    315954.76                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               43435.20                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    24685.20                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       92.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   136.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       23.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    65.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.95                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.91                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    136365186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            136365186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    202305329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           202305329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     65940143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            65940143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          429                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   142.620047                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   110.243245                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   134.404737                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          219     51.05%     51.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          145     33.80%     84.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           38      8.86%     93.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           15      3.50%     97.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            5      1.17%     98.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            2      0.47%     98.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.47%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.23%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          429                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 48640                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  72000                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  23360                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12544                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               34816                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        72000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             72000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        34816                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          34816                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1125                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     29342.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        48640                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 92122258.965064004064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     33010750                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          544                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  21079835.02                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12544                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 23757845.733095455915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  11467430250                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  317                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2175                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               185                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1125                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1125                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          544                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               544                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   53.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               58                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               58                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               33                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               75                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               94                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               27                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              99                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              68                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              72                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              45                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              30                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000489296000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     67.545455                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    55.156177                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    49.399117                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            2     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            3     27.27%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            1      9.09%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    738                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1125                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1125                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                48.29                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     367                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   365                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3800000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    527328500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               33010750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    18760750                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.818182                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.808292                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.603023                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              10     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 544                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       544                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               70.48                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    160                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            13251360                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      146631360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           504.524426                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      4600500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     48496500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    122681250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     14784750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    321571000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2377920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  614790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       47110560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2077740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        15505380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             266385870                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           490424250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            19985340                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1906380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      176623050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           534.883379                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1590000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     17391000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      5512500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN     87934750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     28232750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    387333000                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1313280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1013265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       33760800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3348660                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         2427480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             282415215                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           480780250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                856080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    347853.00                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               43612.14                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    24862.14                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       88.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   124.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       26.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    59.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     23.48                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.89                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    124607477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            124607477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    183880877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           183880877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     59273401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            59273401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          398                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   151.155779                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   116.078185                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   137.478740                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          189     47.49%     47.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          139     34.92%     82.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           42     10.55%     92.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           14      3.52%     96.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            8      2.01%     98.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            3      0.75%     99.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.25%     99.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          398                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 46656                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  65792                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  19136                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13760                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               31296                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        65792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             65792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        31296                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          31296                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1028                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     30927.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        46656                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 88364640.507278501987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     31793250                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          489                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  23560274.03                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13760                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 26060902.207222055644                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  11520974000                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  243                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2064                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               203                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1028                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1028                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          489                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               489                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   55.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               43                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               13                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               78                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             101                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              90                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              78                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              60                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              53                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              41                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              30                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000479562750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     57.333333                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.418723                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    49.109031                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            3     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            2     16.67%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     16.67%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111            2     16.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    706                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1028                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1028                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1028                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                49.66                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     362                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   299                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3645000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    527693000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               31793250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    18124500                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.916667                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.904680                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.668558                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     83.33%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      8.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 489                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       489                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               74.39                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    183                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            12428280                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  949620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      139630050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           511.730900                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3367500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     29358250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    160184750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     12500750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    306202750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1915680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  504735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       61511040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1699320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        12568800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             270190845                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           490683500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                261000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            23864760                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      177784710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           536.795844                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1595000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      1177000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     81170250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     36738000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    389893750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1319040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1005675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       31168800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3505740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    834840.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             283424985                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           471189750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                861300                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    351283.43                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               39548.77                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    20798.77                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       88.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   123.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       25.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    59.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.26                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.90                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    123152915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            123152915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    182183888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           182183888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     59030974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            59030974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          393                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   152.264631                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   116.605383                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   141.880415                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          186     47.33%     47.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          138     35.11%     82.44% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           39      9.92%     92.37% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           17      4.33%     96.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            6      1.53%     98.22% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            2      0.51%     98.73% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            1      0.25%     98.98% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            3      0.76%     99.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            1      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          393                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 46912                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  65024                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  18112                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               31168                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        65024                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             65024                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        31168                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          31168                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1016                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28532.73                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        46912                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 88849494.501831471920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     28989250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          487                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  21892797.74                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        13696                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 25939688.708583813161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  10661792500                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  241                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2075                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1016                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1016                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          487                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               487                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   56.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               25                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               90                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               74                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               27                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              84                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              75                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              85                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              41                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              57                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              57                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              41                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              17                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              37                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000360369250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     57.833333                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    44.627498                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    44.055406                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-23            2     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            4     33.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-103            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::112-119            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::144-151            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    718                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1016                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1016                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                50.34                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     369                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   283                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   3665000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    527979000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               28989250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    15245500                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     487                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 487                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       487                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               74.39                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    183                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            11901600                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1035300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      135512940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           491.845277                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      1713000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     62327500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    139115500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     12298000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    297200000                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1256160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  550275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       53422080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1899240                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        17719500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             259691355                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           494025000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            17930490                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1785000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      189194970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           538.294810                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       868000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF       214500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     70852250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     23754000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    414885250                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1030560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  941160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       27198240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3334380                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy    614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             284216430                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           481794750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                986580                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    317241.59                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               43651.74                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    24901.74                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       90.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   135.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       25.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    66.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.63                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.91                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    135274264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            135274264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    201699262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           201699262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     66424997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            66424997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          430                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   142.586047                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   110.068766                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   136.646519                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          222     51.63%     51.63% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          142     33.02%     84.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           44     10.23%     94.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           11      2.56%     97.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            3      0.70%     98.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            3      0.70%     98.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.23%     99.07% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          430                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 47872                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  71424                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  23552                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               35072                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        71424                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             71424                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        35072                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          35072                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1116                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     29257.62                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        47872                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 90667696.981405094266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     32651500                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          548                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  19566099.00                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        13696                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 25939688.708583813161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  10722222250                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  310                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2165                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1116                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1116                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          548                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               548                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   53.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               58                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               21                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               43                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               92                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               77                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             106                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              70                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              69                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              42                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              55                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              60                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              35                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              17                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              37                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000368277250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     61.166667                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    49.163336                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    48.512104                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            4     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            3     25.00%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-87            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::136-143            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    733                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1116                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1116                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                47.33                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     354                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   368                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   3740000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    527890000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               32651500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    18626500                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 548                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       548                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               74.37                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    177                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            12779970                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1135260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      145322640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           495.438954                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      1798500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     63969000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    113922000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     14288750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    318675750                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1241760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  603405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       43748640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2106300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        18149100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             261588795                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           493590250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            19404510                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1942080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      183954960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           537.769208                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1320000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      2469500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN     76407500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     26979250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    403397750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1206240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1028445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       29345280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3234420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy    1697280.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             283938915                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           482082000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                944820                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         515     26.30%     26.30% |         472     24.11%     50.41% |         470     24.00%     74.41% |         501     25.59%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         1958                      
system.ruby.Directory_Controller.Data    |         544     26.31%     26.31% |         489     23.65%     49.95% |         487     23.55%     73.50% |         548     26.50%    100.00%
system.ruby.Directory_Controller.Data::total         2068                      
system.ruby.Directory_Controller.Fetch   |        1125     26.25%     26.25% |        1028     23.99%     50.25% |        1016     23.71%     73.96% |        1116     26.04%    100.00%
system.ruby.Directory_Controller.Fetch::total         4285                      
system.ruby.Directory_Controller.I.Fetch |        1125     26.25%     26.25% |        1028     23.99%     50.25% |        1016     23.71%     73.96% |        1116     26.04%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4285                      
system.ruby.Directory_Controller.IM.Memory_Data |        1125     26.27%     26.27% |        1027     23.98%     50.25% |        1016     23.72%     73.97% |        1115     26.03%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4283                      
system.ruby.Directory_Controller.M.CleanReplacement |         515     26.30%     26.30% |         472     24.11%     50.41% |         470     24.00%     74.41% |         501     25.59%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         1958                      
system.ruby.Directory_Controller.M.Data  |         544     26.31%     26.31% |         489     23.65%     49.95% |         487     23.55%     73.50% |         548     26.50%    100.00%
system.ruby.Directory_Controller.M.Data::total         2068                      
system.ruby.Directory_Controller.MI.Memory_Ack |         543     26.31%     26.31% |         489     23.69%     50.00% |         485     23.50%     73.50% |         547     26.50%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         2064                      
system.ruby.Directory_Controller.Memory_Ack |         543     26.31%     26.31% |         489     23.69%     50.00% |         485     23.50%     73.50% |         547     26.50%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         2064                      
system.ruby.Directory_Controller.Memory_Data |        1125     26.27%     26.27% |        1027     23.98%     50.25% |        1016     23.72%     73.97% |        1115     26.03%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4283                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       143419                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      143419    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       143419                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       148586                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.667344                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.147334                      
system.ruby.IFETCH.latency_hist_seqr::stdev    24.549904                      
system.ruby.IFETCH.latency_hist_seqr     |      147165     99.04%     99.04% |        1357      0.91%     99.96% |          15      0.01%     99.97% |           8      0.01%     99.97% |           9      0.01%     99.98% |           6      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          26      0.02%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       148586                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5167                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    77.704084                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    52.057104                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   107.957557                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3746     72.50%     72.50% |        1357     26.26%     98.76% |          15      0.29%     99.05% |           8      0.15%     99.21% |           9      0.17%     99.38% |           6      0.12%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |          26      0.50%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5167                      
system.ruby.L1Cache_Controller.Ack       |           6      9.23%      9.23% |           5      7.69%     16.92% |           1      1.54%     18.46% |           3      4.62%     23.08% |           4      6.15%     29.23% |           3      4.62%     33.85% |           6      9.23%     43.08% |           3      4.62%     47.69% |           3      4.62%     52.31% |           3      4.62%     56.92% |           3      4.62%     61.54% |           4      6.15%     67.69% |           4      6.15%     73.85% |           4      6.15%     80.00% |           4      6.15%     86.15% |           9     13.85%    100.00%
system.ruby.L1Cache_Controller.Ack::total           65                      
system.ruby.L1Cache_Controller.Ack_all   |           5      8.77%      8.77% |           2      3.51%     12.28% |           1      1.75%     14.04% |           3      5.26%     19.30% |           4      7.02%     26.32% |           3      5.26%     31.58% |           4      7.02%     38.60% |           3      5.26%     43.86% |           3      5.26%     49.12% |           3      5.26%     54.39% |           3      5.26%     59.65% |           4      7.02%     66.67% |           4      7.02%     73.68% |           4      7.02%     80.70% |           4      7.02%     87.72% |           7     12.28%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           57                      
system.ruby.L1Cache_Controller.Data      |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      4.48%      4.48% |           4      5.97%     10.45% |           2      2.99%     13.43% |           4      5.97%     19.40% |           3      4.48%     23.88% |           4      5.97%     29.85% |           4      5.97%     35.82% |           4      5.97%     41.79% |           4      5.97%     47.76% |           4      5.97%     53.73% |           5      7.46%     61.19% |           4      5.97%     67.16% |           5      7.46%     74.63% |           3      4.48%     79.10% |           5      7.46%     86.57% |           9     13.43%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           67                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3901     82.21%     82.21% |          59      1.24%     83.46% |          58      1.22%     84.68% |          58      1.22%     85.90% |          58      1.22%     87.12% |          56      1.18%     88.30% |          57      1.20%     89.50% |          54      1.14%     90.64% |          56      1.18%     91.82% |          60      1.26%     93.09% |          57      1.20%     94.29% |          64      1.35%     95.64% |          52      1.10%     96.73% |          54      1.14%     97.87% |          52      1.10%     98.97% |          49      1.03%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4745                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6222     78.98%     78.98% |         107      1.36%     80.34% |         117      1.49%     81.82% |         110      1.40%     83.22% |         106      1.35%     84.56% |         115      1.46%     86.02% |         113      1.43%     87.46% |         111      1.41%     88.87% |         114      1.45%     90.31% |         115      1.46%     91.77% |         118      1.50%     93.27% |         100      1.27%     94.54% |         105      1.33%     95.87% |         111      1.41%     97.28% |         106      1.35%     98.63% |         108      1.37%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7878                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.60%      0.60% |          15      9.04%      9.64% |           8      4.82%     14.46% |           9      5.42%     19.88% |          13      7.83%     27.71% |          11      6.63%     34.34% |           8      4.82%     39.16% |          11      6.63%     45.78% |           8      4.82%     50.60% |          10      6.02%     56.63% |           5      3.01%     59.64% |          36     21.69%     81.33% |          10      6.02%     87.35% |           4      2.41%     89.76% |           9      5.42%     95.18% |           8      4.82%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          166                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3227     97.26%     97.26% |           5      0.15%     97.41% |           5      0.15%     97.56% |           7      0.21%     97.77% |           4      0.12%     97.89% |           5      0.15%     98.04% |           6      0.18%     98.22% |           6      0.18%     98.40% |           8      0.24%     98.64% |           6      0.18%     98.82% |           6      0.18%     99.01% |           6      0.18%     99.19% |           7      0.21%     99.40% |           7      0.21%     99.61% |           7      0.21%     99.82% |           6      0.18%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3318                      
system.ruby.L1Cache_Controller.E.LL      |          90     85.71%     85.71% |           2      1.90%     87.62% |           1      0.95%     88.57% |           1      0.95%     89.52% |           1      0.95%     90.48% |           1      0.95%     91.43% |           1      0.95%     92.38% |           1      0.95%     93.33% |           1      0.95%     94.29% |           1      0.95%     95.24% |           1      0.95%     96.19% |           1      0.95%     97.14% |           1      0.95%     98.10% |           1      0.95%     99.05% |           1      0.95%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          105                      
system.ruby.L1Cache_Controller.E.Load    |        7318     90.70%     90.70% |          50      0.62%     91.32% |          50      0.62%     91.94% |          56      0.69%     92.64% |          52      0.64%     93.28% |          56      0.69%     93.98% |          54      0.67%     94.65% |          46      0.57%     95.22% |          54      0.67%     95.88% |          56      0.69%     96.58% |          49      0.61%     97.19% |          32      0.40%     97.58% |          46      0.57%     98.15% |          57      0.71%     98.86% |          48      0.59%     99.45% |          44      0.55%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8068                      
system.ruby.L1Cache_Controller.E.Store   |         579     51.65%     51.65% |          36      3.21%     54.86% |          41      3.66%     58.52% |          40      3.57%     62.09% |          36      3.21%     65.30% |          38      3.39%     68.69% |          40      3.57%     72.26% |          35      3.12%     75.38% |          37      3.30%     78.68% |          42      3.75%     82.43% |          43      3.84%     86.26% |          18      1.61%     87.87% |          32      2.85%     90.72% |          39      3.48%     94.20% |          32      2.85%     97.06% |          33      2.94%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         1121                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          24     32.00%     32.00% |           2      2.67%     34.67% |           3      4.00%     38.67% |           2      2.67%     41.33% |           4      5.33%     46.67% |           4      5.33%     52.00% |           5      6.67%     58.67% |           2      2.67%     61.33% |           2      2.67%     64.00% |           2      2.67%     66.67% |           2      2.67%     69.33% |           6      8.00%     77.33% |           4      5.33%     82.67% |           4      5.33%     88.00% |           4      5.33%     93.33% |           5      6.67%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           75                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      4.23%      4.23% |           4      5.63%      9.86% |           6      8.45%     18.31% |           5      7.04%     25.35% |           5      7.04%     32.39% |           3      4.23%     36.62% |           4      5.63%     42.25% |           6      8.45%     50.70% |           6      8.45%     59.15% |           6      8.45%     67.61% |           6      8.45%     76.06% |           2      2.82%     78.87% |           4      5.63%     84.51% |           4      5.63%     90.14% |           3      4.23%     94.37% |           4      5.63%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           71                      
system.ruby.L1Cache_Controller.I.Ifetch  |           1      2.86%      2.86% |           3      8.57%     11.43% |           3      8.57%     20.00% |           3      8.57%     28.57% |           3      8.57%     37.14% |           3      8.57%     45.71% |           3      8.57%     54.29% |           3      8.57%     62.86% |           3      8.57%     71.43% |           2      5.71%     77.14% |           2      5.71%     82.86% |           1      2.86%     85.71% |           1      2.86%     88.57% |           1      2.86%     91.43% |           1      2.86%     94.29% |           2      5.71%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           35                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          20     16.53%     16.53% |           8      6.61%     23.14% |           8      6.61%     29.75% |           6      4.96%     34.71% |           8      6.61%     41.32% |           8      6.61%     47.93% |           9      7.44%     55.37% |           8      6.61%     61.98% |           7      5.79%     67.77% |           8      6.61%     74.38% |           8      6.61%     80.99% |           7      5.79%     86.78% |           6      4.96%     91.74% |           5      4.13%     95.87% |           3      2.48%     98.35% |           2      1.65%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          121                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     20.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           10                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.42%      0.42% |          48      6.70%      7.12% |          48      6.70%     13.83% |          49      6.84%     20.67% |          46      6.42%     27.09% |          47      6.56%     33.66% |          46      6.42%     40.08% |          45      6.28%     46.37% |          47      6.56%     52.93% |          50      6.98%     59.92% |          48      6.70%     66.62% |          57      7.96%     74.58% |          47      6.56%     81.15% |          46      6.42%     87.57% |          45      6.28%     93.85% |          44      6.15%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          716                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.33%      0.33% |          40      6.54%      6.86% |          47      7.68%     14.54% |          40      6.54%     21.08% |          38      6.21%     27.29% |          44      7.19%     34.48% |          44      7.19%     41.67% |          40      6.54%     48.20% |          42      6.86%     55.07% |          43      7.03%     62.09% |          48      7.84%     69.93% |          30      4.90%     74.84% |          37      6.05%     80.88% |          42      6.86%     87.75% |          36      5.88%     93.63% |          39      6.37%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          612                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            3                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     85.48%     85.48% |           0      0.00%     85.48% |           2      3.23%     88.71% |           1      1.61%     90.32% |           0      0.00%     90.32% |           1      1.61%     91.94% |           0      0.00%     91.94% |           1      1.61%     93.55% |           1      1.61%     95.16% |           1      1.61%     96.77% |           1      1.61%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           1      1.61%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           62                      
system.ruby.L1Cache_Controller.IM.Data   |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1680     65.57%     65.57% |          58      2.26%     67.84% |          64      2.50%     70.34% |          58      2.26%     72.60% |          56      2.19%     74.79% |          63      2.46%     77.24% |          62      2.42%     79.66% |          58      2.26%     81.93% |          61      2.38%     84.31% |          62      2.42%     86.73% |          66      2.58%     89.31% |          49      1.91%     91.22% |          55      2.15%     93.36% |          60      2.34%     95.71% |          53      2.07%     97.78% |          57      2.22%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2562                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      4.48%      4.48% |           4      5.97%     10.45% |           2      2.99%     13.43% |           4      5.97%     19.40% |           3      4.48%     23.88% |           4      5.97%     29.85% |           4      5.97%     35.82% |           4      5.97%     41.79% |           4      5.97%     47.76% |           4      5.97%     53.73% |           5      7.46%     61.19% |           4      5.97%     67.16% |           5      7.46%     74.63% |           3      4.48%     79.10% |           5      7.46%     86.57% |           9     13.43%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           67                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3901     82.21%     82.21% |          59      1.24%     83.46% |          58      1.22%     84.68% |          58      1.22%     85.90% |          58      1.22%     87.12% |          56      1.18%     88.30% |          57      1.20%     89.50% |          54      1.14%     90.64% |          56      1.18%     91.82% |          60      1.26%     93.09% |          57      1.20%     94.29% |          64      1.35%     95.64% |          52      1.10%     96.73% |          54      1.14%     97.87% |          52      1.10%     98.97% |          49      1.03%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4745                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4489     85.54%     85.54% |          49      0.93%     86.47% |          50      0.95%     87.42% |          51      0.97%     88.40% |          50      0.95%     89.35% |          51      0.97%     90.32% |          51      0.97%     91.29% |          51      0.97%     92.26% |          51      0.97%     93.24% |          51      0.97%     94.21% |          51      0.97%     95.18% |          50      0.95%     96.13% |          50      0.95%     97.08% |          50      0.95%     98.04% |          52      0.99%     99.03% |          51      0.97%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5248                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            6                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            6                      
system.ruby.L1Cache_Controller.Ifetch    |      120308     80.97%     80.97% |        1777      1.20%     82.16% |        2071      1.39%     83.56% |        2002      1.35%     84.91% |        1751      1.18%     86.08% |        1974      1.33%     87.41% |        1939      1.30%     88.72% |        1815      1.22%     89.94% |        1932      1.30%     91.24% |        2022      1.36%     92.60% |        2095      1.41%     94.01% |        1222      0.82%     94.83% |        1694      1.14%     95.97% |        1934      1.30%     97.27% |        1704      1.15%     98.42% |        2346      1.58%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       148586                      
system.ruby.L1Cache_Controller.Inv       |        1286     43.88%     43.88% |         118      4.03%     47.90% |         122      4.16%     52.06% |         113      3.86%     55.92% |         109      3.72%     59.64% |         117      3.99%     63.63% |         116      3.96%     67.59% |         109      3.72%     71.31% |         110      3.75%     75.06% |         115      3.92%     78.98% |         117      3.99%     82.98% |         109      3.72%     86.69% |         103      3.51%     90.21% |         103      3.51%     93.72% |          94      3.21%     96.93% |          90      3.07%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2931                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           2     25.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           1     11.11%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           1     11.11%     55.56% |           1     11.11%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total            9                      
system.ruby.L1Cache_Controller.L.LL      |           1      5.00%      5.00% |           0      0.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           8     40.00%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           20                      
system.ruby.L1Cache_Controller.L.Load    |         317     88.55%     88.55% |           2      0.56%     89.11% |           2      0.56%     89.66% |           2      0.56%     90.22% |           2      0.56%     90.78% |           2      0.56%     91.34% |           2      0.56%     91.90% |           2      0.56%     92.46% |           2      0.56%     93.02% |           1      0.28%     93.30% |           2      0.56%     93.85% |           2      0.56%     94.41% |           2      0.56%     94.97% |           2      0.56%     95.53% |           2      0.56%     96.09% |          14      3.91%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          358                      
system.ruby.L1Cache_Controller.L.Store   |         596     85.26%     85.26% |           5      0.72%     85.98% |           6      0.86%     86.84% |           6      0.86%     87.70% |           6      0.86%     88.56% |           6      0.86%     89.41% |           6      0.86%     90.27% |           6      0.86%     91.13% |           6      0.86%     91.99% |           4      0.57%     92.56% |           6      0.86%     93.42% |           6      0.86%     94.28% |           6      0.86%     95.14% |           6      0.86%     95.99% |           7      1.00%     97.00% |          21      3.00%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          699                      
system.ruby.L1Cache_Controller.L.Unlock  |         253     78.09%     78.09% |           4      1.23%     79.32% |           4      1.23%     80.56% |           4      1.23%     81.79% |           4      1.23%     83.02% |           4      1.23%     84.26% |           4      1.23%     85.49% |           4      1.23%     86.73% |           4      1.23%     87.96% |           4      1.23%     89.20% |           4      1.23%     90.43% |           4      1.23%     91.67% |           4      1.23%     92.90% |           4      1.23%     94.14% |           5      1.54%     95.68% |          14      4.32%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          324                      
system.ruby.L1Cache_Controller.L1_Replacement |       10089     93.25%     93.25% |          48      0.44%     93.70% |          46      0.43%     94.12% |          48      0.44%     94.57% |          49      0.45%     95.02% |          49      0.45%     95.47% |          50      0.46%     95.93% |          49      0.45%     96.39% |          49      0.45%     96.84% |          51      0.47%     97.31% |          50      0.46%     97.77% |          49      0.45%     98.23% |          46      0.43%     98.65% |          47      0.43%     99.08% |          50      0.46%     99.55% |          49      0.45%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10819                      
system.ruby.L1Cache_Controller.LL        |         254     73.84%     73.84% |           4      1.16%     75.00% |           5      1.45%     76.45% |           5      1.45%     77.91% |           5      1.45%     79.36% |           5      1.45%     80.81% |           5      1.45%     82.27% |           5      1.45%     83.72% |           5      1.45%     85.17% |           5      1.45%     86.63% |           5      1.45%     88.08% |           4      1.16%     89.24% |           4      1.16%     90.41% |           5      1.45%     91.86% |           6      1.74%     93.60% |          22      6.40%    100.00%
system.ruby.L1Cache_Controller.LL::total          344                      
system.ruby.L1Cache_Controller.Load      |       20052     78.44%     78.44% |         354      1.38%     79.83% |         416      1.63%     81.45% |         400      1.56%     83.02% |         346      1.35%     84.37% |         394      1.54%     85.91% |         387      1.51%     87.43% |         360      1.41%     88.84% |         386      1.51%     90.35% |         404      1.58%     91.93% |         421      1.65%     93.57% |         232      0.91%     94.48% |         335      1.31%     95.79% |         387      1.51%     97.30% |         328      1.28%     98.59% |         361      1.41%    100.00%
system.ruby.L1Cache_Controller.Load::total        25563                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          23     37.70%     37.70% |           1      1.64%     39.34% |           2      3.28%     42.62% |           2      3.28%     45.90% |           2      3.28%     49.18% |           3      4.92%     54.10% |           3      4.92%     59.02% |           2      3.28%     62.30% |           2      3.28%     65.57% |           2      3.28%     68.85% |           2      3.28%     72.13% |           4      6.56%     78.69% |           3      4.92%     83.61% |           3      4.92%     88.52% |           4      6.56%     95.08% |           3      4.92%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           61                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.26%      4.26% |           3      6.38%     10.64% |           4      8.51%     19.15% |           3      6.38%     25.53% |           3      6.38%     31.91% |           2      4.26%     36.17% |           3      6.38%     42.55% |           4      8.51%     51.06% |           4      8.51%     59.57% |           4      8.51%     68.09% |           4      8.51%     76.60% |           1      2.13%     78.72% |           3      6.38%     85.11% |           2      4.26%     89.36% |           2      4.26%     93.62% |           3      6.38%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           47                      
system.ruby.L1Cache_Controller.M.Inv     |           5      0.41%      0.41% |          83      6.76%      7.17% |          93      7.58%     14.75% |          86      7.01%     21.76% |          78      6.36%     28.12% |          87      7.09%     35.21% |          89      7.25%     42.46% |          80      6.52%     48.98% |          84      6.85%     55.83% |          88      7.17%     63.00% |          95      7.74%     70.74% |          55      4.48%     75.22% |          76      6.19%     81.42% |          84      6.85%     88.26% |          72      5.87%     94.13% |          72      5.87%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total         1227                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2371     93.86%     93.86% |          10      0.40%     94.26% |           9      0.36%     94.62% |           9      0.36%     94.97% |          12      0.48%     95.45% |          11      0.44%     95.88% |          10      0.40%     96.28% |          10      0.40%     96.67% |          10      0.40%     97.07% |          12      0.48%     97.55% |          10      0.40%     97.94% |          11      0.44%     98.38% |           8      0.32%     98.69% |          10      0.40%     99.09% |          11      0.44%     99.52% |          12      0.48%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2526                      
system.ruby.L1Cache_Controller.M.LL      |         108     81.20%     81.20% |           1      0.75%     81.95% |           1      0.75%     82.71% |           1      0.75%     83.46% |           1      0.75%     84.21% |           1      0.75%     84.96% |           1      0.75%     85.71% |           1      0.75%     86.47% |           1      0.75%     87.22% |           1      0.75%     87.97% |           1      0.75%     88.72% |           1      0.75%     89.47% |           1      0.75%     90.23% |           1      0.75%     90.98% |           2      1.50%     92.48% |          10      7.52%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          133                      
system.ruby.L1Cache_Controller.M.Load    |        8456     70.81%     70.81% |         224      1.88%     72.69% |         282      2.36%     75.05% |         258      2.16%     77.21% |         214      1.79%     79.01% |         256      2.14%     81.15% |         250      2.09%     83.24% |         230      1.93%     85.17% |         245      2.05%     87.22% |         255      2.14%     89.36% |         273      2.29%     91.64% |         113      0.95%     92.59% |         207      1.73%     94.32% |         250      2.09%     96.42% |         200      1.67%     98.09% |         228      1.91%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        11941                      
system.ruby.L1Cache_Controller.M.Store   |       13400     87.57%     87.57% |         125      0.82%     88.39% |         139      0.91%     89.30% |         138      0.90%     90.20% |         121      0.79%     90.99% |         133      0.87%     91.86% |         128      0.84%     92.69% |         126      0.82%     93.52% |         132      0.86%     94.38% |         136      0.89%     95.27% |         135      0.88%     96.15% |          99      0.65%     96.80% |         122      0.80%     97.60% |         131      0.86%     98.45% |         119      0.78%     99.23% |         118      0.77%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15302                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M_I.Load  |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           20                      
system.ruby.L1Cache_Controller.M_I.Store |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            7                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5597     95.79%     95.79% |          15      0.26%     96.05% |          14      0.24%     96.29% |          16      0.27%     96.56% |          16      0.27%     96.83% |          16      0.27%     97.11% |          16      0.27%     97.38% |          16      0.27%     97.66% |          18      0.31%     97.96% |          18      0.31%     98.27% |          16      0.27%     98.55% |          17      0.29%     98.84% |          15      0.26%     99.09% |          17      0.29%     99.38% |          18      0.31%     99.69% |          18      0.31%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5843                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4483     87.35%     87.35% |          43      0.84%     88.19% |          43      0.84%     89.03% |          43      0.84%     89.87% |          43      0.84%     90.71% |          43      0.84%     91.54% |          43      0.84%     92.38% |          43      0.84%     93.22% |          43      0.84%     94.06% |          43      0.84%     94.89% |          43      0.84%     95.73% |          43      0.84%     96.57% |          43      0.84%     97.41% |          43      0.84%     98.25% |          45      0.88%     99.12% |          45      0.88%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5132                      
system.ruby.L1Cache_Controller.NP.Inv    |        1259     91.70%     91.70% |          11      0.80%     92.50% |           9      0.66%     93.15% |           9      0.66%     93.81% |           9      0.66%     94.46% |           9      0.66%     95.12% |           8      0.58%     95.70% |           8      0.58%     96.29% |           8      0.58%     96.87% |           8      0.58%     97.45% |           8      0.58%     98.03% |           7      0.51%     98.54% |           8      0.58%     99.13% |           6      0.44%     99.56% |           4      0.29%     99.85% |           2      0.15%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1373                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3906     93.27%     93.27% |          18      0.43%     93.70% |          17      0.41%     94.10% |          19      0.45%     94.56% |          19      0.45%     95.01% |          19      0.45%     95.46% |          20      0.48%     95.94% |          19      0.45%     96.39% |          19      0.45%     96.85% |          21      0.50%     97.35% |          20      0.48%     97.83% |          19      0.45%     98.28% |          17      0.41%     98.69% |          18      0.43%     99.12% |          19      0.45%     99.57% |          18      0.43%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4188                      
system.ruby.L1Cache_Controller.NP.Store  |        1679     85.75%     85.75% |          19      0.97%     86.72% |          18      0.92%     87.64% |          18      0.92%     88.56% |          19      0.97%     89.53% |          19      0.97%     90.50% |          19      0.97%     91.47% |          19      0.97%     92.44% |          19      0.97%     93.41% |          19      0.97%     94.38% |          19      0.97%     95.35% |          19      0.97%     96.32% |          18      0.92%     97.24% |          18      0.92%     98.16% |          18      0.92%     99.08% |          18      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1958                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115824     80.76%     80.76% |        1731      1.21%     81.97% |        2025      1.41%     83.38% |        1956      1.36%     84.74% |        1705      1.19%     85.93% |        1928      1.34%     87.28% |        1893      1.32%     88.59% |        1769      1.23%     89.83% |        1886      1.32%     91.14% |        1977      1.38%     92.52% |        2050      1.43%     93.95% |        1178      0.82%     94.77% |        1650      1.15%     95.92% |        1890      1.32%     97.24% |        1658      1.16%     98.40% |        2299      1.60%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       143419                      
system.ruby.L1Cache_Controller.S.Inv     |          21     13.46%     13.46% |           9      5.77%     19.23% |          11      7.05%     26.28% |           9      5.77%     32.05% |           9      5.77%     37.82% |          10      6.41%     44.23% |          10      6.41%     50.64% |           9      5.77%     56.41% |           9      5.77%     62.18% |           8      5.13%     67.31% |           8      5.13%     72.44% |          10      6.41%     78.85% |           9      5.77%     84.62% |           8      5.13%     89.74% |           8      5.13%     94.87% |           8      5.13%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          156                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4471     92.11%     92.11% |          25      0.52%     92.62% |          24      0.49%     93.12% |          26      0.54%     93.65% |          25      0.52%     94.17% |          25      0.52%     94.68% |          25      0.52%     95.20% |          25      0.52%     95.71% |          24      0.49%     96.21% |          25      0.52%     96.72% |          26      0.54%     97.26% |          25      0.52%     97.78% |          25      0.52%     98.29% |          25      0.52%     98.81% |          29      0.60%     99.40% |          29      0.60%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4854                      
system.ruby.L1Cache_Controller.S.LL      |           2      8.70%      8.70% |           1      4.35%     13.04% |           0      0.00%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           2      8.70%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           2      8.70%     56.52% |           2      8.70%     65.22% |           2      8.70%     73.91% |           1      4.35%     78.26% |           2      8.70%     86.96% |           3     13.04%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           23                      
system.ruby.L1Cache_Controller.S.Load    |          32     11.76%     11.76% |          12      4.41%     16.18% |          17      6.25%     22.43% |          16      5.88%     28.31% |          13      4.78%     33.09% |          14      5.15%     38.24% |          15      5.51%     43.75% |          18      6.62%     50.37% |          19      6.99%     57.35% |          21      7.72%     65.07% |          29     10.66%     75.74% |           9      3.31%     79.04% |          16      5.88%     84.93% |          14      5.15%     90.07% |          14      5.15%     95.22% |          13      4.78%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          272                      
system.ruby.L1Cache_Controller.S.Store   |           2      6.45%      6.45% |           1      3.23%      9.68% |           1      3.23%     12.90% |           2      6.45%     19.35% |           2      6.45%     25.81% |           2      6.45%     32.26% |           2      6.45%     38.71% |           2      6.45%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           2      6.45%     64.52% |           2      6.45%     70.97% |           2      6.45%     77.42% |           2      6.45%     83.87% |           2      6.45%     90.32% |           3      9.68%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           31                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.SL.Ack    |           3     10.34%     10.34% |           4     13.79%     24.14% |           0      0.00%     24.14% |           1      3.45%     27.59% |           2      6.90%     34.48% |           1      3.45%     37.93% |           2      6.90%     44.83% |           1      3.45%     48.28% |           1      3.45%     51.72% |           1      3.45%     55.17% |           1      3.45%     58.62% |           2      6.90%     65.52% |           2      6.90%     72.41% |           2      6.90%     79.31% |           1      3.45%     82.76% |           5     17.24%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           29                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      8.33%      8.33% |           1      4.17%     12.50% |           0      0.00%     12.50% |           1      4.17%     16.67% |           2      8.33%     25.00% |           1      4.17%     29.17% |           2      8.33%     37.50% |           1      4.17%     41.67% |           1      4.17%     45.83% |           1      4.17%     50.00% |           1      4.17%     54.17% |           2      8.33%     62.50% |           2      8.33%     70.83% |           2      8.33%     79.17% |           1      4.17%     83.33% |           4     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           24                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            3                      
system.ruby.L1Cache_Controller.SM.Ack    |           3      9.09%      9.09% |           1      3.03%     12.12% |           1      3.03%     15.15% |           2      6.06%     21.21% |           2      6.06%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           2      6.06%     51.52% |           2      6.06%     57.58% |           2      6.06%     63.64% |           2      6.06%     69.70% |           2      6.06%     75.76% |           2      6.06%     81.82% |           3      9.09%     90.91% |           3      9.09%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           33                      
system.ruby.L1Cache_Controller.SM.Ack_all |           3      9.09%      9.09% |           1      3.03%     12.12% |           1      3.03%     15.15% |           2      6.06%     21.21% |           2      6.06%     27.27% |           2      6.06%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           2      6.06%     51.52% |           2      6.06%     57.58% |           2      6.06%     63.64% |           2      6.06%     69.70% |           2      6.06%     75.76% |           2      6.06%     81.82% |           3      9.09%     90.91% |           3      9.09%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           33                      
system.ruby.L1Cache_Controller.Store     |       16265     82.44%     82.44% |         226      1.15%     83.58% |         252      1.28%     84.86% |         244      1.24%     86.10% |         222      1.13%     87.22% |         242      1.23%     88.45% |         239      1.21%     89.66% |         228      1.16%     90.82% |         238      1.21%     92.02% |         246      1.25%     93.27% |         253      1.28%     94.55% |         174      0.88%     95.43% |         217      1.10%     96.53% |         238      1.21%     97.74% |         214      1.08%     98.82% |         232      1.18%    100.00%
system.ruby.L1Cache_Controller.Store::total        19730                      
system.ruby.L1Cache_Controller.Unlock    |         253     78.09%     78.09% |           4      1.23%     79.32% |           4      1.23%     80.56% |           4      1.23%     81.79% |           4      1.23%     83.02% |           4      1.23%     84.26% |           4      1.23%     85.49% |           4      1.23%     86.73% |           4      1.23%     87.96% |           4      1.23%     89.20% |           4      1.23%     90.43% |           4      1.23%     91.67% |           4      1.23%     92.90% |           4      1.23%     94.14% |           5      1.54%     95.68% |          14      4.32%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          324                      
system.ruby.L1Cache_Controller.WB_Ack    |        5598     95.79%     95.79% |          15      0.26%     96.05% |          14      0.24%     96.29% |          16      0.27%     96.56% |          16      0.27%     96.83% |          16      0.27%     97.11% |          16      0.27%     97.38% |          16      0.27%     97.66% |          18      0.31%     97.96% |          18      0.31%     98.27% |          16      0.27%     98.55% |          17      0.29%     98.84% |          15      0.26%     99.09% |          17      0.29%     99.38% |          18      0.31%     99.69% |          18      0.31%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5844                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           0      0.00%      0.00% |          28     19.44%     19.44% |          20     13.89%     33.33% |          22     15.28%     48.61% |           0      0.00%     48.61% |           0      0.00%     48.61% |           8      5.56%     54.17% |           0      0.00%     54.17% |           0      0.00%     54.17% |          16     11.11%     65.28% |          30     20.83%     86.11% |           5      3.47%     89.58% |           2      1.39%     90.97% |           2      1.39%     92.36% |          11      7.64%    100.00%
system.ruby.L2Cache_Controller.Ack::total          144                      
system.ruby.L2Cache_Controller.Ack_all   |          69      4.63%      4.63% |          59      3.96%      8.60% |          77      5.17%     13.77% |          99      6.65%     20.42% |         134      9.00%     29.42% |          73      4.90%     34.32% |          75      5.04%     39.36% |         102      6.85%     46.21% |          84      5.64%     51.85% |          66      4.43%     56.28% |          94      6.31%     62.59% |         124      8.33%     70.92% |         177     11.89%     82.81% |          92      6.18%     88.99% |          80      5.37%     94.36% |          84      5.64%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1489                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         372      5.01%      5.01% |         570      7.68%     12.69% |         315      4.24%     16.93% |         394      5.31%     22.23% |         614      8.27%     30.50% |         480      6.46%     36.96% |         242      3.26%     40.22% |         296      3.99%     44.21% |         218      2.94%     47.15% |         225      3.03%     50.18% |         305      4.11%     54.28% |         890     11.98%     66.27% |        1293     17.41%     83.68% |         549      7.39%     91.07% |         371      5.00%     96.07% |         292      3.93%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7426                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            2                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          68      4.53%      4.53% |          76      5.06%      9.59% |          73      4.86%     14.46% |          33      2.20%     16.66% |          36      2.40%     19.05% |          30      2.00%     21.05% |          29      1.93%     22.98% |          35      2.33%     25.32% |          34      2.27%     27.58% |          32      2.13%     29.71% |          80      5.33%     35.04% |         601     40.04%     75.08% |         118      7.86%     82.94% |          75      5.00%     87.94% |          98      6.53%     94.47% |          83      5.53%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1501                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           3     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           1      5.26%      5.26% |           0      0.00%      5.26% |           4     21.05%     26.32% |           0      0.00%     26.32% |           1      5.26%     31.58% |           0      0.00%     31.58% |           0      0.00%     31.58% |           0      0.00%     31.58% |           3     15.79%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           5     26.32%     73.68% |           5     26.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           19                      
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean::total            4                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          72      5.08%      5.08% |          63      4.45%      9.53% |          81      5.72%     15.25% |         106      7.49%     22.74% |         141      9.96%     32.70% |          83      5.86%     38.56% |          82      5.79%     44.35% |         109      7.70%     52.05% |          92      6.50%     58.55% |          71      5.01%     63.56% |          88      6.21%     69.77% |          90      6.36%     76.13% |          85      6.00%     82.13% |          86      6.07%     88.21% |          82      5.79%     94.00% |          85      6.00%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1416                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           3     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      4.35%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           4     17.39%     21.74% |          18     78.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           23                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          42      3.08%      3.08% |          51      3.74%      6.82% |          46      3.37%     10.19% |          41      3.01%     13.20% |          49      3.59%     16.79% |          26      1.91%     18.70% |          22      1.61%     20.31% |          63      4.62%     24.93% |          30      2.20%     27.13% |          31      2.27%     29.40% |          56      4.11%     33.50% |          81      5.94%     39.44% |         684     50.15%     89.59% |          55      4.03%     93.62% |          53      3.89%     97.51% |          34      2.49%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1364                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |          28     20.00%     20.00% |          20     14.29%     34.29% |          22     15.71%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           8      5.71%     55.71% |           0      0.00%     55.71% |           0      0.00%     55.71% |          14     10.00%     65.71% |          30     21.43%     87.14% |           5      3.57%     90.71% |           1      0.71%     91.43% |           1      0.71%     92.14% |          11      7.86%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          140                      
system.ruby.L2Cache_Controller.I_I.Ack_all |          67      5.08%      5.08% |          58      4.39%      9.47% |          75      5.68%     15.15% |          97      7.35%     22.50% |         134     10.15%     32.65% |          73      5.53%     38.18% |          75      5.68%     43.86% |         102      7.73%     51.59% |          84      6.36%     57.95% |          66      5.00%     62.95% |          83      6.29%     69.24% |          86      6.52%     75.76% |          81      6.14%     81.89% |          82      6.21%     88.11% |          78      5.91%     94.02% |          79      5.98%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1320                      
system.ruby.L2Cache_Controller.L1_GETS   |         237      4.70%      4.70% |         421      8.35%     13.06% |         189      3.75%     16.81% |         310      6.15%     22.96% |         523     10.38%     33.33% |         384      7.62%     40.95% |         149      2.96%     43.91% |         187      3.71%     47.62% |         123      2.44%     50.06% |         164      3.25%     53.31% |         222      4.40%     57.72% |         276      5.48%     63.19% |        1095     21.73%     84.92% |         403      8.00%     92.92% |         160      3.17%     96.09% |         197      3.91%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         5040                      
system.ruby.L2Cache_Controller.L1_GETX   |         142      5.11%      5.11% |         170      6.11%     11.22% |         127      4.57%     15.79% |          84      3.02%     18.81% |          91      3.27%     22.08% |         113      4.06%     26.14% |          93      3.34%     29.49% |         113      4.06%     33.55% |          97      3.49%     37.04% |          61      2.19%     39.23% |         101      3.63%     42.86% |         757     27.22%     70.08% |         278     10.00%     80.08% |         147      5.29%     85.36% |         225      8.09%     93.46% |         182      6.54%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2781                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         231      4.47%      4.47% |         180      3.48%      7.95% |         450      8.71%     16.66% |         273      5.28%     21.95% |         310      6.00%     27.95% |         280      5.42%     33.37% |         291      5.63%     39.00% |         289      5.59%     44.59% |         274      5.30%     49.89% |         187      3.62%     53.51% |         471      9.12%     62.63% |         572     11.07%     73.70% |         309      5.98%     79.68% |         299      5.79%     85.47% |         275      5.32%     90.79% |         476      9.21%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5167                      
system.ruby.L2Cache_Controller.L1_PUTX   |         326      5.58%      5.58% |         537      9.19%     14.77% |         258      4.41%     19.18% |         389      6.66%     25.84% |         602     10.30%     36.14% |         474      8.11%     44.25% |         235      4.02%     48.27% |         284      4.86%     53.13% |         214      3.66%     56.79% |         222      3.80%     60.59% |         276      4.72%     65.31% |         300      5.13%     70.45% |         615     10.52%     80.97% |         510      8.73%     89.70% |         354      6.06%     95.76% |         248      4.24%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5844                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          15     27.78%     27.78% |           0      0.00%     27.78% |          15     27.78%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1      1.85%     57.41% |           0      0.00%     57.41% |           0      0.00%     57.41% |           0      0.00%     57.41% |          23     42.59%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           54                      
system.ruby.L2Cache_Controller.L2_Replacement |          62      6.87%      6.87% |          68      7.54%     14.41% |          67      7.43%     21.84% |          41      4.55%     26.39% |          37      4.10%     30.49% |          29      3.22%     33.70% |          28      3.10%     36.81% |          38      4.21%     41.02% |          32      3.55%     44.57% |          29      3.22%     47.78% |          72      7.98%     55.76% |          62      6.87%     62.64% |          78      8.65%     71.29% |          76      8.43%     79.71% |         101     11.20%     90.91% |          82      9.09%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          902                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         104      3.23%      3.23% |         106      3.29%      6.52% |         118      3.66%     10.19% |         123      3.82%     14.01% |         173      5.37%     19.38% |          94      2.92%     22.30% |          89      2.76%     25.06% |         153      4.75%     29.81% |         108      3.35%     33.17% |          89      2.76%     35.93% |         136      4.22%     40.16% |         715     22.20%     62.36% |         868     26.96%     89.32% |         124      3.85%     93.17% |         116      3.60%     96.77% |         104      3.23%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3220                      
system.ruby.L2Cache_Controller.M.L1_GETS |         177      5.23%      5.23% |         349     10.32%     15.55% |         128      3.78%     19.34% |         269      7.95%     27.29% |         474     14.02%     41.31% |         341     10.08%     51.39% |         127      3.76%     55.14% |         120      3.55%     58.69% |          91      2.69%     61.38% |         133      3.93%     65.32% |         148      4.38%     69.69% |         160      4.73%     74.42% |         334      9.88%     84.30% |         347     10.26%     94.56% |          93      2.75%     97.31% |          91      2.69%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3382                      
system.ruby.L2Cache_Controller.M.L1_GETX |          54      5.08%      5.08% |          80      7.53%     12.61% |          53      4.99%     17.59% |          49      4.61%     22.20% |          49      4.61%     26.81% |          80      7.53%     34.34% |          60      5.64%     39.98% |          71      6.68%     46.66% |          62      5.83%     52.49% |          29      2.73%     55.22% |          21      1.98%     57.20% |          49      4.61%     61.81% |         158     14.86%     76.67% |          72      6.77%     83.44% |         125     11.76%     95.20% |          51      4.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1063                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          60      7.21%      7.21% |          68      8.17%     15.38% |          53      6.37%     21.75% |          39      4.69%     26.44% |          37      4.45%     30.89% |          28      3.37%     34.25% |          28      3.37%     37.62% |          38      4.57%     42.19% |          32      3.85%     46.03% |          29      3.49%     49.52% |          70      8.41%     57.93% |          61      7.33%     65.26% |          62      7.45%     72.72% |          59      7.09%     79.81% |          91     10.94%     90.75% |          77      9.25%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          832                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          27      5.61%      5.61% |          34      7.07%     12.68% |          20      4.16%     16.84% |          25      5.20%     22.04% |          37      7.69%     29.73% |          21      4.37%     34.10% |          14      2.91%     37.01% |          51     10.60%     47.61% |          24      4.99%     52.60% |          23      4.78%     57.38% |          29      6.03%     63.41% |          28      5.82%     69.23% |          58     12.06%     81.29% |          28      5.82%     87.11% |          38      7.90%     95.01% |          24      4.99%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          481                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.64%      0.64% |           1      0.64%      1.27% |           2      1.27%      2.55% |           1      0.64%      3.18% |           0      0.00%      3.18% |           0      0.00%      3.18% |           0      0.00%      3.18% |           0      0.00%      3.18% |           0      0.00%      3.18% |           0      0.00%      3.18% |          10      6.37%      9.55% |          38     24.20%     33.76% |          96     61.15%     94.90% |           8      5.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          157                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     30.43%     30.43% |          16     69.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           23                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     85.71%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           9      0.77%      0.77% |          13      1.11%      1.89% |          20      1.71%      3.60% |           0      0.00%      3.60% |           2      0.17%      3.77% |           0      0.00%      3.77% |           0      0.00%      3.77% |           0      0.00%      3.77% |           0      0.00%      3.77% |           0      0.00%      3.77% |          14      1.20%      4.97% |         543     46.53%     51.50% |         559     47.90%     99.40% |           6      0.51%     99.91% |           0      0.00%     99.91% |           1      0.09%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total         1167                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          18     26.87%     26.87% |           1      1.49%     28.36% |          15     22.39%     50.75% |           0      0.00%     50.75% |           0      0.00%     50.75% |           1      1.49%     52.24% |           0      0.00%     52.24% |           0      0.00%     52.24% |           1      1.49%     53.73% |           0      0.00%     53.73% |           1      1.49%     55.22% |           3      4.48%     59.70% |           0      0.00%     59.70% |           1      1.49%     61.19% |           2      2.99%     64.18% |          24     35.82%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           67                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     22.58%     22.58% |          14     22.58%     45.16% |           0      0.00%     45.16% |           2      3.23%     48.39% |           6      9.68%     58.06% |           3      4.84%     62.90% |           4      6.45%     69.35% |           7     11.29%     80.65% |           1      1.61%     82.26% |           0      0.00%     82.26% |           0      0.00%     82.26% |           0      0.00%     82.26% |           0      0.00%     82.26% |           0      0.00%     82.26% |           2      3.23%     85.48% |           9     14.52%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           62                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         326      5.58%      5.58% |         537      9.19%     14.77% |         258      4.42%     19.19% |         389      6.66%     25.84% |         602     10.30%     36.15% |         474      8.11%     44.26% |         235      4.02%     48.28% |         284      4.86%     53.14% |         214      3.66%     56.80% |         222      3.80%     60.60% |         276      4.72%     65.33% |         300      5.13%     70.46% |         615     10.53%     80.99% |         510      8.73%     89.71% |         353      6.04%     95.76% |         248      4.24%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5843                      
system.ruby.L2Cache_Controller.MT.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           2      2.99%      2.99% |           0      0.00%      2.99% |          14     20.90%     23.88% |           2      2.99%     26.87% |           0      0.00%     26.87% |           1      1.49%     28.36% |           0      0.00%     28.36% |           0      0.00%     28.36% |           0      0.00%     28.36% |           0      0.00%     28.36% |           1      1.49%     29.85% |           1      1.49%     31.34% |          16     23.88%     55.22% |          16     23.88%     79.10% |           9     13.43%     92.54% |           5      7.46%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           67                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          10      0.75%      0.75% |          14      1.06%      1.81% |          22      1.66%      3.47% |           1      0.08%      3.54% |           2      0.15%      3.69% |           0      0.00%      3.69% |           0      0.00%      3.69% |           0      0.00%      3.69% |           0      0.00%      3.69% |           0      0.00%      3.69% |          24      1.81%      5.50% |         582     43.86%     49.36% |         657     49.51%     98.87% |          14      1.06%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1327                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           1     11.11%     44.44% |           5     55.56%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            9                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      1.72%      1.72% |           0      0.00%      1.72% |          14     24.14%     25.86% |           1      1.72%     27.59% |           0      0.00%     27.59% |           1      1.72%     29.31% |           0      0.00%     29.31% |           0      0.00%     29.31% |           0      0.00%     29.31% |           0      0.00%     29.31% |           1      1.72%     31.03% |           1      1.72%     32.76% |          16     27.59%     60.34% |          15     25.86%     86.21% |           8     13.79%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           58                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           2     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |          14     87.50%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           16                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           2     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           8     80.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           10                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          17     27.87%     27.87% |           0      0.00%     27.87% |          15     24.59%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           0      0.00%     52.46% |           1      1.64%     54.10% |           0      0.00%     54.10% |           1      1.64%     55.74% |           2      3.28%     59.02% |           0      0.00%     59.02% |           0      0.00%     59.02% |           1      1.64%     60.66% |          24     39.34%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           61                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            6                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         355      4.82%      4.82% |         570      7.74%     12.55% |         300      4.07%     16.62% |         394      5.35%     21.97% |         614      8.33%     30.30% |         480      6.51%     36.82% |         242      3.28%     40.10% |         296      4.02%     44.12% |         218      2.96%     47.08% |         225      3.05%     50.13% |         305      4.14%     54.27% |         889     12.06%     66.33% |        1293     17.55%     83.88% |         549      7.45%     91.33% |         371      5.03%     96.36% |         268      3.64%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         7369                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           2     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |          16     88.89%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           18                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           2     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |          18     90.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           20                      
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10     15.87%     15.87% |          53     84.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total           63                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          18     26.87%     26.87% |           1      1.49%     28.36% |          15     22.39%     50.75% |           0      0.00%     50.75% |           0      0.00%     50.75% |           1      1.49%     52.24% |           0      0.00%     52.24% |           0      0.00%     52.24% |           1      1.49%     53.73% |           0      0.00%     53.73% |           1      1.49%     55.22% |           3      4.48%     59.70% |           0      0.00%     59.70% |           1      1.49%     61.19% |           2      2.99%     64.18% |          24     35.82%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           67                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           1      1.45%      1.45% |           0      0.00%      1.45% |           0      0.00%      1.45% |           0      0.00%      1.45% |           0      0.00%      1.45% |           0      0.00%      1.45% |           4      5.80%      7.25% |           0      0.00%      7.25% |           0      0.00%      7.25% |           0      0.00%      7.25% |           6      8.70%     15.94% |          58     84.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           69                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.99%      0.99% |           0      0.00%      0.99% |           0      0.00%      0.99% |           0      0.00%      0.99% |           0      0.00%      0.99% |           0      0.00%      0.99% |           0      0.00%      0.99% |           0      0.00%      0.99% |           0      0.00%      0.99% |          99     98.02%     99.01% |           1      0.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total          101                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         166      4.13%      4.13% |         174      4.33%      8.46% |         184      4.58%     13.03% |         164      4.08%     17.11% |         210      5.22%     22.34% |         123      3.06%     25.40% |         117      2.91%     28.31% |         191      4.75%     33.06% |         140      3.48%     36.54% |         118      2.94%     39.48% |         208      5.17%     44.65% |         753     18.73%     63.38% |         869     21.62%     85.00% |         200      4.98%     89.98% |         217      5.40%     95.37% |         186      4.63%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         4020                      
system.ruby.L2Cache_Controller.Mem_Ack   |         166      4.13%      4.13% |         174      4.33%      8.46% |         184      4.58%     13.03% |         164      4.08%     17.11% |         210      5.22%     22.34% |         123      3.06%     25.40% |         117      2.91%     28.31% |         191      4.75%     33.06% |         140      3.48%     36.54% |         118      2.94%     39.48% |         208      5.17%     44.65% |         753     18.73%     63.38% |         869     21.62%     85.00% |         200      4.98%     89.98% |         217      5.40%     95.37% |         186      4.63%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         4020                      
system.ruby.L2Cache_Controller.Mem_Data  |         182      4.25%      4.25% |         190      4.44%      8.69% |         200      4.67%     13.36% |         180      4.20%     17.57% |         226      5.28%     22.85% |         139      3.25%     26.09% |         133      3.11%     29.20% |         207      4.84%     34.03% |         156      3.64%     37.68% |         134      3.13%     40.81% |         224      5.23%     46.04% |         772     18.03%     64.07% |         887     20.72%     84.79% |         216      5.05%     89.84% |         233      5.44%     95.28% |         202      4.72%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4281                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          42      3.06%      3.06% |          51      3.72%      6.78% |          46      3.35%     10.13% |          41      2.99%     13.12% |          49      3.57%     16.69% |          27      1.97%     18.66% |          22      1.60%     20.26% |          63      4.59%     24.85% |          30      2.19%     27.04% |          31      2.26%     29.30% |          57      4.15%     33.45% |          84      6.12%     39.58% |         687     50.07%     89.65% |          55      4.01%     93.66% |          53      3.86%     97.52% |          34      2.48%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1372                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          68      4.52%      4.52% |          76      5.06%      9.58% |          73      4.86%     14.44% |          33      2.20%     16.63% |          36      2.40%     19.03% |          30      2.00%     21.02% |          29      1.93%     22.95% |          35      2.33%     25.28% |          34      2.26%     27.54% |          32      2.13%     29.67% |          80      5.32%     35.00% |         603     40.12%     75.12% |         118      7.85%     82.97% |          75      4.99%     87.96% |          98      6.52%     94.48% |          83      5.52%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1503                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          72      5.10%      5.10% |          63      4.46%      9.57% |          81      5.74%     15.31% |         106      7.51%     22.82% |         141      9.99%     32.81% |          82      5.81%     38.63% |          82      5.81%     44.44% |         109      7.73%     52.16% |          92      6.52%     58.68% |          71      5.03%     63.71% |          87      6.17%     69.88% |          87      6.17%     76.05% |          85      6.02%     82.07% |          86      6.09%     88.16% |          82      5.81%     93.98% |          85      6.02%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1411                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     19.44%     19.44% |           0      0.00%     19.44% |           0      0.00%     19.44% |           0      0.00%     19.44% |          13     18.06%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1      1.39%     38.89% |           0      0.00%     38.89% |          14     19.44%     58.33% |          10     13.89%     72.22% |           0      0.00%     72.22% |           0      0.00%     72.22% |          12     16.67%     88.89% |           8     11.11%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           72                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           2     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           4     66.67%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         158      4.23%      4.23% |         117      3.13%      7.36% |         365      9.77%     17.13% |         167      4.47%     21.59% |         168      4.50%     26.09% |         198      5.30%     31.39% |         209      5.59%     36.98% |         180      4.82%     41.80% |         179      4.79%     46.59% |         116      3.10%     49.69% |         384     10.28%     59.97% |         485     12.98%     72.95% |         219      5.86%     78.81% |         208      5.57%     84.37% |         193      5.16%     89.54% |         391     10.46%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3737                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          15     29.41%     29.41% |           0      0.00%     29.41% |          15     29.41%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           1      1.96%     60.78% |           0      0.00%     60.78% |           0      0.00%     60.78% |           0      0.00%     60.78% |          20     39.22%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           51                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            3                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |          67      5.08%      5.08% |          58      4.39%      9.47% |          75      5.68%     15.15% |          97      7.35%     22.50% |         134     10.15%     32.65% |          73      5.53%     38.18% |          75      5.68%     43.86% |         102      7.73%     51.59% |          84      6.36%     57.95% |          66      5.00%     62.95% |          83      6.29%     69.24% |          86      6.52%     75.76% |          81      6.14%     81.89% |          82      6.21%     88.11% |          78      5.91%     94.02% |          79      5.98%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1320                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     29.82%     29.82% |           0      0.00%     29.82% |          15     26.32%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           1      1.75%     57.89% |           0      0.00%     57.89% |           0      0.00%     57.89% |           0      0.00%     57.89% |          24     42.11%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           57                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           10                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total            9                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            3                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            4                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            3                      
system.ruby.L2Cache_Controller.Unblock   |          18     26.87%     26.87% |           1      1.49%     28.36% |          15     22.39%     50.75% |           0      0.00%     50.75% |           0      0.00%     50.75% |           1      1.49%     52.24% |           0      0.00%     52.24% |           0      0.00%     52.24% |           1      1.49%     53.73% |           0      0.00%     53.73% |           1      1.49%     55.22% |           3      4.48%     59.70% |           0      0.00%     59.70% |           1      1.49%     61.19% |           2      2.99%     64.18% |          24     35.82%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           67                      
system.ruby.L2Cache_Controller.WB_Data   |          27      2.10%      2.10% |          13      1.01%      3.11% |          49      3.81%      6.92% |           1      0.08%      7.00% |           2      0.16%      7.15% |           1      0.08%      7.23% |           0      0.00%      7.23% |           0      0.00%      7.23% |           1      0.08%      7.31% |           0      0.00%      7.31% |          16      1.24%      8.55% |         546     42.46%     51.01% |         575     44.71%     95.72% |          21      1.63%     97.36% |           9      0.70%     98.06% |          25      1.94%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         1286                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            6                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        20639                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       20639    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        20639                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        25538                      
system.ruby.LD.latency_hist_seqr::mean      13.212115                      
system.ruby.LD.latency_hist_seqr::gmean      2.093417                      
system.ruby.LD.latency_hist_seqr::stdev     40.267285                      
system.ruby.LD.latency_hist_seqr         |       24759     96.95%     96.95% |         740      2.90%     99.85% |          15      0.06%     99.91% |           6      0.02%     99.93% |           8      0.03%     99.96% |           6      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.02%    100.00%
system.ruby.LD.latency_hist_seqr::total         25538                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         4899                      
system.ruby.LD.miss_latency_hist_seqr::mean    64.660543                      
system.ruby.LD.miss_latency_hist_seqr::gmean    47.053181                      
system.ruby.LD.miss_latency_hist_seqr::stdev    71.958118                      
system.ruby.LD.miss_latency_hist_seqr    |        4120     84.10%     84.10% |         740     15.11%     99.20% |          15      0.31%     99.51% |           6      0.12%     99.63% |           8      0.16%     99.80% |           6      0.12%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           4      0.08%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4899                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          258                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         258    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          258                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          344                      
system.ruby.Load_Linked.latency_hist_seqr::mean    25.758721                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.738457                      
system.ruby.Load_Linked.latency_hist_seqr::stdev    84.729461                      
system.ruby.Load_Linked.latency_hist_seqr |         326     94.77%     94.77% |           9      2.62%     97.38% |           2      0.58%     97.97% |           4      1.16%     99.13% |           2      0.58%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          344                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   100.034884                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    56.237186                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   146.721621                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          68     79.07%     79.07% |           9     10.47%     89.53% |           2      2.33%     91.86% |           4      4.65%     96.51% |           2      2.33%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16792                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16792    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16792                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        19386                      
system.ruby.ST.latency_hist_seqr::mean      13.995976                      
system.ruby.ST.latency_hist_seqr::gmean      1.777011                      
system.ruby.ST.latency_hist_seqr::stdev     44.896590                      
system.ruby.ST.latency_hist_seqr         |       18473     95.29%     95.29% |         879      4.53%     99.82% |          10      0.05%     99.88% |          11      0.06%     99.93% |           6      0.03%     99.96% |           4      0.02%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           3      0.02%    100.00%
system.ruby.ST.latency_hist_seqr::total         19386                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2594                      
system.ruby.ST.miss_latency_hist_seqr::mean    98.124133                      
system.ruby.ST.miss_latency_hist_seqr::gmean    73.457265                      
system.ruby.ST.miss_latency_hist_seqr::stdev    83.037147                      
system.ruby.ST.miss_latency_hist_seqr    |        1681     64.80%     64.80% |         879     33.89%     98.69% |          10      0.39%     99.07% |          11      0.42%     99.50% |           6      0.23%     99.73% |           4      0.15%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           3      0.12%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2594                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          331                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     3.235650                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.020164                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    40.674079                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     99.70%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          331                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            1                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean          741                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   741.000000                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            1                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                  59040                       # delay histogram for all message
system.ruby.delayHist::mean                 12.698391                       # delay histogram for all message
system.ruby.delayHist::gmean                11.542916                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.876208                       # delay histogram for all message
system.ruby.delayHist                    |        8567     14.51%     14.51% |       37648     63.77%     78.28% |        9521     16.13%     94.40% |        2140      3.62%     98.03% |        1091      1.85%     99.88% |          40      0.07%     99.94% |          17      0.03%     99.97% |          10      0.02%     99.99% |           5      0.01%    100.00% |           1      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    59040                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         26092                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        12.021424                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.649893                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        6.733553                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5330     20.43%     20.43% |       16944     64.94%     85.37% |        1238      4.74%     90.11% |        1604      6.15%     96.26% |         974      3.73%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           26092                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         29888                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.473501                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.553599                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        5.033674                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        2705      9.05%      9.05% |       18550     62.07%     71.12% |        7965     26.65%     97.76% |         486      1.63%     99.39% |         111      0.37%     99.76% |          39      0.13%     99.89% |          16      0.05%     99.95% |          10      0.03%     99.98% |           5      0.02%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           29888                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          3060                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        10.900000                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       10.103106                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        4.374485                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |         532     17.39%     17.39% |        1209     39.51%     56.90% |         945     30.88%     87.78% |         258      8.43%     96.21% |          60      1.96%     98.17% |          27      0.88%     99.05% |          23      0.75%     99.80% |           4      0.13%     99.93% |           2      0.07%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            3060                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001065                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5746.281683                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002070                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.348004                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001785                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.324803                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.001003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  6067.580324                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000973                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7727.832608                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.001884                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.670924                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001639                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.669977                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000910                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  8130.461246                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000962                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7551.892635                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.001866                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.935132                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001617                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.935605                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000906                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  8068.420755                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.001057                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5630.389273                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.002050                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.921874                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001775                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.854638                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000993                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  6116.563354                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       181438                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      181438    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       181438                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36544                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30897                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5647                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120308                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115824                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4484                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.148946                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   506.094293                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           27                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.035066                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1261.934794                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001330                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5870.039719                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.002550                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   973.189563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.014902                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7935.564131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.030667                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62588.347598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005343                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.744789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          584                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          457                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          127                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1777                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1731                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.002236                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   107.944883                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   216.611364                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1651.846909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   205.946944                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1277.897113                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13465.183412                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   107.910318                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          679                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          540                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          139                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         2095                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         2050                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.002627                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    43.661955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000394                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    87.833860                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   494.505626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    76.302952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   777.184983                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5381.515810                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    43.625497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          410                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          281                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          129                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1222                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1178                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001545                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.126832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000376                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    73.011248                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   388.001107                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    62.658858                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   716.499155                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4388.959078                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.084218                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          556                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          433                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          123                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1694                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1650                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.002131                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.541056                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000359                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    59.761098                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   321.890027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    50.229266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   594.021452                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3565.616390                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.504598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          630                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          502                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          128                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1934                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1890                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.002428                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.866265                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000374                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    46.494375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   258.941404                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    38.812943                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   398.905113                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2706.273293                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.827912                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          548                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          426                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          122                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1704                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1658                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.002133                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    16.149332                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000369                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    33.004165                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   149.950103                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    24.398953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   294.764254                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000606                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1832.202756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    16.109085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          615                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          489                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          126                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         2346                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         2299                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.002804                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.597648                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000379                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    19.997862                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000436                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   107.998871                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    14.905001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   161.449292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001697                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1022.011733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.553140                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          673                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          540                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          133                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         2071                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         2025                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.002599                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   100.391767                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000379                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   201.553902                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1484.317542                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   191.981823                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1462.209351                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12624.143553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   100.355308                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          649                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          519                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          130                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         2002                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1956                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.002510                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    92.962231                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000379                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   186.691043                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1102.600614                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   175.046498                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1615.790629                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 11636.738395                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    92.921985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          573                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          447                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          126                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1751                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1705                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.002201                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    86.622197                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000371                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   173.987301                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1294.666712                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000233                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   161.370207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1411.366903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 10861.214433                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    86.589053                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          641                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          508                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          133                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1974                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1928                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.002476                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    79.519370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000384                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   159.677952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1029.519284                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   151.259770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1159.567170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time  9936.234226                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    79.484806                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          631                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          498                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          133                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1939                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1893                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.002434                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    73.007933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000384                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   146.713790                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   842.401630                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   135.468397                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1190.125295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9126.649270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    72.971474                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          593                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          466                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          127                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1815                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1769                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.002280                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    66.082191                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000373                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   132.777552                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   760.538014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   121.386798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1200.775975                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8250.275677                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    66.041944                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          629                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          498                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          131                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1932                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1886                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.002425                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    59.207113                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000386                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   119.186962                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   851.854395                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   109.691589                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1065.422156                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7393.114423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    59.174442                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          655                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          518                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          137                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         2022                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1977                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.002535                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    50.745369                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000396                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   102.141314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   626.861772                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    90.635501                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   825.850306                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000485                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6285.889722                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    50.710804                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   995.932719                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   468.537521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000992                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  5242.600291                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          621                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          406                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          215                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001551                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   722.187184                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000421                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7470.059321                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000369                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3156.229048                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000360                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.664735                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   459.095653                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001343                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  7199.051507                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          765                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          560                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          205                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002081                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   703.714910                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7081.076206                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4067.057110                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000424                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.282189                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   468.519529                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.001013                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9052.148789                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L2cache.demand_accesses          794                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          567                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          227                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001942                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   734.734201                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  7969.045575                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000290                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6869.219630                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.001475                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.764675                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000663                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   467.049815                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.006880                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11132.642594                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          137                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1488                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          705                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          783                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.003803                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   717.772361                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.002108                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  7999.956912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000846                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7915.201211                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001703                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.445532                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000747                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   473.501593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.006484                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  8411.222472                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          148                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1606                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          711                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          895                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           25                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.004452                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   736.237534                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.002380                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9593.298882                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.001224                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  5997.507072                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.601310                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   479.368137                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001287                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9225.015334                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          849                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          627                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          222                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002254                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   728.102971                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000504                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9750.828136                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000521                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6881.521377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000441                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.442217                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   463.887847                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000972                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 11163.455453                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          423                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          237                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001768                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   673.077724                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000513                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7143.511099                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000353                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7849.531434                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000383                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.737664                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   476.114785                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.008496                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11038.469658                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           78                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          800                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          565                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          235                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           17                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001838                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   734.425959                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000481                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7407.650473                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8595.558852                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000379                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.986742                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   468.409679                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.001024                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  7204.006103                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          561                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          219                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   735.943495                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000509                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  9951.818580                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000313                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5063.772505                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000341                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.821021                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   485.944443                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001000                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  8359.820847                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          667                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          485                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          182                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001768                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   697.640503                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000439                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  9802.118967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000373                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5972.705182                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000428                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.820040                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   492.012693                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001445                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  6011.070679                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          924                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          691                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          233                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002491                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   750.844706                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000563                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  7686.531006                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000581                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4028.639536                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000263                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.451698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   481.246473                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001185                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  6736.566135                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          777                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          632                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          145                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.002010                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   762.230727                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000319                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8107.052354                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000455                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5027.085539                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.114573                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   480.370516                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000727                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7906.593160                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          533                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          396                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          137                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001320                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   719.180521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000308                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9054.513403                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5966.892614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   998.093728                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   479.985568                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000885                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  9094.388848                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses          585                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          371                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          214                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001529                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   698.890517                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000481                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8944.125326                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000280                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6691.484178                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000295                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   996.467763                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   478.055148                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000670                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  7200.402846                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          494                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          333                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          161                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001246                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   686.363861                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000361                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  8922.483971                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4921.355167                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000254                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.767944                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   468.884116                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000600                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  8974.452375                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          412                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          278                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          134                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001087                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   649.781531                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000301                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8924.044117                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5870.221063                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         194185                      
system.ruby.latency_hist_seqr::mean          5.992147                      
system.ruby.latency_hist_seqr::gmean         1.298934                      
system.ruby.latency_hist_seqr::stdev        30.153178                      
system.ruby.latency_hist_seqr            |      191053     98.39%     98.39% |        2985      1.54%     99.92% |          42      0.02%     99.95% |          29      0.01%     99.96% |          25      0.01%     99.97% |          18      0.01%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          33      0.02%    100.00%
system.ruby.latency_hist_seqr::total           194185                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        12747                      
system.ruby.miss_latency_hist_seqr::mean    77.049266                      
system.ruby.miss_latency_hist_seqr::gmean    53.748032                      
system.ruby.miss_latency_hist_seqr::stdev    91.910381                      
system.ruby.miss_latency_hist_seqr       |        9615     75.43%     75.43% |        2985     23.42%     98.85% |          42      0.33%     99.18% |          29      0.23%     99.40% |          25      0.20%     99.60% |          18      0.14%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |          33      0.26%    100.00%
system.ruby.miss_latency_hist_seqr::total        12747                      
system.ruby.network.average_flit_latency    13.256575                      
system.ruby.network.average_flit_network_latency    11.613343                      
system.ruby.network.average_flit_queueing_latency     1.643233                      
system.ruby.network.average_flit_vnet_latency |   12.822845                       |   11.496296                       |    9.111058                      
system.ruby.network.average_flit_vqueue_latency |    2.177186                       |    1.547331                       |    1.021700                      
system.ruby.network.average_hops             2.918188                      
system.ruby.network.average_packet_latency    13.192674                      
system.ruby.network.average_packet_network_latency    11.531803                      
system.ruby.network.average_packet_queueing_latency     1.660871                      
system.ruby.network.average_packet_vnet_latency |   11.238769                       |   12.482766                       |    9.111058                      
system.ruby.network.average_packet_vqueue_latency |    2.255419                       |    1.458588                       |    1.021700                      
system.ruby.network.avg_link_utilization     0.739757                      
system.ruby.network.avg_vc_load          |    0.110220     14.90%     14.90% |    0.019917      2.69%     17.59% |    0.003930      0.53%     18.12% |    0.003940      0.53%     18.66% |    0.003821      0.52%     19.17% |    0.003928      0.53%     19.70% |    0.003972      0.54%     20.24% |    0.003814      0.52%     20.76% |    0.394486     53.33%     74.08% |    0.056080      7.58%     81.66% |    0.018523      2.50%     84.17% |    0.014695      1.99%     86.15% |    0.013965      1.89%     88.04% |    0.013712      1.85%     89.89% |    0.013619      1.84%     91.74% |    0.013431      1.82%     93.55% |    0.038268      5.17%     98.72% |    0.001904      0.26%     98.98% |    0.001312      0.18%     99.16% |    0.001261      0.17%     99.33% |    0.001245      0.17%     99.50% |    0.001242      0.17%     99.67% |    0.001239      0.17%     99.83% |    0.001231      0.17%    100.00%
system.ruby.network.avg_vc_load::total       0.739757                      
system.ruby.network.ext_in_link_utilization       158843                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       158817                      
system.ruby.network.flit_network_latency |      423000                       |     1325224                       |       96149                      
system.ruby.network.flit_queueing_latency |       71821                       |      178367                       |       10782                      
system.ruby.network.flits_injected       |       32992     20.77%     20.77% |      115303     72.59%     93.36% |       10554      6.64%    100.00%
system.ruby.network.flits_injected::total       158849                      
system.ruby.network.flits_received       |       32988     20.77%     20.77% |      115274     72.58%     93.36% |       10553      6.64%    100.00%
system.ruby.network.flits_received::total       158815                      
system.ruby.network.int_link_utilization       463515                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      257188                       |      423353                       |       96149                      
system.ruby.network.packet_queueing_latency |       51613                       |       49468                       |       10782                      
system.ruby.network.packets_injected     |       22888     33.98%     33.98% |       33923     50.36%     84.33% |       10554     15.67%    100.00%
system.ruby.network.packets_injected::total        67365                      
system.ruby.network.packets_received     |       22884     33.98%     33.98% |       33915     50.35%     84.33% |       10553     15.67%    100.00%
system.ruby.network.packets_received::total        67352                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       107115                      
system.ruby.network.routers00.buffer_writes       107115                      
system.ruby.network.routers00.crossbar_activity       107115                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       107489                      
system.ruby.network.routers00.sw_output_arbiter_activity       107115                      
system.ruby.network.routers01.buffer_reads        47989                      
system.ruby.network.routers01.buffer_writes        47989                      
system.ruby.network.routers01.crossbar_activity        47989                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        48136                      
system.ruby.network.routers01.sw_output_arbiter_activity        47989                      
system.ruby.network.routers02.buffer_reads        35093                      
system.ruby.network.routers02.buffer_writes        35093                      
system.ruby.network.routers02.crossbar_activity        35093                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        35241                      
system.ruby.network.routers02.sw_output_arbiter_activity        35093                      
system.ruby.network.routers03.buffer_reads        27303                      
system.ruby.network.routers03.buffer_writes        27303                      
system.ruby.network.routers03.crossbar_activity        27303                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        27612                      
system.ruby.network.routers03.sw_output_arbiter_activity        27303                      
system.ruby.network.routers04.buffer_reads        66703                      
system.ruby.network.routers04.buffer_writes        66703                      
system.ruby.network.routers04.crossbar_activity        66702                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        67220                      
system.ruby.network.routers04.sw_output_arbiter_activity        66702                      
system.ruby.network.routers05.buffer_reads        25183                      
system.ruby.network.routers05.buffer_writes        25183                      
system.ruby.network.routers05.crossbar_activity        25183                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        25210                      
system.ruby.network.routers05.sw_output_arbiter_activity        25183                      
system.ruby.network.routers06.buffer_reads        19847                      
system.ruby.network.routers06.buffer_writes        19847                      
system.ruby.network.routers06.crossbar_activity        19847                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        19894                      
system.ruby.network.routers06.sw_output_arbiter_activity        19847                      
system.ruby.network.routers07.buffer_reads        22828                      
system.ruby.network.routers07.buffer_writes        22828                      
system.ruby.network.routers07.crossbar_activity        22828                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        23339                      
system.ruby.network.routers07.sw_output_arbiter_activity        22828                      
system.ruby.network.routers08.buffer_reads        50559                      
system.ruby.network.routers08.buffer_writes        50559                      
system.ruby.network.routers08.crossbar_activity        50559                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        52344                      
system.ruby.network.routers08.sw_output_arbiter_activity        50559                      
system.ruby.network.routers09.buffer_reads        25904                      
system.ruby.network.routers09.buffer_writes        25904                      
system.ruby.network.routers09.crossbar_activity        25904                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        26083                      
system.ruby.network.routers09.sw_output_arbiter_activity        25904                      
system.ruby.network.routers10.buffer_reads        26811                      
system.ruby.network.routers10.buffer_writes        26811                      
system.ruby.network.routers10.crossbar_activity        26811                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        27105                      
system.ruby.network.routers10.sw_output_arbiter_activity        26811                      
system.ruby.network.routers11.buffer_reads        33980                      
system.ruby.network.routers11.buffer_writes        33980                      
system.ruby.network.routers11.crossbar_activity        33976                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        37244                      
system.ruby.network.routers11.sw_output_arbiter_activity        33976                      
system.ruby.network.routers12.buffer_reads        48033                      
system.ruby.network.routers12.buffer_writes        48033                      
system.ruby.network.routers12.crossbar_activity        48033                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        52104                      
system.ruby.network.routers12.sw_output_arbiter_activity        48033                      
system.ruby.network.routers13.buffer_reads        32084                      
system.ruby.network.routers13.buffer_writes        32084                      
system.ruby.network.routers13.crossbar_activity        32084                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        32467                      
system.ruby.network.routers13.sw_output_arbiter_activity        32084                      
system.ruby.network.routers14.buffer_reads        27165                      
system.ruby.network.routers14.buffer_writes        27165                      
system.ruby.network.routers14.crossbar_activity        27165                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        27312                      
system.ruby.network.routers14.sw_output_arbiter_activity        27165                      
system.ruby.network.routers15.buffer_reads        25750                      
system.ruby.network.routers15.buffer_writes        25750                      
system.ruby.network.routers15.crossbar_activity        25750                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        26646                      
system.ruby.network.routers15.sw_output_arbiter_activity        25750                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       194199                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      194199    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       194199                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    527994000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
