digraph "CFG for 'vec_erfcinvf' function" {
	label="CFG for 'vec_erfcinvf' function";

	Node0x4af7c00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %175\l|{<s0>T|<s1>F}}"];
	Node0x4af7c00:s0 -> Node0x4af89a0;
	Node0x4af7c00:s1 -> Node0x4af9c10;
	Node0x4af89a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = fcmp ogt float %17, 6.250000e-01\l  br i1 %18, label %19, label %98\l|{<s0>T|<s1>F}}"];
	Node0x4af89a0:s0 -> Node0x4afb130;
	Node0x4af89a0:s1 -> Node0x4afb1c0;
	Node0x4afb130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%19:\l19:                                               \l  %20 = fsub float 1.000000e+00, %17\l  %21 = tail call float @llvm.fabs.f32(float %20)\l  %22 = fcmp olt float %21, 3.750000e-01\l  br i1 %22, label %23, label %31\l|{<s0>T|<s1>F}}"];
	Node0x4afb130:s0 -> Node0x4afb650;
	Node0x4afb130:s1 -> Node0x4afb6e0;
	Node0x4afb650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%23:\l23:                                               \l  %24 = fmul float %20, %20\l  %25 = tail call float @llvm.fmuladd.f32(float %24, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %26 = tail call float @llvm.fmuladd.f32(float %24, float %25, float\l... 0x3FB65B0B40000000)\l  %27 = tail call float @llvm.fmuladd.f32(float %24, float %26, float\l... 0x3FB5581AE0000000)\l  %28 = tail call float @llvm.fmuladd.f32(float %24, float %27, float\l... 0x3FC05AA560000000)\l  %29 = tail call float @llvm.fmuladd.f32(float %24, float %28, float\l... 0x3FCDB27480000000)\l  %30 = tail call float @llvm.fmuladd.f32(float %24, float %29, float\l... 0x3FEC5BF8A0000000)\l  br label %90\l}"];
	Node0x4afb650 -> Node0x4afc340;
	Node0x4afb6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%31:\l31:                                               \l  %32 = fneg float %21\l  %33 = tail call float @llvm.fma.f32(float %32, float %21, float 1.000000e+00)\l  %34 = tail call i1 @llvm.amdgcn.class.f32(float %33, i32 144)\l  %35 = select i1 %34, float 0x41F0000000000000, float 1.000000e+00\l  %36 = fmul float %33, %35\l  %37 = tail call float @llvm.log2.f32(float %36)\l  %38 = fmul float %37, 0x3FE62E42E0000000\l  %39 = tail call i1 @llvm.amdgcn.class.f32(float %37, i32 519)\l  %40 = fneg float %38\l  %41 = tail call float @llvm.fma.f32(float %37, float 0x3FE62E42E0000000,\l... float %40)\l  %42 = tail call float @llvm.fma.f32(float %37, float 0x3E6EFA39E0000000,\l... float %41)\l  %43 = fadd float %38, %42\l  %44 = select i1 %39, float %37, float %43\l  %45 = select i1 %34, float 0x40362E4300000000, float 0.000000e+00\l  %46 = fsub float %44, %45\l  %47 = fcmp ogt float %46, -5.000000e+00\l  br i1 %47, label %48, label %58\l|{<s0>T|<s1>F}}"];
	Node0x4afb6e0:s0 -> Node0x4afd6c0;
	Node0x4afb6e0:s1 -> Node0x4afd750;
	Node0x4afd6c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%48:\l48:                                               \l  %49 = fsub float -2.500000e+00, %46\l  %50 = tail call float @llvm.fmuladd.f32(float %49, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %51 = tail call float @llvm.fmuladd.f32(float %49, float %50, float\l... 0xBECD8E6AE0000000)\l  %52 = tail call float @llvm.fmuladd.f32(float %49, float %51, float\l... 0xBED26B5820000000)\l  %53 = tail call float @llvm.fmuladd.f32(float %49, float %52, float\l... 0x3F2CA65B60000000)\l  %54 = tail call float @llvm.fmuladd.f32(float %49, float %53, float\l... 0xBF548A8100000000)\l  %55 = tail call float @llvm.fmuladd.f32(float %49, float %54, float\l... 0xBF711C9DE0000000)\l  %56 = tail call float @llvm.fmuladd.f32(float %49, float %55, float\l... 0x3FCF91EC60000000)\l  %57 = tail call float @llvm.fmuladd.f32(float %49, float %56, float\l... 0x3FF805C5E0000000)\l  br label %90\l}"];
	Node0x4afd6c0 -> Node0x4afc340;
	Node0x4afd750 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%58:\l58:                                               \l  %59 = fneg float %46\l  %60 = fcmp ogt float %46, 0xB9F0000000000000\l  %61 = select i1 %60, float 0x41F0000000000000, float 1.000000e+00\l  %62 = fmul float %61, %59\l  %63 = tail call float @llvm.sqrt.f32(float %62)\l  %64 = bitcast float %63 to i32\l  %65 = add nsw i32 %64, -1\l  %66 = bitcast i32 %65 to float\l  %67 = add nsw i32 %64, 1\l  %68 = bitcast i32 %67 to float\l  %69 = fneg float %68\l  %70 = tail call float @llvm.fma.f32(float %69, float %63, float %62)\l  %71 = fcmp ogt float %70, 0.000000e+00\l  %72 = fneg float %66\l  %73 = tail call float @llvm.fma.f32(float %72, float %63, float %62)\l  %74 = fcmp ole float %73, 0.000000e+00\l  %75 = select i1 %74, float %66, float %63\l  %76 = select i1 %71, float %68, float %75\l  %77 = select i1 %60, float 0x3EF0000000000000, float 1.000000e+00\l  %78 = fmul float %77, %76\l  %79 = tail call i1 @llvm.amdgcn.class.f32(float %62, i32 608)\l  %80 = select i1 %79, float %62, float %78\l  %81 = fadd float %80, -3.000000e+00\l  %82 = tail call float @llvm.fmuladd.f32(float %81, float 0xBF2A3E1360000000,\l... float 0x3F1A76AD60000000)\l  %83 = tail call float @llvm.fmuladd.f32(float %81, float %82, float\l... 0x3F561B8E40000000)\l  %84 = tail call float @llvm.fmuladd.f32(float %81, float %83, float\l... 0xBF6E17BCE0000000)\l  %85 = tail call float @llvm.fmuladd.f32(float %81, float %84, float\l... 0x3F77824F60000000)\l  %86 = tail call float @llvm.fmuladd.f32(float %81, float %85, float\l... 0xBF7F38BAE0000000)\l  %87 = tail call float @llvm.fmuladd.f32(float %81, float %86, float\l... 0x3F8354AFC0000000)\l  %88 = tail call float @llvm.fmuladd.f32(float %81, float %87, float\l... 0x3FF006DB60000000)\l  %89 = tail call float @llvm.fmuladd.f32(float %81, float %88, float\l... 0x4006A9EFC0000000)\l  br label %90\l}"];
	Node0x4afd750 -> Node0x4afc340;
	Node0x4afc340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%90:\l90:                                               \l  %91 = phi float [ %30, %23 ], [ %57, %48 ], [ %89, %58 ]\l  %92 = fmul float %21, %91\l  %93 = fcmp ogt float %21, 1.000000e+00\l  %94 = select i1 %93, float 0x7FF8000000000000, float %92\l  %95 = fcmp oeq float %21, 1.000000e+00\l  %96 = select i1 %95, float 0x7FF0000000000000, float %94\l  %97 = tail call float @llvm.copysign.f32(float %96, float %20)\l  br label %164\l}"];
	Node0x4afc340 -> Node0x4b00ae0;
	Node0x4afb1c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%98:\l98:                                               \l  %99 = fcmp ogt float %17, 0x3F50000000000000\l  br i1 %99, label %100, label %129\l|{<s0>T|<s1>F}}"];
	Node0x4afb1c0:s0 -> Node0x4b00c70;
	Node0x4afb1c0:s1 -> Node0x4b00d00;
	Node0x4b00c70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%100:\l100:                                              \l  %101 = fsub float 2.000000e+00, %17\l  %102 = fmul float %17, %101\l  %103 = tail call i1 @llvm.amdgcn.class.f32(float %102, i32 144)\l  %104 = select i1 %103, float 0x41F0000000000000, float 1.000000e+00\l  %105 = fmul float %102, %104\l  %106 = tail call float @llvm.log2.f32(float %105)\l  %107 = fmul float %106, 0x3FE62E42E0000000\l  %108 = tail call i1 @llvm.amdgcn.class.f32(float %106, i32 519)\l  %109 = fneg float %107\l  %110 = tail call float @llvm.fma.f32(float %106, float 0x3FE62E42E0000000,\l... float %109)\l  %111 = tail call float @llvm.fma.f32(float %106, float 0x3E6EFA39E0000000,\l... float %110)\l  %112 = fadd float %107, %111\l  %113 = select i1 %108, float %106, float %112\l  %114 = select i1 %103, float 0x40362E4300000000, float 0.000000e+00\l  %115 = fsub float %114, %113\l  %116 = fadd float %115, -3.125000e+00\l  %117 = tail call float @llvm.fmuladd.f32(float %116, float\l... 0x3E07EE6620000000, float 0xBE33F5A800000000)\l  %118 = tail call float @llvm.fmuladd.f32(float %116, float %117, float\l... 0xBE5B638F00000000)\l  %119 = tail call float @llvm.fmuladd.f32(float %116, float %118, float\l... 0x3E9C9CCC60000000)\l  %120 = tail call float @llvm.fmuladd.f32(float %116, float %119, float\l... 0xBEB72F8AE0000000)\l  %121 = tail call float @llvm.fmuladd.f32(float %116, float %120, float\l... 0xBEED21AA60000000)\l  %122 = tail call float @llvm.fmuladd.f32(float %116, float %121, float\l... 0x3F287AEBC0000000)\l  %123 = tail call float @llvm.fmuladd.f32(float %116, float %122, float\l... 0xBF48455D40000000)\l  %124 = tail call float @llvm.fmuladd.f32(float %116, float %123, float\l... 0xBF78B6CA40000000)\l  %125 = tail call float @llvm.fmuladd.f32(float %116, float %124, float\l... 0x3FCEBD80C0000000)\l  %126 = tail call float @llvm.fmuladd.f32(float %116, float %125, float\l... 0x3FFA755E80000000)\l  %127 = fneg float %17\l  %128 = tail call float @llvm.fmuladd.f32(float %127, float %126, float %126)\l  br label %164\l}"];
	Node0x4b00c70 -> Node0x4b00ae0;
	Node0x4b00d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%129:\l129:                                              \l  %130 = tail call i1 @llvm.amdgcn.class.f32(float %17, i32 144)\l  %131 = select i1 %130, float 0x41F0000000000000, float 1.000000e+00\l  %132 = fmul float %17, %131\l  %133 = tail call float @llvm.log2.f32(float %132)\l  %134 = fmul float %133, 0x3FE62E42E0000000\l  %135 = tail call i1 @llvm.amdgcn.class.f32(float %133, i32 519)\l  %136 = fneg float %134\l  %137 = tail call float @llvm.fma.f32(float %133, float 0x3FE62E42E0000000,\l... float %136)\l  %138 = tail call float @llvm.fma.f32(float %133, float 0x3E6EFA39E0000000,\l... float %137)\l  %139 = fadd float %134, %138\l  %140 = select i1 %135, float %133, float %139\l  %141 = select i1 %130, float 0x40362E4300000000, float 0.000000e+00\l  %142 = fsub float %140, %141\l  %143 = fneg float %142\l  %144 = tail call float @llvm.sqrt.f32(float %143)\l  %145 = tail call float @llvm.amdgcn.rcp.f32(float %144)\l  %146 = fcmp ogt float %17, 0x3D50000000000000\l  br i1 %146, label %147, label %154\l|{<s0>T|<s1>F}}"];
	Node0x4b00d00:s0 -> Node0x4b04770;
	Node0x4b00d00:s1 -> Node0x4b04800;
	Node0x4b04770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%147:\l147:                                              \l  %148 = tail call float @llvm.fmuladd.f32(float %145, float\l... 0xBFF57221E0000000, float 0x4007F61440000000)\l  %149 = tail call float @llvm.fmuladd.f32(float %145, float %148, float\l... 0xC0098DD400000000)\l  %150 = tail call float @llvm.fmuladd.f32(float %145, float %149, float\l... 0x4002C90660000000)\l  %151 = tail call float @llvm.fmuladd.f32(float %145, float %150, float\l... 0xBFF3A07EA0000000)\l  %152 = tail call float @llvm.fmuladd.f32(float %145, float %151, float\l... 0xBFABA546C0000000)\l  %153 = tail call float @llvm.fmuladd.f32(float %145, float %152, float\l... 0x3FF004E660000000)\l  br label %161\l}"];
	Node0x4b04770 -> Node0x4b05290;
	Node0x4b04800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%154:\l154:                                              \l  %155 = tail call float @llvm.fmuladd.f32(float %145, float\l... 0xC03649C6A0000000, float 0x4038FA8FA0000000)\l  %156 = tail call float @llvm.fmuladd.f32(float %145, float %155, float\l... 0xC02A112D80000000)\l  %157 = tail call float @llvm.fmuladd.f32(float %145, float %156, float\l... 0x401309D980000000)\l  %158 = tail call float @llvm.fmuladd.f32(float %145, float %157, float\l... 0xBFF9194880000000)\l  %159 = tail call float @llvm.fmuladd.f32(float %145, float %158, float\l... 0xBF9C084EC0000000)\l  %160 = tail call float @llvm.fmuladd.f32(float %145, float %159, float\l... 0x3FF00143E0000000)\l  br label %161\l}"];
	Node0x4b04800 -> Node0x4b05290;
	Node0x4b05290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%161:\l161:                                              \l  %162 = phi float [ %153, %147 ], [ %160, %154 ]\l  %163 = fmul float %144, %162\l  br label %164\l}"];
	Node0x4b05290 -> Node0x4b00ae0;
	Node0x4b00ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%164:\l164:                                              \l  %165 = phi float [ %97, %90 ], [ %128, %100 ], [ %163, %161 ]\l  %166 = fcmp oeq float %17, 2.000000e+00\l  %167 = fcmp oeq float %17, 0.000000e+00\l  %168 = fcmp olt float %17, 0.000000e+00\l  %169 = fcmp ogt float %17, 2.000000e+00\l  %170 = or i1 %168, %169\l  %171 = select i1 %170, float 0x7FF8000000000000, float %165\l  %172 = select i1 %167, float 0x7FF0000000000000, float %171\l  %173 = select i1 %166, float 0xFFF0000000000000, float %172\l  %174 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %173, float addrspace(1)* %174, align 4, !tbaa !7\l  br label %175\l}"];
	Node0x4b00ae0 -> Node0x4af9c10;
	Node0x4af9c10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%175:\l175:                                              \l  ret void\l}"];
}
