Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 29 09:18:29 2020
| Host         : jht running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SOC_IO_UART_control_sets_placed.rpt
| Design       : SOC_IO_UART
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           14 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |             121 |           56 |
| Yes          | No                    | No                     |              22 |            9 |
| Yes          | No                    | Yes                    |             247 |           79 |
| Yes          | Yes                   | No                     |              54 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                          Enable Signal                                                          |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_uart_connect_pc/inst/upg_inst/rdStat_BUFG         | u_uart_connect_pc/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                                  |                1 |              1 |         1.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                                  |                1 |              1 |         1.00 |
|  clk_IBUF                                            |                                                                                                                                 |                                                                                                                                          |                1 |              1 |         1.00 |
|  u_uart_connect_pc/inst/upg_inst/rdStat_BUFG         |                                                                                                                                 | upg_rst                                                                                                                                  |                2 |              2 |         1.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                                          |                2 |              3 |         1.50 |
|  u_cpu_clk/inst/clk_out1                             |                                                                                                                                 |                                                                                                                                          |                1 |              3 |         3.00 |
|  n_0_870_BUFG                                        |                                                                                                                                 |                                                                                                                                          |                2 |              4 |         2.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/s_axi_wdata                                                                                     | u_uart_connect_pc/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  u_programrom/clka_BUFG                              |                                                                                                                                 |                                                                                                                                          |                3 |              4 |         1.33 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                                          |                1 |              4 |         4.00 |
|  u_cpu_clk/inst/clk_out1                             | u_programrom/led_port                                                                                                           | u_led_interface/led_port[1][14]_i_1_n_2                                                                                                  |                2 |              5 |         2.50 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                                 | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                                 | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                                          |                1 |              7 |         7.00 |
|  u_cpu_clk/inst/clk_out1                             | u_programrom/upg_rst_reg                                                                                                        | u_programrom/upg_rst_reg_0                                                                                                               |                2 |              7 |         3.50 |
|  u_uart_connect_pc/inst/upg_inst/rdStat_BUFG         | u_uart_connect_pc/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                                  |                4 |              8 |         2.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                                 | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |         2.67 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                                          |                1 |              8 |         8.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |         2.67 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                                  |                3 |              8 |         2.67 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                                          |                1 |              8 |         8.00 |
|  u_uart_connect_pc/inst/upg_inst/rdStat_BUFG         | u_uart_connect_pc/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                                  |                2 |              9 |         4.50 |
|  u_cpu_clk/inst/clk_out1                             | u_programrom/upg_rst_reg                                                                                                        |                                                                                                                                          |                5 |              9 |         1.80 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                                  |                2 |             10 |         5.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                                  |                5 |             16 |         3.20 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_uart_connect_pc/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                                  |                5 |             16 |         3.20 |
|  u_cpu_clk/inst/clk_out1                             | u_programrom/E[0]                                                                                                               | u_toggle_switch_interface/SR[0]                                                                                                          |                4 |             16 |         4.00 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                                 |                                                                                                                                          |                7 |             20 |         2.86 |
|  u_cpu_clk/inst/clk_out1                             |                                                                                                                                 | rst_n_IBUF                                                                                                                               |               18 |             32 |         1.78 |
|  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                                 | upg_rst                                                                                                                                  |               10 |             33 |         3.30 |
|  u_uart_connect_pc/inst/upg_inst/rdStat_BUFG         | u_uart_connect_pc/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                                  |               10 |             36 |         3.60 |
|  u_uart_connect_pc/inst/upg_inst/rdStat_BUFG         | u_uart_connect_pc/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                                  |               16 |             47 |         2.94 |
| ~n_1_99_BUFG                                         |                                                                                                                                 | u_programrom/AR[0]                                                                                                                       |               25 |             47 |         1.88 |
|  u_uart_connect_pc/inst/upg_inst/rdStat_BUFG         | u_uart_connect_pc/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                                  |               15 |             49 |         3.27 |
|  u_uart_connect_pc/inst/upg_inst/rdStat_BUFG         | u_uart_connect_pc/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                                  |               17 |             56 |         3.29 |
|  u_cpu_clk/inst/clk_out1                             | u_programrom/p_0_in                                                                                                             |                                                                                                                                          |               12 |             96 |         8.00 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


