set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[30]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_wr_0_STATUS1[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/STATUS1[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/STATUS2[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/STATUS2[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/STATUS2[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/STATUS2[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/DINB[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_wr_0/WEB[3]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/signal_controller_wr_0/DINB[0]} {design_1_i/signal_controller_wr_0/DINB[1]} {design_1_i/signal_controller_wr_0/DINB[2]} {design_1_i/signal_controller_wr_0/DINB[3]} {design_1_i/signal_controller_wr_0/DINB[4]} {design_1_i/signal_controller_wr_0/DINB[5]} {design_1_i/signal_controller_wr_0/DINB[6]} {design_1_i/signal_controller_wr_0/DINB[7]} {design_1_i/signal_controller_wr_0/DINB[8]} {design_1_i/signal_controller_wr_0/DINB[9]} {design_1_i/signal_controller_wr_0/DINB[10]} {design_1_i/signal_controller_wr_0/DINB[11]} {design_1_i/signal_controller_wr_0/DINB[12]} {design_1_i/signal_controller_wr_0/DINB[13]} {design_1_i/signal_controller_wr_0/DINB[14]} {design_1_i/signal_controller_wr_0/DINB[15]} {design_1_i/signal_controller_wr_0/DINB[16]} {design_1_i/signal_controller_wr_0/DINB[17]} {design_1_i/signal_controller_wr_0/DINB[18]} {design_1_i/signal_controller_wr_0/DINB[19]} {design_1_i/signal_controller_wr_0/DINB[20]} {design_1_i/signal_controller_wr_0/DINB[21]} {design_1_i/signal_controller_wr_0/DINB[22]} {design_1_i/signal_controller_wr_0/DINB[23]} {design_1_i/signal_controller_wr_0/DINB[24]} {design_1_i/signal_controller_wr_0/DINB[25]} {design_1_i/signal_controller_wr_0/DINB[26]} {design_1_i/signal_controller_wr_0/DINB[27]} {design_1_i/signal_controller_wr_0/DINB[28]} {design_1_i/signal_controller_wr_0/DINB[29]} {design_1_i/signal_controller_wr_0/DINB[30]} {design_1_i/signal_controller_wr_0/DINB[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/signal_controller_wr_0/STATUS2[0]} {design_1_i/signal_controller_wr_0/STATUS2[1]} {design_1_i/signal_controller_wr_0/STATUS2[2]} {design_1_i/signal_controller_wr_0/STATUS2[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/signal_controller_wr_0/WEB[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/signal_controller_wr_0/STATUS1[0]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_pl_clk0]
