#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Apr 21 14:51:14 2025
# Process ID: 118408
# Current directory: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent107532 D:\FPGA\Projects\RISCV\tinyriscv_4\tinyriscv\tinyriscv.xpr
# Log file: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/vivado.log
# Journal file: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.xpr
update_compile_order -fileset sources_1
launch_simulation
source tinyriscv_soc_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/wren}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/rden}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_address}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_wdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_rdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ACLK}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARESETN}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WSTRB}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_awaddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_awready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_wready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_bresp}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_bvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_araddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_arready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rresp}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/data0}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/data1}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/C_S_AXI_DATA_WIDTH}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/C_S_AXI_ADDR_WIDTH}} 
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
close_sim
launch_simulation
source tinyriscv_soc_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/wren}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/rden}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_address}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_wdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/mem_rdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ACLK}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARESETN}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_AWREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WSTRB}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_WREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_BREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_ARREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/S_AXI_RREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_awaddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_awready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_wready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_bresp}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_bvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_araddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_arready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rresp}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/axi_rvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/data0}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/data1}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/C_S_AXI_DATA_WIDTH}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/S_AXIL_u0/C_S_AXI_ADDR_WIDTH}} 
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clk}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rst}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_pc_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_pc_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_hold_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_halt_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reset_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/int_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/pc_pc_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_int_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op1_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op2_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op1_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op2_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_start_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_dividend_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_divisor_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_op_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/regs_rdata1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/regs_rdata2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_global_int_en_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mtvec}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mepc}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mstatus}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_flush_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_result_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_ready_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_busy_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_int_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_int_assert_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_mem_raddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_mem_waddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/is_load_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_mem_raddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_mem_waddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_hold_flag_o}} 
restart
run all
restart
relaunch_sim
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/clk}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/rst}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m0_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m1_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m2_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/m3_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s0_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s0_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s0_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s0_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s1_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s1_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s1_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s1_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s2_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s2_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s2_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s2_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s3_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s3_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s3_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s3_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/axil_hold_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s4_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s5_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s5_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s5_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/s5_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/req}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/hold_flag_r}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_0}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_1}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_2}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_3}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_4}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/slave_5}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant0}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant1}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant2}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_rib/grant3}} 
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_req_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ACLK}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARESETN}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_AWADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_AWPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_AWVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_AWREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_WDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_WSTRB}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_WVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_WREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_BRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_BVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_BREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARADDR}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARPROT}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_ARREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_RDATA}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_RRESP}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_RVALID}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/M_AXI_RREADY}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_awvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_wvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_awaddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_wdata}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_bready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_arvalid}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_araddr}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/axi_rready}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/m_data}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/state}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/next_state}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/C_M_START_DATA_VALUE}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/C_M_AXI_ADDR_WIDTH}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/C_M_AXI_DATA_WIDTH}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/IDLE}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/WRITE}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/axil_inst/READ}} 
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
synth_design -rtl -rtl_skip_mlo -name rtl_1
relaunch_sim
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
relaunch_sim
restart
run all
relaunch_sim
restart
run all
close_sim
