// Seed: 3410765122
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri1 id_4
);
  wire id_6;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
);
  tri0 id_3;
  wor  id_4;
  module_0(
      id_0, id_0, id_1, id_1, id_1
  );
  assign id_3 = id_4 >= id_1 ? 1'b0 : 1;
  wire id_5;
endmodule
