///Register `IO_ISCR` reader
pub type R = crate::R<IO_ISCRrs>;
///Register `IO_ISCR` writer
pub type W = crate::W<IO_ISCRrs>;
///Field `PA0_ISC` reader - PA0_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA0_ISC_R = crate::BitReader;
///Field `PA0_ISC` writer - PA0_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA0_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA1_ISC` reader - PA1_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA1_ISC_R = crate::BitReader;
///Field `PA1_ISC` writer - PA1_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA1_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA2_ISC` reader - PA2_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA2_ISC_R = crate::BitReader;
///Field `PA2_ISC` writer - PA2_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA2_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA3_ISC` reader - PA3_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA3_ISC_R = crate::BitReader;
///Field `PA3_ISC` writer - PA3_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA3_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA4_ISC` reader - PA4_ISC: Interrupt status (before mask) for port a I/Os..
pub type PA4_ISC_R = crate::BitReader;
///Field `PA4_ISC` writer - PA4_ISC: Interrupt status (before mask) for port a I/Os..
pub type PA4_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA5_ISC` reader - PA5_ISC: Interrupt status (before mask) for port a I/Os..
pub type PA5_ISC_R = crate::BitReader;
///Field `PA5_ISC` writer - PA5_ISC: Interrupt status (before mask) for port a I/Os..
pub type PA5_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA6_ISC` reader - PA6_ISC: Interrupt status (before mask) for port a I/Os..
pub type PA6_ISC_R = crate::BitReader;
///Field `PA6_ISC` writer - PA6_ISC: Interrupt status (before mask) for port a I/Os..
pub type PA6_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA7_ISC` reader - PA7_ISC: Interrupt status (before mask) for port a I/Os..
pub type PA7_ISC_R = crate::BitReader;
///Field `PA7_ISC` writer - PA7_ISC: Interrupt status (before mask) for port a I/Os..
pub type PA7_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA8_ISC` reader - PA8_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA8_ISC_R = crate::BitReader;
///Field `PA8_ISC` writer - PA8_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA8_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA9_ISC` reader - PA9_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA9_ISC_R = crate::BitReader;
///Field `PA9_ISC` writer - PA9_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA9_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA10_ISC` reader - PA10_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA10_ISC_R = crate::BitReader;
///Field `PA10_ISC` writer - PA10_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA10_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA11_ISC` reader - PA11_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA11_ISC_R = crate::BitReader;
///Field `PA11_ISC` writer - PA11_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PA11_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA12_ISC` reader - PA12_ISC: Interrupt status (before mask) for port a I/Os.
pub type PA12_ISC_R = crate::BitReader;
///Field `PA12_ISC` writer - PA12_ISC: Interrupt status (before mask) for port a I/Os.
pub type PA12_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA13_ISC` reader - PA13_ISC: Interrupt status (before mask) for port a I/Os.
pub type PA13_ISC_R = crate::BitReader;
///Field `PA13_ISC` writer - PA13_ISC: Interrupt status (before mask) for port a I/Os.
pub type PA13_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA14_ISC` reader - PA14_ISC: Interrupt status (before mask) for port a I/Os.
pub type PA14_ISC_R = crate::BitReader;
///Field `PA14_ISC` writer - PA14_ISC: Interrupt status (before mask) for port a I/Os.
pub type PA14_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA15_ISC` reader - PA15_ISC: Interrupt status (before mask) for port a I/Os.
pub type PA15_ISC_R = crate::BitReader;
///Field `PA15_ISC` writer - PA15_ISC: Interrupt status (before mask) for port a I/Os.
pub type PA15_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB0_ISC` reader - PB0_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB0_ISC_R = crate::BitReader;
///Field `PB0_ISC` writer - PB0_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB0_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB1_ISC` reader - PB1_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB1_ISC_R = crate::BitReader;
///Field `PB1_ISC` writer - PB1_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB1_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB2_ISC` reader - PB2_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB2_ISC_R = crate::BitReader;
///Field `PB2_ISC` writer - PB2_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB2_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB3_ISC` reader - PB3_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB3_ISC_R = crate::BitReader;
///Field `PB3_ISC` writer - PB3_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB3_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB4_ISC` reader - PB4_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB4_ISC_R = crate::BitReader;
///Field `PB4_ISC` writer - PB4_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB4_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB5_ISC` reader - PB5_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB5_ISC_R = crate::BitReader;
///Field `PB5_ISC` writer - PB5_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB5_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB6_ISC` reader - PB6_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB6_ISC_R = crate::BitReader;
///Field `PB6_ISC` writer - PB6_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB6_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB7_ISC` reader - PB7_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB7_ISC_R = crate::BitReader;
///Field `PB7_ISC` writer - PB7_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB7_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB8_ISC` reader - PB8_ISC: Interrupt status (before mask) for port B I/Os..
pub type PB8_ISC_R = crate::BitReader;
///Field `PB8_ISC` writer - PB8_ISC: Interrupt status (before mask) for port B I/Os..
pub type PB8_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB9_ISC` reader - PB9_ISC: Interrupt status (before mask) for port B I/Os..
pub type PB9_ISC_R = crate::BitReader;
///Field `PB9_ISC` writer - PB9_ISC: Interrupt status (before mask) for port B I/Os..
pub type PB9_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB10_ISC` reader - PB10_ISC: Interrupt status (before mask) for port B I/Os..
pub type PB10_ISC_R = crate::BitReader;
///Field `PB10_ISC` writer - PB10_ISC: Interrupt status (before mask) for port B I/Os..
pub type PB10_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB11_ISC` reader - PB11_ISC: Interrupt status (before mask) for port B I/Os..
pub type PB11_ISC_R = crate::BitReader;
///Field `PB11_ISC` writer - PB11_ISC: Interrupt status (before mask) for port B I/Os..
pub type PB11_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB12_ISC` reader - PB12_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB12_ISC_R = crate::BitReader;
///Field `PB12_ISC` writer - PB12_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB12_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB13_ISC` reader - PB13_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB13_ISC_R = crate::BitReader;
///Field `PB13_ISC` writer - PB13_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB13_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB14_ISC` reader - PB14_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB14_ISC_R = crate::BitReader;
///Field `PB14_ISC` writer - PB14_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB14_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB15_ISC` reader - PB15_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB15_ISC_R = crate::BitReader;
///Field `PB15_ISC` writer - PB15_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
pub type PB15_ISC_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - PA0_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa0_isc(&self) -> PA0_ISC_R {
        PA0_ISC_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - PA1_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa1_isc(&self) -> PA1_ISC_R {
        PA1_ISC_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - PA2_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa2_isc(&self) -> PA2_ISC_R {
        PA2_ISC_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - PA3_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa3_isc(&self) -> PA3_ISC_R {
        PA3_ISC_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - PA4_ISC: Interrupt status (before mask) for port a I/Os..
    #[inline(always)]
    pub fn pa4_isc(&self) -> PA4_ISC_R {
        PA4_ISC_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - PA5_ISC: Interrupt status (before mask) for port a I/Os..
    #[inline(always)]
    pub fn pa5_isc(&self) -> PA5_ISC_R {
        PA5_ISC_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - PA6_ISC: Interrupt status (before mask) for port a I/Os..
    #[inline(always)]
    pub fn pa6_isc(&self) -> PA6_ISC_R {
        PA6_ISC_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - PA7_ISC: Interrupt status (before mask) for port a I/Os..
    #[inline(always)]
    pub fn pa7_isc(&self) -> PA7_ISC_R {
        PA7_ISC_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - PA8_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa8_isc(&self) -> PA8_ISC_R {
        PA8_ISC_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - PA9_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa9_isc(&self) -> PA9_ISC_R {
        PA9_ISC_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - PA10_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa10_isc(&self) -> PA10_ISC_R {
        PA10_ISC_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - PA11_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa11_isc(&self) -> PA11_ISC_R {
        PA11_ISC_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - PA12_ISC: Interrupt status (before mask) for port a I/Os.
    #[inline(always)]
    pub fn pa12_isc(&self) -> PA12_ISC_R {
        PA12_ISC_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - PA13_ISC: Interrupt status (before mask) for port a I/Os.
    #[inline(always)]
    pub fn pa13_isc(&self) -> PA13_ISC_R {
        PA13_ISC_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - PA14_ISC: Interrupt status (before mask) for port a I/Os.
    #[inline(always)]
    pub fn pa14_isc(&self) -> PA14_ISC_R {
        PA14_ISC_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - PA15_ISC: Interrupt status (before mask) for port a I/Os.
    #[inline(always)]
    pub fn pa15_isc(&self) -> PA15_ISC_R {
        PA15_ISC_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - PB0_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb0_isc(&self) -> PB0_ISC_R {
        PB0_ISC_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - PB1_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb1_isc(&self) -> PB1_ISC_R {
        PB1_ISC_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - PB2_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb2_isc(&self) -> PB2_ISC_R {
        PB2_ISC_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - PB3_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb3_isc(&self) -> PB3_ISC_R {
        PB3_ISC_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - PB4_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb4_isc(&self) -> PB4_ISC_R {
        PB4_ISC_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - PB5_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb5_isc(&self) -> PB5_ISC_R {
        PB5_ISC_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - PB6_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb6_isc(&self) -> PB6_ISC_R {
        PB6_ISC_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - PB7_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb7_isc(&self) -> PB7_ISC_R {
        PB7_ISC_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - PB8_ISC: Interrupt status (before mask) for port B I/Os..
    #[inline(always)]
    pub fn pb8_isc(&self) -> PB8_ISC_R {
        PB8_ISC_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - PB9_ISC: Interrupt status (before mask) for port B I/Os..
    #[inline(always)]
    pub fn pb9_isc(&self) -> PB9_ISC_R {
        PB9_ISC_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - PB10_ISC: Interrupt status (before mask) for port B I/Os..
    #[inline(always)]
    pub fn pb10_isc(&self) -> PB10_ISC_R {
        PB10_ISC_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - PB11_ISC: Interrupt status (before mask) for port B I/Os..
    #[inline(always)]
    pub fn pb11_isc(&self) -> PB11_ISC_R {
        PB11_ISC_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - PB12_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb12_isc(&self) -> PB12_ISC_R {
        PB12_ISC_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - PB13_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb13_isc(&self) -> PB13_ISC_R {
        PB13_ISC_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - PB14_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb14_isc(&self) -> PB14_ISC_R {
        PB14_ISC_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - PB15_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb15_isc(&self) -> PB15_ISC_R {
        PB15_ISC_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IO_ISCR")
            .field("pa0_isc", &self.pa0_isc())
            .field("pa1_isc", &self.pa1_isc())
            .field("pa2_isc", &self.pa2_isc())
            .field("pa3_isc", &self.pa3_isc())
            .field("pa4_isc", &self.pa4_isc())
            .field("pa5_isc", &self.pa5_isc())
            .field("pa6_isc", &self.pa6_isc())
            .field("pa7_isc", &self.pa7_isc())
            .field("pa8_isc", &self.pa8_isc())
            .field("pa9_isc", &self.pa9_isc())
            .field("pa10_isc", &self.pa10_isc())
            .field("pa11_isc", &self.pa11_isc())
            .field("pa12_isc", &self.pa12_isc())
            .field("pa13_isc", &self.pa13_isc())
            .field("pa14_isc", &self.pa14_isc())
            .field("pa15_isc", &self.pa15_isc())
            .field("pb0_isc", &self.pb0_isc())
            .field("pb1_isc", &self.pb1_isc())
            .field("pb2_isc", &self.pb2_isc())
            .field("pb3_isc", &self.pb3_isc())
            .field("pb4_isc", &self.pb4_isc())
            .field("pb5_isc", &self.pb5_isc())
            .field("pb6_isc", &self.pb6_isc())
            .field("pb7_isc", &self.pb7_isc())
            .field("pb8_isc", &self.pb8_isc())
            .field("pb9_isc", &self.pb9_isc())
            .field("pb10_isc", &self.pb10_isc())
            .field("pb11_isc", &self.pb11_isc())
            .field("pb12_isc", &self.pb12_isc())
            .field("pb13_isc", &self.pb13_isc())
            .field("pb14_isc", &self.pb14_isc())
            .field("pb15_isc", &self.pb15_isc())
            .finish()
    }
}
impl W {
    ///Bit 0 - PA0_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa0_isc(&mut self) -> PA0_ISC_W<IO_ISCRrs> {
        PA0_ISC_W::new(self, 0)
    }
    ///Bit 1 - PA1_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa1_isc(&mut self) -> PA1_ISC_W<IO_ISCRrs> {
        PA1_ISC_W::new(self, 1)
    }
    ///Bit 2 - PA2_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa2_isc(&mut self) -> PA2_ISC_W<IO_ISCRrs> {
        PA2_ISC_W::new(self, 2)
    }
    ///Bit 3 - PA3_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa3_isc(&mut self) -> PA3_ISC_W<IO_ISCRrs> {
        PA3_ISC_W::new(self, 3)
    }
    ///Bit 4 - PA4_ISC: Interrupt status (before mask) for port a I/Os..
    #[inline(always)]
    pub fn pa4_isc(&mut self) -> PA4_ISC_W<IO_ISCRrs> {
        PA4_ISC_W::new(self, 4)
    }
    ///Bit 5 - PA5_ISC: Interrupt status (before mask) for port a I/Os..
    #[inline(always)]
    pub fn pa5_isc(&mut self) -> PA5_ISC_W<IO_ISCRrs> {
        PA5_ISC_W::new(self, 5)
    }
    ///Bit 6 - PA6_ISC: Interrupt status (before mask) for port a I/Os..
    #[inline(always)]
    pub fn pa6_isc(&mut self) -> PA6_ISC_W<IO_ISCRrs> {
        PA6_ISC_W::new(self, 6)
    }
    ///Bit 7 - PA7_ISC: Interrupt status (before mask) for port a I/Os..
    #[inline(always)]
    pub fn pa7_isc(&mut self) -> PA7_ISC_W<IO_ISCRrs> {
        PA7_ISC_W::new(self, 7)
    }
    ///Bit 8 - PA8_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa8_isc(&mut self) -> PA8_ISC_W<IO_ISCRrs> {
        PA8_ISC_W::new(self, 8)
    }
    ///Bit 9 - PA9_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa9_isc(&mut self) -> PA9_ISC_W<IO_ISCRrs> {
        PA9_ISC_W::new(self, 9)
    }
    ///Bit 10 - PA10_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa10_isc(&mut self) -> PA10_ISC_W<IO_ISCRrs> {
        PA10_ISC_W::new(self, 10)
    }
    ///Bit 11 - PA11_ISC: Interrupt status (before mask) for port a I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pa11_isc(&mut self) -> PA11_ISC_W<IO_ISCRrs> {
        PA11_ISC_W::new(self, 11)
    }
    ///Bit 12 - PA12_ISC: Interrupt status (before mask) for port a I/Os.
    #[inline(always)]
    pub fn pa12_isc(&mut self) -> PA12_ISC_W<IO_ISCRrs> {
        PA12_ISC_W::new(self, 12)
    }
    ///Bit 13 - PA13_ISC: Interrupt status (before mask) for port a I/Os.
    #[inline(always)]
    pub fn pa13_isc(&mut self) -> PA13_ISC_W<IO_ISCRrs> {
        PA13_ISC_W::new(self, 13)
    }
    ///Bit 14 - PA14_ISC: Interrupt status (before mask) for port a I/Os.
    #[inline(always)]
    pub fn pa14_isc(&mut self) -> PA14_ISC_W<IO_ISCRrs> {
        PA14_ISC_W::new(self, 14)
    }
    ///Bit 15 - PA15_ISC: Interrupt status (before mask) for port a I/Os.
    #[inline(always)]
    pub fn pa15_isc(&mut self) -> PA15_ISC_W<IO_ISCRrs> {
        PA15_ISC_W::new(self, 15)
    }
    ///Bit 16 - PB0_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb0_isc(&mut self) -> PB0_ISC_W<IO_ISCRrs> {
        PB0_ISC_W::new(self, 16)
    }
    ///Bit 17 - PB1_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb1_isc(&mut self) -> PB1_ISC_W<IO_ISCRrs> {
        PB1_ISC_W::new(self, 17)
    }
    ///Bit 18 - PB2_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb2_isc(&mut self) -> PB2_ISC_W<IO_ISCRrs> {
        PB2_ISC_W::new(self, 18)
    }
    ///Bit 19 - PB3_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb3_isc(&mut self) -> PB3_ISC_W<IO_ISCRrs> {
        PB3_ISC_W::new(self, 19)
    }
    ///Bit 20 - PB4_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb4_isc(&mut self) -> PB4_ISC_W<IO_ISCRrs> {
        PB4_ISC_W::new(self, 20)
    }
    ///Bit 21 - PB5_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb5_isc(&mut self) -> PB5_ISC_W<IO_ISCRrs> {
        PB5_ISC_W::new(self, 21)
    }
    ///Bit 22 - PB6_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb6_isc(&mut self) -> PB6_ISC_W<IO_ISCRrs> {
        PB6_ISC_W::new(self, 22)
    }
    ///Bit 23 - PB7_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb7_isc(&mut self) -> PB7_ISC_W<IO_ISCRrs> {
        PB7_ISC_W::new(self, 23)
    }
    ///Bit 24 - PB8_ISC: Interrupt status (before mask) for port B I/Os..
    #[inline(always)]
    pub fn pb8_isc(&mut self) -> PB8_ISC_W<IO_ISCRrs> {
        PB8_ISC_W::new(self, 24)
    }
    ///Bit 25 - PB9_ISC: Interrupt status (before mask) for port B I/Os..
    #[inline(always)]
    pub fn pb9_isc(&mut self) -> PB9_ISC_W<IO_ISCRrs> {
        PB9_ISC_W::new(self, 25)
    }
    ///Bit 26 - PB10_ISC: Interrupt status (before mask) for port B I/Os..
    #[inline(always)]
    pub fn pb10_isc(&mut self) -> PB10_ISC_W<IO_ISCRrs> {
        PB10_ISC_W::new(self, 26)
    }
    ///Bit 27 - PB11_ISC: Interrupt status (before mask) for port B I/Os..
    #[inline(always)]
    pub fn pb11_isc(&mut self) -> PB11_ISC_W<IO_ISCRrs> {
        PB11_ISC_W::new(self, 27)
    }
    ///Bit 28 - PB12_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb12_isc(&mut self) -> PB12_ISC_W<IO_ISCRrs> {
        PB12_ISC_W::new(self, 28)
    }
    ///Bit 29 - PB13_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb13_isc(&mut self) -> PB13_ISC_W<IO_ISCRrs> {
        PB13_ISC_W::new(self, 29)
    }
    ///Bit 30 - PB14_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb14_isc(&mut self) -> PB14_ISC_W<IO_ISCRrs> {
        PB14_ISC_W::new(self, 30)
    }
    ///Bit 31 - PB15_ISC: Interrupt status (before mask) for port B I/Os. 0: no pending interrupt. 1: event occurred on corresponding I/O / interrupt occurred (if enabled). Cleared by writing 1 in the bit.
    #[inline(always)]
    pub fn pb15_isc(&mut self) -> PB15_ISC_W<IO_ISCRrs> {
        PB15_ISC_W::new(self, 31)
    }
}
/**IO_ISCR register

You can [`read`](crate::Reg::read) this register and get [`io_iscr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`io_iscr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32WB06.html#SYSTEM_CTRL:IO_ISCR)*/
pub struct IO_ISCRrs;
impl crate::RegisterSpec for IO_ISCRrs {
    type Ux = u32;
}
///`read()` method returns [`io_iscr::R`](R) reader structure
impl crate::Readable for IO_ISCRrs {}
///`write(|w| ..)` method takes [`io_iscr::W`](W) writer structure
impl crate::Writable for IO_ISCRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IO_ISCR to value 0
impl crate::Resettable for IO_ISCRrs {}
