Analysis & Synthesis report for CPU_WITH_MEMORY
Fri May 18 22:22:52 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component
 11. Parameter Settings for User Entity Instance: ALU:inst|C_FLAG:inst4|lpm_ff:lpm_ff_component
 12. Parameter Settings for User Entity Instance: ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component
 13. Parameter Settings for User Entity Instance: ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component
 14. Parameter Settings for User Entity Instance: ALU:inst|S_FLAG:inst2|lpm_ff:lpm_ff_component
 15. Parameter Settings for User Entity Instance: ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component
 16. Parameter Settings for User Entity Instance: ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component
 17. Parameter Settings for User Entity Instance: ALU:inst|ALU_RESULT_BUSTRI:inst33|lpm_bustri:lpm_bustri_component
 18. Parameter Settings for User Entity Instance: ALU:inst|ALU_NOTZ_OUT_MUX:inst35|LPM_MUX:lpm_mux_component
 19. Parameter Settings for User Entity Instance: ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component
 20. Parameter Settings for User Entity Instance: ALU:inst|Z_FLAG_OR:inst15|LPM_OR:lpm_or_component
 21. Parameter Settings for User Entity Instance: ALU:inst|ALU_NOTZ_REGISTER:inst32|lpm_ff:lpm_ff_component
 22. Parameter Settings for User Entity Instance: ALU:inst|NOTZ_INVERTOR:inst34|lpm_inv:lpm_inv_component
 23. Parameter Settings for User Entity Instance: ALU:inst|ALU_RESULT_BUSTRI:inst40|lpm_bustri:lpm_bustri_component
 24. Parameter Settings for User Entity Instance: ALU:inst|NXOR_INVERTOR:inst38|lpm_inv:lpm_inv_component
 25. Parameter Settings for User Entity Instance: ALU:inst|NXOR_XOR:inst39|LPM_XOR:lpm_xor_component
 26. Parameter Settings for User Entity Instance: ALU:inst|ALU_NXOR_FIRST_REGISTER:inst36|lpm_ff:lpm_ff_component
 27. Parameter Settings for User Entity Instance: ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component
 28. Parameter Settings for User Entity Instance: ALU:inst|ALU_RESULT_BUSTRI:inst43|lpm_bustri:lpm_bustri_component
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri May 18 22:22:52 2018   ;
; Quartus II Version            ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                 ; CPU_WITH_MEMORY                         ;
; Top-level Entity Name         ; ALU_TEST                                ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 111                                     ;
;     Dedicated logic registers ; 83                                      ;
; Total registers               ; 83                                      ;
; Total pins                    ; 72                                      ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 0                                       ;
; DSP block 9-bit elements      ; 0                                       ;
; Total PLLs                    ; 0                                       ;
; Total DLLs                    ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; ALU_TEST           ; CPU_WITH_MEMORY    ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/University/6th sem/SiFO/kursach/ALU.bdf                      ;
; INCS_COUNTER.vhd                 ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/INCS_COUNTER.vhd             ;
; ALU_RESULT_BUSTRI.vhd            ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/ALU_RESULT_BUSTRI.vhd        ;
; S_FLAG.vhd                       ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/S_FLAG.vhd                   ;
; Z_FLAG.vhd                       ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/Z_FLAG.vhd                   ;
; C_FLAG.vhd                       ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/C_FLAG.vhd                   ;
; Z_FLAG_OR.vhd                    ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/Z_FLAG_OR.vhd                ;
; NXOR_INVERTOR.vhd                ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/NXOR_INVERTOR.vhd            ;
; NOTZ_INVERTOR.vhd                ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/NOTZ_INVERTOR.vhd            ;
; ALU_TEST.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf                 ;
; NXOR_XOR.vhd                     ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/NXOR_XOR.vhd                 ;
; ALU_NOTZ_REGISTER.vhd            ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/ALU_NOTZ_REGISTER.vhd        ;
; ALU_NOTZ_OUT_MUX.vhd             ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/ALU_NOTZ_OUT_MUX.vhd         ;
; ALU_NXOR_FIRST_REGISTER.vhd      ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/ALU_NXOR_FIRST_REGISTER.vhd  ;
; ALU_NXOR_SECOND_REGISTER.vhd     ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/ALU_NXOR_SECOND_REGISTER.vhd ;
; ALU_SRA_SHIFT_REGISTER.vhd       ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/ALU_SRA_SHIFT_REGISTER.vhd   ;
; ALU_SRA_REGISTER.vhd             ; yes             ; User Wizard-Generated File         ; D:/University/6th sem/SiFO/kursach/ALU_SRA_REGISTER.vhd         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf           ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_clshift.tdf      ;
; db/lpm_clshift_5ud.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf       ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf       ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf      ;
; db/cntr_6bj.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf              ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf          ;
; db/mux_o5e.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/University/6th sem/SiFO/kursach/db/mux_o5e.tdf               ;
; lpm_or.tdf                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_or.tdf           ;
; lpm_inv.tdf                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_inv.tdf          ;
; lpm_xor.tdf                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_xor.tdf          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                       ;
+-----------------------------------------------+-------------------------------------------------------------------+
; Resource                                      ; Usage                                                             ;
+-----------------------------------------------+-------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 111                                                               ;
; Dedicated logic registers                     ; 83                                                                ;
;                                               ;                                                                   ;
; Estimated ALUTs Unavailable                   ; 2                                                                 ;
;                                               ;                                                                   ;
; Total combinational functions                 ; 111                                                               ;
; Combinational ALUT usage by number of inputs  ;                                                                   ;
;     -- 7 input functions                      ; 2                                                                 ;
;     -- 6 input functions                      ; 37                                                                ;
;     -- 5 input functions                      ; 30                                                                ;
;     -- 4 input functions                      ; 5                                                                 ;
;     -- <=3 input functions                    ; 37                                                                ;
;                                               ;                                                                   ;
; Combinational ALUTs by mode                   ;                                                                   ;
;     -- normal mode                            ; 93                                                                ;
;     -- extended LUT mode                      ; 2                                                                 ;
;     -- arithmetic mode                        ; 16                                                                ;
;     -- shared arithmetic mode                 ; 0                                                                 ;
;                                               ;                                                                   ;
; Estimated ALUT/register pairs used            ; 161                                                               ;
;                                               ;                                                                   ;
; Total registers                               ; 83                                                                ;
;     -- Dedicated logic registers              ; 83                                                                ;
;     -- I/O registers                          ; 0                                                                 ;
;                                               ;                                                                   ;
; Estimated ALMs:  partially or completely used ; 81                                                                ;
;                                               ;                                                                   ;
; I/O pins                                      ; 72                                                                ;
; Maximum fan-out node                          ; ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[15] ;
; Maximum fan-out                               ; 27                                                                ;
; Total fan-out                                 ; 812                                                               ;
; Average fan-out                               ; 3.05                                                              ;
+-----------------------------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |ALU_TEST                                    ; 111 (0)           ; 83 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 72   ; 0            ; |ALU_TEST                                                                                                         ; work         ;
;    |ALU:inst|                                ; 111 (0)           ; 83 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst                                                                                                ;              ;
;       |ALU_NOTZ_REGISTER:inst32|             ; 0 (0)             ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_NOTZ_REGISTER:inst32                                                                       ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_NOTZ_REGISTER:inst32|lpm_ff:lpm_ff_component                                               ; work         ;
;       |ALU_NXOR_FIRST_REGISTER:inst36|       ; 0 (0)             ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_NXOR_FIRST_REGISTER:inst36                                                                 ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_NXOR_FIRST_REGISTER:inst36|lpm_ff:lpm_ff_component                                         ; work         ;
;       |ALU_NXOR_SECOND_REGISTER:inst37|      ; 0 (0)             ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37                                                                ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component                                        ; work         ;
;       |ALU_RESULT_BUSTRI:inst1|              ; 37 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_RESULT_BUSTRI:inst1                                                                        ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 37 (37)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component                                        ; work         ;
;       |ALU_RESULT_BUSTRI:inst40|             ; 5 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_RESULT_BUSTRI:inst40                                                                       ; work         ;
;          |lpm_bustri:lpm_bustri_component|   ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_RESULT_BUSTRI:inst40|lpm_bustri:lpm_bustri_component                                       ; work         ;
;       |ALU_SRA_REGISTER:inst44|              ; 0 (0)             ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_SRA_REGISTER:inst44                                                                        ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component                                                ; work         ;
;       |ALU_SRA_SHIFT_REGISTER:inst42|        ; 49 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42                                                                  ; work         ;
;          |lpm_clshift:lpm_clshift_component| ; 49 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component                                ; work         ;
;             |lpm_clshift_5ud:auto_generated| ; 49 (49)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated ; work         ;
;       |C_FLAG:inst4|                         ; 0 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|C_FLAG:inst4                                                                                   ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|C_FLAG:inst4|lpm_ff:lpm_ff_component                                                           ; work         ;
;       |INCS_COUNTER:inst|                    ; 16 (0)            ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|INCS_COUNTER:inst                                                                              ; work         ;
;          |lpm_counter:lpm_counter_component| ; 16 (0)            ; 16 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component                                            ; work         ;
;             |cntr_6bj:auto_generated|        ; 16 (16)           ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated                    ; work         ;
;       |S_FLAG:inst2|                         ; 0 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|S_FLAG:inst2                                                                                   ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|S_FLAG:inst2|lpm_ff:lpm_ff_component                                                           ; work         ;
;       |Z_FLAG:inst3|                         ; 0 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|Z_FLAG:inst3                                                                                   ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component                                                           ; work         ;
;       |Z_FLAG_OR:inst15|                     ; 4 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|Z_FLAG_OR:inst15                                                                               ; work         ;
;          |lpm_or:lpm_or_component|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ALU_TEST|ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component                                                       ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 83    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |ALU_TEST|ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[71] ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |ALU_TEST|ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[66] ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |ALU_TEST|ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[64] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+------------------------------------------+
; Assignment                ; Value ; From ; To                                       ;
+---------------------------+-------+------+------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                        ;
+---------------------------+-------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|C_FLAG:inst4|lpm_ff:lpm_ff_component ;
+------------------------+------------+------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                 ;
+------------------------+------------+------------------------------------------------------+
; LPM_WIDTH              ; 1          ; Signed Integer                                       ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                              ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                              ;
; LPM_FFTYPE             ; DFF        ; Untyped                                              ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                              ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                       ;
+------------------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component ;
+----------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                               ;
+----------------+-----------------+------------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                            ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                            ;
; LPM_WIDTH      ; 16              ; Signed Integer                                                                     ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                                                                     ;
; CBXI_PARAMETER ; lpm_clshift_5ud ; Untyped                                                                            ;
+----------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                            ;
+------------------------+------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                         ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                         ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                  ;
+------------------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|S_FLAG:inst2|lpm_ff:lpm_ff_component ;
+------------------------+------------+------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                 ;
+------------------------+------------+------------------------------------------------------+
; LPM_WIDTH              ; 1          ; Signed Integer                                       ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                              ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                              ;
; LPM_FFTYPE             ; DFF        ; Untyped                                              ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                              ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                       ;
+------------------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                     ;
; LPM_DIRECTION          ; UP          ; Untyped                                                            ;
; LPM_MODULUS            ; 0           ; Untyped                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                            ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                            ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                 ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                            ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                            ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                            ;
; CBXI_PARAMETER         ; cntr_6bj    ; Untyped                                                            ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_RESULT_BUSTRI:inst33|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_NOTZ_OUT_MUX:inst35|LPM_MUX:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                              ;
+------------------------+------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 16         ; Signed Integer                                                    ;
; LPM_SIZE               ; 2          ; Signed Integer                                                    ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                    ;
; CBXI_PARAMETER         ; mux_o5e    ; Untyped                                                           ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                           ;
+------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component ;
+------------------------+------------+------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                 ;
+------------------------+------------+------------------------------------------------------+
; LPM_WIDTH              ; 1          ; Signed Integer                                       ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                              ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                              ;
; LPM_FFTYPE             ; DFF        ; Untyped                                              ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                              ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                       ;
+------------------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|Z_FLAG_OR:inst15|LPM_OR:lpm_or_component ;
+------------------------+------------+----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                     ;
+------------------------+------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 1          ; Signed Integer                                           ;
; LPM_SIZE               ; 16         ; Signed Integer                                           ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                       ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                  ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                  ;
+------------------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_NOTZ_REGISTER:inst32|lpm_ff:lpm_ff_component ;
+------------------------+------------+------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                             ;
+------------------------+------------+------------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                   ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                          ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                          ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                          ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                          ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                   ;
+------------------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|NOTZ_INVERTOR:inst34|lpm_inv:lpm_inv_component ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_RESULT_BUSTRI:inst40|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|NXOR_INVERTOR:inst38|lpm_inv:lpm_inv_component ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|NXOR_XOR:inst39|LPM_XOR:lpm_xor_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                         ;
; LPM_SIZE       ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_NXOR_FIRST_REGISTER:inst36|lpm_ff:lpm_ff_component ;
+------------------------+------------+------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                   ;
+------------------------+------------+------------------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                         ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                                ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                         ;
+------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component ;
+------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                    ;
+------------------------+------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                          ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                 ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                 ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                 ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                          ;
+------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst|ALU_RESULT_BUSTRI:inst43|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri May 18 22:22:41 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU_WITH_MEMORY
Warning: Tcl Script File NXOR.qip not found
    Info: set_global_assignment -name QIP_FILE NXOR.qip
Info: Found 2 design units, including 1 entities, in source file rom.vhd
    Info: Found design unit 1: rom-SYN
    Info: Found entity 1: ROM
Info: Found 1 design units, including 1 entities, in source file cpu_with_memory.bdf
    Info: Found entity 1: CPU_WITH_MEMORY
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: CPU
Info: Found 2 design units, including 1 entities, in source file rw_ram_bustri.vhd
    Info: Found design unit 1: rw_ram_bustri-SYN
    Info: Found entity 1: RW_RAM_BUSTRI
Info: Found 1 design units, including 1 entities, in source file control_device.bdf
    Info: Found entity 1: CONTROL_DEVICE
Info: Found 2 design units, including 1 entities, in source file cpu_cycle_decoder.vhd
    Info: Found design unit 1: cpu_cycle_decoder-SYN
    Info: Found entity 1: CPU_CYCLE_DECODER
Info: Found 2 design units, including 1 entities, in source file cpu_cycle_counter.vhd
    Info: Found design unit 1: cpu_cycle_counter-SYN
    Info: Found entity 1: CPU_CYCLE_COUNTER
Info: Found 2 design units, including 1 entities, in source file command_word_buffer.vhd
    Info: Found design unit 1: command_word_buffer-SYN
    Info: Found entity 1: COMMAND_WORD_BUFFER
Info: Found 2 design units, including 1 entities, in source file command_decoder.vhd
    Info: Found design unit 1: command_decoder-SYN
    Info: Found entity 1: COMMAND_DECODER
Info: Found 2 design units, including 1 entities, in source file ip_bustri.vhd
    Info: Found design unit 1: ip_bustri-SYN
    Info: Found entity 1: IP_BUSTRI
Info: Found 2 design units, including 1 entities, in source file cpu_cycle_reset_or.vhd
    Info: Found design unit 1: cpu_cycle_reset_or-SYN
    Info: Found entity 1: CPU_CYCLE_RESET_OR
Info: Found 2 design units, including 1 entities, in source file rom_out_bustri.vhd
    Info: Found design unit 1: rom_out_bustri-SYN
    Info: Found entity 1: ROM_OUT_BUSTRI
Info: Found 2 design units, including 1 entities, in source file ip_register.vhd
    Info: Found design unit 1: ip_register-SYN
    Info: Found entity 1: IP_REGISTER
Info: Found 2 design units, including 1 entities, in source file ip_counter.vhd
    Info: Found design unit 1: ip_counter-SYN
    Info: Found entity 1: IP_COUNTER
Info: Found 2 design units, including 1 entities, in source file new_ip_test.vhd
    Info: Found design unit 1: new_ip_test-SYN
    Info: Found entity 1: NEW_IP_TEST
Info: Found 1 design units, including 1 entities, in source file general_registers.bdf
    Info: Found entity 1: GENERAL_REGISTERS
Info: Found 2 design units, including 1 entities, in source file general_register.vhd
    Info: Found design unit 1: general_register-SYN
    Info: Found entity 1: GENERAL_REGISTER
Info: Found 2 design units, including 1 entities, in source file general_registers_decoder.vhd
    Info: Found design unit 1: general_registers_decoder-SYN
    Info: Found entity 1: GENERAL_REGISTERS_DECODER
Info: Found 2 design units, including 1 entities, in source file general_register_read_mux.vhd
    Info: Found design unit 1: general_register_read_mux-SYN
    Info: Found entity 1: GENERAL_REGISTER_READ_MUX
Info: Found 2 design units, including 1 entities, in source file general_register_read_bustri.vhd
    Info: Found design unit 1: general_register_read_bustri-SYN
    Info: Found entity 1: GENERAL_REGISTER_READ_BUSTRI
Info: Found 2 design units, including 1 entities, in source file ram_address_bustri.vhd
    Info: Found design unit 1: ram_address_bustri-SYN
    Info: Found entity 1: RAM_ADDRESS_BUSTRI
Info: Found 2 design units, including 1 entities, in source file ram_direct_address.vhd
    Info: Found design unit 1: ram_direct_address-SYN
    Info: Found entity 1: RAM_DIRECT_ADDRESS
Info: Found 2 design units, including 1 entities, in source file indirect_addressing_mux.vhd
    Info: Found design unit 1: indirect_addressing_mux-SYN
    Info: Found entity 1: INDIRECT_ADDRESSING_MUX
Info: Found 2 design units, including 1 entities, in source file single_bustri.vhd
    Info: Found design unit 1: single_bustri-SYN
    Info: Found entity 1: SINGLE_BUSTRI
Info: Found 2 design units, including 1 entities, in source file ram_indirect_address_bustri.vhd
    Info: Found design unit 1: ram_indirect_address_bustri-SYN
    Info: Found entity 1: RAM_INDIRECT_ADDRESS_BUSTRI
Info: Found 2 design units, including 1 entities, in source file ram_outenab_mux.vhd
    Info: Found design unit 1: ram_outenab_mux-SYN
    Info: Found entity 1: RAM_OUTENAB_MUX
Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd
    Info: Found design unit 1: lpm_ff0-SYN
    Info: Found entity 1: lpm_ff0
Info: Found 1 design units, including 1 entities, in source file alu.bdf
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file incs_counter.vhd
    Info: Found design unit 1: incs_counter-SYN
    Info: Found entity 1: INCS_COUNTER
Info: Found 2 design units, including 1 entities, in source file alu_result_bustri.vhd
    Info: Found design unit 1: alu_result_bustri-SYN
    Info: Found entity 1: ALU_RESULT_BUSTRI
Info: Found 2 design units, including 1 entities, in source file s_flag.vhd
    Info: Found design unit 1: s_flag-SYN
    Info: Found entity 1: S_FLAG
Info: Found 2 design units, including 1 entities, in source file z_flag.vhd
    Info: Found design unit 1: z_flag-SYN
    Info: Found entity 1: Z_FLAG
Info: Found 2 design units, including 1 entities, in source file c_flag.vhd
    Info: Found design unit 1: c_flag-SYN
    Info: Found entity 1: C_FLAG
Info: Found 2 design units, including 1 entities, in source file z_flag_or.vhd
    Info: Found design unit 1: z_flag_or-SYN
    Info: Found entity 1: Z_FLAG_OR
Info: Found 2 design units, including 1 entities, in source file notz_xor.vhd
    Info: Found design unit 1: notz_xor-SYN
    Info: Found entity 1: NOTZ_XOR
Info: Found 2 design units, including 1 entities, in source file nxor_invertor.vhd
    Info: Found design unit 1: nxor_invertor-SYN
    Info: Found entity 1: NXOR_INVERTOR
Info: Found 2 design units, including 1 entities, in source file notz_invertor.vhd
    Info: Found design unit 1: notz_invertor-SYN
    Info: Found entity 1: NOTZ_INVERTOR
Info: Found 1 design units, including 1 entities, in source file alu_test.bdf
    Info: Found entity 1: ALU_TEST
Info: Found 2 design units, including 1 entities, in source file nxor_xor.vhd
    Info: Found design unit 1: nxor_xor-SYN
    Info: Found entity 1: NXOR_XOR
Info: Found 2 design units, including 1 entities, in source file incs_load_bustri.vhd
    Info: Found design unit 1: incs_load_bustri-SYN
    Info: Found entity 1: INCS_LOAD_BUSTRI
Info: Found 2 design units, including 1 entities, in source file alu_in_operand_mux.vhd
    Info: Found design unit 1: alu_in_operand_mux-SYN
    Info: Found entity 1: ALU_IN_OPERAND_MUX
Info: Found 2 design units, including 1 entities, in source file alu_input_bustri.vhd
    Info: Found design unit 1: alu_input_bustri-SYN
    Info: Found entity 1: ALU_INPUT_BUSTRI
Info: Found 2 design units, including 1 entities, in source file alu_output_bustri.vhd
    Info: Found design unit 1: alu_output_bustri-SYN
    Info: Found entity 1: ALU_OUTPUT_BUSTRI
Info: Found 2 design units, including 1 entities, in source file gen_reg_data_mux.vhd
    Info: Found design unit 1: gen_reg_data_mux-SYN
    Info: Found entity 1: GEN_REG_DATA_MUX
Info: Found 2 design units, including 1 entities, in source file cpu_data_bus_out_mux.vhd
    Info: Found design unit 1: cpu_data_bus_out_mux-SYN
    Info: Found entity 1: CPU_DATA_BUS_OUT_MUX
Info: Found 2 design units, including 1 entities, in source file alu_notz_register.vhd
    Info: Found design unit 1: alu_notz_register-SYN
    Info: Found entity 1: ALU_NOTZ_REGISTER
Info: Found 2 design units, including 1 entities, in source file alu_notz_out_mux.vhd
    Info: Found design unit 1: alu_notz_out_mux-SYN
    Info: Found entity 1: ALU_NOTZ_OUT_MUX
Info: Found 2 design units, including 1 entities, in source file stack_pointer_counter.vhd
    Info: Found design unit 1: stack_pointer_counter-SYN
    Info: Found entity 1: STACK_POINTER_COUNTER
Info: Found 1 design units, including 1 entities, in source file stack.bdf
    Info: Found entity 1: STACK
Info: Found 2 design units, including 1 entities, in source file stack_pointer_async_clear_comparator.vhd
    Info: Found design unit 1: stack_pointer_async_clear_comparator-SYN
    Info: Found entity 1: STACK_POINTER_ASYNC_CLEAR_COMPARATOR
Info: Found 2 design units, including 1 entities, in source file stack_pointer_async_set_comparator.vhd
    Info: Found design unit 1: stack_pointer_async_set_comparator-SYN
    Info: Found entity 1: STACK_POINTER_ASYNC_SET_COMPARATOR
Info: Found 2 design units, including 1 entities, in source file stack_register.vhd
    Info: Found design unit 1: stack_register-SYN
    Info: Found entity 1: STACK_REGISTER
Info: Found 2 design units, including 1 entities, in source file stack_pointer_decoder.vhd
    Info: Found design unit 1: stack_pointer_decoder-SYN
    Info: Found entity 1: STACK_POINTER_DECODER
Info: Found 2 design units, including 1 entities, in source file stack_output_mux.vhd
    Info: Found design unit 1: stack_output_mux-SYN
    Info: Found entity 1: STACK_OUTPUT_MUX
Info: Found 2 design units, including 1 entities, in source file stack_out_bustri.vhd
    Info: Found design unit 1: stack_out_bustri-SYN
    Info: Found entity 1: STACK_OUT_BUSTRI
Info: Found 1 design units, including 1 entities, in source file stack_test.bdf
    Info: Found entity 1: STACK_TEST
Info: Found 2 design units, including 1 entities, in source file alu_nxor_first_register.vhd
    Info: Found design unit 1: alu_nxor_first_register-SYN
    Info: Found entity 1: ALU_NXOR_FIRST_REGISTER
Info: Found 2 design units, including 1 entities, in source file alu_nxor_second_register.vhd
    Info: Found design unit 1: alu_nxor_second_register-SYN
    Info: Found entity 1: ALU_NXOR_SECOND_REGISTER
Info: Found 2 design units, including 1 entities, in source file nxor_second_operand_id_mux.vhd
    Info: Found design unit 1: nxor_second_operand_id_mux-SYN
    Info: Found entity 1: NXOR_SECOND_OPERAND_ID_MUX
Info: Found 2 design units, including 1 entities, in source file alu_sra_shift_register.vhd
    Info: Found design unit 1: alu_sra_shift_register-SYN
    Info: Found entity 1: ALU_SRA_SHIFT_REGISTER
Info: Found 2 design units, including 1 entities, in source file alu_sra_register.vhd
    Info: Found design unit 1: alu_sra_register-SYN
    Info: Found entity 1: ALU_SRA_REGISTER
Info: Found 2 design units, including 1 entities, in source file sra_distance_register.vhd
    Info: Found design unit 1: sra_distance_register-SYN
    Info: Found entity 1: SRA_DISTANCE_REGISTER
Info: Found 2 design units, including 1 entities, in source file sra_distance_mux.vhd
    Info: Found design unit 1: sra_distance_mux-SYN
    Info: Found entity 1: SRA_DISTANCE_MUX
Info: Found 1 design units, including 1 entities, in source file general_registers_test.bdf
    Info: Found entity 1: GENERAL_REGISTERS_TEST
Info: Elaborating entity "ALU_TEST" for the top level hierarchy
Info: Elaborating entity "ALU" for hierarchy "ALU:inst"
Info: Elaborating entity "C_FLAG" for hierarchy "ALU:inst|C_FLAG:inst4"
Info: Elaborating entity "lpm_ff" for hierarchy "ALU:inst|C_FLAG:inst4|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "ALU:inst|C_FLAG:inst4|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "ALU:inst|C_FLAG:inst4|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "1"
Info: Elaborating entity "ALU_SRA_SHIFT_REGISTER" for hierarchy "ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42"
Info: Elaborating entity "lpm_clshift" for hierarchy "ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component"
Info: Elaborated megafunction instantiation "ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component"
Info: Instantiated megafunction "ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component" with the following parameter:
    Info: Parameter "lpm_shifttype" = "ARITHMETIC"
    Info: Parameter "lpm_type" = "LPM_CLSHIFT"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthdist" = "4"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_5ud.tdf
    Info: Found entity 1: lpm_clshift_5ud
Info: Elaborating entity "lpm_clshift_5ud" for hierarchy "ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated"
Info: Elaborating entity "ALU_SRA_REGISTER" for hierarchy "ALU:inst|ALU_SRA_REGISTER:inst44"
Info: Elaborating entity "lpm_ff" for hierarchy "ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "16"
Info: Elaborating entity "S_FLAG" for hierarchy "ALU:inst|S_FLAG:inst2"
Info: Elaborating entity "ALU_RESULT_BUSTRI" for hierarchy "ALU:inst|ALU_RESULT_BUSTRI:inst1"
Info: Elaborating entity "lpm_bustri" for hierarchy "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_BUSTRI"
    Info: Parameter "lpm_width" = "16"
Info: Elaborating entity "INCS_COUNTER" for hierarchy "ALU:inst|INCS_COUNTER:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "16"
Info: Found 1 design units, including 1 entities, in source file db/cntr_6bj.tdf
    Info: Found entity 1: cntr_6bj
Info: Elaborating entity "cntr_6bj" for hierarchy "ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated"
Info: Elaborating entity "ALU_NOTZ_OUT_MUX" for hierarchy "ALU:inst|ALU_NOTZ_OUT_MUX:inst35"
Info: Elaborating entity "LPM_MUX" for hierarchy "ALU:inst|ALU_NOTZ_OUT_MUX:inst35|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "ALU:inst|ALU_NOTZ_OUT_MUX:inst35|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "ALU:inst|ALU_NOTZ_OUT_MUX:inst35|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_o5e.tdf
    Info: Found entity 1: mux_o5e
Info: Elaborating entity "mux_o5e" for hierarchy "ALU:inst|ALU_NOTZ_OUT_MUX:inst35|LPM_MUX:lpm_mux_component|mux_o5e:auto_generated"
Info: Elaborating entity "Z_FLAG" for hierarchy "ALU:inst|Z_FLAG:inst3"
Info: Elaborating entity "Z_FLAG_OR" for hierarchy "ALU:inst|Z_FLAG_OR:inst15"
Info: Elaborating entity "LPM_OR" for hierarchy "ALU:inst|Z_FLAG_OR:inst15|LPM_OR:lpm_or_component"
Info: Elaborated megafunction instantiation "ALU:inst|Z_FLAG_OR:inst15|LPM_OR:lpm_or_component"
Info: Instantiated megafunction "ALU:inst|Z_FLAG_OR:inst15|LPM_OR:lpm_or_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "16"
    Info: Parameter "LPM_TYPE" = "LPM_OR"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "ALU_NOTZ_REGISTER" for hierarchy "ALU:inst|ALU_NOTZ_REGISTER:inst32"
Info: Elaborating entity "NOTZ_INVERTOR" for hierarchy "ALU:inst|NOTZ_INVERTOR:inst34"
Info: Elaborating entity "lpm_inv" for hierarchy "ALU:inst|NOTZ_INVERTOR:inst34|lpm_inv:lpm_inv_component"
Info: Elaborated megafunction instantiation "ALU:inst|NOTZ_INVERTOR:inst34|lpm_inv:lpm_inv_component"
Info: Instantiated megafunction "ALU:inst|NOTZ_INVERTOR:inst34|lpm_inv:lpm_inv_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_INV"
    Info: Parameter "lpm_width" = "16"
Info: Elaborating entity "NXOR_INVERTOR" for hierarchy "ALU:inst|NXOR_INVERTOR:inst38"
Info: Elaborating entity "NXOR_XOR" for hierarchy "ALU:inst|NXOR_XOR:inst39"
Info: Elaborating entity "LPM_XOR" for hierarchy "ALU:inst|NXOR_XOR:inst39|LPM_XOR:lpm_xor_component"
Info: Elaborated megafunction instantiation "ALU:inst|NXOR_XOR:inst39|LPM_XOR:lpm_xor_component"
Info: Instantiated megafunction "ALU:inst|NXOR_XOR:inst39|LPM_XOR:lpm_xor_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_TYPE" = "LPM_XOR"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "ALU_NXOR_FIRST_REGISTER" for hierarchy "ALU:inst|ALU_NXOR_FIRST_REGISTER:inst36"
Info: Elaborating entity "ALU_NXOR_SECOND_REGISTER" for hierarchy "ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[15]" to the node "ALU:inst|S_FLAG:inst2|lpm_ff:lpm_ff_component|dffs[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[14]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[13]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[12]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[11]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[9]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[8]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[7]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[6]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[5]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[4]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[2]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[1]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[0]" to the node "ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]" into an OR gate
Info: Implemented 247 device resources after synthesis - the final resource count might be different
    Info: Implemented 53 input pins
    Info: Implemented 19 output pins
    Info: Implemented 175 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 307 megabytes
    Info: Processing ended: Fri May 18 22:22:52 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:17


