

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_SUB_LOOP'
================================================================
* Date:           Wed Feb  5 12:49:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.616 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8196|     8196|  57.372 us|  57.372 us|  8196|  8196|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_SUB_LOOP  |     8194|     8194|         5|          2|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    111|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    130|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    301|    -|
|Register         |        -|    -|    1405|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1405|    542|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_16_4_32_1_1_U462  |mux_16_4_32_1_1  |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U463  |mux_16_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0| 130|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_759_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln88_fu_642_p2   |         +|   0|  0|  14|          13|           1|
    |sub_ln53_fu_745_p2   |         -|   0|  0|  39|          32|          32|
    |icmp_ln88_fu_636_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 111|          91|          81|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |DataRAM_10_d0                     |  14|          3|   32|         96|
    |DataRAM_11_d0                     |  14|          3|   32|         96|
    |DataRAM_12_d0                     |  14|          3|   32|         96|
    |DataRAM_13_d0                     |  14|          3|   32|         96|
    |DataRAM_14_d0                     |  14|          3|   32|         96|
    |DataRAM_15_d0                     |  14|          3|   32|         96|
    |DataRAM_1_d0                      |  14|          3|   32|         96|
    |DataRAM_2_d0                      |  14|          3|   32|         96|
    |DataRAM_3_d0                      |  14|          3|   32|         96|
    |DataRAM_4_d0                      |  14|          3|   32|         96|
    |DataRAM_5_d0                      |  14|          3|   32|         96|
    |DataRAM_6_d0                      |  14|          3|   32|         96|
    |DataRAM_7_d0                      |  14|          3|   32|         96|
    |DataRAM_8_d0                      |  14|          3|   32|         96|
    |DataRAM_9_d0                      |  14|          3|   32|         96|
    |DataRAM_d0                        |  14|          3|   32|         96|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4              |   9|          2|   13|         26|
    |i_fu_134                          |   9|          2|   13|         26|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 301|         65|  544|       1601|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |DataRAM_10_addr_reg_845                |   8|   0|    8|          0|
    |DataRAM_10_addr_reg_845_pp0_iter1_reg  |   8|   0|    8|          0|
    |DataRAM_10_load_reg_1011               |  32|   0|   32|          0|
    |DataRAM_11_addr_reg_851                |   8|   0|    8|          0|
    |DataRAM_11_addr_reg_851_pp0_iter1_reg  |   8|   0|    8|          0|
    |DataRAM_11_load_reg_1016               |  32|   0|   32|          0|
    |DataRAM_12_addr_reg_857                |   8|   0|    8|          0|
    |DataRAM_12_addr_reg_857_pp0_iter1_reg  |   8|   0|    8|          0|
    |DataRAM_12_load_reg_1021               |  32|   0|   32|          0|
    |DataRAM_13_addr_reg_863                |   8|   0|    8|          0|
    |DataRAM_13_addr_reg_863_pp0_iter1_reg  |   8|   0|    8|          0|
    |DataRAM_13_load_reg_1026               |  32|   0|   32|          0|
    |DataRAM_14_addr_reg_869                |   8|   0|    8|          0|
    |DataRAM_14_addr_reg_869_pp0_iter1_reg  |   8|   0|    8|          0|
    |DataRAM_14_load_reg_1031               |  32|   0|   32|          0|
    |DataRAM_15_addr_reg_875                |   8|   0|    8|          0|
    |DataRAM_15_addr_reg_875_pp0_iter1_reg  |   8|   0|    8|          0|
    |DataRAM_15_load_reg_1036               |  32|   0|   32|          0|
    |DataRAM_16_load_reg_1041               |  32|   0|   32|          0|
    |DataRAM_17_load_reg_1046               |  32|   0|   32|          0|
    |DataRAM_18_load_reg_1051               |  32|   0|   32|          0|
    |DataRAM_19_load_reg_1056               |  32|   0|   32|          0|
    |DataRAM_1_addr_reg_791                 |   8|   0|    8|          0|
    |DataRAM_1_addr_reg_791_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_1_load_reg_966                 |  32|   0|   32|          0|
    |DataRAM_20_load_reg_1061               |  32|   0|   32|          0|
    |DataRAM_21_load_reg_1066               |  32|   0|   32|          0|
    |DataRAM_22_load_reg_1071               |  32|   0|   32|          0|
    |DataRAM_23_load_reg_1076               |  32|   0|   32|          0|
    |DataRAM_24_load_reg_1081               |  32|   0|   32|          0|
    |DataRAM_25_load_reg_1086               |  32|   0|   32|          0|
    |DataRAM_26_load_reg_1091               |  32|   0|   32|          0|
    |DataRAM_27_load_reg_1096               |  32|   0|   32|          0|
    |DataRAM_28_load_reg_1101               |  32|   0|   32|          0|
    |DataRAM_29_load_reg_1106               |  32|   0|   32|          0|
    |DataRAM_2_addr_reg_797                 |   8|   0|    8|          0|
    |DataRAM_2_addr_reg_797_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_2_load_reg_971                 |  32|   0|   32|          0|
    |DataRAM_30_load_reg_1111               |  32|   0|   32|          0|
    |DataRAM_31_load_reg_1116               |  32|   0|   32|          0|
    |DataRAM_3_addr_reg_803                 |   8|   0|    8|          0|
    |DataRAM_3_addr_reg_803_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_3_load_reg_976                 |  32|   0|   32|          0|
    |DataRAM_4_addr_reg_809                 |   8|   0|    8|          0|
    |DataRAM_4_addr_reg_809_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_4_load_reg_981                 |  32|   0|   32|          0|
    |DataRAM_5_addr_reg_815                 |   8|   0|    8|          0|
    |DataRAM_5_addr_reg_815_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_5_load_reg_986                 |  32|   0|   32|          0|
    |DataRAM_6_addr_reg_821                 |   8|   0|    8|          0|
    |DataRAM_6_addr_reg_821_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_6_load_reg_991                 |  32|   0|   32|          0|
    |DataRAM_7_addr_reg_827                 |   8|   0|    8|          0|
    |DataRAM_7_addr_reg_827_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_7_load_reg_996                 |  32|   0|   32|          0|
    |DataRAM_8_addr_reg_833                 |   8|   0|    8|          0|
    |DataRAM_8_addr_reg_833_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_8_load_reg_1001                |  32|   0|   32|          0|
    |DataRAM_9_addr_reg_839                 |   8|   0|    8|          0|
    |DataRAM_9_addr_reg_839_pp0_iter1_reg   |   8|   0|    8|          0|
    |DataRAM_9_load_reg_1006                |  32|   0|   32|          0|
    |DataRAM_addr_reg_785                   |   8|   0|    8|          0|
    |DataRAM_addr_reg_785_pp0_iter1_reg     |   8|   0|    8|          0|
    |DataRAM_load_reg_961                   |  32|   0|   32|          0|
    |add_ln56_reg_1146                      |  32|   0|   32|          0|
    |ap_CS_fsm                              |   2|   0|    2|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |i_fu_134                               |  13|   0|   13|          0|
    |icmp_ln88_reg_775                      |   1|   0|    1|          0|
    |sub_ln53_reg_1121                      |  32|   0|   32|          0|
    |tmp_reg_1142                           |   1|   0|    1|          0|
    |trunc_ln88_reg_779                     |   4|   0|    4|          0|
    |trunc_ln88_reg_779_pp0_iter1_reg       |   4|   0|    4|          0|
    |zext_ln88_cast_reg_770                 |  31|   0|   32|          1|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1405|   0| 1406|          1|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_SUB_LOOP|  return value|
|DataRAM_31_address0  |  out|    8|   ap_memory|                     DataRAM_31|         array|
|DataRAM_31_ce0       |  out|    1|   ap_memory|                     DataRAM_31|         array|
|DataRAM_31_q0        |   in|   32|   ap_memory|                     DataRAM_31|         array|
|DataRAM_30_address0  |  out|    8|   ap_memory|                     DataRAM_30|         array|
|DataRAM_30_ce0       |  out|    1|   ap_memory|                     DataRAM_30|         array|
|DataRAM_30_q0        |   in|   32|   ap_memory|                     DataRAM_30|         array|
|DataRAM_29_address0  |  out|    8|   ap_memory|                     DataRAM_29|         array|
|DataRAM_29_ce0       |  out|    1|   ap_memory|                     DataRAM_29|         array|
|DataRAM_29_q0        |   in|   32|   ap_memory|                     DataRAM_29|         array|
|DataRAM_28_address0  |  out|    8|   ap_memory|                     DataRAM_28|         array|
|DataRAM_28_ce0       |  out|    1|   ap_memory|                     DataRAM_28|         array|
|DataRAM_28_q0        |   in|   32|   ap_memory|                     DataRAM_28|         array|
|DataRAM_27_address0  |  out|    8|   ap_memory|                     DataRAM_27|         array|
|DataRAM_27_ce0       |  out|    1|   ap_memory|                     DataRAM_27|         array|
|DataRAM_27_q0        |   in|   32|   ap_memory|                     DataRAM_27|         array|
|DataRAM_26_address0  |  out|    8|   ap_memory|                     DataRAM_26|         array|
|DataRAM_26_ce0       |  out|    1|   ap_memory|                     DataRAM_26|         array|
|DataRAM_26_q0        |   in|   32|   ap_memory|                     DataRAM_26|         array|
|DataRAM_25_address0  |  out|    8|   ap_memory|                     DataRAM_25|         array|
|DataRAM_25_ce0       |  out|    1|   ap_memory|                     DataRAM_25|         array|
|DataRAM_25_q0        |   in|   32|   ap_memory|                     DataRAM_25|         array|
|DataRAM_24_address0  |  out|    8|   ap_memory|                     DataRAM_24|         array|
|DataRAM_24_ce0       |  out|    1|   ap_memory|                     DataRAM_24|         array|
|DataRAM_24_q0        |   in|   32|   ap_memory|                     DataRAM_24|         array|
|DataRAM_23_address0  |  out|    8|   ap_memory|                     DataRAM_23|         array|
|DataRAM_23_ce0       |  out|    1|   ap_memory|                     DataRAM_23|         array|
|DataRAM_23_q0        |   in|   32|   ap_memory|                     DataRAM_23|         array|
|DataRAM_22_address0  |  out|    8|   ap_memory|                     DataRAM_22|         array|
|DataRAM_22_ce0       |  out|    1|   ap_memory|                     DataRAM_22|         array|
|DataRAM_22_q0        |   in|   32|   ap_memory|                     DataRAM_22|         array|
|DataRAM_21_address0  |  out|    8|   ap_memory|                     DataRAM_21|         array|
|DataRAM_21_ce0       |  out|    1|   ap_memory|                     DataRAM_21|         array|
|DataRAM_21_q0        |   in|   32|   ap_memory|                     DataRAM_21|         array|
|DataRAM_20_address0  |  out|    8|   ap_memory|                     DataRAM_20|         array|
|DataRAM_20_ce0       |  out|    1|   ap_memory|                     DataRAM_20|         array|
|DataRAM_20_q0        |   in|   32|   ap_memory|                     DataRAM_20|         array|
|DataRAM_19_address0  |  out|    8|   ap_memory|                     DataRAM_19|         array|
|DataRAM_19_ce0       |  out|    1|   ap_memory|                     DataRAM_19|         array|
|DataRAM_19_q0        |   in|   32|   ap_memory|                     DataRAM_19|         array|
|DataRAM_18_address0  |  out|    8|   ap_memory|                     DataRAM_18|         array|
|DataRAM_18_ce0       |  out|    1|   ap_memory|                     DataRAM_18|         array|
|DataRAM_18_q0        |   in|   32|   ap_memory|                     DataRAM_18|         array|
|DataRAM_17_address0  |  out|    8|   ap_memory|                     DataRAM_17|         array|
|DataRAM_17_ce0       |  out|    1|   ap_memory|                     DataRAM_17|         array|
|DataRAM_17_q0        |   in|   32|   ap_memory|                     DataRAM_17|         array|
|DataRAM_16_address0  |  out|    8|   ap_memory|                     DataRAM_16|         array|
|DataRAM_16_ce0       |  out|    1|   ap_memory|                     DataRAM_16|         array|
|DataRAM_16_q0        |   in|   32|   ap_memory|                     DataRAM_16|         array|
|DataRAM_15_address0  |  out|    8|   ap_memory|                     DataRAM_15|         array|
|DataRAM_15_ce0       |  out|    1|   ap_memory|                     DataRAM_15|         array|
|DataRAM_15_we0       |  out|    1|   ap_memory|                     DataRAM_15|         array|
|DataRAM_15_d0        |  out|   32|   ap_memory|                     DataRAM_15|         array|
|DataRAM_15_address1  |  out|    8|   ap_memory|                     DataRAM_15|         array|
|DataRAM_15_ce1       |  out|    1|   ap_memory|                     DataRAM_15|         array|
|DataRAM_15_q1        |   in|   32|   ap_memory|                     DataRAM_15|         array|
|DataRAM_14_address0  |  out|    8|   ap_memory|                     DataRAM_14|         array|
|DataRAM_14_ce0       |  out|    1|   ap_memory|                     DataRAM_14|         array|
|DataRAM_14_we0       |  out|    1|   ap_memory|                     DataRAM_14|         array|
|DataRAM_14_d0        |  out|   32|   ap_memory|                     DataRAM_14|         array|
|DataRAM_14_address1  |  out|    8|   ap_memory|                     DataRAM_14|         array|
|DataRAM_14_ce1       |  out|    1|   ap_memory|                     DataRAM_14|         array|
|DataRAM_14_q1        |   in|   32|   ap_memory|                     DataRAM_14|         array|
|DataRAM_13_address0  |  out|    8|   ap_memory|                     DataRAM_13|         array|
|DataRAM_13_ce0       |  out|    1|   ap_memory|                     DataRAM_13|         array|
|DataRAM_13_we0       |  out|    1|   ap_memory|                     DataRAM_13|         array|
|DataRAM_13_d0        |  out|   32|   ap_memory|                     DataRAM_13|         array|
|DataRAM_13_address1  |  out|    8|   ap_memory|                     DataRAM_13|         array|
|DataRAM_13_ce1       |  out|    1|   ap_memory|                     DataRAM_13|         array|
|DataRAM_13_q1        |   in|   32|   ap_memory|                     DataRAM_13|         array|
|DataRAM_12_address0  |  out|    8|   ap_memory|                     DataRAM_12|         array|
|DataRAM_12_ce0       |  out|    1|   ap_memory|                     DataRAM_12|         array|
|DataRAM_12_we0       |  out|    1|   ap_memory|                     DataRAM_12|         array|
|DataRAM_12_d0        |  out|   32|   ap_memory|                     DataRAM_12|         array|
|DataRAM_12_address1  |  out|    8|   ap_memory|                     DataRAM_12|         array|
|DataRAM_12_ce1       |  out|    1|   ap_memory|                     DataRAM_12|         array|
|DataRAM_12_q1        |   in|   32|   ap_memory|                     DataRAM_12|         array|
|DataRAM_11_address0  |  out|    8|   ap_memory|                     DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                     DataRAM_11|         array|
|DataRAM_11_we0       |  out|    1|   ap_memory|                     DataRAM_11|         array|
|DataRAM_11_d0        |  out|   32|   ap_memory|                     DataRAM_11|         array|
|DataRAM_11_address1  |  out|    8|   ap_memory|                     DataRAM_11|         array|
|DataRAM_11_ce1       |  out|    1|   ap_memory|                     DataRAM_11|         array|
|DataRAM_11_q1        |   in|   32|   ap_memory|                     DataRAM_11|         array|
|DataRAM_10_address0  |  out|    8|   ap_memory|                     DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                     DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                     DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                     DataRAM_10|         array|
|DataRAM_10_address1  |  out|    8|   ap_memory|                     DataRAM_10|         array|
|DataRAM_10_ce1       |  out|    1|   ap_memory|                     DataRAM_10|         array|
|DataRAM_10_q1        |   in|   32|   ap_memory|                     DataRAM_10|         array|
|DataRAM_9_address0   |  out|    8|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_ce0        |  out|    1|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_we0        |  out|    1|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_d0         |  out|   32|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_address1   |  out|    8|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_ce1        |  out|    1|   ap_memory|                      DataRAM_9|         array|
|DataRAM_9_q1         |   in|   32|   ap_memory|                      DataRAM_9|         array|
|DataRAM_8_address0   |  out|    8|   ap_memory|                      DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                      DataRAM_8|         array|
|DataRAM_8_we0        |  out|    1|   ap_memory|                      DataRAM_8|         array|
|DataRAM_8_d0         |  out|   32|   ap_memory|                      DataRAM_8|         array|
|DataRAM_8_address1   |  out|    8|   ap_memory|                      DataRAM_8|         array|
|DataRAM_8_ce1        |  out|    1|   ap_memory|                      DataRAM_8|         array|
|DataRAM_8_q1         |   in|   32|   ap_memory|                      DataRAM_8|         array|
|DataRAM_7_address0   |  out|    8|   ap_memory|                      DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                      DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                      DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                      DataRAM_7|         array|
|DataRAM_7_address1   |  out|    8|   ap_memory|                      DataRAM_7|         array|
|DataRAM_7_ce1        |  out|    1|   ap_memory|                      DataRAM_7|         array|
|DataRAM_7_q1         |   in|   32|   ap_memory|                      DataRAM_7|         array|
|DataRAM_6_address0   |  out|    8|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_we0        |  out|    1|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_d0         |  out|   32|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_address1   |  out|    8|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_ce1        |  out|    1|   ap_memory|                      DataRAM_6|         array|
|DataRAM_6_q1         |   in|   32|   ap_memory|                      DataRAM_6|         array|
|DataRAM_5_address0   |  out|    8|   ap_memory|                      DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                      DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                      DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                      DataRAM_5|         array|
|DataRAM_5_address1   |  out|    8|   ap_memory|                      DataRAM_5|         array|
|DataRAM_5_ce1        |  out|    1|   ap_memory|                      DataRAM_5|         array|
|DataRAM_5_q1         |   in|   32|   ap_memory|                      DataRAM_5|         array|
|DataRAM_4_address0   |  out|    8|   ap_memory|                      DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                      DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                      DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                      DataRAM_4|         array|
|DataRAM_4_address1   |  out|    8|   ap_memory|                      DataRAM_4|         array|
|DataRAM_4_ce1        |  out|    1|   ap_memory|                      DataRAM_4|         array|
|DataRAM_4_q1         |   in|   32|   ap_memory|                      DataRAM_4|         array|
|DataRAM_3_address0   |  out|    8|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_we0        |  out|    1|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_d0         |  out|   32|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_address1   |  out|    8|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_ce1        |  out|    1|   ap_memory|                      DataRAM_3|         array|
|DataRAM_3_q1         |   in|   32|   ap_memory|                      DataRAM_3|         array|
|DataRAM_2_address0   |  out|    8|   ap_memory|                      DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                      DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                      DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                      DataRAM_2|         array|
|DataRAM_2_address1   |  out|    8|   ap_memory|                      DataRAM_2|         array|
|DataRAM_2_ce1        |  out|    1|   ap_memory|                      DataRAM_2|         array|
|DataRAM_2_q1         |   in|   32|   ap_memory|                      DataRAM_2|         array|
|DataRAM_1_address0   |  out|    8|   ap_memory|                      DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                      DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                      DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                      DataRAM_1|         array|
|DataRAM_1_address1   |  out|    8|   ap_memory|                      DataRAM_1|         array|
|DataRAM_1_ce1        |  out|    1|   ap_memory|                      DataRAM_1|         array|
|DataRAM_1_q1         |   in|   32|   ap_memory|                      DataRAM_1|         array|
|DataRAM_address0     |  out|    8|   ap_memory|                        DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                        DataRAM|         array|
|DataRAM_we0          |  out|    1|   ap_memory|                        DataRAM|         array|
|DataRAM_d0           |  out|   32|   ap_memory|                        DataRAM|         array|
|DataRAM_address1     |  out|    8|   ap_memory|                        DataRAM|         array|
|DataRAM_ce1          |  out|    1|   ap_memory|                        DataRAM|         array|
|DataRAM_q1           |   in|   32|   ap_memory|                        DataRAM|         array|
|zext_ln88            |   in|   31|     ap_none|                      zext_ln88|        scalar|
+---------------------+-----+-----+------------+-------------------------------+--------------+

