\doxysection{stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\hypertarget{stm32g4xx__hal__rcc__ex_8h_source}{}\label{stm32g4xx__hal__rcc__ex_8h_source}\index{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_rcc\_ex.h@{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32g4xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ STM32G4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ STM32G4xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32g4xx__hal__def_8h}{stm32g4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00037\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00046\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1fe6e3d75864d85b911eef15dfc35925}{PeriphClockSelection}};\ \ \ }
\DoxyCodeLine{00051\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ab226e7c9c672d98516c16f96ca7473f6}{Usart1ClockSelection}};\ \ \ }
\DoxyCodeLine{00054\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a105ffb9ec6b544d1faae281484d9a98a}{Usart2ClockSelection}};\ \ \ }
\DoxyCodeLine{00057\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_acb2709b2b2bede8c2399a4f2030fe86a}{Usart3ClockSelection}};\ \ \ }
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00061\ \ \ uint32\_t\ Uart4ClockSelection;\ \ \ \ }
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00066\ \ \ uint32\_t\ Uart5ClockSelection;\ \ \ \ }
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00070\ }
\DoxyCodeLine{00071\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedf7d9667b60b41d77913dd78c5e0228}{Lpuart1ClockSelection}};\ \ }
\DoxyCodeLine{00074\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5531272c0509cb646c4ddac15392dbf}{I2c1ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{00077\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a08536f08136780e6566a68f1e33be4fb}{I2c2ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a8497daa4d66fdc5f0033e798559f65a2}{I2c3ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00085\ \ \ uint32\_t\ I2c4ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00088\ }
\DoxyCodeLine{00089\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1a290839542d3836d0cfe98142b5f219}{Lptim1ClockSelection}};\ \ \ }
\DoxyCodeLine{00092\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_adc2a83ae9e108a3f7afb01c58f3a4f1a}{Sai1ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{00095\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52cf8098ab8dc8d9b5e56ed6c3702b89}{I2sClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{00098\ }
\DoxyCodeLine{00099\ \ \ uint32\_t\ FdcanClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{00103\ }
\DoxyCodeLine{00104\ \ \ uint32\_t\ UsbClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00108\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af813ee3fd2dde6869cb4a293f7b4cc99}{RngClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{00111\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a59dc5d9530cae4b13c7b71db48888d6a}{Adc12ClockSelection}};\ \ \ \ }
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{00115\ \ \ uint32\_t\ Adc345ClockSelection;\ \ \ }
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{00120\ \ \ uint32\_t\ QspiClockSelection;\ \ \ \ \ }
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00123\ }
\DoxyCodeLine{00124\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2c422d62b056a61d7bbb599c89dbc1e}{RTCClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{00126\ \}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}};}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00131\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00132\ \{}
\DoxyCodeLine{00133\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a9bbb4a0ff6d8bbf68bc01b566b946fd8}{Prescaler}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00136\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_aea4064c542d29150a92632119b8e214d}{Source}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00139\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a1c7e141417a1115913ff856031f81a32}{Polarity}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00142\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_ab8dd9da2b1da68ae09c30c7da19355a1}{ReloadValue}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00146\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_af7b100cc0c3331c736f9f9d1fca37119}{ErrorLimitValue}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00149\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a99f5012ef8ca6a5bcc882f9a5070699e}{HSI48CalibrationValue}};\ }
\DoxyCodeLine{00152\ \}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{RCC\_CRSInitTypeDef}};}
\DoxyCodeLine{00153\ }
\DoxyCodeLine{00157\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00158\ \{}
\DoxyCodeLine{00159\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a90a25bed84151a9a8c0a1d960a3e02a6}{ReloadValue}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00162\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a79058ce364a2cf1f488a4aefd121f4b0}{HSI48CalibrationValue}};\ }
\DoxyCodeLine{00165\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_af659c26e117a160f4dd21274745e3576}{FreqErrorCapture}};\ \ \ \ \ \ }
\DoxyCodeLine{00169\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a949ae83235d75bd091e6cce031e5e57d}{FreqErrorDirection}};\ \ \ \ }
\DoxyCodeLine{00174\ \}\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{RCC\_CRSSynchroInfoTypeDef}};}
\DoxyCodeLine{00175\ }
\DoxyCodeLine{00180\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ RCC\_LSCOSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ RCC\_LSCOSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOSEL\ \ \ \ \ \ }}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART2\ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART3\ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART4\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART5\ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPUART1\ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000080U}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM1\ \ \ \ \ \ \ \ \ \ \ 0x00000200U}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000400U}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2S\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000800U}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FDCAN\ \ \ \ \ \ \ \ \ \ \ \ 0x00001000U}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00002000U}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00004000U}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_ADC12\ \ \ \ \ \ \ \ \ \ \ \ 0x00008000U}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_ADC345\ \ \ \ \ \ \ \ \ \ \ 0x00010000U}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C4\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00020000U}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_QSPI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00040000U}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00080000U}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_PCLK2\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR\_USART1SEL\_0}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_USART1SEL\_1}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_CCIPR\_USART1SEL\_0\ |\ RCC\_CCIPR\_USART1SEL\_1)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR\_USART2SEL\_0}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_USART2SEL\_1}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_CCIPR\_USART2SEL\_0\ |\ RCC\_CCIPR\_USART2SEL\_1)}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_SYSCLK\ \ \ \ \ RCC\_CCIPR\_USART3SEL\_0}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_USART3SEL\_1}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_CCIPR\_USART3SEL\_0\ |\ RCC\_CCIPR\_USART3SEL\_1)}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_PCLK1\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_SYSCLK\ \ \ \ \ \ RCC\_CCIPR\_UART4SEL\_0}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART4SEL\_1}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_UART4SEL\_0\ |\ RCC\_CCIPR\_UART4SEL\_1)}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00279\ }
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_PCLK1\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_SYSCLK\ \ \ \ \ \ RCC\_CCIPR\_UART5SEL\_0}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART5SEL\_1}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_UART5SEL\_0\ |\ RCC\_CCIPR\_UART5SEL\_1)}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00292\ }
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PCLK1\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_SYSCLK\ \ \ \ RCC\_CCIPR\_LPUART1SEL\_0}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\_1}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_LSE\ \ \ \ \ \ \ (RCC\_CCIPR\_LPUART1SEL\_0\ |\ RCC\_CCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\_0}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\_1}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR\_I2C2SEL\_0}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C2SEL\_1}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR\_I2C3SEL\_0}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C3SEL\_1}}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\_0}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\_1}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL\_0}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL\_1}}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_SAI1SEL\_1\ |\ RCC\_CCIPR\_SAI1SEL\_0)}}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#define\ RCC\_I2SCLKSOURCE\_SYSCLK\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#define\ RCC\_I2SCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S23SEL\_0}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ RCC\_I2SCLKSOURCE\_EXT\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S23SEL\_1}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ RCC\_I2SCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_I2S23SEL\_1\ |\ RCC\_CCIPR\_I2S23SEL\_0)}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_FDCANSEL\_0}}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ RCC\_CCIPR\_FDCANSEL\_1}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00377\ }
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_1}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_1}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\#define\ RCC\_ADC12CLKSOURCE\_NONE\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ RCC\_ADC12CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADC12SEL\_0}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ RCC\_ADC12CLKSOURCE\_SYSCLK\ \ \ \ \ \ RCC\_CCIPR\_ADC12SEL\_1}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ RCC\_ADC345CLKSOURCE\_NONE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#define\ RCC\_ADC345CLKSOURCE\_PLL\ \ \ \ \ \ RCC\_CCIPR\_ADC345SEL\_0}}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#define\ RCC\_ADC345CLKSOURCE\_SYSCLK\ \ \ RCC\_CCIPR\_ADC345SEL\_1}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00417\ }
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CCIPR2\_I2C4SEL\_0}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CCIPR2\_I2C4SEL\_1}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00429\ }
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#define\ RCC\_QSPICLKSOURCE\_SYSCLK\ \ \ \ 0x00000000U}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ RCC\_QSPICLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_CCIPR2\_QSPISEL\_0}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#define\ RCC\_QSPICLKSOURCE\_PLL\ \ \ \ \ \ \ RCC\_CCIPR2\_QSPISEL\_1}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00441\ }
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ RCC\_EXTI\_LINE\_LSECSS\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM19\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCWARN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCMISS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_GPIO\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_LSE\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_USB\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV1\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV2\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV4\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV8\ \ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_1\ |\ CRS\_CFGR\_SYNCDIV\_0)\ }}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV16\ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV32\ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_2\ |\ CRS\_CFGR\_SYNCDIV\_0)\ }}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV64\ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_2\ |\ CRS\_CFGR\_SYNCDIV\_1)\ }}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV128\ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_POLARITY\_RISING\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_POLARITY\_FALLING\ \ CRS\_CFGR\_SYNCPOL\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_RELOADVALUE\_DEFAULT\ \ \ \ 0x0000BB7FU\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_ERRORLIMIT\_DEFAULT\ \ \ \ \ 0x00000022U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_HSI48CALIBRATION\_DEFAULT\ 0x00000020U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FREQERRORDIR\_UP\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FREQERRORDIR\_DOWN\ \ \ \ \ \ CRS\_ISR\_FEDIR\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCOKIE\ \ \ \ \ \ \ }}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCWARN\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCWARNIE\ \ \ \ \ }}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_ESYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ESYNCIE\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCMISS\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCOKF\ \ \ \ \ \ \ }}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCWARN\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCWARNF\ \ \ \ \ }}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ERRF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ESYNC\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ESYNCF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCERR\ \ \ \ \ \ \ }}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCMISS\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCMISS\ \ \ \ \ \ }}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_TRIMOVF\ \ \ \ \ \ \ }}
\DoxyCodeLine{00568\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CONFIG(\_\_USART1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART1SEL,\ (\_\_USART1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00585\ }
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART1SEL))}}
\DoxyCodeLine{00594\ }
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CONFIG(\_\_USART2\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART2SEL,\ (\_\_USART2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00607\ }
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART2\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART2SEL))}}
\DoxyCodeLine{00616\ }
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CONFIG(\_\_USART3\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART3SEL,\ (\_\_USART3\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00629\ }
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART3\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_USART3SEL))}}
\DoxyCodeLine{00638\ }
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CONFIG(\_\_UART4\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_UART4SEL,\ (\_\_UART4\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00652\ }
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART4\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_UART4SEL))}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00662\ }
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{00664\ }
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CONFIG(\_\_UART5\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_UART5SEL,\ (\_\_UART5\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00677\ }
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART5\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_UART5SEL))}}
\DoxyCodeLine{00686\ }
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00688\ }
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CONFIG(\_\_LPUART1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPUART1SEL,\ (\_\_LPUART1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00701\ }
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPUART1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPUART1SEL))}}
\DoxyCodeLine{00710\ }
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CONFIG(\_\_I2C1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C1SEL,\ (\_\_I2C1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00722\ }
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C1SEL))}}
\DoxyCodeLine{00730\ }
\DoxyCodeLine{00731\ }
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CONFIG(\_\_I2C2\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C2SEL,\ (\_\_I2C2\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00743\ }
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C2\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C2SEL))}}
\DoxyCodeLine{00751\ }
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CONFIG(\_\_I2C3\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C3SEL,\ (\_\_I2C3\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00763\ }
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C3\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2C3SEL))}}
\DoxyCodeLine{00771\ }
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00773\ }
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CONFIG(\_\_I2C4\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_I2C4SEL,\ (\_\_I2C4\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00785\ }
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C4\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_I2C4SEL))}}
\DoxyCodeLine{00793\ }
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00795\ }
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_LPTIM1\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPTIM1SEL,\ (\_\_LPTIM1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00808\ }
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_LPTIM1SEL))}}
\DoxyCodeLine{00817\ }
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_SAI1\_CLKSOURCE\_\_)\(\backslash\)}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_SAI1SEL,\ (\_\_SAI1\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI1\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_SAI1SEL))}}
\DoxyCodeLine{00842\ }
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2S\_CONFIG(\_\_I2S\_CLKSOURCE\_\_)\(\backslash\)}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2S23SEL,\ (\_\_I2S\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00857\ }
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2S\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_I2S23SEL)))}}
\DoxyCodeLine{00867\ }
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CONFIG(\_\_FDCAN\_CLKSOURCE\_\_)\(\backslash\)}}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_FDCANSEL,\ (uint32\_t)(\_\_FDCAN\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00882\ }
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FDCAN\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_FDCANSEL)))}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00892\ }
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CONFIG(\_\_RNG\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ (\_\_RNG\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00905\ }
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_RNG\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL))}}
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{00914\ }
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CONFIG(\_\_USB\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL,\ (\_\_USB\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00927\ }
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USB\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_CLK48SEL))}}
\DoxyCodeLine{00934\ }
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00936\ }
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CONFIG(\_\_ADC12\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_ADC12SEL,\ (\_\_ADC12\_CLKSOURCE\_\_))}}
\DoxyCodeLine{00947\ }
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_ADC12\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_ADC12SEL))}}
\DoxyCodeLine{00955\ }
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC345\_CONFIG(\_\_ADC345\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR,\ RCC\_CCIPR\_ADC345SEL,\ \_\_ADC345\_CLKSOURCE\_\_)}}
\DoxyCodeLine{00967\ }
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_ADC345\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR,\ RCC\_CCIPR\_ADC345SEL))}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00976\ }
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{00978\ }
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CONFIG(\_\_QSPI\_CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_QSPISEL,\ \_\_QSPI\_CLKSOURCE\_\_)}}
\DoxyCodeLine{00989\ }
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_QSPI\_SOURCE()\ (READ\_BIT(RCC-\/>CCIPR2,\ RCC\_CCIPR2\_QSPISEL))}}
\DoxyCodeLine{00997\ }
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00999\ }
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ SET\_BIT(EXTI-\/>IMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01010\ }
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ CLEAR\_BIT(EXTI-\/>IMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01016\ }
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT()\ \ \ SET\_BIT(EXTI-\/>EMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01022\ }
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT()\ \ CLEAR\_BIT(EXTI-\/>EMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01028\ }
\DoxyCodeLine{01029\ }
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_FALLING\_EDGE()\ \ SET\_BIT(EXTI-\/>FTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01035\ }
\DoxyCodeLine{01036\ }
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_FALLING\_EDGE()\ \ CLEAR\_BIT(EXTI-\/>FTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01042\ }
\DoxyCodeLine{01043\ }
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE()\ \ \ SET\_BIT(EXTI-\/>RTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01049\ }
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_EDGE()\ \ CLEAR\_BIT(EXTI-\/>RTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01055\ }
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01065\ }
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{01075\ }
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_GET\_FLAG()\ \ \ \ \ \ \ (READ\_BIT(EXTI-\/>PR1,\ RCC\_EXTI\_LINE\_LSECSS)\ ==\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01081\ }
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_CLEAR\_FLAG()\ \ \ \ \ WRITE\_REG(EXTI-\/>PR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01087\ }
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_GENERATE\_SWIT()\ \ SET\_BIT(EXTI-\/>SWIER1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{01093\ }
\DoxyCodeLine{01094\ }
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ \ \ SET\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01106\ }
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ \ CLEAR\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01118\ }
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_GET\_IT\_SOURCE(\_\_INTERRUPT\_\_)\ \ ((READ\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))\ !=\ 0U)\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{01129\ }
\DoxyCodeLine{01141\ \textcolor{comment}{/*\ CRS\ IT\ Error\ Mask\ */}}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ \ RCC\_CRS\_IT\_ERROR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CRS\_IT\_TRIMOVF\ |\ RCC\_CRS\_IT\_SYNCERR\ |\ RCC\_CRS\_IT\_SYNCMISS)}}
\DoxyCodeLine{01143\ }
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_INTERRUPT\_\_)\ \&\ RCC\_CRS\_IT\_ERROR\_MASK)\ !=\ 0U)\ \(\backslash\)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ CRS\_ICR\_ERRC\ |\ ((\_\_INTERRUPT\_\_)\ \&\ \string~RCC\_CRS\_IT\_ERROR\_MASK));\ \(\backslash\)}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ (\_\_INTERRUPT\_\_));\ \(\backslash\)}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01154\ }
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_GET\_FLAG(\_\_FLAG\_\_)\ \ (READ\_BIT(CRS-\/>ISR,\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{01169\ }
\DoxyCodeLine{01185\ \textcolor{comment}{/*\ CRS\ Flag\ Error\ Mask\ */}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ERROR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CRS\_FLAG\_TRIMOVF\ |\ RCC\_CRS\_FLAG\_SYNCERR\ |\ RCC\_CRS\_FLAG\_SYNCMISS)}}
\DoxyCodeLine{01187\ }
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_FLAG\_\_)\ \&\ RCC\_CRS\_FLAG\_ERROR\_MASK)\ !=\ 0U)\ \(\backslash\)}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ CRS\_ICR\_ERRC\ |\ ((\_\_FLAG\_\_)\ \&\ \string~RCC\_CRS\_FLAG\_ERROR\_MASK));\ \(\backslash\)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ (\_\_FLAG\_\_));\ \(\backslash\)}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01198\ }
\DoxyCodeLine{01199\ }
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_ENABLE()\ \ SET\_BIT(CRS-\/>CR,\ CRS\_CR\_CEN)}}
\DoxyCodeLine{01213\ }
\DoxyCodeLine{01218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_DISABLE()\ CLEAR\_BIT(CRS-\/>CR,\ CRS\_CR\_CEN)}}
\DoxyCodeLine{01219\ }
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_ENABLE()\ \ \ \ \ SET\_BIT(CRS-\/>CR,\ CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{01226\ }
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_DISABLE()\ \ \ \ CLEAR\_BIT(CRS-\/>CR,\ CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{01232\ }
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELOADVALUE\_CALCULATE(\_\_FTARGET\_\_,\ \_\_FSYNC\_\_)\ \ (((\_\_FTARGET\_\_)\ /\ (\_\_FSYNC\_\_))\ -\/\ 1U)}}
\DoxyCodeLine{01244\ }
\DoxyCodeLine{01253\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01262\ \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_RCCEx\_PeriphCLKConfig(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit);}
\DoxyCodeLine{01263\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_GetPeriphCLKConfig(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit);}
\DoxyCodeLine{01264\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_GetPeriphCLKFreq(uint32\_t\ PeriphClk);}
\DoxyCodeLine{01265\ }
\DoxyCodeLine{01274\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_EnableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01275\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_DisableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01276\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_EnableLSECSS\_IT(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01277\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_LSECSS\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01278\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_LSECSS\_Callback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01279\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_EnableLSCO(uint32\_t\ LSCOSource);}
\DoxyCodeLine{01280\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_DisableLSCO(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01281\ }
\DoxyCodeLine{01290\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSConfig(\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{RCC\_CRSInitTypeDef}}\ *pInit);}
\DoxyCodeLine{01291\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSSoftwareSynchronizationGenerate(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01292\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSGetSynchronizationInfo(\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{RCC\_CRSSynchroInfoTypeDef}}\ *pSynchroInfo);}
\DoxyCodeLine{01293\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRSWaitSynchronization(uint32\_t\ Timeout);}
\DoxyCodeLine{01294\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01295\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_SyncOkCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01296\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_SyncWarnCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01297\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_ExpectedSyncCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{01298\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCCEx\_CRS\_ErrorCallback(uint32\_t\ Error);}
\DoxyCodeLine{01299\ }
\DoxyCodeLine{01308\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSCOSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_LSCOSOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LSCOSOURCE\_LSE))}}
\DoxyCodeLine{01315\ }
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#if\ defined(STM32G474xx)\ ||\ defined(STM32G484xx)}}
\DoxyCodeLine{01317\ }
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(\_\_SELECTION\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART2)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART3)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART4)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART5)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPUART1)\ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPUART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C4)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C4)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPTIM1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPTIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_FDCAN)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_FDCAN)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC12)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC12)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC345)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC345)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_QSPI)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_QSPI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RTC)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#elif\ defined(STM32G491xx)\ ||\ defined(STM32G4A1xx)}}
\DoxyCodeLine{01340\ }
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(\_\_SELECTION\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART2)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART3)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART4)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART5)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPUART1)\ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPUART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPTIM1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPTIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_FDCAN)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_FDCAN)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC12)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC12)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC345)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC345)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_QSPI)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_QSPI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RTC)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#elif\ defined(STM32G473xx)\ ||\ defined(STM32G483xx)}}
\DoxyCodeLine{01362\ }
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(\_\_SELECTION\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART2)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART3)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART4)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART5)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPUART1)\ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPUART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C4)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C4)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPTIM1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPTIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_FDCAN)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_FDCAN)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC12)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC12)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC345)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC345)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_QSPI)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_QSPI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RTC)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{01384\ }
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#elif\ defined(STM32G471xx)}}
\DoxyCodeLine{01386\ }
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(\_\_SELECTION\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART2)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART3)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART4)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART5)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPUART1)\ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPUART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C4)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C4)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPTIM1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPTIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC12)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC12)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RTC)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{01405\ }
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#elif\ defined(STM32G431xx)\ ||\ defined(STM32G441xx)}}
\DoxyCodeLine{01407\ }
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(\_\_SELECTION\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART2)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART3)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_UART4)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_UART4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPUART1)\ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPUART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPTIM1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPTIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_FDCAN)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_FDCAN)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC12)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC12)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RTC)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{01425\ }
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#elif\ defined(STM32GBK1CB)}}
\DoxyCodeLine{01427\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PERIPHCLOCK(\_\_SELECTION\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART2)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USART3)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USART3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPUART1)\ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPUART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2C3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_LPTIM1)\ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_LPTIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_SAI1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_I2S)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_FDCAN)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_FDCAN)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_USB)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RNG)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_ADC12)\ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_ADC12)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SELECTION\_\_)\ \&\ RCC\_PERIPHCLK\_RTC)\ \ \ \ \ \ \ \ \ ==\ RCC\_PERIPHCLK\_RTC))}}
\DoxyCodeLine{01443\ }
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G474xx\ ||\ STM32G484xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01445\ }
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_PCLK2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{01451\ }
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART2CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART2CLKSOURCE\_HSI))}}
\DoxyCodeLine{01457\ }
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART3CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART3CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART3CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART3CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART3CLKSOURCE\_HSI))}}
\DoxyCodeLine{01463\ }
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#if\ defined(UART4)}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART4CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_UART4CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART4CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART4CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART4CLKSOURCE\_HSI))}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01471\ }
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#if\ defined(UART5)}}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART5CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_UART5CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART5CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART5CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_UART5CLKSOURCE\_HSI))}}
\DoxyCodeLine{01478\ }
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01480\ }
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPUART1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPUART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{01486\ }
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C1CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_HSI))}}
\DoxyCodeLine{01491\ }
\DoxyCodeLine{01492\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C2CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01493\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C2CLKSOURCE\_HSI))}}
\DoxyCodeLine{01496\ }
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C3CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C3CLKSOURCE\_HSI))}}
\DoxyCodeLine{01501\ }
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{01503\ }
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C4CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C4CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C4CLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C4CLKSOURCE\_HSI))}}
\DoxyCodeLine{01508\ }
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01510\ }
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM1CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSE))}}
\DoxyCodeLine{01516\ }
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI1CLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_SYSCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_EXT)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_HSI))}}
\DoxyCodeLine{01522\ }
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SCLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2SCLKSOURCE\_SYSCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2SCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2SCLKSOURCE\_EXT)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2SCLKSOURCE\_HSI))}}
\DoxyCodeLine{01528\ }
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FDCANCLKSOURCE(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_FDCANCLKSOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_FDCANCLKSOURCE\_PLL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_FDCANCLKSOURCE\_PCLK1))}}
\DoxyCodeLine{01534\ }
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RNGCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RNGCLKSOURCE\_PLL))}}
\DoxyCodeLine{01539\ }
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#if\ defined(USB)}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USBCLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USBCLKSOURCE\_PLL))}}
\DoxyCodeLine{01544\ }
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01546\ }
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#define\ IS\_RCC\_ADC12CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_ADC12CLKSOURCE\_NONE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADC12CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADC12CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{01551\ }
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#define\ IS\_RCC\_ADC345CLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_ADC345CLKSOURCE\_NONE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADC345CLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_ADC345CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01558\ }
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{01560\ }
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ IS\_RCC\_QSPICLKSOURCE(\_\_SOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_QSPICLKSOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_QSPICLKSOURCE\_SYSCLK)||\ \(\backslash\)}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_QSPICLKSOURCE\_PLL))}}
\DoxyCodeLine{01565\ }
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01567\ }
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_GPIO)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_LSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_USB))}}
\DoxyCodeLine{01571\ }
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_DIV(\_\_DIV\_\_)\ \ \ \ \ \ \ (((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV1)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV4)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV16)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV64)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV128))}}
\DoxyCodeLine{01576\ }
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ RCC\_CRS\_SYNC\_POLARITY\_RISING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ RCC\_CRS\_SYNC\_POLARITY\_FALLING))}}
\DoxyCodeLine{01579\ }
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_RELOADVALUE(\_\_VALUE\_\_)\ \ (((\_\_VALUE\_\_)\ <=\ 0xFFFFU))}}
\DoxyCodeLine{01581\ }
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_ERRORLIMIT(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ <=\ 0xFFU))}}
\DoxyCodeLine{01583\ }
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_HSI48CALIBRATION(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ <=\ 0x3FU))}}
\DoxyCodeLine{01585\ }
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_FREQERRORDIR(\_\_DIR\_\_)\ \ \ (((\_\_DIR\_\_)\ ==\ RCC\_CRS\_FREQERRORDIR\_UP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIR\_\_)\ ==\ RCC\_CRS\_FREQERRORDIR\_DOWN))}}
\DoxyCodeLine{01588\ }
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01602\ \}}
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01604\ }
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4xx\_HAL\_RCC\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01606\ }

\end{DoxyCode}
