<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2015.05.27.20:30:04"
 outputDirectory="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CEFA2F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="leds" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="leds_led" direction="output" role="led" width="8" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="LevinsonDurbinTest:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1432783793,AUTO_UNIQUE_ID=(LevinsonDurbin:1.0:S0=0,S1=1,S2=2)(clock_source:14.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_jtag_avalon_master:14.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:14.1:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:))(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)"
   instancePathKey="LevinsonDurbinTest"
   kind="LevinsonDurbinTest"
   version="1.0"
   name="LevinsonDurbinTest">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1432783793" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/LevinsonDurbinTest.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbin_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 0 starting:LevinsonDurbinTest "LevinsonDurbinTest"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave LevinsonDurbin_0.avalon_slave_0 because the master has address signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave LevinsonDurbin_0.avalon_slave_0 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave LevinsonDurbin_0.avalon_slave_0 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave LevinsonDurbin_0.avalon_slave_0 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave LevinsonDurbin_0.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave LevinsonDurbin_0.avalon_slave_0 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0.master and master_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LevinsonDurbin_0_avalon_slave_0_translator.avalon_anti_slave_0 and LevinsonDurbin_0.avalon_slave_0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>15</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>17</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>20</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>12</b> connections]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest"><![CDATA["<b>LevinsonDurbinTest</b>" reuses <b>LevinsonDurbin</b> "<b>submodules/LDRavalonWrapper</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest"><![CDATA["<b>LevinsonDurbinTest</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/LevinsonDurbinTest_master_0</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest"><![CDATA["<b>LevinsonDurbinTest</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest"><![CDATA["<b>LevinsonDurbinTest</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 3 starting:LevinsonDurbin "submodules/LDRavalonWrapper"</message>
   <message level="Info" culprit="LevinsonDurbin_0"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>LevinsonDurbin</b> "<b>LevinsonDurbin_0</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 2 starting:altera_jtag_avalon_master "submodules/LevinsonDurbinTest_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/LevinsonDurbinTest_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/LevinsonDurbinTest_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/LevinsonDurbinTest_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 21 starting:timing_adapter "submodules/LevinsonDurbinTest_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 16 starting:channel_adapter "submodules/LevinsonDurbinTest_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 15 starting:channel_adapter "submodules/LevinsonDurbinTest_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 23 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 10 starting:altera_mm_interconnect "submodules/LevinsonDurbinTest_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 12 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>LevinsonDurbin_0_avalon_slave_0_translator</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 10 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>LevinsonDurbin_0_avalon_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 8 starting:altera_merlin_router "submodules/LevinsonDurbinTest_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 7 starting:altera_merlin_router "submodules/LevinsonDurbinTest_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 6 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>LevinsonDurbin_0_avalon_slave_0_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 5 starting:altera_merlin_demultiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 4 starting:altera_merlin_multiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 2 starting:altera_merlin_multiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 1 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 23 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="LevinsonDurbin:1.0:S0=0,S1=1,S2=2"
   instancePathKey="LevinsonDurbinTest:.:LevinsonDurbin_0"
   kind="LevinsonDurbin"
   version="1.0"
   name="LDRavalonWrapper">
  <parameter name="S0" value="0" />
  <parameter name="S1" value="1" />
  <parameter name="S2" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LDRavalonWrapper.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbin_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest" as="LevinsonDurbin_0" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 3 starting:LevinsonDurbin "submodules/LDRavalonWrapper"</message>
   <message level="Info" culprit="LevinsonDurbin_0"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>LevinsonDurbin</b> "<b>LevinsonDurbin_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:14.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:14.1:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)"
   instancePathKey="LevinsonDurbinTest:.:master_0"
   kind="altera_jtag_avalon_master"
   version="14.1"
   name="LevinsonDurbinTest_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LevinsonDurbinTest" as="master_0" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 2 starting:altera_jtag_avalon_master "submodules/LevinsonDurbinTest_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/LevinsonDurbinTest_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/LevinsonDurbinTest_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/LevinsonDurbinTest_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 21 starting:timing_adapter "submodules/LevinsonDurbinTest_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 16 starting:channel_adapter "submodules/LevinsonDurbinTest_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 15 starting:channel_adapter "submodules/LevinsonDurbinTest_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 23 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_DATA_W} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_DATA_W} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {102};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {74};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {72};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_DATA_H} {15};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {70};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {ST_DATA_W} {84};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {ID} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {102};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {74};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {72};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {70};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {84};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {ST_DATA_W} {84};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_ST_DATA_W} {84};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_ST_DATA_W} {84};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {LevinsonDurbin_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {LevinsonDurbin_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {LevinsonDurbin_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {LevinsonDurbin_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {LevinsonDurbin_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/master_0_master_agent.rp} {qsys_mm.response};add_connection {LevinsonDurbin_0_avalon_slave_0_agent.m0} {LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent.m0/LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent.m0/LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent.m0/LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LevinsonDurbin_0_avalon_slave_0_agent.rf_source} {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo.out} {LevinsonDurbin_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {LevinsonDurbin_0_avalon_slave_0_agent.rdata_fifo_src} {LevinsonDurbin_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {master_0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {LevinsonDurbin_0_avalon_slave_0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {LevinsonDurbin_0_avalon_slave_0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {LevinsonDurbin_0_avalon_slave_0_burst_adapter.source0} {LevinsonDurbin_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {LevinsonDurbin_0_avalon_slave_0_burst_adapter.source0/LevinsonDurbin_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {router_001.src} {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.src} {LevinsonDurbin_0_avalon_slave_0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.src/LevinsonDurbin_0_avalon_slave_0_burst_adapter.sink0} {qsys_mm.command};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_translator.reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_burst_adapter.cr0_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_reset_sink_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {LevinsonDurbin_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {LevinsonDurbin_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {LevinsonDurbin_0_reset_sink_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {LevinsonDurbin_0_avalon_slave_0} {avalon} {master};set_interface_property {LevinsonDurbin_0_avalon_slave_0} {EXPORT_OF} {LevinsonDurbin_0_avalon_slave_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.LevinsonDurbin_0.avalon_slave_0} {0};set_module_assignment {interconnect_id.master_0.master} {0};(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=70,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=83,PKT_ORI_BURST_SIZE_L=81,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_RESPONSE_STATUS_H=80,PKT_RESPONSE_STATUS_L=79,PKT_SRC_ID_H=69,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=84,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=85,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x20000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x20000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=102,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=70,PKT_DEST_ID_L=70,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=84,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=1,ST_DATA_W=84)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=1,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=1,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=83,IN_PKT_ORI_BURST_SIZE_L=81,IN_PKT_RESPONSE_STATUS_H=80,IN_PKT_RESPONSE_STATUS_L=79,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_ST_DATA_W=84,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=101,OUT_PKT_ORI_BURST_SIZE_L=99,OUT_PKT_RESPONSE_STATUS_H=98,OUT_PKT_RESPONSE_STATUS_L=97,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=102,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=101,IN_PKT_ORI_BURST_SIZE_L=99,IN_PKT_RESPONSE_STATUS_H=98,IN_PKT_RESPONSE_STATUS_L=97,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_ST_DATA_W=102,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=83,OUT_PKT_ORI_BURST_SIZE_L=81,OUT_PKT_RESPONSE_STATUS_H=80,OUT_PKT_RESPONSE_STATUS_L=79,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=84,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.1"
   name="LevinsonDurbinTest_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_DATA_W} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_DATA_W} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {102};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {74};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {72};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_DATA_H} {15};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {70};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {ST_DATA_W} {84};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {ID} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {85};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {102};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {74};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {72};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {70};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {84};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {ST_DATA_W} {84};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_ST_DATA_W} {84};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_ST_DATA_W} {84};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {LevinsonDurbin_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {LevinsonDurbin_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {LevinsonDurbin_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {LevinsonDurbin_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {LevinsonDurbin_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/master_0_master_agent.rp} {qsys_mm.response};add_connection {LevinsonDurbin_0_avalon_slave_0_agent.m0} {LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent.m0/LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent.m0/LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LevinsonDurbin_0_avalon_slave_0_agent.m0/LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LevinsonDurbin_0_avalon_slave_0_agent.rf_source} {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo.out} {LevinsonDurbin_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {LevinsonDurbin_0_avalon_slave_0_agent.rdata_fifo_src} {LevinsonDurbin_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {master_0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {LevinsonDurbin_0_avalon_slave_0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {LevinsonDurbin_0_avalon_slave_0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {LevinsonDurbin_0_avalon_slave_0_burst_adapter.source0} {LevinsonDurbin_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {LevinsonDurbin_0_avalon_slave_0_burst_adapter.source0/LevinsonDurbin_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {router_001.src} {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.src} {LevinsonDurbin_0_avalon_slave_0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.src/LevinsonDurbin_0_avalon_slave_0_burst_adapter.sink0} {qsys_mm.command};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_translator.reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_burst_adapter.cr0_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.clk_reset} {reset};add_connection {LevinsonDurbin_0_reset_sink_reset_bridge.out_reset} {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {LevinsonDurbin_0_reset_sink_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {LevinsonDurbin_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {LevinsonDurbin_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {LevinsonDurbin_0_reset_sink_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {LevinsonDurbin_0_avalon_slave_0} {avalon} {master};set_interface_property {LevinsonDurbin_0_avalon_slave_0} {EXPORT_OF} {LevinsonDurbin_0_avalon_slave_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.LevinsonDurbin_0.avalon_slave_0} {0};set_module_assignment {interconnect_id.master_0.master} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LevinsonDurbinTest" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 10 starting:altera_mm_interconnect "submodules/LevinsonDurbinTest_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 12 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>LevinsonDurbin_0_avalon_slave_0_translator</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 10 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>LevinsonDurbin_0_avalon_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 8 starting:altera_merlin_router "submodules/LevinsonDurbinTest_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 7 starting:altera_merlin_router "submodules/LevinsonDurbinTest_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 6 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>LevinsonDurbin_0_avalon_slave_0_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 5 starting:altera_merlin_demultiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 4 starting:altera_merlin_multiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 2 starting:altera_merlin_multiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 1 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:14.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="LevinsonDurbinTest:.:rst_controller"
   kind="altera_reset_controller"
   version="14.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest" as="rst_controller" />
  <instantiator instantiator="LevinsonDurbinTest_master_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 23 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LevinsonDurbinTest</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="LevinsonDurbinTest:.:master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="100.99.98.97"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LevinsonDurbinTest_master_0"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="LevinsonDurbinTest:.:master_0:.:timing_adt"
   kind="timing_adapter"
   version="14.1"
   name="LevinsonDurbinTest_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_master_0" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 21 starting:timing_adapter "submodules/LevinsonDurbinTest_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="LevinsonDurbinTest:.:master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="14.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_master_0" as="fifo" />
  <instantiator
     instantiator="LevinsonDurbinTest_mm_interconnect_0"
     as="LevinsonDurbin_0_avalon_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="LevinsonDurbinTest:.:master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="14.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="LevinsonDurbinTest:.:master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="14.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:14.1:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="LevinsonDurbinTest:.:master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="14.1"
   name="altera_avalon_packets_to_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="LevinsonDurbinTest:.:master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="14.1"
   name="LevinsonDurbinTest_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_master_0" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 16 starting:channel_adapter "submodules/LevinsonDurbinTest_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="LevinsonDurbinTest:.:master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="14.1"
   name="LevinsonDurbinTest_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_master_0" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 15 starting:channel_adapter "submodules/LevinsonDurbinTest_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:master_0_master_translator"
   kind="altera_merlin_master_translator"
   version="14.1"
   name="altera_merlin_master_translator">
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LevinsonDurbinTest_mm_interconnect_0"
     as="master_0_master_translator" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:LevinsonDurbin_0_avalon_slave_0_translator"
   kind="altera_merlin_slave_translator"
   version="14.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LevinsonDurbinTest_mm_interconnect_0"
     as="LevinsonDurbin_0_avalon_slave_0_translator" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 12 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>LevinsonDurbin_0_avalon_slave_0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;LevinsonDurbin_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:master_0_master_agent"
   kind="altera_merlin_master_agent"
   version="14.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LevinsonDurbinTest_mm_interconnect_0"
     as="master_0_master_agent" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=70,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=83,PKT_ORI_BURST_SIZE_L=81,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_RESPONSE_STATUS_H=80,PKT_RESPONSE_STATUS_L=79,PKT_SRC_ID_H=69,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=84,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:LevinsonDurbin_0_avalon_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="14.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LevinsonDurbinTest_mm_interconnect_0"
     as="LevinsonDurbin_0_avalon_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 10 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>LevinsonDurbin_0_avalon_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x20000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x20000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=102,TYPE_OF_TRANSACTION=both"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.1"
   name="LevinsonDurbinTest_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x20000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x20000" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 8 starting:altera_merlin_router "submodules/LevinsonDurbinTest_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=70,PKT_DEST_ID_L=70,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=84,TYPE_OF_TRANSACTION=both"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.1"
   name="LevinsonDurbinTest_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="70" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="70" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="84" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="74" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="72" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 7 starting:altera_merlin_router "submodules/LevinsonDurbinTest_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=1,ST_DATA_W=84"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:LevinsonDurbin_0_avalon_slave_0_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="14.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LevinsonDurbinTest_mm_interconnect_0"
     as="LevinsonDurbin_0_avalon_slave_0_burst_adapter" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 6 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="LevinsonDurbin_0_avalon_slave_0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>LevinsonDurbin_0_avalon_slave_0_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="LevinsonDurbinTest_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LevinsonDurbinTest_mm_interconnect_0"
     as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 5 starting:altera_merlin_demultiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=1,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="LevinsonDurbinTest_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 4 starting:altera_merlin_multiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=1,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="LevinsonDurbinTest_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LevinsonDurbinTest_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 2 starting:altera_merlin_multiplexer "submodules/LevinsonDurbinTest_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=83,IN_PKT_ORI_BURST_SIZE_L=81,IN_PKT_RESPONSE_STATUS_H=80,IN_PKT_RESPONSE_STATUS_L=79,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_ST_DATA_W=84,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=101,OUT_PKT_ORI_BURST_SIZE_L=99,OUT_PKT_RESPONSE_STATUS_H=98,OUT_PKT_RESPONSE_STATUS_L=97,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=102,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1"
   instancePathKey="LevinsonDurbinTest:.:mm_interconnect_0:.:LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="14.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="101" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="99" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="83" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="81" />
  <generatedFiles>
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LevinsonDurbinTest_mm_interconnect_0"
     as="LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter,LevinsonDurbin_0_avalon_slave_0_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="LevinsonDurbinTest">queue size: 1 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>LevinsonDurbin_0_avalon_slave_0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC_FPGA/LevinsonDurbinTest/LevinsonDurbinTest/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
