

================================================================
== Vivado HLS Report for 'kernel_gemm'
================================================================
* Date:           Wed Mar 17 06:06:35 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_DRAM_reorg.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   577025|  71958529| 1.921 ms | 0.240 sec |  577025|  71958529|   none  |
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+-----------+-----+-------+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max    | min |  max  |   Type  |
        +--------------------+---------+---------+---------+----------+-----------+-----+-------+---------+
        |grp_compute_fu_769  |compute  |        1|    16403| 3.330 ns | 54.622 us |    1|  16403|   none  |
        |grp_load_fu_792     |load     |        1|     2070| 3.330 ns |  6.893 us |    1|   2070|   none  |
        +--------------------+---------+---------+---------+----------+-----------+-----+-------+---------+

        * Loop: 
        +-------------------------------+---------+----------+---------------+-----------+-----------+------+----------+
        |                               |  Latency (cycles)  |   Iteration   |  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+----------+---------------+-----------+-----------+------+----------+
        |- MATRIX_PART_I_MATRIX_PART_J  |   577024|  71958528| 2254 ~ 281088 |          -|          -|   256|    no    |
        | + COPYING_C_ARRAY_L           |     1032|      1032|             10|          1|          1|  1024|    yes   |
        | + BETA_MULT_LOCAL_C           |      133|       133|              7|          1|          1|   128|    yes   |
        | + PING_PONG_LOOP              |       51|    278885|   3 ~ 16405   |          -|          -|    17|    no    |
        | + STORE_C_L                   |     1030|      1030|              8|          1|          1|  1024|    yes   |
        +-------------------------------+---------+----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      692|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       30|   1027|    98463|    53906|    -|
|Memory               |      530|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|     2093|    -|
|Register             |        0|      -|    10490|      416|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      560|   1027|   108953|    57107|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       38|     45|       13|       14|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       12|     15|        4|        4|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-------+-------+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------+---------------------------+---------+-------+-------+-------+-----+
    |grp_compute_fu_769           |compute                    |        0|    643|  76954|  41323|    0|
    |kernel_gemm_control_s_axi_U  |kernel_gemm_control_s_axi  |        0|      0|    150|    232|    0|
    |kernel_gemm_fmul_cud_U295    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U296    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U297    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U298    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U299    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U300    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U301    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U302    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U303    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U304    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U305    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U306    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U307    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U308    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U309    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U310    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U311    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U312    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U313    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U314    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U315    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U316    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U317    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U318    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U319    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U320    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U321    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U322    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U323    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U324    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U325    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U326    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U327    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U328    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U329    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U330    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U331    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U332    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U333    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U334    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U335    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U336    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U337    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U338    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U339    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U340    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U341    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U342    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U343    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U344    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U345    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U346    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U347    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U348    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U349    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U350    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U351    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U352    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U353    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U354    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U355    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U356    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U357    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U358    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U359    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U360    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U361    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U362    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U363    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U364    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U365    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U366    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U367    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U368    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U369    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U370    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U371    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U372    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U373    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U374    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U375    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U376    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U377    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U378    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U379    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U380    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U381    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U382    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U383    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U384    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U385    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U386    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U387    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U388    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U389    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U390    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U391    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U392    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U393    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U394    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U395    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U396    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U397    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U398    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U399    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U400    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U401    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U402    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U403    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U404    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U405    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U406    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U407    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U408    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U409    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U410    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U411    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U412    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U413    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U414    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U415    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U416    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U417    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U418    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U419    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U420    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U421    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U422    |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_gmem_m_axi_U     |kernel_gemm_gmem_m_axi     |       30|      0|   1415|   1585|    0|
    |kernel_gemm_mux_8DeQ_U423    |kernel_gemm_mux_8DeQ       |        0|      0|      0|     33|    0|
    |grp_load_fu_792              |load                       |        0|      0|   1640|    749|    0|
    +-----------------------------+---------------------------+---------+-------+-------+-------+-----+
    |Total                        |                           |       30|   1027|  98463|  53906|    0|
    +-----------------------------+---------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U    |kernel_gemm_localdEe  |       29|  0|   0|    0|  1024|  512|     1|       524288|
    |local_A_pong_V_U    |kernel_gemm_localdEe  |       29|  0|   0|    0|  1024|  512|     1|       524288|
    |local_B_ping_0_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_ping_1_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_ping_2_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_ping_3_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_ping_4_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_ping_5_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_ping_6_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_ping_7_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_pong_0_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_pong_1_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_pong_2_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_pong_3_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_pong_4_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_pong_5_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_pong_6_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_B_pong_7_V_U  |kernel_gemm_localeOg  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |local_C_0_V_U       |kernel_gemm_localvdy  |       29|  0|   0|    0|   128|  512|     1|        65536|
    |local_C_1_V_U       |kernel_gemm_localvdy  |       29|  0|   0|    0|   128|  512|     1|        65536|
    |local_C_2_V_U       |kernel_gemm_localvdy  |       29|  0|   0|    0|   128|  512|     1|        65536|
    |local_C_3_V_U       |kernel_gemm_localvdy  |       29|  0|   0|    0|   128|  512|     1|        65536|
    |local_C_4_V_U       |kernel_gemm_localvdy  |       29|  0|   0|    0|   128|  512|     1|        65536|
    |local_C_5_V_U       |kernel_gemm_localvdy  |       29|  0|   0|    0|   128|  512|     1|        65536|
    |local_C_6_V_U       |kernel_gemm_localvdy  |       29|  0|   0|    0|   128|  512|     1|        65536|
    |local_C_7_V_U       |kernel_gemm_localvdy  |       29|  0|   0|    0|   128|  512|     1|        65536|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |      530|  0|   0|    0|  5120|13312|    26|      2621440|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln115_fu_4101_p2                |     +    |      0|  0|  18|          11|           1|
    |add_ln118_1_fu_4131_p2              |     +    |      0|  0|  19|          12|          12|
    |add_ln118_fu_4083_p2                |     +    |      0|  0|  19|          12|          12|
    |add_ln180_3_fu_4179_p2              |     +    |      0|  0|  34|          27|          27|
    |add_ln180_fu_1510_p2                |     +    |      0|  0|  34|          27|          27|
    |add_ln71_fu_1380_p2                 |     +    |      0|  0|  16|           9|           1|
    |add_ln75_fu_1448_p2                 |     +    |      0|  0|  18|          11|           1|
    |add_ln78_1_fu_1486_p2               |     +    |      0|  0|  19|          12|          12|
    |add_ln78_fu_1430_p2                 |     +    |      0|  0|  19|          12|          12|
    |counter_fu_4054_p2                  |     +    |      0|  0|  39|          32|           1|
    |i_fu_1386_p2                        |     +    |      0|  0|  19|          12|           8|
    |ii_1_fu_1570_p2                     |     +    |      0|  0|  15|           8|           1|
    |ii_2_fu_4107_p2                     |     +    |      0|  0|  15|           1|           8|
    |ii_fu_1454_p2                       |     +    |      0|  0|  15|           1|           8|
    |index_fu_4018_p2                    |     +    |      0|  0|  15|           5|           1|
    |j_fu_4256_p2                        |     +    |      0|  0|  19|          12|           8|
    |jj_1_fu_4202_p2                     |     +    |      0|  0|  12|           1|           4|
    |jj_fu_1537_p2                       |     +    |      0|  0|  12|           4|           1|
    |ap_block_pp0                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_pp2_stage0_iter7   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state14_pp1_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state15_pp1_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state20_pp1_iter6_stage0  |    and   |      0|  0|   2|           1|           1|
    |empty_20_fu_1527_p2                 |   icmp   |      0|  0|  13|          11|           1|
    |empty_26_fu_4196_p2                 |   icmp   |      0|  0|  13|          11|           1|
    |empty_29_fu_4250_p2                 |   icmp   |      0|  0|  13|          11|           1|
    |grp_fu_1328_p2                      |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln101_fu_4024_p2               |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln111_fu_4060_p2               |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln115_fu_4095_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln116_fu_4113_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln71_fu_1374_p2                |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln75_fu_1442_p2                |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln76_fu_1460_p2                |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln84_fu_1564_p2                |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln99_fu_4012_p2                |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_on_subcall_done    |    or    |      0|  0|   2|           1|           1|
    |select_ln111_fu_4066_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln118_1_fu_4136_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln118_2_fu_4163_p3           |  select  |      0|  0|  19|           1|          19|
    |select_ln118_fu_4119_p3             |  select  |      0|  0|   4|           1|           1|
    |select_ln71_fu_1408_p3              |  select  |      0|  0|  12|           1|          12|
    |select_ln72_fu_1400_p3              |  select  |      0|  0|  12|           1|           1|
    |select_ln78_1_fu_1474_p3            |  select  |      0|  0|   8|           1|           8|
    |select_ln78_2_fu_1498_p3            |  select  |      0|  0|  19|           1|          19|
    |select_ln78_fu_1466_p3              |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln103_fu_4047_p2                |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 692|         396|         305|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter6                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7                    |   9|          2|    1|          2|
    |ap_phi_mux_ii22_0_phi_fu_751_p4            |   9|          2|    8|         16|
    |ap_phi_mux_ii_0_phi_fu_696_p4              |   9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten29_phi_fu_740_p4  |   9|          2|   11|         22|
    |counter_1_fu_242                           |   9|          2|   32|         64|
    |gmem_ARADDR                                |  15|          3|   32|         96|
    |gmem_ARBURST                               |   9|          2|    2|          4|
    |gmem_ARCACHE                               |   9|          2|    4|          8|
    |gmem_ARID                                  |   9|          2|    1|          2|
    |gmem_ARLEN                                 |  15|          3|   32|         96|
    |gmem_ARLOCK                                |   9|          2|    2|          4|
    |gmem_ARPROT                                |   9|          2|    3|          6|
    |gmem_ARQOS                                 |   9|          2|    4|          8|
    |gmem_ARREGION                              |   9|          2|    4|          8|
    |gmem_ARSIZE                                |   9|          2|    3|          6|
    |gmem_ARUSER                                |   9|          2|    1|          2|
    |gmem_ARVALID                               |  15|          3|    1|          3|
    |gmem_RREADY                                |  15|          3|    1|          3|
    |gmem_blk_n_AR                              |   9|          2|    1|          2|
    |gmem_blk_n_AW                              |   9|          2|    1|          2|
    |gmem_blk_n_B                               |   9|          2|    1|          2|
    |gmem_blk_n_R                               |   9|          2|    1|          2|
    |gmem_blk_n_W                               |   9|          2|    1|          2|
    |grp_compute_fu_769_flag                    |  15|          3|    1|          3|
    |grp_compute_fu_769_local_A_V_q0            |  15|          3|  512|       1536|
    |grp_compute_fu_769_local_B_0_V_q0          |  15|          3|  512|       1536|
    |grp_compute_fu_769_local_B_1_V_q0          |  15|          3|  512|       1536|
    |grp_compute_fu_769_local_B_2_V_q0          |  15|          3|  512|       1536|
    |grp_compute_fu_769_local_B_3_V_q0          |  15|          3|  512|       1536|
    |grp_compute_fu_769_local_B_4_V_q0          |  15|          3|  512|       1536|
    |grp_compute_fu_769_local_B_5_V_q0          |  15|          3|  512|       1536|
    |grp_compute_fu_769_local_B_6_V_q0          |  15|          3|  512|       1536|
    |grp_compute_fu_769_local_B_7_V_q0          |  15|          3|  512|       1536|
    |i_0_reg_659                                |   9|          2|   12|         24|
    |ii20_0_reg_714                             |   9|          2|    8|         16|
    |ii22_0_reg_747                             |   9|          2|    8|         16|
    |ii_0_reg_692                               |   9|          2|    8|         16|
    |index_0_reg_725                            |   9|          2|    5|         10|
    |indvar_flatten29_reg_736                   |   9|          2|   11|         22|
    |indvar_flatten37_reg_648                   |   9|          2|    9|         18|
    |indvar_flatten_reg_681                     |   9|          2|   11|         22|
    |j_0_reg_670                                |   9|          2|   12|         24|
    |jj23_0_reg_758                             |   9|          2|    4|          8|
    |jj_0_reg_703                               |   9|          2|    4|          8|
    |local_A_ping_V_address0                    |  15|          3|   10|         30|
    |local_A_ping_V_ce0                         |  15|          3|    1|          3|
    |local_A_ping_V_we0                         |   9|          2|    1|          2|
    |local_A_pong_V_address0                    |  15|          3|   10|         30|
    |local_A_pong_V_ce0                         |  15|          3|    1|          3|
    |local_A_pong_V_we0                         |   9|          2|    1|          2|
    |local_B_ping_0_V_address0                  |  15|          3|    7|         21|
    |local_B_ping_0_V_ce0                       |  15|          3|    1|          3|
    |local_B_ping_0_V_we0                       |   9|          2|    1|          2|
    |local_B_ping_1_V_address0                  |  15|          3|    7|         21|
    |local_B_ping_1_V_ce0                       |  15|          3|    1|          3|
    |local_B_ping_1_V_we0                       |   9|          2|    1|          2|
    |local_B_ping_2_V_address0                  |  15|          3|    7|         21|
    |local_B_ping_2_V_ce0                       |  15|          3|    1|          3|
    |local_B_ping_2_V_we0                       |   9|          2|    1|          2|
    |local_B_ping_3_V_address0                  |  15|          3|    7|         21|
    |local_B_ping_3_V_ce0                       |  15|          3|    1|          3|
    |local_B_ping_3_V_we0                       |   9|          2|    1|          2|
    |local_B_ping_4_V_address0                  |  15|          3|    7|         21|
    |local_B_ping_4_V_ce0                       |  15|          3|    1|          3|
    |local_B_ping_4_V_we0                       |   9|          2|    1|          2|
    |local_B_ping_5_V_address0                  |  15|          3|    7|         21|
    |local_B_ping_5_V_ce0                       |  15|          3|    1|          3|
    |local_B_ping_5_V_we0                       |   9|          2|    1|          2|
    |local_B_ping_6_V_address0                  |  15|          3|    7|         21|
    |local_B_ping_6_V_ce0                       |  15|          3|    1|          3|
    |local_B_ping_6_V_we0                       |   9|          2|    1|          2|
    |local_B_ping_7_V_address0                  |  15|          3|    7|         21|
    |local_B_ping_7_V_ce0                       |  15|          3|    1|          3|
    |local_B_ping_7_V_we0                       |   9|          2|    1|          2|
    |local_B_pong_0_V_address0                  |  15|          3|    7|         21|
    |local_B_pong_0_V_ce0                       |  15|          3|    1|          3|
    |local_B_pong_0_V_we0                       |   9|          2|    1|          2|
    |local_B_pong_1_V_address0                  |  15|          3|    7|         21|
    |local_B_pong_1_V_ce0                       |  15|          3|    1|          3|
    |local_B_pong_1_V_we0                       |   9|          2|    1|          2|
    |local_B_pong_2_V_address0                  |  15|          3|    7|         21|
    |local_B_pong_2_V_ce0                       |  15|          3|    1|          3|
    |local_B_pong_2_V_we0                       |   9|          2|    1|          2|
    |local_B_pong_3_V_address0                  |  15|          3|    7|         21|
    |local_B_pong_3_V_ce0                       |  15|          3|    1|          3|
    |local_B_pong_3_V_we0                       |   9|          2|    1|          2|
    |local_B_pong_4_V_address0                  |  15|          3|    7|         21|
    |local_B_pong_4_V_ce0                       |  15|          3|    1|          3|
    |local_B_pong_4_V_we0                       |   9|          2|    1|          2|
    |local_B_pong_5_V_address0                  |  15|          3|    7|         21|
    |local_B_pong_5_V_ce0                       |  15|          3|    1|          3|
    |local_B_pong_5_V_we0                       |   9|          2|    1|          2|
    |local_B_pong_6_V_address0                  |  15|          3|    7|         21|
    |local_B_pong_6_V_ce0                       |  15|          3|    1|          3|
    |local_B_pong_6_V_we0                       |   9|          2|    1|          2|
    |local_B_pong_7_V_address0                  |  15|          3|    7|         21|
    |local_B_pong_7_V_ce0                       |  15|          3|    1|          3|
    |local_B_pong_7_V_we0                       |   9|          2|    1|          2|
    |local_C_0_V_address0                       |  21|          4|    7|         28|
    |local_C_0_V_address1                       |  21|          4|    7|         28|
    |local_C_0_V_ce0                            |  15|          3|    1|          3|
    |local_C_0_V_ce1                            |  15|          3|    1|          3|
    |local_C_0_V_d1                             |  15|          3|  512|       1536|
    |local_C_0_V_we1                            |  15|          3|    1|          3|
    |local_C_1_V_address0                       |  21|          4|    7|         28|
    |local_C_1_V_address1                       |  21|          4|    7|         28|
    |local_C_1_V_ce0                            |  15|          3|    1|          3|
    |local_C_1_V_ce1                            |  15|          3|    1|          3|
    |local_C_1_V_d1                             |  15|          3|  512|       1536|
    |local_C_1_V_we1                            |  15|          3|    1|          3|
    |local_C_2_V_address0                       |  21|          4|    7|         28|
    |local_C_2_V_address1                       |  21|          4|    7|         28|
    |local_C_2_V_ce0                            |  15|          3|    1|          3|
    |local_C_2_V_ce1                            |  15|          3|    1|          3|
    |local_C_2_V_d1                             |  15|          3|  512|       1536|
    |local_C_2_V_we1                            |  15|          3|    1|          3|
    |local_C_3_V_address0                       |  21|          4|    7|         28|
    |local_C_3_V_address1                       |  21|          4|    7|         28|
    |local_C_3_V_ce0                            |  15|          3|    1|          3|
    |local_C_3_V_ce1                            |  15|          3|    1|          3|
    |local_C_3_V_d1                             |  15|          3|  512|       1536|
    |local_C_3_V_we1                            |  15|          3|    1|          3|
    |local_C_4_V_address0                       |  21|          4|    7|         28|
    |local_C_4_V_address1                       |  21|          4|    7|         28|
    |local_C_4_V_ce0                            |  15|          3|    1|          3|
    |local_C_4_V_ce1                            |  15|          3|    1|          3|
    |local_C_4_V_d1                             |  15|          3|  512|       1536|
    |local_C_4_V_we1                            |  15|          3|    1|          3|
    |local_C_5_V_address0                       |  21|          4|    7|         28|
    |local_C_5_V_address1                       |  21|          4|    7|         28|
    |local_C_5_V_ce0                            |  15|          3|    1|          3|
    |local_C_5_V_ce1                            |  15|          3|    1|          3|
    |local_C_5_V_d1                             |  15|          3|  512|       1536|
    |local_C_5_V_we1                            |  15|          3|    1|          3|
    |local_C_6_V_address0                       |  21|          4|    7|         28|
    |local_C_6_V_address1                       |  21|          4|    7|         28|
    |local_C_6_V_ce0                            |  15|          3|    1|          3|
    |local_C_6_V_ce1                            |  15|          3|    1|          3|
    |local_C_6_V_d1                             |  15|          3|  512|       1536|
    |local_C_6_V_we1                            |  15|          3|    1|          3|
    |local_C_7_V_address0                       |  21|          4|    7|         28|
    |local_C_7_V_address1                       |  21|          4|    7|         28|
    |local_C_7_V_ce0                            |  15|          3|    1|          3|
    |local_C_7_V_ce1                            |  15|          3|    1|          3|
    |local_C_7_V_d1                             |  15|          3|  512|       1536|
    |local_C_7_V_we1                            |  15|          3|    1|          3|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |2093|        427| 9262|      27702|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |A_V3_reg_4410                    |   26|   0|   26|          0|
    |B_V5_reg_4405                    |   26|   0|   26|          0|
    |add_ln115_reg_6519               |   11|   0|   11|          0|
    |add_ln180_3_reg_6575             |   27|   0|   27|          0|
    |add_ln180_reg_4469               |   27|   0|   27|          0|
    |add_ln71_reg_4425                |    9|   0|    9|          0|
    |ap_CS_fsm                        |   10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7          |    1|   0|    1|          0|
    |counter_1_fu_242                 |   32|   0|   32|          0|
    |empty_20_reg_4474                |    1|   0|    1|          0|
    |empty_26_reg_6580                |    1|   0|    1|          0|
    |empty_29_reg_6600                |    1|   0|    1|          0|
    |gmem_addr_read_reg_4493          |  512|   0|  512|          0|
    |grp_compute_fu_769_ap_start_reg  |    1|   0|    1|          0|
    |grp_load_fu_792_ap_start_reg     |    1|   0|    1|          0|
    |i_0_reg_659                      |   12|   0|   12|          0|
    |icmp_ln101_reg_6491              |    1|   0|    1|          0|
    |icmp_ln104_reg_6510              |    1|   0|    1|          0|
    |icmp_ln108_reg_6505              |    1|   0|    1|          0|
    |icmp_ln115_reg_6515              |    1|   0|    1|          0|
    |icmp_ln75_reg_4454               |    1|   0|    1|          0|
    |icmp_ln84_reg_4505               |    1|   0|    1|          0|
    |ii20_0_reg_714                   |    8|   0|    8|          0|
    |ii22_0_reg_747                   |    8|   0|    8|          0|
    |ii_0_reg_692                     |    8|   0|    8|          0|
    |index_0_reg_725                  |    5|   0|    5|          0|
    |index_reg_6486                   |    5|   0|    5|          0|
    |indvar_flatten29_reg_736         |   11|   0|   11|          0|
    |indvar_flatten37_reg_648         |    9|   0|    9|          0|
    |indvar_flatten_reg_681           |   11|   0|   11|          0|
    |j_0_reg_670                      |   12|   0|   12|          0|
    |jj23_0_reg_758                   |    4|   0|    4|          0|
    |jj_0_reg_703                     |    4|   0|    4|          0|
    |local_C_0_V_addr_reg_4514        |    7|   0|    7|          0|
    |local_C_1_V_addr_reg_4520        |    7|   0|    7|          0|
    |local_C_2_V_addr_reg_4526        |    7|   0|    7|          0|
    |local_C_3_V_addr_reg_4532        |    7|   0|    7|          0|
    |local_C_4_V_addr_reg_4538        |    7|   0|    7|          0|
    |local_C_5_V_addr_reg_4544        |    7|   0|    7|          0|
    |local_C_6_V_addr_reg_4550        |    7|   0|    7|          0|
    |local_C_7_V_addr_reg_4556        |    7|   0|    7|          0|
    |p_Result_100_reg_5097            |   32|   0|   32|          0|
    |p_Result_101_reg_5102            |   32|   0|   32|          0|
    |p_Result_102_reg_5107            |   32|   0|   32|          0|
    |p_Result_103_reg_5112            |   32|   0|   32|          0|
    |p_Result_104_reg_5117            |   32|   0|   32|          0|
    |p_Result_105_reg_5127            |   32|   0|   32|          0|
    |p_Result_106_reg_5132            |   32|   0|   32|          0|
    |p_Result_107_reg_5137            |   32|   0|   32|          0|
    |p_Result_108_reg_5142            |   32|   0|   32|          0|
    |p_Result_109_reg_5147            |   32|   0|   32|          0|
    |p_Result_10_reg_4617             |   32|   0|   32|          0|
    |p_Result_110_reg_5152            |   32|   0|   32|          0|
    |p_Result_111_reg_5157            |   32|   0|   32|          0|
    |p_Result_112_reg_5162            |   32|   0|   32|          0|
    |p_Result_113_reg_5167            |   32|   0|   32|          0|
    |p_Result_114_reg_5172            |   32|   0|   32|          0|
    |p_Result_115_reg_5177            |   32|   0|   32|          0|
    |p_Result_116_reg_5182            |   32|   0|   32|          0|
    |p_Result_117_reg_5187            |   32|   0|   32|          0|
    |p_Result_118_reg_5192            |   32|   0|   32|          0|
    |p_Result_119_reg_5197            |   32|   0|   32|          0|
    |p_Result_11_reg_4622             |   32|   0|   32|          0|
    |p_Result_12_reg_4627             |   32|   0|   32|          0|
    |p_Result_13_reg_4632             |   32|   0|   32|          0|
    |p_Result_14_reg_4637             |   32|   0|   32|          0|
    |p_Result_15_reg_4647             |   32|   0|   32|          0|
    |p_Result_16_reg_4652             |   32|   0|   32|          0|
    |p_Result_17_reg_4657             |   32|   0|   32|          0|
    |p_Result_18_reg_4662             |   32|   0|   32|          0|
    |p_Result_19_reg_4667             |   32|   0|   32|          0|
    |p_Result_1_reg_4612              |   32|   0|   32|          0|
    |p_Result_20_reg_4672             |   32|   0|   32|          0|
    |p_Result_21_reg_4677             |   32|   0|   32|          0|
    |p_Result_22_reg_4682             |   32|   0|   32|          0|
    |p_Result_23_reg_4687             |   32|   0|   32|          0|
    |p_Result_24_reg_4692             |   32|   0|   32|          0|
    |p_Result_25_reg_4697             |   32|   0|   32|          0|
    |p_Result_26_reg_4702             |   32|   0|   32|          0|
    |p_Result_27_reg_4707             |   32|   0|   32|          0|
    |p_Result_28_reg_4712             |   32|   0|   32|          0|
    |p_Result_29_reg_4717             |   32|   0|   32|          0|
    |p_Result_2_reg_4572              |   32|   0|   32|          0|
    |p_Result_30_reg_4727             |   32|   0|   32|          0|
    |p_Result_31_reg_4732             |   32|   0|   32|          0|
    |p_Result_32_reg_4737             |   32|   0|   32|          0|
    |p_Result_33_reg_4742             |   32|   0|   32|          0|
    |p_Result_34_reg_4747             |   32|   0|   32|          0|
    |p_Result_35_reg_4752             |   32|   0|   32|          0|
    |p_Result_36_reg_4757             |   32|   0|   32|          0|
    |p_Result_37_reg_4762             |   32|   0|   32|          0|
    |p_Result_38_reg_4767             |   32|   0|   32|          0|
    |p_Result_39_reg_4772             |   32|   0|   32|          0|
    |p_Result_3_reg_4577              |   32|   0|   32|          0|
    |p_Result_40_reg_4777             |   32|   0|   32|          0|
    |p_Result_41_reg_4782             |   32|   0|   32|          0|
    |p_Result_42_reg_4787             |   32|   0|   32|          0|
    |p_Result_43_reg_4792             |   32|   0|   32|          0|
    |p_Result_44_reg_4797             |   32|   0|   32|          0|
    |p_Result_45_reg_4807             |   32|   0|   32|          0|
    |p_Result_46_reg_4812             |   32|   0|   32|          0|
    |p_Result_47_reg_4817             |   32|   0|   32|          0|
    |p_Result_48_reg_4822             |   32|   0|   32|          0|
    |p_Result_49_reg_4827             |   32|   0|   32|          0|
    |p_Result_4_reg_4582              |   32|   0|   32|          0|
    |p_Result_50_reg_4832             |   32|   0|   32|          0|
    |p_Result_51_reg_4837             |   32|   0|   32|          0|
    |p_Result_52_reg_4842             |   32|   0|   32|          0|
    |p_Result_53_reg_4847             |   32|   0|   32|          0|
    |p_Result_54_reg_4852             |   32|   0|   32|          0|
    |p_Result_55_reg_4857             |   32|   0|   32|          0|
    |p_Result_56_reg_4862             |   32|   0|   32|          0|
    |p_Result_57_reg_4867             |   32|   0|   32|          0|
    |p_Result_58_reg_4872             |   32|   0|   32|          0|
    |p_Result_59_reg_4877             |   32|   0|   32|          0|
    |p_Result_5_reg_4587              |   32|   0|   32|          0|
    |p_Result_60_reg_4887             |   32|   0|   32|          0|
    |p_Result_61_reg_4892             |   32|   0|   32|          0|
    |p_Result_62_reg_4897             |   32|   0|   32|          0|
    |p_Result_63_reg_4902             |   32|   0|   32|          0|
    |p_Result_64_reg_4907             |   32|   0|   32|          0|
    |p_Result_65_reg_4912             |   32|   0|   32|          0|
    |p_Result_66_reg_4917             |   32|   0|   32|          0|
    |p_Result_67_reg_4922             |   32|   0|   32|          0|
    |p_Result_68_reg_4927             |   32|   0|   32|          0|
    |p_Result_69_reg_4932             |   32|   0|   32|          0|
    |p_Result_6_reg_4592              |   32|   0|   32|          0|
    |p_Result_70_reg_4937             |   32|   0|   32|          0|
    |p_Result_71_reg_4942             |   32|   0|   32|          0|
    |p_Result_72_reg_4947             |   32|   0|   32|          0|
    |p_Result_73_reg_4952             |   32|   0|   32|          0|
    |p_Result_74_reg_4957             |   32|   0|   32|          0|
    |p_Result_75_reg_4967             |   32|   0|   32|          0|
    |p_Result_76_reg_4972             |   32|   0|   32|          0|
    |p_Result_77_reg_4977             |   32|   0|   32|          0|
    |p_Result_78_reg_4982             |   32|   0|   32|          0|
    |p_Result_79_reg_4987             |   32|   0|   32|          0|
    |p_Result_7_reg_4597              |   32|   0|   32|          0|
    |p_Result_80_reg_4992             |   32|   0|   32|          0|
    |p_Result_81_reg_4997             |   32|   0|   32|          0|
    |p_Result_82_reg_5002             |   32|   0|   32|          0|
    |p_Result_83_reg_5007             |   32|   0|   32|          0|
    |p_Result_84_reg_5012             |   32|   0|   32|          0|
    |p_Result_85_reg_5017             |   32|   0|   32|          0|
    |p_Result_86_reg_5022             |   32|   0|   32|          0|
    |p_Result_87_reg_5027             |   32|   0|   32|          0|
    |p_Result_88_reg_5032             |   32|   0|   32|          0|
    |p_Result_89_reg_5037             |   32|   0|   32|          0|
    |p_Result_8_reg_4602              |   32|   0|   32|          0|
    |p_Result_90_reg_5047             |   32|   0|   32|          0|
    |p_Result_91_reg_5052             |   32|   0|   32|          0|
    |p_Result_92_reg_5057             |   32|   0|   32|          0|
    |p_Result_93_reg_5062             |   32|   0|   32|          0|
    |p_Result_94_reg_5067             |   32|   0|   32|          0|
    |p_Result_95_reg_5072             |   32|   0|   32|          0|
    |p_Result_96_reg_5077             |   32|   0|   32|          0|
    |p_Result_97_reg_5082             |   32|   0|   32|          0|
    |p_Result_98_reg_5087             |   32|   0|   32|          0|
    |p_Result_99_reg_5092             |   32|   0|   32|          0|
    |p_Result_9_reg_4607              |   32|   0|   32|          0|
    |p_Result_s_reg_4567              |   32|   0|   32|          0|
    |p_cast_reg_4415                  |   26|   0|   27|          1|
    |select_ln118_1_reg_6525          |    8|   0|    8|          0|
    |select_ln71_reg_4436             |   12|   0|   12|          0|
    |select_ln72_reg_4430             |   12|   0|   12|          0|
    |select_ln78_1_reg_4463           |    8|   0|    8|          0|
    |shl_ln_reg_6495                  |    5|   0|   12|          7|
    |tmp_1_100_reg_6347               |   32|   0|   32|          0|
    |tmp_1_101_reg_6352               |   32|   0|   32|          0|
    |tmp_1_102_reg_6357               |   32|   0|   32|          0|
    |tmp_1_103_reg_6362               |   32|   0|   32|          0|
    |tmp_1_104_reg_6367               |   32|   0|   32|          0|
    |tmp_1_105_reg_6372               |   32|   0|   32|          0|
    |tmp_1_106_reg_6377               |   32|   0|   32|          0|
    |tmp_1_107_reg_6382               |   32|   0|   32|          0|
    |tmp_1_108_reg_6387               |   32|   0|   32|          0|
    |tmp_1_109_reg_6392               |   32|   0|   32|          0|
    |tmp_1_10_reg_5897                |   32|   0|   32|          0|
    |tmp_1_110_reg_6397               |   32|   0|   32|          0|
    |tmp_1_111_reg_6402               |   32|   0|   32|          0|
    |tmp_1_112_reg_6407               |   32|   0|   32|          0|
    |tmp_1_113_reg_6412               |   32|   0|   32|          0|
    |tmp_1_114_reg_6417               |   32|   0|   32|          0|
    |tmp_1_115_reg_6422               |   32|   0|   32|          0|
    |tmp_1_116_reg_6427               |   32|   0|   32|          0|
    |tmp_1_117_reg_6432               |   32|   0|   32|          0|
    |tmp_1_118_reg_6437               |   32|   0|   32|          0|
    |tmp_1_119_reg_6442               |   32|   0|   32|          0|
    |tmp_1_11_reg_5902                |   32|   0|   32|          0|
    |tmp_1_120_reg_6447               |   32|   0|   32|          0|
    |tmp_1_121_reg_6452               |   32|   0|   32|          0|
    |tmp_1_122_reg_6457               |   32|   0|   32|          0|
    |tmp_1_123_reg_6462               |   32|   0|   32|          0|
    |tmp_1_124_reg_6467               |   32|   0|   32|          0|
    |tmp_1_125_reg_6472               |   32|   0|   32|          0|
    |tmp_1_126_reg_6477               |   32|   0|   32|          0|
    |tmp_1_12_reg_5907                |   32|   0|   32|          0|
    |tmp_1_13_reg_5912                |   32|   0|   32|          0|
    |tmp_1_14_reg_5917                |   32|   0|   32|          0|
    |tmp_1_15_reg_5922                |   32|   0|   32|          0|
    |tmp_1_16_reg_5927                |   32|   0|   32|          0|
    |tmp_1_17_reg_5932                |   32|   0|   32|          0|
    |tmp_1_18_reg_5937                |   32|   0|   32|          0|
    |tmp_1_19_reg_5942                |   32|   0|   32|          0|
    |tmp_1_1_reg_5847                 |   32|   0|   32|          0|
    |tmp_1_20_reg_5947                |   32|   0|   32|          0|
    |tmp_1_21_reg_5952                |   32|   0|   32|          0|
    |tmp_1_22_reg_5957                |   32|   0|   32|          0|
    |tmp_1_23_reg_5962                |   32|   0|   32|          0|
    |tmp_1_24_reg_5967                |   32|   0|   32|          0|
    |tmp_1_25_reg_5972                |   32|   0|   32|          0|
    |tmp_1_26_reg_5977                |   32|   0|   32|          0|
    |tmp_1_27_reg_5982                |   32|   0|   32|          0|
    |tmp_1_28_reg_5987                |   32|   0|   32|          0|
    |tmp_1_29_reg_5992                |   32|   0|   32|          0|
    |tmp_1_2_reg_5852                 |   32|   0|   32|          0|
    |tmp_1_30_reg_5997                |   32|   0|   32|          0|
    |tmp_1_31_reg_6002                |   32|   0|   32|          0|
    |tmp_1_32_reg_6007                |   32|   0|   32|          0|
    |tmp_1_33_reg_6012                |   32|   0|   32|          0|
    |tmp_1_34_reg_6017                |   32|   0|   32|          0|
    |tmp_1_35_reg_6022                |   32|   0|   32|          0|
    |tmp_1_36_reg_6027                |   32|   0|   32|          0|
    |tmp_1_37_reg_6032                |   32|   0|   32|          0|
    |tmp_1_38_reg_6037                |   32|   0|   32|          0|
    |tmp_1_39_reg_6042                |   32|   0|   32|          0|
    |tmp_1_3_reg_5857                 |   32|   0|   32|          0|
    |tmp_1_40_reg_6047                |   32|   0|   32|          0|
    |tmp_1_41_reg_6052                |   32|   0|   32|          0|
    |tmp_1_42_reg_6057                |   32|   0|   32|          0|
    |tmp_1_43_reg_6062                |   32|   0|   32|          0|
    |tmp_1_44_reg_6067                |   32|   0|   32|          0|
    |tmp_1_45_reg_6072                |   32|   0|   32|          0|
    |tmp_1_46_reg_6077                |   32|   0|   32|          0|
    |tmp_1_47_reg_6082                |   32|   0|   32|          0|
    |tmp_1_48_reg_6087                |   32|   0|   32|          0|
    |tmp_1_49_reg_6092                |   32|   0|   32|          0|
    |tmp_1_4_reg_5862                 |   32|   0|   32|          0|
    |tmp_1_50_reg_6097                |   32|   0|   32|          0|
    |tmp_1_51_reg_6102                |   32|   0|   32|          0|
    |tmp_1_52_reg_6107                |   32|   0|   32|          0|
    |tmp_1_53_reg_6112                |   32|   0|   32|          0|
    |tmp_1_54_reg_6117                |   32|   0|   32|          0|
    |tmp_1_55_reg_6122                |   32|   0|   32|          0|
    |tmp_1_56_reg_6127                |   32|   0|   32|          0|
    |tmp_1_57_reg_6132                |   32|   0|   32|          0|
    |tmp_1_58_reg_6137                |   32|   0|   32|          0|
    |tmp_1_59_reg_6142                |   32|   0|   32|          0|
    |tmp_1_5_reg_5867                 |   32|   0|   32|          0|
    |tmp_1_60_reg_6147                |   32|   0|   32|          0|
    |tmp_1_61_reg_6152                |   32|   0|   32|          0|
    |tmp_1_62_reg_6157                |   32|   0|   32|          0|
    |tmp_1_63_reg_6162                |   32|   0|   32|          0|
    |tmp_1_64_reg_6167                |   32|   0|   32|          0|
    |tmp_1_65_reg_6172                |   32|   0|   32|          0|
    |tmp_1_66_reg_6177                |   32|   0|   32|          0|
    |tmp_1_67_reg_6182                |   32|   0|   32|          0|
    |tmp_1_68_reg_6187                |   32|   0|   32|          0|
    |tmp_1_69_reg_6192                |   32|   0|   32|          0|
    |tmp_1_6_reg_5872                 |   32|   0|   32|          0|
    |tmp_1_70_reg_6197                |   32|   0|   32|          0|
    |tmp_1_71_reg_6202                |   32|   0|   32|          0|
    |tmp_1_72_reg_6207                |   32|   0|   32|          0|
    |tmp_1_73_reg_6212                |   32|   0|   32|          0|
    |tmp_1_74_reg_6217                |   32|   0|   32|          0|
    |tmp_1_75_reg_6222                |   32|   0|   32|          0|
    |tmp_1_76_reg_6227                |   32|   0|   32|          0|
    |tmp_1_77_reg_6232                |   32|   0|   32|          0|
    |tmp_1_78_reg_6237                |   32|   0|   32|          0|
    |tmp_1_79_reg_6242                |   32|   0|   32|          0|
    |tmp_1_7_reg_5877                 |   32|   0|   32|          0|
    |tmp_1_80_reg_6247                |   32|   0|   32|          0|
    |tmp_1_81_reg_6252                |   32|   0|   32|          0|
    |tmp_1_82_reg_6257                |   32|   0|   32|          0|
    |tmp_1_83_reg_6262                |   32|   0|   32|          0|
    |tmp_1_84_reg_6267                |   32|   0|   32|          0|
    |tmp_1_85_reg_6272                |   32|   0|   32|          0|
    |tmp_1_86_reg_6277                |   32|   0|   32|          0|
    |tmp_1_87_reg_6282                |   32|   0|   32|          0|
    |tmp_1_88_reg_6287                |   32|   0|   32|          0|
    |tmp_1_89_reg_6292                |   32|   0|   32|          0|
    |tmp_1_8_reg_5882                 |   32|   0|   32|          0|
    |tmp_1_90_reg_6297                |   32|   0|   32|          0|
    |tmp_1_91_reg_6302                |   32|   0|   32|          0|
    |tmp_1_92_reg_6307                |   32|   0|   32|          0|
    |tmp_1_93_reg_6312                |   32|   0|   32|          0|
    |tmp_1_94_reg_6317                |   32|   0|   32|          0|
    |tmp_1_95_reg_6322                |   32|   0|   32|          0|
    |tmp_1_96_reg_6327                |   32|   0|   32|          0|
    |tmp_1_97_reg_6332                |   32|   0|   32|          0|
    |tmp_1_98_reg_6337                |   32|   0|   32|          0|
    |tmp_1_99_reg_6342                |   32|   0|   32|          0|
    |tmp_1_9_reg_5887                 |   32|   0|   32|          0|
    |tmp_1_reg_5842                   |   32|   0|   32|          0|
    |tmp_1_s_reg_5892                 |   32|   0|   32|          0|
    |tmp_5_reg_6589                   |  512|   0|  512|          0|
    |trunc_ln180_1_reg_6530           |    3|   0|    3|          0|
    |trunc_ln180_reg_4478             |    3|   0|    3|          0|
    |trunc_ln681_1_reg_4642           |   32|   0|   32|          0|
    |trunc_ln681_2_reg_4722           |   32|   0|   32|          0|
    |trunc_ln681_3_reg_4802           |   32|   0|   32|          0|
    |trunc_ln681_4_reg_4882           |   32|   0|   32|          0|
    |trunc_ln681_5_reg_4962           |   32|   0|   32|          0|
    |trunc_ln681_6_reg_5042           |   32|   0|   32|          0|
    |trunc_ln681_7_reg_5122           |   32|   0|   32|          0|
    |trunc_ln681_reg_4562             |   32|   0|   32|          0|
    |trunc_ln78_1_reg_4446            |    7|   0|    7|          0|
    |xor_ln103_reg_6500               |    1|   0|    1|          0|
    |empty_29_reg_6600                |   64|  32|    1|          0|
    |icmp_ln115_reg_6515              |   64|  32|    1|          0|
    |icmp_ln84_reg_4505               |   64|  32|    1|          0|
    |local_C_0_V_addr_reg_4514        |   64|  32|    7|          0|
    |local_C_1_V_addr_reg_4520        |   64|  32|    7|          0|
    |local_C_2_V_addr_reg_4526        |   64|  32|    7|          0|
    |local_C_3_V_addr_reg_4532        |   64|  32|    7|          0|
    |local_C_4_V_addr_reg_4538        |   64|  32|    7|          0|
    |local_C_5_V_addr_reg_4544        |   64|  32|    7|          0|
    |local_C_6_V_addr_reg_4550        |   64|  32|    7|          0|
    |local_C_7_V_addr_reg_4556        |   64|  32|    7|          0|
    |select_ln78_1_reg_4463           |   64|  32|    8|          0|
    |trunc_ln180_reg_4478             |   64|  32|    3|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |10490| 416| 9736|          8|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |  kernel_gemm | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  kernel_gemm | return value |
|interrupt              | out |    1| ap_ctrl_hs |  kernel_gemm | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|alpha                  |  in |   32|   ap_none  |     alpha    |    scalar    |
|beta                   |  in |   32|   ap_none  |     beta     |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

