# do run.do
# Questa Intel FPGA Edition-64 vmap 2024.1 Lib Mapping Utility 2024.04 Apr 19 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 17:44:08 on Feb 26,2025
# vlog -mfcu -lint top.sv rv32i_alu.sv transaction.sv agent.sv coverage.sv driver.sv environment.sv monitor.sv scoreboard.sv sequencer.sv test.sv 
# ** Note: (vlog-2286) top.sv(17): Using implicit +incdir+/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Warning: scoreboard.sv(54): (vlog-2875) Task "check_transaction" is being called in function "write".
# -- Compiling module top
# -- Compiling module rv32i_alu
# 
# Top level modules:
# 	top
# End time: 17:44:08 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
