# [100DaysOfRTL](https://www.linkedin.com/posts/raulbehl_100daysofrtl-100daysofrtl-verilog-activity-6941643220841828352-oBlD?utm_source=linkedin_share&utm_medium=member_desktop_web)

### Super excited to launch my hands-on and highly practical course on RTL Design. Check it out [here](https://quicksilicon.in)
Here's the link to the [launch post](https://www.linkedin.com/posts/raulbehl_100daysofrtl-verilog-servingthenextbug-activity-7011579445681491968-4uiQ?utm_source=share&utm_medium=member_desktop).


## Table of contents
| S No | Github |
| --- | ---- |
| 1 | [Day 1: RTL Mux](https://github.com/raulbehl/100DaysOfRTL/tree/main/day1)                                |
| 2 | [Day 2: RTL Dff with asynchronous reset](https://github.com/raulbehl/100DaysOfRTL/tree/main/day2)        |

