<stg><name>voicerec_preprocessSound</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="3">
<condition id="91">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="2">
<condition id="93">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="3" to="4">
<condition id="94">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="3" to="7">
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="5">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="3">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="7" to="8">
<condition id="103">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="7" to="10">
<condition id="102">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="7" to="11">
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="8" to="9">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="9" to="10">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="7">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="11" to="12">
<condition id="114">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="12" to="14">
<condition id="116">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="12" to="13">
<condition id="117">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="13" to="14">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="14" to="15">
<condition id="122">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="14" to="16">
<condition id="125">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="15" to="16">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="16" to="11">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %0 ], [ %i_4, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond = icmp eq i7 %i, -48

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_4 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.preheader6, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp = zext i7 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %begins_addr = getelementptr inbounds [80 x i32]* @begins, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="begins_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:2  store i32 -1, i32* %begins_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ends_addr = getelementptr inbounds [80 x i32]* @ends, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="ends_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 -1, i32* %ends_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:0  %firstSet = phi i32 [ %firstSet_1, %_ifconv ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="firstSet"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:1  %last = phi i32 [ %first_3, %_ifconv ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="last"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:2  %first = phi i32 [ %last_2, %_ifconv ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="first"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader6:3  %first_4 = phi i14 [ %i_5, %_ifconv ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="first_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="14">
<![CDATA[
.preheader6:4  %first_4_cast4 = zext i14 %first_4 to i32

]]></node>
<StgValue><ssdm name="first_4_cast4"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:5  %exitcond1 = icmp eq i14 %first_4, -384

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:6  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16000, i64 16000, i64 16000)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:7  %i_5 = add i14 %first_4, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:8  br i1 %exitcond1, label %.preheader5.preheader, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:0  %tmp_s = zext i14 %first_4 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %inSound_addr = getelementptr [16000 x float]* %inSound, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="inSound_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:2  %inSound_load = load float* %inSound_addr, align 4

]]></node>
<StgValue><ssdm name="inSound_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="64">
<![CDATA[
.preheader5.preheader:0  %index = alloca i32, align 4

]]></node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="64">
<![CDATA[
.preheader5.preheader:1  %deleteFlag = alloca i32, align 4

]]></node>
<StgValue><ssdm name="deleteFlag"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="64">
<![CDATA[
.preheader5.preheader:2  %count = alloca i32, align 4

]]></node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
.preheader5.preheader:3  %markBegin = alloca i32, align 4

]]></node>
<StgValue><ssdm name="markBegin"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:4  store i32 0, i32* %markBegin, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:5  store i32 0, i32* %count, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:6  store i32 0, i32* %deleteFlag, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:7  store i32 0, i32* %index, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:8  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:2  %inSound_load = load float* %inSound_addr, align 4

]]></node>
<StgValue><ssdm name="inSound_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_35 = fpext float %inSound_load to double

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4  %tmp_39_to_int = bitcast double %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_39_to_int"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %tmp_17 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_39_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:6  %tmp_55 = trunc i64 %tmp_39_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7  %notlhs = icmp ne i11 %tmp_17, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:8  %notrhs = icmp eq i52 %tmp_55, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %tmp_19 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:10  %tmp_20 = fcmp ogt double %tmp_35, 1.500000e-01

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %tmp_21 = and i1 %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_36 = icmp eq i32 %firstSet, 0

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %or_cond = and i1 %tmp_21, %tmp_36

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %first_2 = select i1 %tmp_21, i32 %first_4_cast4, i32 %last

]]></node>
<StgValue><ssdm name="first_2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %firstSet_1 = select i1 %or_cond, i32 1, i32 %firstSet

]]></node>
<StgValue><ssdm name="firstSet_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %first_3 = select i1 %or_cond, i32 %last, i32 %first_2

]]></node>
<StgValue><ssdm name="first_3"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %last_2 = select i1 %or_cond, i32 %first_4_cast4, i32 %first

]]></node>
<StgValue><ssdm name="last_2"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:18  br label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader5:0  %markBegin_2 = phi i14 [ 0, %.preheader5.preheader ], [ %i_6, %.preheader5.backedge ]

]]></node>
<StgValue><ssdm name="markBegin_2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32">
<![CDATA[
.preheader5:1  %markBegin_load = load i32* %markBegin, align 4

]]></node>
<StgValue><ssdm name="markBegin_load"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="14">
<![CDATA[
.preheader5:2  %markBegin_2_cast3 = zext i14 %markBegin_2 to i32

]]></node>
<StgValue><ssdm name="markBegin_2_cast3"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:3  %exitcond2 = icmp eq i14 %markBegin_2, -384

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16000, i64 16000, i64 16000)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:5  %i_6 = add i14 %markBegin_2, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:6  br i1 %exitcond2, label %.preheader.preheader, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_37 = icmp slt i32 %markBegin_2_cast3, %first

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = icmp sgt i32 %markBegin_2_cast3, %last

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond1 = or i1 %tmp_37, %tmp_38

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond1, label %.preheader5.backedge, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_43 = zext i14 %markBegin_2 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inSound_addr_1 = getelementptr [16000 x float]* %inSound, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="inSound_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="14">
<![CDATA[
:3  %inSound_load_1 = load float* %inSound_addr_1, align 4

]]></node>
<StgValue><ssdm name="inSound_load_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader:0  %index_5 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader:1  %j = alloca i32, align 4

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  store i32 0, i32* %j, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  store i32 0, i32* %index_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="14">
<![CDATA[
:3  %inSound_load_1 = load float* %inSound_addr_1, align 4

]]></node>
<StgValue><ssdm name="inSound_load_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
:4  %x_assign = fpext float %inSound_load_1 to double

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64">
<![CDATA[
:5  %p_Val2_s = bitcast double %x_assign to i64

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="63" op_0_bw="64">
<![CDATA[
:6  %tmp_62 = trunc i64 %p_Val2_s to i63

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="52" op_0_bw="64">
<![CDATA[
:7  %tmp_63 = trunc i64 %p_Val2_s to i52

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_24 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_41 = icmp eq i32 %markBegin_load, 0

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:8  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_62)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64">
<![CDATA[
:9  %ret_i_i_i_i_i = bitcast i64 %p_Result_s to double

]]></node>
<StgValue><ssdm name="ret_i_i_i_i_i"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11  %notlhs1 = icmp ne i11 %tmp_24, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:12  %notrhs1 = icmp eq i52 %tmp_63, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_25 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_26 = fcmp olt double %ret_i_i_i_i_i, 0x3FC3333340000000

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_27 = and i1 %tmp_25, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_41, label %5, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:0  %deleteFlag_load = load i32* %deleteFlag, align 4

]]></node>
<StgValue><ssdm name="deleteFlag_load"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_27, label %7, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_47 = icmp eq i32 %deleteFlag_load, 1

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 0, i32* %markBegin, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 0, i32* %count, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* %deleteFlag, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_47, label %9, label %.preheader5.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
:0  %index_load = load i32* %index, align 4

]]></node>
<StgValue><ssdm name="index_load"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_48 = sext i32 %index_load to i64

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %begins_addr_2 = getelementptr inbounds [80 x i32]* @begins, i64 0, i64 %tmp_48

]]></node>
<StgValue><ssdm name="begins_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:3  store i32 %markBegin_load, i32* %begins_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ends_addr_1 = getelementptr inbounds [80 x i32]* @ends, i64 0, i64 %tmp_48

]]></node>
<StgValue><ssdm name="ends_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %markBegin_2_cast3, i32* %ends_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %index_1 = add nsw i32 %index_load, 1

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %index_1, i32* %index, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader5.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
:0  %count_load = load i32* %count, align 4

]]></node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %count_1 = add nsw i32 %count_load, 1

]]></node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_44 = icmp eq i32 %count_1, 200

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_deleteFlag = select i1 %tmp_44, i32 1, i32 %deleteFlag_load

]]></node>
<StgValue><ssdm name="p_deleteFlag"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %count_1, i32* %count, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %p_deleteFlag, i32* %deleteFlag, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader5.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:0  %markBegin_1 = select i1 %tmp_27, i14 %markBegin_2, i14 0

]]></node>
<StgValue><ssdm name="markBegin_1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="14">
<![CDATA[
:1  %markBegin_1_cast = zext i14 %markBegin_1 to i32

]]></node>
<StgValue><ssdm name="markBegin_1_cast"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %markBegin_1_cast, i32* %markBegin, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader5.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.backedge:0  br label %.preheader5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader:0  %i_3 = phi i14 [ 0, %.preheader.preheader ], [ %i_7, %.preheader.backedge ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="14">
<![CDATA[
.preheader:1  %i_3_cast2 = zext i14 %i_3 to i32

]]></node>
<StgValue><ssdm name="i_3_cast2"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:2  %exitcond3 = icmp eq i14 %i_3, -384

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16000, i64 16000, i64 16000)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:4  %i_7 = add i14 %i_3, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond3, label %18, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32">
<![CDATA[
:0  %index_5_load_1 = load i32* %index_5, align 4

]]></node>
<StgValue><ssdm name="index_5_load_1"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_39 = sext i32 %index_5_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %begins_addr_1 = getelementptr inbounds [80 x i32]* @begins, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="begins_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="7">
<![CDATA[
:3  %begins_load = load i32* %begins_addr_1, align 4

]]></node>
<StgValue><ssdm name="begins_load"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="7">
<![CDATA[
:3  %begins_load = load i32* %begins_addr_1, align 4

]]></node>
<StgValue><ssdm name="begins_load"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_40 = icmp eq i32 %begins_load, -1

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_40, label %._crit_edge9, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = icmp sgt i32 %i_3_cast2, %begins_load

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_42, label %12, label %._crit_edge10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %ends_addr_2 = getelementptr inbounds [80 x i32]* @ends, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="ends_addr_2"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="7">
<![CDATA[
:1  %ends_load = load i32* %ends_addr_2, align 4

]]></node>
<StgValue><ssdm name="ends_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="147" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="7">
<![CDATA[
:1  %ends_load = load i32* %ends_addr_2, align 4

]]></node>
<StgValue><ssdm name="ends_load"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_45 = icmp slt i32 %i_3_cast2, %ends_load

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_45, label %13, label %._crit_edge10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge10:1  %ends_addr_3 = getelementptr inbounds [80 x i32]* @ends, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="ends_addr_3"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge10:2  %ends_load_1 = load i32* %ends_addr_3, align 4

]]></node>
<StgValue><ssdm name="ends_load_1"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="14">
<![CDATA[
:0  %tmp_49 = zext i14 %i_3 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inSound_addr_2 = getelementptr [16000 x float]* %inSound, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="inSound_addr_2"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:2  store float 0.000000e+00, float* %inSound_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10:0  %index_5_load = load i32* %index_5, align 4

]]></node>
<StgValue><ssdm name="index_5_load"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge10:2  %ends_load_1 = load i32* %ends_addr_3, align 4

]]></node>
<StgValue><ssdm name="ends_load_1"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:3  %tmp_46 = icmp eq i32 %i_3_cast2, %ends_load_1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:4  %index_2 = add nsw i32 %index_5_load, 1

]]></node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10:5  %p_index_5 = select i1 %tmp_46, i32 %index_2, i32 %index_5_load

]]></node>
<StgValue><ssdm name="p_index_5"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:6  store i32 %p_index_5, i32* %index_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:7  br label %._crit_edge9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge9:0  %j_load = load i32* %j, align 4

]]></node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:1  %tmp_50 = icmp eq i32 %j_load, 8000

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:2  %tmp_51 = icmp slt i32 %i_3_cast2, %first

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:3  %tmp_52 = icmp sgt i32 %i_3_cast2, %last

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9:4  %tmp1 = or i1 %tmp_51, %tmp_52

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9:5  %or_cond3 = or i1 %tmp1, %tmp_50

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:6  br i1 %or_cond3, label %16, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="14">
<![CDATA[
:0  %tmp_54 = zext i14 %i_3 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inSound_addr_3 = getelementptr [16000 x float]* %inSound, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="inSound_addr_3"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="14">
<![CDATA[
:2  %inSound_load_2 = load float* %inSound_addr_3, align 4

]]></node>
<StgValue><ssdm name="inSound_load_2"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_53 = icmp sgt i32 %j_load, 7999

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond4 = or i1 %tmp_53, %tmp_51

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond4, label %.preheader.backedge, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_60 = sext i32 %j_load to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %outSound_addr = getelementptr [8000 x float]* %outSound, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="outSound_addr"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:2  store float 0.000000e+00, float* %outSound_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_7 = add nsw i32 %j_load, 1

]]></node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %j_7, i32* %j, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
<literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="182" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="14">
<![CDATA[
:2  %inSound_load_2 = load float* %inSound_addr_3, align 4

]]></node>
<StgValue><ssdm name="inSound_load_2"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="64" op_0_bw="32">
<![CDATA[
:3  %x_assign_2 = fpext float %inSound_load_2 to double

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="64">
<![CDATA[
:4  %p_Val2_1 = bitcast double %x_assign_2 to i64

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="63" op_0_bw="64">
<![CDATA[
:5  %tmp_64 = trunc i64 %p_Val2_1 to i63

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="52" op_0_bw="64">
<![CDATA[
:6  %tmp_65 = trunc i64 %p_Val2_1 to i52

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_56 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
:7  %p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_64)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="64">
<![CDATA[
:8  %ret_i_i_i_i_i2 = bitcast i64 %p_Result_1 to double

]]></node>
<StgValue><ssdm name="ret_i_i_i_i_i2"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:10  %notlhs2 = icmp ne i11 %tmp_56, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:11  %notrhs3 = icmp eq i52 %tmp_65, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_57 = or i1 %notrhs3, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_58 = fcmp ogt double %ret_i_i_i_i_i2, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_59 = and i1 %tmp_57, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_59, label %15, label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32">
<![CDATA[
:0  %j_load_1 = load i32* %j, align 4

]]></node>
<StgValue><ssdm name="j_load_1"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_61 = sext i32 %j_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %outSound_addr_1 = getelementptr [8000 x float]* %outSound, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="outSound_addr_1"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:3  store float %inSound_load_2, float* %outSound_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %j_8 = add nsw i32 %j_load_1, 1

]]></node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %j_8, i32* %j, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
