#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5aeedaee6f40 .scope module, "mips_tb" "mips_tb" 2 3;
 .timescale -9 -12;
v0x5aeedaf51410_0 .var "clk", 0 0;
v0x5aeedaf514b0_0 .var "reset", 0 0;
S_0x5aeedaef35a0 .scope module, "uut" "MIPS_Datapath" 2 8, 3 16 0, S_0x5aeedaee6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5aeedaf4f770_0 .net "ALUOp", 1 0, v0x5aeedaf49a40_0;  1 drivers
v0x5aeedaf4f880_0 .net "ALUSrc", 0 0, v0x5aeedaf49b20_0;  1 drivers
v0x5aeedaf4f990_0 .net "ALU_Ctrl", 3 0, v0x5aeedaf489a0_0;  1 drivers
v0x5aeedaf4fa80_0 .net "ALU_result", 31 0, v0x5aeedaf48380_0;  1 drivers
v0x5aeedaf4fb20_0 .net "ALU_srcB", 31 0, L_0x5aeedaf62d70;  1 drivers
v0x5aeedaf4fc80_0 .net "Branch", 0 0, v0x5aeedaf49bf0_0;  1 drivers
v0x5aeedaf4fd70_0 .net "MemRead", 0 0, v0x5aeedaf49cc0_0;  1 drivers
v0x5aeedaf4fe60_0 .net "MemWrite", 0 0, v0x5aeedaf49d60_0;  1 drivers
v0x5aeedaf4ff50_0 .net "MemtoReg", 0 0, v0x5aeedaf49e50_0;  1 drivers
v0x5aeedaf50080_0 .net "RegDst", 0 0, v0x5aeedaf49f10_0;  1 drivers
v0x5aeedaf50170_0 .net "RegWrite", 0 0, v0x5aeedaf49fd0_0;  1 drivers
v0x5aeedaf50260_0 .net "branch_address", 31 0, L_0x5aeedaf635c0;  1 drivers
v0x5aeedaf50370_0 .net "clk", 0 0, v0x5aeedaf51410_0;  1 drivers
v0x5aeedaf50410_0 .net "funct", 5 0, L_0x5aeedaf51970;  1 drivers
v0x5aeedaf504d0_0 .net "immediate", 15 0, L_0x5aeedaf51a60;  1 drivers
v0x5aeedaf50570_0 .net "instruction", 31 0, L_0x5aeedaf51c30;  1 drivers
v0x5aeedaf50610_0 .net "mem_to_reg_mux_out", 31 0, L_0x5aeedaf631c0;  1 drivers
v0x5aeedaf50700_0 .net "opcode", 5 0, L_0x5aeedaf51570;  1 drivers
v0x5aeedaf507c0_0 .net "pc_current", 31 0, v0x5aeedaf4d150_0;  1 drivers
v0x5aeedaf50860_0 .net "pc_next", 31 0, L_0x5aeedaf637f0;  1 drivers
v0x5aeedaf50970_0 .net "pc_plus_4", 31 0, L_0x5aeedaf51b90;  1 drivers
v0x5aeedaf50a30_0 .net "rd", 4 0, L_0x5aeedaf518d0;  1 drivers
v0x5aeedaf50af0_0 .net "read_data1", 31 0, L_0x5aeedaf622d0;  1 drivers
v0x5aeedaf50be0_0 .net "read_data2", 31 0, L_0x5aeedaf62570;  1 drivers
v0x5aeedaf50ca0_0 .net "reset", 0 0, v0x5aeedaf514b0_0;  1 drivers
v0x5aeedaf50d40_0 .net "rs", 4 0, L_0x5aeedaf516b0;  1 drivers
v0x5aeedaf50de0_0 .net "rt", 4 0, L_0x5aeedaf517a0;  1 drivers
v0x5aeedaf50ed0_0 .net "shifted_immediate", 31 0, L_0x5aeedaf634d0;  1 drivers
v0x5aeedaf50fe0_0 .net "sign_extended", 31 0, L_0x5aeedaf62c40;  1 drivers
v0x5aeedaf510a0_0 .net "write_data", 31 0, L_0x5aeedaf63300;  1 drivers
v0x5aeedaf511b0_0 .net "write_reg", 4 0, L_0x5aeedaf620a0;  1 drivers
v0x5aeedaf512c0_0 .net "zero", 0 0, L_0x5aeedaf62e10;  1 drivers
L_0x5aeedaf51570 .part L_0x5aeedaf51c30, 26, 6;
L_0x5aeedaf516b0 .part L_0x5aeedaf51c30, 21, 5;
L_0x5aeedaf517a0 .part L_0x5aeedaf51c30, 16, 5;
L_0x5aeedaf518d0 .part L_0x5aeedaf51c30, 11, 5;
L_0x5aeedaf51970 .part L_0x5aeedaf51c30, 0, 6;
L_0x5aeedaf51a60 .part L_0x5aeedaf51c30, 0, 16;
S_0x5aeedaef3160 .scope module, "alu" "ALU" 3 89, 4 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "aluControl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7ea792c9d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aeedaf27850_0 .net/2u *"_ivl_0", 31 0, L_0x7ea792c9d138;  1 drivers
v0x5aeedaf48100_0 .net "aluControl", 3 0, v0x5aeedaf489a0_0;  alias, 1 drivers
v0x5aeedaf481e0_0 .net "input1", 31 0, L_0x5aeedaf622d0;  alias, 1 drivers
v0x5aeedaf482a0_0 .net "input2", 31 0, L_0x5aeedaf62d70;  alias, 1 drivers
v0x5aeedaf48380_0 .var "result", 31 0;
v0x5aeedaf484b0_0 .net "zero", 0 0, L_0x5aeedaf62e10;  alias, 1 drivers
E_0x5aeedaf014e0 .event anyedge, v0x5aeedaf48100_0, v0x5aeedaf481e0_0, v0x5aeedaf482a0_0;
L_0x5aeedaf62e10 .cmp/eq 32, v0x5aeedaf48380_0, L_0x7ea792c9d138;
S_0x5aeedaf48610 .scope module, "alu_control" "ALUControl" 3 87, 5 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl";
v0x5aeedaf488a0_0 .net "ALUOp", 1 0, v0x5aeedaf49a40_0;  alias, 1 drivers
v0x5aeedaf489a0_0 .var "ALU_Ctrl", 3 0;
v0x5aeedaf48a60_0 .net "funct", 5 0, L_0x5aeedaf51970;  alias, 1 drivers
E_0x5aeedaf016a0 .event anyedge, v0x5aeedaf488a0_0, v0x5aeedaf48a60_0;
S_0x5aeedaf48b80 .scope module, "alu_src_mux" "MUX2to1" 3 85, 6 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5aeedaf48d60_0 .net "in0", 31 0, L_0x5aeedaf62570;  alias, 1 drivers
v0x5aeedaf48e20_0 .net "in1", 31 0, L_0x5aeedaf62c40;  alias, 1 drivers
v0x5aeedaf48f00_0 .net "out", 31 0, L_0x5aeedaf62d70;  alias, 1 drivers
v0x5aeedaf49000_0 .net "sel", 0 0, v0x5aeedaf49b20_0;  alias, 1 drivers
L_0x5aeedaf62d70 .functor MUXZ 32, L_0x5aeedaf62570, L_0x5aeedaf62c40, v0x5aeedaf49b20_0, C4<>;
S_0x5aeedaf49150 .scope module, "branch_adder" "Adder" 3 104, 7 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5aeedaf493a0_0 .net "a", 31 0, L_0x5aeedaf51b90;  alias, 1 drivers
v0x5aeedaf494a0_0 .net "b", 31 0, L_0x5aeedaf634d0;  alias, 1 drivers
v0x5aeedaf49580_0 .net "result", 31 0, L_0x5aeedaf635c0;  alias, 1 drivers
L_0x5aeedaf635c0 .arith/sum 32, L_0x5aeedaf51b90, L_0x5aeedaf634d0;
S_0x5aeedaf496c0 .scope module, "control" "ControlUnit" 3 58, 8 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
v0x5aeedaf49a40_0 .var "ALUOp", 1 0;
v0x5aeedaf49b20_0 .var "ALUSrc", 0 0;
v0x5aeedaf49bf0_0 .var "Branch", 0 0;
v0x5aeedaf49cc0_0 .var "MemRead", 0 0;
v0x5aeedaf49d60_0 .var "MemWrite", 0 0;
v0x5aeedaf49e50_0 .var "MemtoReg", 0 0;
v0x5aeedaf49f10_0 .var "RegDst", 0 0;
v0x5aeedaf49fd0_0 .var "RegWrite", 0 0;
v0x5aeedaf4a090_0 .net "opcode", 5 0, L_0x5aeedaf51570;  alias, 1 drivers
E_0x5aeedaee1490 .event anyedge, v0x5aeedaf4a090_0;
S_0x5aeedaf4a290 .scope module, "data_mem" "DataMemory" 3 91, 9 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v0x5aeedaf4a500_0 .net *"_ivl_0", 31 0, L_0x5aeedaf62f40;  1 drivers
v0x5aeedaf4a600_0 .net *"_ivl_3", 7 0, L_0x5aeedaf62fe0;  1 drivers
v0x5aeedaf4a6e0_0 .net *"_ivl_4", 9 0, L_0x5aeedaf63080;  1 drivers
L_0x7ea792c9d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aeedaf4a7a0_0 .net *"_ivl_7", 1 0, L_0x7ea792c9d180;  1 drivers
L_0x7ea792c9d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aeedaf4a880_0 .net/2u *"_ivl_8", 31 0, L_0x7ea792c9d1c8;  1 drivers
v0x5aeedaf4a9b0_0 .net "address", 31 0, v0x5aeedaf48380_0;  alias, 1 drivers
v0x5aeedaf4aa70_0 .net "clk", 0 0, v0x5aeedaf51410_0;  alias, 1 drivers
v0x5aeedaf4ab10_0 .net "memRead", 0 0, v0x5aeedaf49cc0_0;  alias, 1 drivers
v0x5aeedaf4abe0_0 .net "memWrite", 0 0, v0x5aeedaf49d60_0;  alias, 1 drivers
v0x5aeedaf4ad40 .array "memory", 255 0, 31 0;
v0x5aeedaf4ade0_0 .net "readData", 31 0, L_0x5aeedaf631c0;  alias, 1 drivers
v0x5aeedaf4aea0_0 .net "writeData", 31 0, L_0x5aeedaf62570;  alias, 1 drivers
E_0x5aeedaf307d0 .event posedge, v0x5aeedaf4aa70_0;
L_0x5aeedaf62f40 .array/port v0x5aeedaf4ad40, L_0x5aeedaf63080;
L_0x5aeedaf62fe0 .part v0x5aeedaf48380_0, 0, 8;
L_0x5aeedaf63080 .concat [ 8 2 0 0], L_0x5aeedaf62fe0, L_0x7ea792c9d180;
L_0x5aeedaf631c0 .functor MUXZ 32, L_0x7ea792c9d1c8, L_0x5aeedaf62f40, v0x5aeedaf49cc0_0, C4<>;
S_0x5aeedaf4b070 .scope module, "instr_mem" "InstructionMemory" 3 56, 10 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x5aeedaf51c30 .functor BUFZ 32, L_0x5aeedaf61dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aeedaf4b220_0 .net *"_ivl_0", 31 0, L_0x5aeedaf61dd0;  1 drivers
v0x5aeedaf4b320_0 .net *"_ivl_3", 7 0, L_0x5aeedaf61e70;  1 drivers
v0x5aeedaf4b400_0 .net *"_ivl_4", 9 0, L_0x5aeedaf61f10;  1 drivers
L_0x7ea792c9d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aeedaf4b4f0_0 .net *"_ivl_7", 1 0, L_0x7ea792c9d060;  1 drivers
v0x5aeedaf4b5d0_0 .net "address", 31 0, v0x5aeedaf4d150_0;  alias, 1 drivers
v0x5aeedaf4b700_0 .net "instruction", 31 0, L_0x5aeedaf51c30;  alias, 1 drivers
v0x5aeedaf4b7e0 .array "memory", 255 0, 31 0;
L_0x5aeedaf61dd0 .array/port v0x5aeedaf4b7e0, L_0x5aeedaf61f10;
L_0x5aeedaf61e70 .part v0x5aeedaf4d150_0, 0, 8;
L_0x5aeedaf61f10 .concat [ 8 2 0 0], L_0x5aeedaf61e70, L_0x7ea792c9d060;
S_0x5aeedaf4b900 .scope module, "mem_to_reg_mux" "MUX2to1" 3 100, 6 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5aeedaf4bb50_0 .net "in0", 31 0, v0x5aeedaf48380_0;  alias, 1 drivers
v0x5aeedaf4bc60_0 .net "in1", 31 0, L_0x5aeedaf631c0;  alias, 1 drivers
v0x5aeedaf4bd20_0 .net "out", 31 0, L_0x5aeedaf63300;  alias, 1 drivers
v0x5aeedaf4bdf0_0 .net "sel", 0 0, v0x5aeedaf49e50_0;  alias, 1 drivers
L_0x5aeedaf63300 .functor MUXZ 32, v0x5aeedaf48380_0, L_0x5aeedaf631c0, v0x5aeedaf49e50_0, C4<>;
S_0x5aeedaf4bf50 .scope module, "pc_adder" "Adder" 3 54, 7 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5aeedaf4c1e0_0 .net "a", 31 0, v0x5aeedaf4d150_0;  alias, 1 drivers
L_0x7ea792c9d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5aeedaf4c2c0_0 .net "b", 31 0, L_0x7ea792c9d018;  1 drivers
v0x5aeedaf4c380_0 .net "result", 31 0, L_0x5aeedaf51b90;  alias, 1 drivers
L_0x5aeedaf51b90 .arith/sum 32, v0x5aeedaf4d150_0, L_0x7ea792c9d018;
S_0x5aeedaf4c4e0 .scope module, "pc_mux" "PC_MUX" 3 106, 11 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_plus_4";
    .port_info 1 /INPUT 32 "branch_address";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "next_pc";
L_0x5aeedaf63660 .functor AND 1, v0x5aeedaf49bf0_0, L_0x5aeedaf62e10, C4<1>, C4<1>;
v0x5aeedaf4c6f0_0 .net *"_ivl_0", 0 0, L_0x5aeedaf63660;  1 drivers
v0x5aeedaf4c7d0_0 .net "branch", 0 0, v0x5aeedaf49bf0_0;  alias, 1 drivers
v0x5aeedaf4c8c0_0 .net "branch_address", 31 0, L_0x5aeedaf635c0;  alias, 1 drivers
v0x5aeedaf4c9c0_0 .net "next_pc", 31 0, L_0x5aeedaf637f0;  alias, 1 drivers
v0x5aeedaf4ca60_0 .net "pc_plus_4", 31 0, L_0x5aeedaf51b90;  alias, 1 drivers
v0x5aeedaf4cba0_0 .net "zero", 0 0, L_0x5aeedaf62e10;  alias, 1 drivers
L_0x5aeedaf637f0 .functor MUXZ 32, L_0x5aeedaf51b90, L_0x5aeedaf635c0, L_0x5aeedaf63660, C4<>;
S_0x5aeedaf4ccc0 .scope module, "pc_reg" "PC" 3 52, 12 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x5aeedaf4cf90_0 .net "clk", 0 0, v0x5aeedaf51410_0;  alias, 1 drivers
v0x5aeedaf4d080_0 .net "pc_in", 31 0, L_0x5aeedaf637f0;  alias, 1 drivers
v0x5aeedaf4d150_0 .var "pc_out", 31 0;
v0x5aeedaf4d270_0 .net "reset", 0 0, v0x5aeedaf514b0_0;  alias, 1 drivers
E_0x5aeedaf4cf10 .event posedge, v0x5aeedaf4d270_0, v0x5aeedaf4aa70_0;
S_0x5aeedaf4d390 .scope module, "reg_dst_mux" "MUX2to1_5bit" 3 70, 13 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0x5aeedaf4d5e0_0 .net "in0", 4 0, L_0x5aeedaf517a0;  alias, 1 drivers
v0x5aeedaf4d6e0_0 .net "in1", 4 0, L_0x5aeedaf518d0;  alias, 1 drivers
v0x5aeedaf4d7c0_0 .net "out", 4 0, L_0x5aeedaf620a0;  alias, 1 drivers
v0x5aeedaf4d8b0_0 .net "sel", 0 0, v0x5aeedaf49f10_0;  alias, 1 drivers
L_0x5aeedaf620a0 .functor MUXZ 5, L_0x5aeedaf517a0, L_0x5aeedaf518d0, v0x5aeedaf49f10_0, C4<>;
S_0x5aeedaf4da10 .scope module, "reg_file" "RegisterFile" 3 72, 14 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
L_0x5aeedaf622d0 .functor BUFZ 32, L_0x5aeedaf62140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5aeedaf62570 .functor BUFZ 32, L_0x5aeedaf62390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5aeedaf4dd10_0 .net *"_ivl_0", 31 0, L_0x5aeedaf62140;  1 drivers
v0x5aeedaf4de10_0 .net *"_ivl_10", 6 0, L_0x5aeedaf62430;  1 drivers
L_0x7ea792c9d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aeedaf4def0_0 .net *"_ivl_13", 1 0, L_0x7ea792c9d0f0;  1 drivers
v0x5aeedaf4dfb0_0 .net *"_ivl_2", 6 0, L_0x5aeedaf621e0;  1 drivers
L_0x7ea792c9d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aeedaf4e090_0 .net *"_ivl_5", 1 0, L_0x7ea792c9d0a8;  1 drivers
v0x5aeedaf4e1c0_0 .net *"_ivl_8", 31 0, L_0x5aeedaf62390;  1 drivers
v0x5aeedaf4e2a0_0 .net "clk", 0 0, v0x5aeedaf51410_0;  alias, 1 drivers
v0x5aeedaf4e390_0 .net "readData1", 31 0, L_0x5aeedaf622d0;  alias, 1 drivers
v0x5aeedaf4e450_0 .net "readData2", 31 0, L_0x5aeedaf62570;  alias, 1 drivers
v0x5aeedaf4e580_0 .net "readReg1", 4 0, L_0x5aeedaf516b0;  alias, 1 drivers
v0x5aeedaf4e660_0 .net "readReg2", 4 0, L_0x5aeedaf517a0;  alias, 1 drivers
v0x5aeedaf4e720_0 .net "regWrite", 0 0, v0x5aeedaf49fd0_0;  alias, 1 drivers
v0x5aeedaf4e7c0 .array "registers", 31 0, 31 0;
v0x5aeedaf4e860_0 .net "writeData", 31 0, L_0x5aeedaf63300;  alias, 1 drivers
v0x5aeedaf4e930_0 .net "writeReg", 4 0, L_0x5aeedaf620a0;  alias, 1 drivers
L_0x5aeedaf62140 .array/port v0x5aeedaf4e7c0, L_0x5aeedaf621e0;
L_0x5aeedaf621e0 .concat [ 5 2 0 0], L_0x5aeedaf516b0, L_0x7ea792c9d0a8;
L_0x5aeedaf62390 .array/port v0x5aeedaf4e7c0, L_0x5aeedaf62430;
L_0x5aeedaf62430 .concat [ 5 2 0 0], L_0x5aeedaf517a0, L_0x7ea792c9d0f0;
S_0x5aeedaf4eb30 .scope module, "shift_left_2" "ShiftLeft2" 3 102, 15 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5aeedaf4ed20_0 .net *"_ivl_2", 29 0, L_0x5aeedaf63430;  1 drivers
L_0x7ea792c9d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aeedaf4ee20_0 .net *"_ivl_4", 1 0, L_0x7ea792c9d210;  1 drivers
v0x5aeedaf4ef00_0 .net "in", 31 0, L_0x5aeedaf62c40;  alias, 1 drivers
v0x5aeedaf4f000_0 .net "out", 31 0, L_0x5aeedaf634d0;  alias, 1 drivers
L_0x5aeedaf63430 .part L_0x5aeedaf62c40, 0, 30;
L_0x5aeedaf634d0 .concat [ 2 30 0 0], L_0x7ea792c9d210, L_0x5aeedaf63430;
S_0x5aeedaf4f110 .scope module, "sign_ext" "SignExtend" 3 83, 16 2 0, S_0x5aeedaef35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5aeedaf4f330_0 .net *"_ivl_1", 0 0, L_0x5aeedaf62670;  1 drivers
v0x5aeedaf4f430_0 .net *"_ivl_2", 15 0, L_0x5aeedaf62710;  1 drivers
v0x5aeedaf4f510_0 .net "in", 15 0, L_0x5aeedaf51a60;  alias, 1 drivers
v0x5aeedaf4f600_0 .net "out", 31 0, L_0x5aeedaf62c40;  alias, 1 drivers
L_0x5aeedaf62670 .part L_0x5aeedaf51a60, 15, 1;
LS_0x5aeedaf62710_0_0 .concat [ 1 1 1 1], L_0x5aeedaf62670, L_0x5aeedaf62670, L_0x5aeedaf62670, L_0x5aeedaf62670;
LS_0x5aeedaf62710_0_4 .concat [ 1 1 1 1], L_0x5aeedaf62670, L_0x5aeedaf62670, L_0x5aeedaf62670, L_0x5aeedaf62670;
LS_0x5aeedaf62710_0_8 .concat [ 1 1 1 1], L_0x5aeedaf62670, L_0x5aeedaf62670, L_0x5aeedaf62670, L_0x5aeedaf62670;
LS_0x5aeedaf62710_0_12 .concat [ 1 1 1 1], L_0x5aeedaf62670, L_0x5aeedaf62670, L_0x5aeedaf62670, L_0x5aeedaf62670;
L_0x5aeedaf62710 .concat [ 4 4 4 4], LS_0x5aeedaf62710_0_0, LS_0x5aeedaf62710_0_4, LS_0x5aeedaf62710_0_8, LS_0x5aeedaf62710_0_12;
L_0x5aeedaf62c40 .concat [ 16 16 0 0], L_0x5aeedaf51a60, L_0x5aeedaf62710;
    .scope S_0x5aeedaf4ccc0;
T_0 ;
    %wait E_0x5aeedaf4cf10;
    %load/vec4 v0x5aeedaf4d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aeedaf4d150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5aeedaf4d080_0;
    %assign/vec4 v0x5aeedaf4d150_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5aeedaf496c0;
T_1 ;
    %wait E_0x5aeedaee1490;
    %load/vec4 v0x5aeedaf4a090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49bf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aeedaf49a40_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49bf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5aeedaf49a40_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49bf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aeedaf49a40_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49bf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5aeedaf49a40_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf49d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf49bf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5aeedaf49a40_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5aeedaf4da10;
T_2 ;
    %wait E_0x5aeedaf307d0;
    %load/vec4 v0x5aeedaf4e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5aeedaf4e860_0;
    %load/vec4 v0x5aeedaf4e930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aeedaf4e7c0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5aeedaf48610;
T_3 ;
    %wait E_0x5aeedaf016a0;
    %load/vec4 v0x5aeedaf488a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5aeedaf48a60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5aeedaf489a0_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5aeedaef3160;
T_4 ;
    %wait E_0x5aeedaf014e0;
    %load/vec4 v0x5aeedaf48100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aeedaf48380_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x5aeedaf481e0_0;
    %load/vec4 v0x5aeedaf482a0_0;
    %and;
    %store/vec4 v0x5aeedaf48380_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x5aeedaf481e0_0;
    %load/vec4 v0x5aeedaf482a0_0;
    %or;
    %store/vec4 v0x5aeedaf48380_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5aeedaf481e0_0;
    %load/vec4 v0x5aeedaf482a0_0;
    %add;
    %store/vec4 v0x5aeedaf48380_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5aeedaf481e0_0;
    %load/vec4 v0x5aeedaf482a0_0;
    %sub;
    %store/vec4 v0x5aeedaf48380_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5aeedaf481e0_0;
    %load/vec4 v0x5aeedaf482a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v0x5aeedaf48380_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5aeedaf4a290;
T_5 ;
    %wait E_0x5aeedaf307d0;
    %load/vec4 v0x5aeedaf4abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5aeedaf4aea0_0;
    %load/vec4 v0x5aeedaf4a9b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aeedaf4ad40, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5aeedaee6f40;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x5aeedaf51410_0;
    %inv;
    %store/vec4 v0x5aeedaf51410_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5aeedaee6f40;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf51410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5aeedaf514b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aeedaf514b0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5aeedaee6f40;
T_8 ;
    %vpi_call 2 27 "$dumpfile", "mips_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5aeedaee6f40 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "MIPS_Datapath.v";
    "ALU.v";
    "ALUControl.v";
    "Mux2to1.v";
    "Adder.v";
    "ControlUnit.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "PC_MUX.v";
    "PC.v";
    "Mux2to1_5bit.v";
    "RegisterFile.v";
    "ShiftLeft2.v";
    "SignExtend.v";
