# //  Questa Sim
# //  Version 10.7c linux Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project lab2
vsim -voptargs=+acc -classdebug work.router_test_top
# vsim -voptargs="+acc" -classdebug work.router_test_top 
# Start time: 20:58:22 on Nov 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.router_test_top(fast)
# Loading work.router_io(fast)
# Loading work.test(fast)
# Loading work.router(fast)
# Loading work.rtslice(fast)
add wave -position insertpoint  \
sim:/router_test_top/top_io/clock \
sim:/router_test_top/top_io/reset_n
add wave -position insertpoint  \
{sim:/router_test_top/top_io/din[3]}
add wave -position insertpoint  \
{sim:/router_test_top/top_io/frame_n[3]}
add wave -position insertpoint  \
{sim:/router_test_top/top_io/valid_n[3]}
# Can't move the Now cursor.
run -all
# Lab 1: build a testbench!
# ** Note: implicit $finish from program    : /home/icstudy/Project/lab2/test.sv(60)
#    Time: 1450 ns  Iteration: 2  Instance: /router_test_top/t
# 1
# Simulation stop requested.
# Compile of router.v was successful.
# Compile of router_io.sv was successful.
# Compile of router_test_top.sv was successful.
# Compile of test.sv was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.router_test_top(fast)
# Loading work.router_io(fast)
# Loading work.test(fast)
# Loading work.router(fast)
# Loading work.rtslice(fast)
run
# Lab 1: build a testbench!
run all
# Invalid time value: all
run -all
# ** Note: implicit $finish from program    : /home/icstudy/Project/lab2/test.sv(60)
#    Time: 1450 ns  Iteration: 2  Instance: /router_test_top/t
# 1
# Simulation stop requested.
# Compile of router.v was successful.
# Compile of router_io.sv was successful.
# Compile of router_test_top.sv was successful.
# Compile of test.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc -classdebug work.router_test_top
# End time: 10:30:00 on Nov 08,2023, Elapsed time: 13:31:38
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc" -classdebug work.router_test_top 
# Start time: 10:30:00 on Nov 08,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.router_test_top(fast)
# Loading work.router_io(fast)
# Loading work.test(fast)
# Loading work.router(fast)
# Loading work.rtslice(fast)
add wave -position insertpoint  \
sim:/router_test_top/top_io/clock \
sim:/router_test_top/top_io/reset_n \
{sim:/router_test_top/top_io/din[3]} \{sim:/router_test_top/top_io/frame_n[3]}
# (vish-4014) No objects found matching '{sim:/router_test_top/top_io/frame_n[3]'.
add wave -position insertpoint  \
sim:/router_test_top/top_io/clock \
sim:/router_test_top/top_io/reset_n \
sim:/router_test_top/top_io/din[3] \ 
sim:/router_test_top/top_io/valid_n[3] \
sim:/router_test_top/top_io/frame_n[3]
add wave -position insertpoint  \
{sim:/router_test_top/top_io/valid_n[3]}
run -all
# Lab 1: build a testbench!
# ** Note: implicit $finish from program    : /home/icstudy/Project/lab2/test.sv(60)
#    Time: 4050 ns  Iteration: 2  Instance: /router_test_top/t
# 1
# Simulation stop requested.
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.router_test_top(fast)
# Loading work.router_io(fast)
# Loading work.test(fast)
# Loading work.router(fast)
# Loading work.rtslice(fast)
run 1ns
# Lab 1: build a testbench!
run 1ns
step
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.router_test_top(fast)
# Loading work.router_io(fast)
# Loading work.test(fast)
# Loading work.router(fast)
# Loading work.rtslice(fast)
step
step
step -over
step -over -current
step -over -current
# Lab 1: build a testbench!
# Break in NamedBeginStat drv_rst_proc at /home/icstudy/Project/lab2/test.sv line 26
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step -over
step -over
step -over
step -over
step -over
step -over -current
step -over -current
step -current
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step
step
step
step
step
step
step
run -all
# Break in Task send_addrs at /home/icstudy/Project/lab2/test.sv line 79
step
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 1 ns.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.router_test_top(fast)
# Loading work.router_io(fast)
# Loading work.test(fast)
# Loading work.router(fast)
# Loading work.rtslice(fast)
run -all
# Lab 1: build a testbench!
# Break in NamedBeginStat drv_rst_proc at /home/icstudy/Project/lab2/test.sv line 26
run -continue
# Break in NamedBeginStat drv_tran_proc at /home/icstudy/Project/lab2/test.sv line 33
run -continue
# Break in Task gen at /home/icstudy/Project/lab2/test.sv line 61
run -continue
# Break in NamedBeginStat drv_tran_proc at /home/icstudy/Project/lab2/test.sv line 38
run -continue
# Break in Task send_addrs at /home/icstudy/Project/lab2/test.sv line 79
run -continue
# Break in Task send_addrs at /home/icstudy/Project/lab2/test.sv line 79
run -continue
# Break in Task send_addrs at /home/icstudy/Project/lab2/test.sv line 79
run -continue
# Break in Task send_addrs at /home/icstudy/Project/lab2/test.sv line 79
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_pad at /home/icstudy/Project/lab2/test.sv line 90
run -continue
# Break in Task send_payload at /home/icstudy/Project/lab2/test.sv line 102
run -continue
# Break in Task send_payload at /home/icstudy/Project/lab2/test.sv line 102
run -continue
# Break in Task send_payload at /home/icstudy/Project/lab2/test.sv line 102
run -continue
# Break in Task send_payload at /home/icstudy/Project/lab2/test.sv line 97
run -continue
# Break in Task send_payload at /home/icstudy/Project/lab2/test.sv line 97
run -continue
# Break in Task send_payload at /home/icstudy/Project/lab2/test.sv line 97
run -continue
# Break in Task send_payload at /home/icstudy/Project/lab2/test.sv line 97
run -continue
# Break in Task send_payload at /home/icstudy/Project/lab2/test.sv line 105
step
step
# Compile of router.v was successful.
# Compile of router_io.sv was successful.
# Compile of router_test_top.sv was successful.
# Compile of test.sv was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.router_test_top(fast)
# Loading work.router_io(fast)
# Loading work.test(fast)
# Loading work.router(fast)
# Loading work.rtslice(fast)
run -all
# Lab 1: build a testbench!
# Break in NamedBeginStat drv_rst_proc at /home/icstudy/Project/lab2/test.sv line 26
run -all
# ** Note: implicit $finish from program    : /home/icstudy/Project/lab2/test.sv(60)
#    Time: 4150 ns  Iteration: 2  Instance: /router_test_top/t
# 1
# Simulation stop requested.
# Compile of router.v was successful.
# Compile of router_io.sv was successful.
# Compile of router_test_top.sv was successful.
# Compile of test.sv was successful.
# 4 compiles, 0 failed with no errors.
