import Flapjack.Compiler.Backend.StackAlloc.Proofs.CodeThm.GcMove

/-!
# `stack_allocProof` `word_gen_gc_move_code_thm`

`word_gen_gc_move_code_thm` of
`cakeml/compiler/backend/proofs/stack_allocProofScript.sml` (2526-2678): the
stackLang `word_gen_gc_move_code` run by the exact StackSem `evaluate`
simulates the shallow `word_gcFunctions` `word_gen_gc_move` on a `Loc`, an
untagged word, a forwarding pointer, a reference object (copied to the top of
the reference area kept in the `Temp 2`/`Temp 3` store slots) and any other
object (copied as in `word_gc_move_code_thm`, through `memcpy_code_thm`).
-/

namespace Flapjack.Compiler.Backend.StackAlloc

open Flapjack Flapjack.StackSemEvaluate Flapjack.StackSemStateOps Flapjack.StackSemControl
open Flapjack.Compiler.Backend.StackLang Flapjack.Compiler.Encoders.Asm
open Flapjack.Compiler.Backend.DataToWord Flapjack.Compiler.Backend.WordGcFunctions
open Flapjack.Compiler.Backend.StackRemove (loadInst storeInst leftShiftInst rightShiftInst constInst)

/-- The skip outcome on the store: the four `Temp` slots keep their values. -/
theorem genGcMove_skip_store {width : Nat} [NeZero width] {C F : Type}
    (s : StackSemStateFiniteExact width C F) (t0 t1 pb ib : WordLocW width)
    (h0 : s.store.lookup (.temp 0) = some t0) (h1 : s.store.lookup (.temp 1) = some t1)
    (h2 : s.store.lookup (.temp 2) = some pb) (h3 : s.store.lookup (.temp 3) = some ib) :
    s.store.updateListEq [(.temp 0, t0), (.temp 1, t1), (.temp 2, pb), (.temp 3, ib)] =
      s.store := by
  apply regs_ext
  intro k
  simp only [HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, List.foldl, FUPDATE_HOL]
  by_cases k0 : k = .temp 0
  · subst k0; simpa using h0.symm
  by_cases k1 : k = .temp 1
  · subst k1; simpa using h1.symm
  by_cases k2 : k = .temp 2
  · subst k2; simpa using h2.symm
  by_cases k3 : k = .temp 3
  · subst k3; simpa using h3.symm
  simp only [BitVec.ofNat_eq_ofNat] at k0 k1 k2 k3
  simp [k0, k1, k2, k3]

namespace GenGcMoveSupport

/-- Canonical finite-support codec of the owning StackSem state carrier, required
by the `fmap_as_finite_support` qualifier of `word_gen_gc_move_code_thm`. -/
theorem holFmapAsFiniteSupportWitness {width : Nat} [NeZero width] {C F : Type} :
    (∀ (state : StackSemStateBroad width C F) (h : state.FiniteSupport),
        (StackSemStateBroad.ofBroad state h).toBroad = state) ∧
    (∀ state : StackSemStateFiniteExact width C F,
        StackSemStateBroad.ofBroad state.toBroad state.toBroad_finiteSupport = state) :=
  StackSemStateOps.holFmapAsFiniteSupportWitness

end GenGcMoveSupport

/-- Exact HOL `word_gen_gc_move_code_thm` (`stack_allocProofScript.sml:2526-2678`).
HOL's free variables are implicit; `FLOOKUP s.store`, `k IN FDOM`, `|++` and
`get_var` are the canonical carrier's lookups, `updateListEq` and `getVar`, and
`Temp nw` is `WordStore.temp n` over its fixed five-bit address. HOL's
duplicated `1 IN FDOM s.regs` and `2 IN FDOM s.regs` premises are kept, and the
existentials `ck r0 r1 r2 r6 t0 t1` are kept. -/
-- riscv-mi: depends on reduced integer-only carriers; not an exact full-HOL port.
theorem word_gen_gc_move_code_thm {width : Nat} [NeZero width] {C F : Type} {conf : Config}
    {w : WordLocW width} {i pa ib pb old : BitVec width} {m : BitVec width → WordLocW width}
    {dm : BitVec width → Bool} {w1 : WordLocW width} {i1 pa1 ib1 pb1 : BitVec width}
    {m1 : BitVec width → WordLocW width} {s : StackSemStateFiniteExact width C F} :
    wordGenGcMove conf (w, i, pa, ib, pb, old, m, dm) = (w1, i1, pa1, ib1, pb1, m1, true) ∧
      shiftLength conf < width ∧ wordShiftAmount width < width ∧ 2 < width ∧
      conf.lenSize ≠ 0 ∧
      (∀ x : BitVec width, x <<< wordShiftAmount width = x * wordSemBytesInWord) ∧
      s.store.lookup .currHeap = some (.word old) ∧ s.useStore = true ∧
      s.memory = m ∧ s.mdomain = dm ∧
      (s.regs.lookup 0).isSome = true ∧ (s.regs.lookup 1).isSome = true ∧
      (s.regs.lookup 2).isSome = true ∧
      getVar 3 s = some (.word pa) ∧ getVar 4 s = some (.word i) ∧ getVar 5 s = some w ∧
      (s.store.lookup (.temp 0)).isSome = true ∧ (s.store.lookup (.temp 1)).isSome = true ∧
      s.store.lookup (.temp 2) = some (.word pb) ∧ s.store.lookup (.temp 3) = some (.word ib) ∧
      (s.regs.lookup 1).isSome = true ∧ (s.regs.lookup 2).isSome = true ∧
      (s.regs.lookup 6).isSome = true →
    ∃ ck r0 r1 r2 r6 t0 t1, evaluate (wordGenGcMoveCode conf, { s with clock := s.clock + ck }) =
      (none, { s with
        memory := m1
        store := s.store.updateListEq [(.temp 0, t0), (.temp 1, t1), (.temp 2, .word pb1),
          (.temp 3, .word ib1)]
        regs := s.regs.updateListEq [(0, r0), (1, r1), (2, r2), (3, .word pa1), (4, .word i1),
          (5, w1), (6, r6)] }) := by
  rintro ⟨hmove, hsl, hws, hw2, hlen, hshift, hcurr, huse, rfl, rfl, h0, h1, h2, h3, h4, h5, ht0,
    ht1, ht2, ht3, -, -, h6⟩
  obtain ⟨r0, hr0⟩ := Option.isSome_iff_exists.1 h0
  obtain ⟨r1, hr1⟩ := Option.isSome_iff_exists.1 h1
  obtain ⟨r2, hr2⟩ := Option.isSome_iff_exists.1 h2
  obtain ⟨r6, hr6⟩ := Option.isSome_iff_exists.1 h6
  obtain ⟨t0, hrt0⟩ := Option.isSome_iff_exists.1 ht0
  obtain ⟨t1, hrt1⟩ := Option.isSome_iff_exists.1 ht1
  have h3' : s.regs.lookup 3 = some (.word pa) := by simpa [getVar] using h3
  have h4' : s.regs.lookup 4 = some (.word i) := by simpa [getVar] using h4
  have h5' : s.regs.lookup 5 = some w := by simpa [getVar] using h5
  have hcode : (wordGenGcMoveCode conf : HolProg width) = .ite .test 5 (.imm 1) .skip
      (listSeqHOL [moveHOL 0 5, .get 1 .currHeap, rightShiftInst 0 (shiftLength conf),
        leftShiftInst 0 (wordShiftAmount width), addInst 0 1, loadInst 1 0,
        .ite .test 1 (.imm 3)
          (listSeqHOL [rightShiftInst 1 2, leftShiftInst 1 (shiftLength conf),
            clearTopInst 5 (smallShiftLength conf - 1), orInst 5 1])
          (listSeqHOL [moveHOL 6 1, rightShiftInst 1 (width - conf.lenSize), add1Inst 1,
            constInst 2 0b1100, andInst 6 2,
            .ite .equal 6 (.imm 8)
              (listSeqHOL [.set (.temp 0) 3, .set (.temp 1) 4, .get 3 (.temp 2), .get 4 (.temp 3),
                moveHOL 6 1, leftShiftInst 1 (wordShiftAmount width), subInst 4 6, subInst 3 1,
                .set (.temp 2) 3, .set (.temp 3) 4, moveHOL 2 0, moveHOL 4 0, moveHOL 0 6,
                memcpyCode, .get 0 (.temp 3), leftShiftInst 0 2, storeInst 0 4, .get 1 (.temp 3),
                clearTopInst 5 (smallShiftLength conf - 1), leftShiftInst 1 (shiftLength conf),
                orInst 5 1, .get 3 (.temp 0), .get 4 (.temp 1)])
              (listSeqHOL [moveHOL 6 1, moveHOL 2 0, moveHOL 0 1, memcpyCode, moveHOL 0 6,
                leftShiftInst 0 (wordShiftAmount width), subInst 2 0, moveHOL 0 4,
                leftShiftInst 0 2, storeInst 0 2, moveHOL 1 4,
                clearTopInst 5 (smallShiftLength conf - 1), leftShiftInst 1 (shiftLength conf),
                orInst 5 1, addInst 4 6])])]) := rfl
  cases w with
  | loc l1 l2 =>
      simp only [wordGenGcMove, Prod.mk.injEq, decide_eq_true_eq] at hmove
      obtain ⟨rfl, rfl, rfl, rfl, rfl, rfl, rfl⟩ := hmove
      refine ⟨0, r0, r1, r2, r6, t0, t1, ?_⟩
      rw [gcMove_skip_regs s r0 r1 r2 r6 _ _ _ hr0 hr1 hr2 h3' h4' h5' hr6,
        genGcMove_skip_store s t0 t1 _ _ hrt0 hrt1 ht2 ht3]
      rw [hcode, evaluate_ite]
      simp [getVar, h5', StackSemStateOps.getVarImm, HolRegImm.toWordRegImm, wordSemWordCmp,
        evaluate_skip]
  | word v =>
      by_cases hv : 1 &&& v = 0
      · simp only [wordGenGcMove, hv, if_true, Prod.mk.injEq] at hmove
        obtain ⟨rfl, rfl, rfl, rfl, rfl, rfl, -⟩ := hmove
        refine ⟨0, r0, r1, r2, r6, t0, t1, ?_⟩
        rw [gcMove_skip_regs s r0 r1 r2 r6 _ _ _ hr0 hr1 hr2 h3' h4' h5' hr6,
          genGcMove_skip_store s t0 t1 _ _ hrt0 hrt1 ht2 ht3]
        rw [hcode, evaluate_ite]
        have hv' : AndOp.and v (1#width) = 0#width := by
          change v &&& 1#width = 0#width
          rw [BitVec.and_comm]; exact hv
        simp [getVar, h5', StackSemStateOps.getVarImm, HolRegImm.toWordRegImm, wordSemWordCmp,
          wordCmpHOL, hv', evaluate_skip]
      · have hv0 : ¬ AndOp.and v (1#width) = 0#width := by
          change ¬ v &&& 1#width = 0#width
          rw [BitVec.and_comm]; exact hv
        have hv' : (AndOp.and v (1#width) == 0#width) = false := by simpa using hv0
        have hsl_le : ¬ width ≤ shiftLength conf := by omega
        have hws_le : ¬ width ≤ wordShiftAmount width := by omega
        have h2_le : ¬ width ≤ 2 := by omega
        have hpow : width < 2 ^ width := Nat.lt_two_pow_self
        have hkm : (width - (smallShiftLength conf - 1) - 1) % 2 ^ width =
            width - (smallShiftLength conf - 1) - 1 :=
          Nat.mod_eq_of_lt (Nat.lt_of_le_of_lt
            (show width - (smallShiftLength conf - 1) - 1 ≤ width by omega) hpow)
        have hk_le : ¬ width ≤ width - (smallShiftLength conf - 1) - 1 := by omega
        have haddr : (v >>> shiftLength conf <<< wordShiftAmount width) + old =
            ptrToAddr conf old v := by
          rw [hshift, ptrToAddr, BitVec.add_comm]
        have hslm : shiftLength conf % 2 ^ width = shiftLength conf := Nat.mod_eq_of_lt (by omega)
        have hwsm : wordShiftAmount width % 2 ^ width = wordShiftAmount width :=
          Nat.mod_eq_of_lt (by omega)
        have h2m : 2 % 2 ^ width = 2 := Nat.mod_eq_of_lt (by omega)
        have hcur : s.store.lookup (StackSemRegisterTransfers.storeOfSyntax .currHeap) =
            some (.word old) := hcurr
        simp only [wordGenGcMove, hv, if_false] at hmove
        by_cases hfwd : wordSemIsFwdPtr (s.memory (ptrToAddr conf old v)) = true
        · simp only [hfwd, if_true, Prod.mk.injEq] at hmove
          obtain ⟨rfl, rfl, rfl, rfl, rfl, rfl, hdm⟩ := hmove
          simp only [Bool.and_eq_true] at hdm
          obtain ⟨hdm, -⟩ := hdm
          obtain ⟨x, hx, hx3⟩ := (is_fwd_ptr_iff _).1 hfwd
          have hx3a : AndOp.and x (3#width) = 0#width := hx3
          have hx3' : (AndOp.and x (3#width) == 0#width) = true := by simpa using hx3a
          refine ⟨0, .word (((v >>> shiftLength conf) <<< wordShiftAmount width) + old),
            .word ((x >>> 2) <<< shiftLength conf), r2, r6, t0, t1, ?_⟩
          rw [genGcMove_skip_store s t0 t1 _ _ hrt0 hrt1 ht2 ht3]
          rw [hcode, evaluate_ite]
          simp [getVar, StackSemStateOps.getVarImm, HolRegImm.toWordRegImm, wordSemWordCmp,
            wordCmpHOL, hv', listSeqHOL, evaluate_seq, evaluate_inst, evaluate_get, evaluate_ite,
            moveHOL, clearTopInst, orInst, loadInst, addInst, rightShiftInst, leftShiftInst,
            StackSemInst.instHOL, StackSemIntegerInstructions.instInteger,
            StackSemExpressions.assign, StackSemExpressions.wordExp, setVar, memLoad, wordOpHOL,
            wordOp, fixClock, huse, hcur, HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL, h5',
            hslm, hwsm, h2m, wordShiftHOL, hsl_le, hws_le, h2_le, haddr, hdm, hx, hx3', hkm, hk_le]
          have hor : ∀ a b : BitVec width, OrOp.or a b = a ||| b := fun _ _ => rfl
          apply regs_ext
          intro k
          simp only [HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, List.foldl,
            FUPDATE_HOL, HolFiniteMapExact.lookup_updateEq]
          by_cases k0 : k = 0
          · subst k0; simp
          by_cases k1 : k = 1
          · subst k1; simp
          by_cases k2 : k = 2
          · subst k2; simp [hr2]
          by_cases k3 : k = 3
          · subst k3; simp [h3']
          by_cases k4 : k = 4
          · subst k4; simp [h4']
          by_cases k5 : k = 5
          · subst k5; simp [hor, updateAddr, select_lower_lemma, BitVec.or_comm]
          by_cases k6 : k = 6
          · subst k6; simp [hr6]
          simp [k0, k1, k2, k3, k4, k5, k6]
        · have hfwd' : wordSemIsFwdPtr (s.memory (ptrToAddr conf old v)) = false := by
            simpa using hfwd
          simp only [hfwd', Bool.false_eq_true, if_false] at hmove
          by_cases href : isRefHeader (wordSemTheWord (s.memory (ptrToAddr conf old v))) = true
          · simp only [href, if_true] at hmove
            have hc := congrArg (fun t => t.2.2.2.2.2.2) hmove
            simp only [Bool.and_eq_true] at hc
            obtain ⟨⟨⟨hdm, hisw⟩, -⟩, -, hc1⟩ := hc
            obtain ⟨x, hx⟩ := (isWord_thm _).1 hisw
            have hx3 : ¬ x &&& 3 = 0 := by simpa [hx, wordSemIsFwdPtr] using hfwd'
            simp only [hx, wordSemTheWord, Prod.mk.injEq] at hmove hc1 href
            obtain ⟨rfl, rfl, rfl, rfl, rfl, rfl, -⟩ := hmove
            have hx3a : ¬ AndOp.and x (3#width) = 0#width := hx3
            have hx3' : (AndOp.and x (3#width) == 0#width) = false := by simpa using hx3a
            have hrefx : (AndOp.and x (12#width) == 8#width) = true := by
              have : AndOp.and x (12#width) = 8#width := by
                change x &&& 12#width = 8#width
                simpa [isRefHeader] using href
              simpa using this
            have h12 : AndOp.and (12#width) (BitVec.allOnes width) = 12#width := BitVec.and_allOnes
            have hlm : (width - conf.lenSize) % 2 ^ width = width - conf.lenSize :=
              Nat.mod_eq_of_lt (Nat.lt_of_le_of_lt (show width - conf.lenSize ≤ width by omega) hpow)
            have hl_le : ¬ width ≤ width - conf.lenSize := by omega
            have hdec : x >>> (width - conf.lenSize) = decodeLength conf x := rfl
            have ht2' : s.store.lookup (.temp (2#5)) = some (.word pb) := ht2
            have ht3' : s.store.lookup (.temp (3#5)) = some (.word ib) := ht3
            refine ⟨(decodeLength conf x + 1).toNat,
              .word ((ib - (decodeLength conf x + 1)) <<< 2),
              .word ((ib - (decodeLength conf x + 1)) <<< shiftLength conf),
              .word (ptrToAddr conf old v + (decodeLength conf x + 1) * wordSemBytesInWord),
              .word (decodeLength conf x + 1), .word pa, .word i, ?_⟩
            rw [hcode, evaluate_ite]
            simp [getVar, StackSemStateOps.getVarImm, HolRegImm.toWordRegImm, wordSemWordCmp,
              wordCmpHOL, hv', listSeqHOL, evaluate_seq, evaluate_inst, evaluate_get, evaluate_set,
              evaluate_ite, moveHOL, clearTopInst, orInst, andInst, constInst, loadInst, storeInst,
              addInst, subInst, add1Inst, rightShiftInst, leftShiftInst, StackSemInst.instHOL,
              StackSemIntegerInstructions.instInteger, StackSemExpressions.assign,
              StackSemExpressions.wordExp, setVar, setStore, memLoad, memStore, wordOpHOL, wordOp,
              fixClock, huse, hcurr, HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL, h5', hslm, hwsm,
              h2m, wordShiftHOL, hsl_le, hws_le, haddr, hdm, hx, hx3', hrefx, h12, hlm, hl_le, hdec,
              StackSemRegisterTransfers.storeOfSyntax, ht2', ht3', h3', h4']
            have hdst : decodeLength conf x <<< wordShiftAmount width + 1#width <<< wordShiftAmount width =
                (decodeLength conf x + 1#width) * wordSemBytesInWord := by
              rw [hshift, hshift, ← BitVec.add_mul]
            simp only [hdst]
            rw [memcpyCode_eval _ (decodeLength conf x + 1) (ptrToAddr conf old v)
              (pb - (decodeLength conf x + 1) * wordSemBytesInWord) ?_ ?_ ?_ ?_ ?_ ?_]
            rotate_left
            · simp [HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL]
            · simp [HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL]
            · simp [HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL]
            · simp [HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL]
            · exact hc1
            · simp
            simp [HolFiniteMapExact.lookup_updateEq, HolFiniteMapExact.lookup_updateListEq,
              FUPDATE_LIST_HOL, List.foldl, FUPDATE_HOL, hslm, h2m, hsl_le, h2_le, hdm,
              hkm, hk_le, h5']
            have hor : ∀ a b : BitVec width, OrOp.or a b = a ||| b := fun _ _ => rfl
            refine ⟨?_, ?_, ?_⟩
            · apply regs_ext
              intro k
              simp only [HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, List.foldl,
                FUPDATE_HOL, HolFiniteMapExact.lookup_updateEq]
              by_cases k0 : k = 0
              · subst k0; simp
              by_cases k1 : k = 1
              · subst k1; simp
              by_cases k2 : k = 2
              · subst k2; simp
              by_cases k3 : k = 3
              · subst k3; simp
              by_cases k4 : k = 4
              · subst k4; simp
              by_cases k5 : k = 5
              · subst k5; simp [hor, updateAddr, select_lower_lemma, BitVec.or_comm]
              by_cases k6 : k = 6
              · subst k6; simp
              simp [k0, k1, k2, k3, k4, k5, k6]
            · apply regs_ext
              intro k
              simp [HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, FUPDATE_HOL,
                HolFiniteMapExact.lookup_updateEq]
            · funext key
              simp [gcUpdate, eq_comm]
          · simp only [href, Bool.false_eq_true, if_false] at hmove
            have hc := congrArg (fun t => t.2.2.2.2.2.2) hmove
            simp only [Bool.and_eq_true] at hc
            obtain ⟨⟨⟨hdm, hisw⟩, -⟩, -, hc1⟩ := hc
            obtain ⟨x, hx⟩ := (isWord_thm _).1 hisw
            have hx3 : ¬ x &&& 3 = 0 := by simpa [hx, wordSemIsFwdPtr] using hfwd'
            simp only [hx, wordSemTheWord, Prod.mk.injEq] at hmove hc1 href
            obtain ⟨rfl, rfl, rfl, rfl, rfl, rfl, -⟩ := hmove
            have hx3a : ¬ AndOp.and x (3#width) = 0#width := hx3
            have hx3' : (AndOp.and x (3#width) == 0#width) = false := by simpa using hx3a
            have hrefx : (AndOp.and x (12#width) == 8#width) = false := by
              have : ¬ AndOp.and x (12#width) = 8#width := by
                change ¬ x &&& 12#width = 8#width
                simpa [isRefHeader] using href
              simpa using this
            have h12 : AndOp.and (12#width) (BitVec.allOnes width) = 12#width := BitVec.and_allOnes
            have hlm : (width - conf.lenSize) % 2 ^ width = width - conf.lenSize :=
              Nat.mod_eq_of_lt (Nat.lt_of_le_of_lt (show width - conf.lenSize ≤ width by omega) hpow)
            have hl_le : ¬ width ≤ width - conf.lenSize := by omega
            have hdec : x >>> (width - conf.lenSize) = decodeLength conf x := rfl
            refine ⟨(decodeLength conf x + 1).toNat, .word (i <<< 2), .word (i <<< shiftLength conf),
              .word (ptrToAddr conf old v), .word (decodeLength conf x + 1), t0, t1, ?_⟩
            rw [genGcMove_skip_store s t0 t1 _ _ hrt0 hrt1 ht2 ht3]
            rw [hcode, evaluate_ite]
            simp [getVar, StackSemStateOps.getVarImm, HolRegImm.toWordRegImm, wordSemWordCmp,
              wordCmpHOL, hv', listSeqHOL, evaluate_seq, evaluate_inst, evaluate_get, evaluate_ite,
              moveHOL, clearTopInst, orInst, andInst, constInst, loadInst, storeInst, addInst,
              subInst, add1Inst, rightShiftInst, leftShiftInst, StackSemInst.instHOL,
              StackSemIntegerInstructions.instInteger, StackSemExpressions.assign,
              StackSemExpressions.wordExp, setVar, memLoad, memStore, wordOpHOL, wordOp, fixClock,
              huse, hcur, HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL, h5', hslm, hwsm, h2m,
              wordShiftHOL, hsl_le, hws_le, haddr, hdm, hx, hx3', hrefx, h12, hlm, hl_le, hdec]
            rw [memcpyCode_eval _ (decodeLength conf x + 1) (ptrToAddr conf old v) pa ?_ ?_ ?_ ?_ ?_
              ?_]
            rotate_left
            · simp [HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL]
            · simp [HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL]
            · simp [HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL]
            · simp [HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL, h3']
            · exact hc1
            · simp
            have hback : ptrToAddr conf old v + (decodeLength conf x + 1#width) * wordSemBytesInWord -
                (decodeLength conf x <<< wordShiftAmount width + 1#width <<< wordShiftAmount width) =
                ptrToAddr conf old v := by
              rw [hshift, hshift, ← BitVec.add_mul, BitVec.add_sub_cancel]
            simp [HolFiniteMapExact.lookup_updateEq, HolFiniteMapExact.lookup_updateListEq,
              FUPDATE_LIST_HOL, List.foldl, FUPDATE_HOL, hslm, hwsm, h2m, hsl_le, hws_le, h2_le, hdm,
              hkm, hk_le, h4', h5', hback]
            have hor : ∀ a b : BitVec width, OrOp.or a b = a ||| b := fun _ _ => rfl
            refine ⟨?_, ?_⟩
            · apply regs_ext
              intro k
              simp only [HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, List.foldl,
                FUPDATE_HOL, HolFiniteMapExact.lookup_updateEq]
              by_cases k0 : k = 0
              · subst k0; simp
              by_cases k1 : k = 1
              · subst k1; simp
              by_cases k2 : k = 2
              · subst k2; simp
              by_cases k3 : k = 3
              · subst k3; simp
              by_cases k4 : k = 4
              · subst k4; simp [BitVec.add_assoc]
              by_cases k5 : k = 5
              · subst k5; simp [hor, updateAddr, select_lower_lemma, BitVec.or_comm]
              by_cases k6 : k = 6
              · subst k6; simp
              simp [k0, k1, k2, k3, k4, k5, k6]
            · funext key
              simp [gcUpdate, eq_comm]

end Flapjack.Compiler.Backend.StackAlloc
