 parameter TP =1; 
    parameter IDLE = 0, LinkFaultDetect = 1, NewFaultType = 2, GetFault = 3;  module i_rxLinkFaultState(
    input  get_one_fault,
    input[1:0] last_seq_type,
    input[2:0] linkstate, linkstate_next,
    input      seq_cnt,
    input      reset_col_cnt,
    input     seq_cnt_3,
    input local_fault,
    input  fault_type,
    input remote_fault,
    input     col_cnt_64,
    input rxclk,
    input[1:0] seq_type,
    input  no_new_type,
    input reset,
    input[5:0] col_cnt,
    input[1:0] link_fault
);

assert property(@(posedge rxclk)  (linkstate == LinkFaultDetect) & (get_one_fault) & (no_new_type) & (~seq_cnt) |-> (seq_cnt_next == seq_cnt + 1));
assert property(@(posedge rxclk)  (reset) |-> (reset_col_cnt == 1));
assert property(@(posedge rxclk)  (linkstate == IDLE) |-> (linkstate_next == IDLE));
assert property(@(posedge rxclk) (req2 == 1 & req1 == 0) |-> (gnt2 == 1));
assert property(@(posedge rxclk) (req1 == 1 & state == 0) |-> (gnt2 == 0));
assert property(@(posedge rxclk)          (reset) |-> (seq_type == 0));
assert property(@(posedge rxclk)  (linkstate == LinkFaultDetect) |-> (reset_col_cnt == 1));
assert property(@(posedge rxclk)  (linkstate == NewFaultType) |-> (reset_col_cnt_next == 1));
assert property(@(posedge rxclk)  (reset) |-> (linkstate == IDLE));
assert property(@(posedge rxclk)  (gnt2) |-> (req2));
assert property(@(posedge rxclk)  (linkstate == LinkFaultDetect) & (get_one_fault) & (no_new_type) & (seq_cnt) |-> (linkstate_next == IDLE));
assert property(@(posedge rxclk) (req2 == 1 & state == 1) |-> (gnt2 == 1));
assert property(@(posedge rxclk)  (linkstate == LinkFaultDetect) |-> (linkstate_next == LinkFaultDetect));
assert property(@(posedge rxclk)  (linkstate == LinkFaultDetect) & (~get_one_fault) & (col_cnt_64) |-> (linkstate_next == IDLE));
assert property(@(posedge rxclk)  (reset) |-> (last_seq_type == 0));
assert property(@(posedge rxclk)  (gnt1) |-> (req1));
assert property(@(posedge rxclk)  (linkstate == IDLE) & (get_one_fault) |-> (linkstate_next == LinkFaultDetect));
assert property(@(posedge rxclk)  (linkstate == IDLE) |-> (link_fault == 2'b00));
assert property(@(posedge rxclk) (req1 == 1 & state == 0) |-> (gnt1 == 1));
assert property(@(posedge rxclk)  (linkstate == IDLE) |-> (reset_col_cnt == 1));
assert property(@(posedge rxclk)  (linkstate == NewFaultType) |-> (seq_cnt_next == 0));
assert property(@(posedge rxclk)  (reset_col_cnt) |-> (col_cnt_next == 0));
assert property(@(posedge rxclk)  (linkstate == NewFaultType) |-> (linkstate_next == LinkFaultDetect));
assert property(@(posedge rxclk)  end endmoduleTest Assertions:         (reset) |-> (seq_type == 0));
assert property(@(posedge rxclk) (req2 == 0) |-> (gnt2 == 0));
assert property(@(posedge rxclk)  (reset) |-> (link_fault == 2'b00));
assert property(@(posedge rxclk)  (linkstate == LinkFaultDetect) & (~get_one_fault) |-> (reset_col_cnt_next == 0));
assert property(@(posedge rxclk)  (linkstate == LinkFaultDetect) & (get_one_fault) & (no_new_type) & (seq_cnt) |-> (link_fault == seq_type));
assert property(@(posedge rxclk)  (~reset_col_cnt) |-> (col_cnt_next == col_cnt + 1));
assert property(@(posedge rxclk) (req1 == 0) |-> (gnt1 == 0));
assert property(@(posedge rxclk)  (reset) |-> (seq_cnt == 0));
assert property(@(posedge rxclk) (req1 == 1 & req2 == 0) |-> (gnt1 == 1));
assert property(@(posedge rxclk)  end endmodule"            Assertions 1: (state == 1 & req2 == 1) |-> (gnt1 == 0));
assert property(@(posedge rxclk)  (reset) |-> (col_cnt == 0));
assert property(@(posedge rxclk)  (linkstate == IDLE) |-> (seq_cnt == 0));
assert property(@(posedge rxclk)  (linkstate == LinkFaultDetect) & (get_one_fault) & (~no_new_type) |-> (linkstate_next == NewFaultType));

endmodule