
---------- Begin Simulation Statistics ----------
final_tick                               475400329000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231621                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683068                       # Number of bytes of host memory used
host_op_rate                                   426588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   431.74                       # Real time elapsed on the host
host_tick_rate                             1101128127                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.475400                       # Number of seconds simulated
sim_ticks                                475400329000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956008                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561007                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565655                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562121                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570363                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2729                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.754003                       # CPI: cycles per instruction
system.cpu.discardedOps                          4317                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895296                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086515                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169152                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       256812402                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.210349                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        475400329                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       218587927                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2631508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5263755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2028                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2641795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          456                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5283896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            457                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                640                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2631133                       # Transaction distribution
system.membus.trans_dist::CleanEvict              360                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631622                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631622                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           640                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7896017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7896017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673714560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673714560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632262                       # Request fanout histogram
system.membus.respLayer1.occupancy        24483187250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26312819000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5267286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2635822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2635822                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5807                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7924823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7925997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    675556096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              675645952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2631922                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336785024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5274023                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000471                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021715                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5271538     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2484      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5274023                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15829428000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13208153991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2361998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   59                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9770                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9829                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  59                       # number of overall hits
system.l2.overall_hits::.cpu.data                9770                       # number of overall hits
system.l2.overall_hits::total                    9829                       # number of overall hits
system.l2.demand_misses::.cpu.inst                413                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631859                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632272                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               413                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631859                       # number of overall misses
system.l2.overall_misses::total               2632272                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44320000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 277499809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     277544129000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44320000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 277499809000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    277544129000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2641629                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2642101                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2641629                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2642101                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.875000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.996302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996280                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.875000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.996302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996280                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107312.348668                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105438.706633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105439.000605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107312.348668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105438.706633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105439.000605                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2631133                       # number of writebacks
system.l2.writebacks::total                   2631133                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 224861879000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 224897868000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 224861879000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 224897868000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996276                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87351.941748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85438.713832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85439.013290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87351.941748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85438.713832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85439.013290                       # average overall mshr miss latency
system.l2.replacements                        2631922                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2636153                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2636153                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2636153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2636153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          227                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              227                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          227                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          227                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4200                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631622                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 277472613000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  277472613000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2635822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2635822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105437.867976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105437.867976                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 224840173000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 224840173000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85437.867976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85437.867976                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44320000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44320000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.875000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.875000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107312.348668                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107312.348668                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35989000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35989000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87351.941748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87351.941748                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     27196000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27196000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.040813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114751.054852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114751.054852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21706000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21706000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95201.754386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95201.754386                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.927370                       # Cycle average of tags in use
system.l2.tags.total_refs                     5281830                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632434                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.006443                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.056095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.200805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       511.670470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.999356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999858                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          455                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23759906                       # Number of tag accesses
system.l2.tags.data_accesses                 23759906                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336876800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336929536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336785024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336785024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2631133                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2631133                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            110930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         708617095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             708728024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       110930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           110930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      708424045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            708424045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      708424045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           110930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        708617095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1417152069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5262266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000525685500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309672                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309672                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10429802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4963184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2631133                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5262266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            329094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            329058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            329028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            329034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            329046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328730                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66915326250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26322600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            165625076250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12710.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31460.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4882999                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4877386                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264524                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5262266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 137206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 151294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 287407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 312063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 309684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 309714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 309718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 309682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 309675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 309674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 309676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 309677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 309675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 309677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 309677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 309672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 309672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 309672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  38736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       766377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    879.087843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   777.985172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.629525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14142      1.85%      1.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39585      5.17%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25125      3.28%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27345      3.57%     13.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21414      2.79%     16.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19982      2.61%     19.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25399      3.31%     22.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28073      3.66%     26.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       565312     73.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       766377                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.000291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.965294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.609942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         309668    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309672                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.992957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.957675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.107702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           161120     52.03%     52.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             9603      3.10%     55.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           126541     40.86%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7215      2.33%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2805      0.91%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2387      0.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309672                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336929280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336783552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336929536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336785024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       708.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       708.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    708.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    708.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  475400266000                       # Total gap between requests
system.mem_ctrls.avgGap                      90321.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336876544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336783552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110929.666605258069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 708616556.300279736519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 708420948.526520729065                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5262266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27560500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 165597515750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11529641984250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33447.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31460.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2191003.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2735026980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1453697520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18791266200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13730317380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     37527459840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     199013157300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14963699520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       288214624740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        606.256679                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35156768250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15874560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 424369000750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2736911940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1454703195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18797406600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13738591080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     37527459840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     199038888810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14942030880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       288235992345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.301626                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35098475750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15874560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 424427293250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    475400329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31779937                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31779937                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31779937                       # number of overall hits
system.cpu.icache.overall_hits::total        31779937                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          472                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            472                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          472                       # number of overall misses
system.cpu.icache.overall_misses::total           472                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48070000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48070000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48070000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48070000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31780409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31780409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31780409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31780409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101843.220339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101843.220339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101843.220339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101843.220339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          230                       # number of writebacks
system.cpu.icache.writebacks::total               230                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47126000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47126000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99843.220339                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99843.220339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99843.220339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99843.220339                       # average overall mshr miss latency
system.cpu.icache.replacements                    230                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31779937                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31779937                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          472                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           472                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48070000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48070000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31780409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31780409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101843.220339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101843.220339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99843.220339                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99843.220339                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.656111                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31780409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67331.375000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   225.656111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63561290                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63561290                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81108359                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81108359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81108401                       # number of overall hits
system.cpu.dcache.overall_hits::total        81108401                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5272025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5272025                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5272054                       # number of overall misses
system.cpu.dcache.overall_misses::total       5272054                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 589280980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 589280980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 589280980000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 589280980000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380384                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380455                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380455                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061033                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061033                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061033                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061033                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111775.073146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111775.073146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 111774.458304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111774.458304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2636153                       # number of writebacks
system.cpu.dcache.writebacks::total           2636153                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630414                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630414                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630414                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2641611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2641611                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2641629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2641629                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 285636828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 285636828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 285638826000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 285638826000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030581                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030581                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030581                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030581                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108129.784438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108129.784438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108129.803996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108129.803996                       # average overall mshr miss latency
system.cpu.dcache.replacements                2641565                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2037980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2037980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    178133000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    178133000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30654.448460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30654.448460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    164532000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    164532000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28421.489031                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28421.489031                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79070379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79070379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5266214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5266214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 589102847000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 589102847000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111864.585640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111864.585640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2635822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2635822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 285472296000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 285472296000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108304.846078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108304.846078                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.408451                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.408451                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1998000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1998000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       111000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       111000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.998182                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2641629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.703959                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.998182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175402675                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175402675                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 475400329000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
