{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694368284235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2016  Intel Corporation. All rights reserved. " "Copyright (C) 2016  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 10 20:51:24 2023 " "Processing started: Sun Sep 10 20:51:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694368284240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694368284240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=\"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim/\" Lab1_1 -c Lab1_1 " "Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=\"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim/\" Lab1_1 -c Lab1_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1694368284240 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab1_1_8_1200mv_85c_slow.vo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim// simulation " "Generated file Lab1_1_8_1200mv_85c_slow.vo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694368284456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab1_1_8_1200mv_0c_slow.vo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim// simulation " "Generated file Lab1_1_8_1200mv_0c_slow.vo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694368284465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab1_1_min_1200mv_0c_fast.vo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim// simulation " "Generated file Lab1_1_min_1200mv_0c_fast.vo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694368284472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab1_1.vo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim// simulation " "Generated file Lab1_1.vo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694368284480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab1_1_8_1200mv_85c_v_slow.sdo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim// simulation " "Generated file Lab1_1_8_1200mv_85c_v_slow.sdo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694368284487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab1_1_8_1200mv_0c_v_slow.sdo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim// simulation " "Generated file Lab1_1_8_1200mv_0c_v_slow.sdo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694368284495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab1_1_min_1200mv_0c_v_fast.sdo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim// simulation " "Generated file Lab1_1_min_1200mv_0c_v_fast.sdo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694368284504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab1_1_v.sdo D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim// simulation " "Generated file Lab1_1_v.sdo in folder \"D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1694368284511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694368284533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 10 20:51:24 2023 " "Processing ended: Sun Sep 10 20:51:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694368284533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694368284533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694368284533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1694368284533 ""}
