// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from obs_key_to_virtual_key_i_sfc_logic_s_c1_A000000Z_key_to_virtual_key0
// SystemVerilog created on Sun May 24 22:38:51 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module obs_key_to_virtual_key_i_sfc_logic_s_c1_A000000Z_key_to_virtual_key0 (
    input wire [63:0] in_retval_01_obs_key_to_virtual_key_avm_readdata,
    input wire [0:0] in_retval_01_obs_key_to_virtual_key_avm_writeack,
    input wire [0:0] in_retval_01_obs_key_to_virtual_key_avm_waitrequest,
    input wire [0:0] in_retval_01_obs_key_to_virtual_key_avm_readdatavalid,
    output wire [63:0] out_retval_01_obs_key_to_virtual_key_avm_address,
    output wire [0:0] out_retval_01_obs_key_to_virtual_key_avm_enable,
    output wire [0:0] out_retval_01_obs_key_to_virtual_key_avm_read,
    output wire [0:0] out_retval_01_obs_key_to_virtual_key_avm_write,
    output wire [63:0] out_retval_01_obs_key_to_virtual_key_avm_writedata,
    output wire [7:0] out_retval_01_obs_key_to_virtual_key_avm_byteenable,
    output wire [0:0] out_retval_01_obs_key_to_virtual_key_avm_burstcount,
    input wire [0:0] in_flush,
    output wire [0:0] out_c1_exi1_0_tpl,
    output wire [31:0] out_c1_exi1_1_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_obs_key_to_virtual_key1,
    input wire [0:0] in_c1_eni1_0_tpl,
    input wire [31:0] in_c1_eni1_1_tpl,
    input wire [63:0] in_c1_eni1_2_tpl,
    input wire [63:0] in_c1_eni1_3_tpl,
    input wire [63:0] in_c1_eni1_4_tpl,
    input wire [63:0] in_c1_eni1_5_tpl,
    input wire [63:0] in_c1_eni1_6_tpl,
    input wire [63:0] in_c1_eni1_7_tpl,
    input wire [63:0] in_c1_eni1_8_tpl,
    input wire [63:0] in_c1_eni1_9_tpl,
    input wire [63:0] in_c1_eni1_10_tpl,
    input wire [63:0] in_c1_eni1_11_tpl,
    input wire [63:0] in_c1_eni1_12_tpl,
    input wire [63:0] in_c1_eni1_13_tpl,
    input wire [63:0] in_c1_eni1_14_tpl,
    input wire [63:0] in_c1_eni1_15_tpl,
    input wire [63:0] in_c1_eni1_16_tpl,
    input wire [63:0] in_c1_eni1_17_tpl,
    input wire [63:0] in_c1_eni1_18_tpl,
    input wire [63:0] in_c1_eni1_19_tpl,
    input wire [63:0] in_c1_eni1_20_tpl,
    input wire [63:0] in_c1_eni1_21_tpl,
    input wire [63:0] in_c1_eni1_22_tpl,
    input wire [63:0] in_c1_eni1_23_tpl,
    input wire [63:0] in_c1_eni1_24_tpl,
    input wire [63:0] in_c1_eni1_25_tpl,
    input wire [63:0] in_c1_eni1_26_tpl,
    input wire [63:0] in_c1_eni1_27_tpl,
    input wire [63:0] in_c1_eni1_28_tpl,
    input wire [63:0] in_c1_eni1_29_tpl,
    input wire [63:0] in_c1_eni1_30_tpl,
    input wire [63:0] in_c1_eni1_31_tpl,
    input wire [63:0] in_c1_eni1_32_tpl,
    input wire [63:0] in_c1_eni1_33_tpl,
    input wire [63:0] in_c1_eni1_34_tpl,
    input wire [63:0] in_c1_eni1_35_tpl,
    input wire [63:0] in_c1_eni1_36_tpl,
    input wire [63:0] in_c1_eni1_37_tpl,
    input wire [63:0] in_c1_eni1_38_tpl,
    input wire [63:0] in_c1_eni1_39_tpl,
    input wire [63:0] in_c1_eni1_40_tpl,
    input wire [63:0] in_c1_eni1_41_tpl,
    input wire [63:0] in_c1_eni1_42_tpl,
    input wire [63:0] in_c1_eni1_43_tpl,
    input wire [63:0] in_c1_eni1_44_tpl,
    input wire [63:0] in_c1_eni1_45_tpl,
    input wire [63:0] in_c1_eni1_46_tpl,
    input wire [63:0] in_c1_eni1_47_tpl,
    input wire [63:0] in_c1_eni1_48_tpl,
    input wire [63:0] in_c1_eni1_49_tpl,
    input wire [63:0] in_c1_eni1_50_tpl,
    input wire [63:0] in_c1_eni1_51_tpl,
    input wire [63:0] in_c1_eni1_52_tpl,
    input wire [63:0] in_c1_eni1_53_tpl,
    input wire [63:0] in_c1_eni1_54_tpl,
    input wire [63:0] in_c1_eni1_55_tpl,
    input wire [63:0] in_c1_eni1_56_tpl,
    input wire [63:0] in_c1_eni1_57_tpl,
    input wire [63:0] in_c1_eni1_58_tpl,
    input wire [63:0] in_c1_eni1_59_tpl,
    input wire [63:0] in_c1_eni1_60_tpl,
    input wire [63:0] in_c1_eni1_61_tpl,
    input wire [63:0] in_c1_eni1_62_tpl,
    input wire [63:0] in_c1_eni1_63_tpl,
    input wire [63:0] in_c1_eni1_64_tpl,
    input wire [63:0] in_c1_eni1_65_tpl,
    input wire [63:0] in_c1_eni1_66_tpl,
    input wire [63:0] in_c1_eni1_67_tpl,
    input wire [63:0] in_c1_eni1_68_tpl,
    input wire [63:0] in_c1_eni1_69_tpl,
    input wire [63:0] in_c1_eni1_70_tpl,
    input wire [63:0] in_c1_eni1_71_tpl,
    input wire [63:0] in_c1_eni1_72_tpl,
    input wire [63:0] in_c1_eni1_73_tpl,
    input wire [63:0] in_c1_eni1_74_tpl,
    input wire [63:0] in_c1_eni1_75_tpl,
    input wire [63:0] in_c1_eni1_76_tpl,
    input wire [63:0] in_c1_eni1_77_tpl,
    input wire [63:0] in_c1_eni1_78_tpl,
    input wire [63:0] in_c1_eni1_79_tpl,
    input wire [63:0] in_c1_eni1_80_tpl,
    input wire [63:0] in_c1_eni1_81_tpl,
    input wire [63:0] in_c1_eni1_82_tpl,
    input wire [63:0] in_c1_eni1_83_tpl,
    input wire [63:0] in_c1_eni1_84_tpl,
    input wire [63:0] in_c1_eni1_85_tpl,
    input wire [63:0] in_c1_eni1_86_tpl,
    input wire [63:0] in_c1_eni1_87_tpl,
    input wire [63:0] in_c1_eni1_88_tpl,
    input wire [63:0] in_c1_eni1_89_tpl,
    input wire [63:0] in_c1_eni1_90_tpl,
    input wire [63:0] in_c1_eni1_91_tpl,
    input wire [63:0] in_c1_eni1_92_tpl,
    input wire [63:0] in_c1_eni1_93_tpl,
    input wire [63:0] in_c1_eni1_94_tpl,
    input wire [63:0] in_c1_eni1_95_tpl,
    input wire [63:0] in_c1_eni1_96_tpl,
    input wire [63:0] in_c1_eni1_97_tpl,
    input wire [63:0] in_c1_eni1_98_tpl,
    input wire [63:0] in_c1_eni1_99_tpl,
    input wire [63:0] in_c1_eni1_100_tpl,
    input wire [63:0] in_c1_eni1_101_tpl,
    input wire [63:0] in_c1_eni1_102_tpl,
    input wire [63:0] in_c1_eni1_103_tpl,
    input wire [63:0] in_c1_eni1_104_tpl,
    input wire [63:0] in_c1_eni1_105_tpl,
    input wire [63:0] in_c1_eni1_106_tpl,
    input wire [63:0] in_c1_eni1_107_tpl,
    input wire [63:0] in_c1_eni1_108_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_0476_q;
    wire [31:0] c_i32_1484_q;
    wire [31:0] c_i32_2478_q;
    wire [31:0] c_i32_3479_q;
    wire [31:0] c_i32_4480_q;
    wire [31:0] c_i32_5481_q;
    wire [31:0] c_i32_6482_q;
    wire [31:0] c_i32_7474_q;
    wire [0:0] comparator_qi;
    reg [0:0] comparator_q;
    wire [0:0] i_acl_221_obs_key_to_virtual_key149_s;
    reg [63:0] i_acl_221_obs_key_to_virtual_key149_q;
    wire [0:0] i_acl_223_obs_key_to_virtual_key150_q;
    wire [0:0] i_acl_228_obs_key_to_virtual_key151_s;
    reg [63:0] i_acl_228_obs_key_to_virtual_key151_q;
    wire [0:0] i_acl_229_obs_key_to_virtual_key152_qi;
    reg [0:0] i_acl_229_obs_key_to_virtual_key152_q;
    wire [0:0] i_acl_235_obs_key_to_virtual_key153_s;
    reg [63:0] i_acl_235_obs_key_to_virtual_key153_q;
    wire [0:0] i_acl_239_obs_key_to_virtual_key154_q;
    wire [0:0] i_acl_241_obs_key_to_virtual_key155_s;
    reg [63:0] i_acl_241_obs_key_to_virtual_key155_q;
    wire [0:0] i_acl_243_obs_key_to_virtual_key156_q;
    wire [0:0] i_acl_248_obs_key_to_virtual_key157_s;
    reg [63:0] i_acl_248_obs_key_to_virtual_key157_q;
    wire [0:0] i_acl_253_obs_key_to_virtual_key158_q;
    wire [0:0] i_acl_254_obs_key_to_virtual_key159_s;
    reg [63:0] i_acl_254_obs_key_to_virtual_key159_q;
    wire [0:0] i_acl_260_obs_key_to_virtual_key160_q;
    wire [0:0] i_acl_261_obs_key_to_virtual_key161_s;
    reg [63:0] i_acl_261_obs_key_to_virtual_key161_q;
    wire [0:0] i_acl_263_obs_key_to_virtual_key162_q;
    wire [0:0] i_acl_268_obs_key_to_virtual_key163_s;
    reg [63:0] i_acl_268_obs_key_to_virtual_key163_q;
    wire [0:0] i_acl_270_obs_key_to_virtual_key164_q;
    wire [0:0] i_acl_275_obs_key_to_virtual_key165_s;
    reg [63:0] i_acl_275_obs_key_to_virtual_key165_q;
    wire [0:0] i_acl_276_obs_key_to_virtual_key166_qi;
    reg [0:0] i_acl_276_obs_key_to_virtual_key166_q;
    wire [0:0] i_acl_282_obs_key_to_virtual_key167_s;
    reg [63:0] i_acl_282_obs_key_to_virtual_key167_q;
    wire [0:0] i_acl_284_obs_key_to_virtual_key168_q;
    wire [0:0] i_acl_288_obs_key_to_virtual_key169_s;
    reg [63:0] i_acl_288_obs_key_to_virtual_key169_q;
    wire [0:0] i_acl_289_obs_key_to_virtual_key170_q;
    wire [0:0] i_acl_295_obs_key_to_virtual_key171_s;
    reg [63:0] i_acl_295_obs_key_to_virtual_key171_q;
    wire [0:0] i_acl_297_obs_key_to_virtual_key172_q;
    wire [0:0] i_acl_302_obs_key_to_virtual_key173_s;
    reg [63:0] i_acl_302_obs_key_to_virtual_key173_q;
    wire [0:0] i_acl_309_obs_key_to_virtual_key176_s;
    reg [63:0] i_acl_309_obs_key_to_virtual_key176_q;
    wire [0:0] i_acl_316_obs_key_to_virtual_key179_s;
    reg [63:0] i_acl_316_obs_key_to_virtual_key179_q;
    wire [0:0] i_acl_322_obs_key_to_virtual_key182_s;
    reg [63:0] i_acl_322_obs_key_to_virtual_key182_q;
    wire [0:0] i_acl_329_obs_key_to_virtual_key185_s;
    reg [63:0] i_acl_329_obs_key_to_virtual_key185_q;
    wire [0:0] i_acl_336_obs_key_to_virtual_key188_s;
    reg [63:0] i_acl_336_obs_key_to_virtual_key188_q;
    wire [0:0] i_acl_343_obs_key_to_virtual_key191_s;
    reg [63:0] i_acl_343_obs_key_to_virtual_key191_q;
    wire [0:0] i_acl_349_obs_key_to_virtual_key194_s;
    reg [63:0] i_acl_349_obs_key_to_virtual_key194_q;
    wire [0:0] i_acl_356_obs_key_to_virtual_key197_s;
    reg [63:0] i_acl_356_obs_key_to_virtual_key197_q;
    wire [0:0] i_acl_362_obs_key_to_virtual_key200_s;
    reg [63:0] i_acl_362_obs_key_to_virtual_key200_q;
    wire [0:0] i_acl_369_obs_key_to_virtual_key203_s;
    reg [63:0] i_acl_369_obs_key_to_virtual_key203_q;
    wire [0:0] i_acl_376_obs_key_to_virtual_key206_s;
    reg [63:0] i_acl_376_obs_key_to_virtual_key206_q;
    wire [0:0] i_acl_459_obs_key_to_virtual_key225_s;
    reg [63:0] i_acl_459_obs_key_to_virtual_key225_q;
    wire [0:0] i_acl_461_obs_key_to_virtual_key226_q;
    wire [0:0] i_acl_466_obs_key_to_virtual_key227_s;
    reg [63:0] i_acl_466_obs_key_to_virtual_key227_q;
    wire [0:0] i_acl_470_obs_key_to_virtual_key228_qi;
    reg [0:0] i_acl_470_obs_key_to_virtual_key228_q;
    wire [0:0] i_acl_473_obs_key_to_virtual_key229_s;
    reg [63:0] i_acl_473_obs_key_to_virtual_key229_q;
    wire [0:0] i_acl_480_obs_key_to_virtual_key232_s;
    reg [63:0] i_acl_480_obs_key_to_virtual_key232_q;
    wire [0:0] i_acl_487_obs_key_to_virtual_key235_s;
    reg [63:0] i_acl_487_obs_key_to_virtual_key235_q;
    wire [0:0] i_acl_489_obs_key_to_virtual_key236_q;
    wire [0:0] i_acl_494_obs_key_to_virtual_key237_s;
    reg [63:0] i_acl_494_obs_key_to_virtual_key237_q;
    wire [0:0] i_acl_495_obs_key_to_virtual_key238_q;
    wire [0:0] i_acl_501_obs_key_to_virtual_key239_s;
    reg [63:0] i_acl_501_obs_key_to_virtual_key239_q;
    wire [0:0] i_acl_502_obs_key_to_virtual_key240_q;
    wire [0:0] i_acl_508_obs_key_to_virtual_key241_s;
    reg [63:0] i_acl_508_obs_key_to_virtual_key241_q;
    wire [0:0] i_acl_509_obs_key_to_virtual_key242_q;
    wire [0:0] i_acl_515_obs_key_to_virtual_key243_s;
    reg [63:0] i_acl_515_obs_key_to_virtual_key243_q;
    wire [0:0] i_acl_518_obs_key_to_virtual_key244_qi;
    reg [0:0] i_acl_518_obs_key_to_virtual_key244_q;
    wire [0:0] i_acl_521_obs_key_to_virtual_key245_s;
    reg [63:0] i_acl_521_obs_key_to_virtual_key245_q;
    wire [0:0] i_acl_528_obs_key_to_virtual_key248_s;
    reg [63:0] i_acl_528_obs_key_to_virtual_key248_q;
    wire [0:0] i_acl_535_obs_key_to_virtual_key251_s;
    reg [63:0] i_acl_535_obs_key_to_virtual_key251_q;
    wire [0:0] i_acl_536_obs_key_to_virtual_key252_q;
    wire [0:0] i_acl_541_obs_key_to_virtual_key253_s;
    reg [63:0] i_acl_541_obs_key_to_virtual_key253_q;
    wire [0:0] i_acl_543_obs_key_to_virtual_key254_q;
    wire [0:0] i_acl_547_obs_key_to_virtual_key255_s;
    reg [63:0] i_acl_547_obs_key_to_virtual_key255_q;
    wire [0:0] i_acl_554_obs_key_to_virtual_key258_s;
    reg [63:0] i_acl_554_obs_key_to_virtual_key258_q;
    wire [0:0] i_acl_561_obs_key_to_virtual_key261_s;
    reg [63:0] i_acl_561_obs_key_to_virtual_key261_q;
    wire [0:0] i_acl_563_obs_key_to_virtual_key262_qi;
    reg [0:0] i_acl_563_obs_key_to_virtual_key262_q;
    wire [0:0] i_acl_568_obs_key_to_virtual_key263_s;
    reg [63:0] i_acl_568_obs_key_to_virtual_key263_q;
    wire [0:0] i_acl_574_obs_key_to_virtual_key266_s;
    reg [63:0] i_acl_574_obs_key_to_virtual_key266_q;
    wire [0:0] i_acl_575_obs_key_to_virtual_key267_qi;
    reg [0:0] i_acl_575_obs_key_to_virtual_key267_q;
    wire [0:0] i_acl_581_obs_key_to_virtual_key268_s;
    reg [63:0] i_acl_581_obs_key_to_virtual_key268_q;
    wire [0:0] i_acl_583_obs_key_to_virtual_key269_qi;
    reg [0:0] i_acl_583_obs_key_to_virtual_key269_q;
    wire [0:0] i_acl_588_obs_key_to_virtual_key270_s;
    reg [63:0] i_acl_588_obs_key_to_virtual_key270_q;
    wire [0:0] i_acl_589_obs_key_to_virtual_key271_qi;
    reg [0:0] i_acl_589_obs_key_to_virtual_key271_q;
    wire [0:0] i_acl_595_obs_key_to_virtual_key272_s;
    reg [63:0] i_acl_595_obs_key_to_virtual_key272_q;
    wire [0:0] i_acl_597_obs_key_to_virtual_key273_qi;
    reg [0:0] i_acl_597_obs_key_to_virtual_key273_q;
    wire [0:0] i_acl_601_obs_key_to_virtual_key274_s;
    reg [63:0] i_acl_601_obs_key_to_virtual_key274_q;
    wire [0:0] i_acl_604_obs_key_to_virtual_key275_qi;
    reg [0:0] i_acl_604_obs_key_to_virtual_key275_q;
    wire [0:0] i_acl_608_obs_key_to_virtual_key276_s;
    reg [63:0] i_acl_608_obs_key_to_virtual_key276_q;
    wire [0:0] i_acl_609_obs_key_to_virtual_key277_qi;
    reg [0:0] i_acl_609_obs_key_to_virtual_key277_q;
    wire [0:0] i_acl_615_obs_key_to_virtual_key278_s;
    reg [63:0] i_acl_615_obs_key_to_virtual_key278_q;
    wire [0:0] i_acl_616_obs_key_to_virtual_key279_qi;
    reg [0:0] i_acl_616_obs_key_to_virtual_key279_q;
    wire [0:0] i_acl_621_obs_key_to_virtual_key280_s;
    reg [63:0] i_acl_621_obs_key_to_virtual_key280_q;
    wire [0:0] i_acl_623_obs_key_to_virtual_key281_qi;
    reg [0:0] i_acl_623_obs_key_to_virtual_key281_q;
    wire [0:0] i_acl_628_obs_key_to_virtual_key282_s;
    reg [63:0] i_acl_628_obs_key_to_virtual_key282_q;
    wire [0:0] i_acl_629_obs_key_to_virtual_key283_qi;
    reg [0:0] i_acl_629_obs_key_to_virtual_key283_q;
    wire [0:0] i_acl_635_obs_key_to_virtual_key284_s;
    reg [63:0] i_acl_635_obs_key_to_virtual_key284_q;
    wire [0:0] i_acl_637_obs_key_to_virtual_key285_qi;
    reg [0:0] i_acl_637_obs_key_to_virtual_key285_q;
    wire [0:0] i_acl_641_obs_key_to_virtual_key286_s;
    reg [63:0] i_acl_641_obs_key_to_virtual_key286_q;
    wire [0:0] i_acl_644_obs_key_to_virtual_key287_qi;
    reg [0:0] i_acl_644_obs_key_to_virtual_key287_q;
    wire [0:0] i_acl_648_obs_key_to_virtual_key288_s;
    reg [63:0] i_acl_648_obs_key_to_virtual_key288_q;
    wire [0:0] i_acl_649_obs_key_to_virtual_key289_qi;
    reg [0:0] i_acl_649_obs_key_to_virtual_key289_q;
    wire [0:0] i_acl_655_obs_key_to_virtual_key290_s;
    reg [63:0] i_acl_655_obs_key_to_virtual_key290_q;
    wire [0:0] i_acl_656_obs_key_to_virtual_key291_qi;
    reg [0:0] i_acl_656_obs_key_to_virtual_key291_q;
    wire [0:0] i_acl_662_obs_key_to_virtual_key292_s;
    reg [63:0] i_acl_662_obs_key_to_virtual_key292_q;
    wire [0:0] i_acl_663_obs_key_to_virtual_key293_qi;
    reg [0:0] i_acl_663_obs_key_to_virtual_key293_q;
    wire [0:0] i_acl_669_obs_key_to_virtual_key294_s;
    reg [63:0] i_acl_669_obs_key_to_virtual_key294_q;
    wire [0:0] i_acl_676_obs_key_to_virtual_key297_s;
    reg [63:0] i_acl_676_obs_key_to_virtual_key297_q;
    wire [0:0] i_acl_678_obs_key_to_virtual_key298_qi;
    reg [0:0] i_acl_678_obs_key_to_virtual_key298_q;
    wire [0:0] i_acl_683_obs_key_to_virtual_key299_s;
    reg [63:0] i_acl_683_obs_key_to_virtual_key299_q;
    wire [0:0] i_acl_688_obs_key_to_virtual_key300_qi;
    reg [0:0] i_acl_688_obs_key_to_virtual_key300_q;
    wire [0:0] i_acl_690_obs_key_to_virtual_key301_s;
    reg [63:0] i_acl_690_obs_key_to_virtual_key301_q;
    wire [0:0] i_acl_697_obs_key_to_virtual_key304_s;
    reg [63:0] i_acl_697_obs_key_to_virtual_key304_q;
    wire [0:0] i_acl_704_obs_key_to_virtual_key307_s;
    reg [63:0] i_acl_704_obs_key_to_virtual_key307_q;
    wire [0:0] i_acl_712_obs_key_to_virtual_key308_s;
    reg [63:0] i_acl_712_obs_key_to_virtual_key308_q;
    wire [0:0] i_acl_713_obs_key_to_virtual_key309_qi;
    reg [0:0] i_acl_713_obs_key_to_virtual_key309_q;
    wire [0:0] i_acl_719_obs_key_to_virtual_key310_s;
    reg [63:0] i_acl_719_obs_key_to_virtual_key310_q;
    wire [0:0] i_acl_726_obs_key_to_virtual_key313_s;
    reg [63:0] i_acl_726_obs_key_to_virtual_key313_q;
    wire [0:0] i_acl_727_obs_key_to_virtual_key314_qi;
    reg [0:0] i_acl_727_obs_key_to_virtual_key314_q;
    wire [0:0] i_acl_733_obs_key_to_virtual_key315_s;
    reg [63:0] i_acl_733_obs_key_to_virtual_key315_q;
    wire [0:0] i_acl_740_obs_key_to_virtual_key318_s;
    reg [63:0] i_acl_740_obs_key_to_virtual_key318_q;
    wire [0:0] i_acl_741_obs_key_to_virtual_key319_qi;
    reg [0:0] i_acl_741_obs_key_to_virtual_key319_q;
    wire [0:0] i_acl_747_obs_key_to_virtual_key320_s;
    reg [63:0] i_acl_747_obs_key_to_virtual_key320_q;
    wire [0:0] i_acl_749_obs_key_to_virtual_key321_qi;
    reg [0:0] i_acl_749_obs_key_to_virtual_key321_q;
    wire [0:0] i_acl_754_obs_key_to_virtual_key322_s;
    reg [63:0] i_acl_754_obs_key_to_virtual_key322_q;
    wire [0:0] i_acl_758_obs_key_to_virtual_key323_qi;
    reg [0:0] i_acl_758_obs_key_to_virtual_key323_q;
    wire [0:0] i_acl_760_obs_key_to_virtual_key324_s;
    reg [63:0] i_acl_760_obs_key_to_virtual_key324_q;
    wire [0:0] i_acl_761_obs_key_to_virtual_key325_qi;
    reg [0:0] i_acl_761_obs_key_to_virtual_key325_q;
    wire [0:0] i_acl_767_obs_key_to_virtual_key326_s;
    reg [63:0] i_acl_767_obs_key_to_virtual_key326_q;
    wire [0:0] i_acl_770_obs_key_to_virtual_key327_qi;
    reg [0:0] i_acl_770_obs_key_to_virtual_key327_q;
    wire [0:0] i_acl_773_obs_key_to_virtual_key328_s;
    reg [63:0] i_acl_773_obs_key_to_virtual_key328_q;
    wire [0:0] i_acl_777_obs_key_to_virtual_key329_qi;
    reg [0:0] i_acl_777_obs_key_to_virtual_key329_q;
    wire [0:0] i_acl_780_obs_key_to_virtual_key330_s;
    reg [63:0] i_acl_780_obs_key_to_virtual_key330_q;
    wire [0:0] i_acl_781_obs_key_to_virtual_key331_qi;
    reg [0:0] i_acl_781_obs_key_to_virtual_key331_q;
    wire [0:0] i_acl_787_obs_key_to_virtual_key332_s;
    reg [63:0] i_acl_787_obs_key_to_virtual_key332_q;
    wire [0:0] i_acl_788_obs_key_to_virtual_key333_qi;
    reg [0:0] i_acl_788_obs_key_to_virtual_key333_q;
    wire [0:0] i_acl_794_obs_key_to_virtual_key334_s;
    reg [63:0] i_acl_794_obs_key_to_virtual_key334_q;
    wire [0:0] i_acl_796_obs_key_to_virtual_key335_qi;
    reg [0:0] i_acl_796_obs_key_to_virtual_key335_q;
    wire [0:0] i_acl_801_obs_key_to_virtual_key336_s;
    reg [63:0] i_acl_801_obs_key_to_virtual_key336_q;
    wire [0:0] i_acl_803_obs_key_to_virtual_key337_qi;
    reg [0:0] i_acl_803_obs_key_to_virtual_key337_q;
    wire [0:0] i_acl_808_obs_key_to_virtual_key338_s;
    reg [63:0] i_acl_808_obs_key_to_virtual_key338_q;
    wire [0:0] i_acl_809_obs_key_to_virtual_key339_qi;
    reg [0:0] i_acl_809_obs_key_to_virtual_key339_q;
    wire [0:0] i_acl_815_obs_key_to_virtual_key340_s;
    reg [63:0] i_acl_815_obs_key_to_virtual_key340_q;
    wire [0:0] i_acl_817_obs_key_to_virtual_key341_qi;
    reg [0:0] i_acl_817_obs_key_to_virtual_key341_q;
    wire [0:0] i_acl_821_obs_key_to_virtual_key342_s;
    reg [63:0] i_acl_821_obs_key_to_virtual_key342_q;
    wire [0:0] i_acl_824_obs_key_to_virtual_key343_qi;
    reg [0:0] i_acl_824_obs_key_to_virtual_key343_q;
    wire [0:0] i_acl_828_obs_key_to_virtual_key344_s;
    reg [63:0] i_acl_828_obs_key_to_virtual_key344_q;
    wire [0:0] i_acl_836_obs_key_to_virtual_key345_s;
    reg [63:0] i_acl_836_obs_key_to_virtual_key345_q;
    wire [0:0] i_acl_837_obs_key_to_virtual_key346_qi;
    reg [0:0] i_acl_837_obs_key_to_virtual_key346_q;
    wire [0:0] i_acl_843_obs_key_to_virtual_key347_s;
    reg [63:0] i_acl_843_obs_key_to_virtual_key347_q;
    wire [0:0] i_acl_844_obs_key_to_virtual_key348_qi;
    reg [0:0] i_acl_844_obs_key_to_virtual_key348_q;
    wire [0:0] i_acl_849_obs_key_to_virtual_key349_s;
    reg [63:0] i_acl_849_obs_key_to_virtual_key349_q;
    wire [0:0] i_acl_850_obs_key_to_virtual_key350_qi;
    reg [0:0] i_acl_850_obs_key_to_virtual_key350_q;
    wire [0:0] i_acl_855_obs_key_to_virtual_key351_s;
    reg [63:0] i_acl_855_obs_key_to_virtual_key351_q;
    wire [0:0] i_acl_857_obs_key_to_virtual_key352_qi;
    reg [0:0] i_acl_857_obs_key_to_virtual_key352_q;
    wire [0:0] i_acl_862_obs_key_to_virtual_key353_s;
    reg [63:0] i_acl_862_obs_key_to_virtual_key353_q;
    wire [0:0] i_acl_863_obs_key_to_virtual_key354_qi;
    reg [0:0] i_acl_863_obs_key_to_virtual_key354_q;
    wire [0:0] i_acl_869_obs_key_to_virtual_key355_s;
    reg [63:0] i_acl_869_obs_key_to_virtual_key355_q;
    wire [0:0] i_acl_872_obs_key_to_virtual_key356_qi;
    reg [0:0] i_acl_872_obs_key_to_virtual_key356_q;
    wire [0:0] i_acl_875_obs_key_to_virtual_key357_s;
    reg [63:0] i_acl_875_obs_key_to_virtual_key357_q;
    wire [0:0] i_acl_879_obs_key_to_virtual_key358_qi;
    reg [0:0] i_acl_879_obs_key_to_virtual_key358_q;
    wire [0:0] i_acl_882_obs_key_to_virtual_key359_s;
    reg [63:0] i_acl_882_obs_key_to_virtual_key359_q;
    wire [0:0] i_acl_883_obs_key_to_virtual_key360_qi;
    reg [0:0] i_acl_883_obs_key_to_virtual_key360_q;
    wire [0:0] i_acl_889_obs_key_to_virtual_key361_s;
    reg [63:0] i_acl_889_obs_key_to_virtual_key361_q;
    wire [0:0] i_acl_890_obs_key_to_virtual_key362_qi;
    reg [0:0] i_acl_890_obs_key_to_virtual_key362_q;
    wire [0:0] i_acl_896_obs_key_to_virtual_key363_s;
    reg [63:0] i_acl_896_obs_key_to_virtual_key363_q;
    wire [0:0] i_acl_898_obs_key_to_virtual_key364_qi;
    reg [0:0] i_acl_898_obs_key_to_virtual_key364_q;
    wire [0:0] i_acl_903_obs_key_to_virtual_key365_s;
    reg [63:0] i_acl_903_obs_key_to_virtual_key365_q;
    wire [0:0] i_acl_906_obs_key_to_virtual_key366_qi;
    reg [0:0] i_acl_906_obs_key_to_virtual_key366_q;
    wire [0:0] i_acl_910_obs_key_to_virtual_key367_s;
    reg [63:0] i_acl_910_obs_key_to_virtual_key367_q;
    wire [0:0] i_acl_917_obs_key_to_virtual_key370_s;
    reg [63:0] i_acl_917_obs_key_to_virtual_key370_q;
    wire [0:0] i_acl_919_obs_key_to_virtual_key371_qi;
    reg [0:0] i_acl_919_obs_key_to_virtual_key371_q;
    wire [0:0] i_acl_924_obs_key_to_virtual_key372_s;
    reg [63:0] i_acl_924_obs_key_to_virtual_key372_q;
    wire [0:0] i_acl_925_obs_key_to_virtual_key373_qi;
    reg [0:0] i_acl_925_obs_key_to_virtual_key373_q;
    wire [0:0] i_acl_931_obs_key_to_virtual_key374_s;
    reg [63:0] i_acl_931_obs_key_to_virtual_key374_q;
    wire [0:0] i_acl_936_obs_key_to_virtual_key377_q;
    wire [0:0] i_acl_937_obs_key_to_virtual_key378_q;
    wire [0:0] i_acl_938_obs_key_to_virtual_key379_q;
    wire [0:0] i_acl_940_obs_key_to_virtual_key380_s;
    reg [0:0] i_acl_940_obs_key_to_virtual_key380_q;
    wire [0:0] i_acl_941_obs_key_to_virtual_key381_qi;
    reg [0:0] i_acl_941_obs_key_to_virtual_key381_q;
    wire [0:0] i_acl_942_obs_key_to_virtual_key383_q;
    wire [0:0] i_acl_943_obs_key_to_virtual_key384_s;
    reg [0:0] i_acl_943_obs_key_to_virtual_key384_q;
    wire [0:0] i_acl_950_obs_key_to_virtual_key387_s;
    reg [0:0] i_acl_950_obs_key_to_virtual_key387_q;
    wire [0:0] i_acl_951_obs_key_to_virtual_key388_s;
    reg [63:0] i_acl_951_obs_key_to_virtual_key388_q;
    wire [0:0] i_acl_obs_key_to_virtual_key148_q;
    reg [63:0] i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt968_obs_key_to_virtual_key217_q;
    reg [63:0] i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt_obs_key_to_virtual_key209_q;
    reg [63:0] i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt973_obs_key_to_virtual_key219_q;
    reg [63:0] i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt978_obs_key_to_virtual_key222_q;
    reg [63:0] i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213_q;
    reg [63:0] i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q;
    wire [31:0] i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_o_readdata;
    wire [63:0] i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_address;
    wire [0:0] i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_enable;
    wire [0:0] i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_read;
    wire [0:0] i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_write;
    wire [63:0] i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_writedata;
    wire [0:0] i_not_pivot105_obs_key_to_virtual_key382_q;
    wire [33:0] i_pivot101_obs_key_to_virtual_key31_a;
    wire [33:0] i_pivot101_obs_key_to_virtual_key31_b;
    logic [33:0] i_pivot101_obs_key_to_virtual_key31_o;
    wire [0:0] i_pivot101_obs_key_to_virtual_key31_c;
    wire [33:0] i_pivot103_obs_key_to_virtual_key17_a;
    wire [33:0] i_pivot103_obs_key_to_virtual_key17_b;
    logic [33:0] i_pivot103_obs_key_to_virtual_key17_o;
    wire [0:0] i_pivot103_obs_key_to_virtual_key17_c;
    wire [33:0] i_pivot105_obs_key_to_virtual_key9_a;
    wire [33:0] i_pivot105_obs_key_to_virtual_key9_b;
    logic [33:0] i_pivot105_obs_key_to_virtual_key9_o;
    wire [0:0] i_pivot105_obs_key_to_virtual_key9_c;
    wire [33:0] i_pivot107_obs_key_to_virtual_key5_a;
    wire [33:0] i_pivot107_obs_key_to_virtual_key5_b;
    logic [33:0] i_pivot107_obs_key_to_virtual_key5_o;
    wire [0:0] i_pivot107_obs_key_to_virtual_key5_c;
    wire [33:0] i_pivot109_obs_key_to_virtual_key111_a;
    wire [33:0] i_pivot109_obs_key_to_virtual_key111_b;
    logic [33:0] i_pivot109_obs_key_to_virtual_key111_o;
    wire [0:0] i_pivot109_obs_key_to_virtual_key111_c;
    wire [33:0] i_pivot111_obs_key_to_virtual_key63_a;
    wire [33:0] i_pivot111_obs_key_to_virtual_key63_b;
    logic [33:0] i_pivot111_obs_key_to_virtual_key63_o;
    wire [0:0] i_pivot111_obs_key_to_virtual_key63_c;
    wire [33:0] i_pivot113_obs_key_to_virtual_key113_a;
    wire [33:0] i_pivot113_obs_key_to_virtual_key113_b;
    logic [33:0] i_pivot113_obs_key_to_virtual_key113_o;
    wire [0:0] i_pivot113_obs_key_to_virtual_key113_c;
    wire [33:0] i_pivot115_obs_key_to_virtual_key65_a;
    wire [33:0] i_pivot115_obs_key_to_virtual_key65_b;
    logic [33:0] i_pivot115_obs_key_to_virtual_key65_o;
    wire [0:0] i_pivot115_obs_key_to_virtual_key65_c;
    wire [33:0] i_pivot117_obs_key_to_virtual_key33_a;
    wire [33:0] i_pivot117_obs_key_to_virtual_key33_b;
    logic [33:0] i_pivot117_obs_key_to_virtual_key33_o;
    wire [0:0] i_pivot117_obs_key_to_virtual_key33_c;
    wire [33:0] i_pivot119_obs_key_to_virtual_key115_a;
    wire [33:0] i_pivot119_obs_key_to_virtual_key115_b;
    logic [33:0] i_pivot119_obs_key_to_virtual_key115_o;
    wire [0:0] i_pivot119_obs_key_to_virtual_key115_c;
    wire [33:0] i_pivot121_obs_key_to_virtual_key67_a;
    wire [33:0] i_pivot121_obs_key_to_virtual_key67_b;
    logic [33:0] i_pivot121_obs_key_to_virtual_key67_o;
    wire [0:0] i_pivot121_obs_key_to_virtual_key67_c;
    wire [33:0] i_pivot123_obs_key_to_virtual_key117_a;
    wire [33:0] i_pivot123_obs_key_to_virtual_key117_b;
    logic [33:0] i_pivot123_obs_key_to_virtual_key117_o;
    wire [0:0] i_pivot123_obs_key_to_virtual_key117_c;
    wire [33:0] i_pivot125_obs_key_to_virtual_key119_a;
    wire [33:0] i_pivot125_obs_key_to_virtual_key119_b;
    logic [33:0] i_pivot125_obs_key_to_virtual_key119_o;
    wire [0:0] i_pivot125_obs_key_to_virtual_key119_c;
    wire [33:0] i_pivot127_obs_key_to_virtual_key69_a;
    wire [33:0] i_pivot127_obs_key_to_virtual_key69_b;
    logic [33:0] i_pivot127_obs_key_to_virtual_key69_o;
    wire [0:0] i_pivot127_obs_key_to_virtual_key69_c;
    wire [33:0] i_pivot129_obs_key_to_virtual_key35_a;
    wire [33:0] i_pivot129_obs_key_to_virtual_key35_b;
    logic [33:0] i_pivot129_obs_key_to_virtual_key35_o;
    wire [0:0] i_pivot129_obs_key_to_virtual_key35_c;
    wire [33:0] i_pivot131_obs_key_to_virtual_key19_a;
    wire [33:0] i_pivot131_obs_key_to_virtual_key19_b;
    logic [33:0] i_pivot131_obs_key_to_virtual_key19_o;
    wire [0:0] i_pivot131_obs_key_to_virtual_key19_c;
    wire [33:0] i_pivot133_obs_key_to_virtual_key121_a;
    wire [33:0] i_pivot133_obs_key_to_virtual_key121_b;
    logic [33:0] i_pivot133_obs_key_to_virtual_key121_o;
    wire [0:0] i_pivot133_obs_key_to_virtual_key121_c;
    wire [33:0] i_pivot135_obs_key_to_virtual_key71_a;
    wire [33:0] i_pivot135_obs_key_to_virtual_key71_b;
    logic [33:0] i_pivot135_obs_key_to_virtual_key71_o;
    wire [0:0] i_pivot135_obs_key_to_virtual_key71_c;
    wire [33:0] i_pivot137_obs_key_to_virtual_key123_a;
    wire [33:0] i_pivot137_obs_key_to_virtual_key123_b;
    logic [33:0] i_pivot137_obs_key_to_virtual_key123_o;
    wire [0:0] i_pivot137_obs_key_to_virtual_key123_c;
    wire [33:0] i_pivot139_obs_key_to_virtual_key73_a;
    wire [33:0] i_pivot139_obs_key_to_virtual_key73_b;
    logic [33:0] i_pivot139_obs_key_to_virtual_key73_o;
    wire [0:0] i_pivot139_obs_key_to_virtual_key73_c;
    wire [33:0] i_pivot141_obs_key_to_virtual_key37_a;
    wire [33:0] i_pivot141_obs_key_to_virtual_key37_b;
    logic [33:0] i_pivot141_obs_key_to_virtual_key37_o;
    wire [0:0] i_pivot141_obs_key_to_virtual_key37_c;
    wire [33:0] i_pivot143_obs_key_to_virtual_key125_a;
    wire [33:0] i_pivot143_obs_key_to_virtual_key125_b;
    logic [33:0] i_pivot143_obs_key_to_virtual_key125_o;
    wire [0:0] i_pivot143_obs_key_to_virtual_key125_c;
    wire [33:0] i_pivot145_obs_key_to_virtual_key75_a;
    wire [33:0] i_pivot145_obs_key_to_virtual_key75_b;
    logic [33:0] i_pivot145_obs_key_to_virtual_key75_o;
    wire [0:0] i_pivot145_obs_key_to_virtual_key75_c;
    wire [33:0] i_pivot147_obs_key_to_virtual_key127_a;
    wire [33:0] i_pivot147_obs_key_to_virtual_key127_b;
    logic [33:0] i_pivot147_obs_key_to_virtual_key127_o;
    wire [0:0] i_pivot147_obs_key_to_virtual_key127_c;
    wire [33:0] i_pivot149_obs_key_to_virtual_key129_a;
    wire [33:0] i_pivot149_obs_key_to_virtual_key129_b;
    logic [33:0] i_pivot149_obs_key_to_virtual_key129_o;
    wire [0:0] i_pivot149_obs_key_to_virtual_key129_c;
    wire [33:0] i_pivot151_obs_key_to_virtual_key77_a;
    wire [33:0] i_pivot151_obs_key_to_virtual_key77_b;
    logic [33:0] i_pivot151_obs_key_to_virtual_key77_o;
    wire [0:0] i_pivot151_obs_key_to_virtual_key77_c;
    wire [33:0] i_pivot153_obs_key_to_virtual_key39_a;
    wire [33:0] i_pivot153_obs_key_to_virtual_key39_b;
    logic [33:0] i_pivot153_obs_key_to_virtual_key39_o;
    wire [0:0] i_pivot153_obs_key_to_virtual_key39_c;
    wire [33:0] i_pivot155_obs_key_to_virtual_key21_a;
    wire [33:0] i_pivot155_obs_key_to_virtual_key21_b;
    logic [33:0] i_pivot155_obs_key_to_virtual_key21_o;
    wire [0:0] i_pivot155_obs_key_to_virtual_key21_c;
    wire [33:0] i_pivot157_obs_key_to_virtual_key11_a;
    wire [33:0] i_pivot157_obs_key_to_virtual_key11_b;
    logic [33:0] i_pivot157_obs_key_to_virtual_key11_o;
    wire [0:0] i_pivot157_obs_key_to_virtual_key11_c;
    wire [33:0] i_pivot159_obs_key_to_virtual_key131_a;
    wire [33:0] i_pivot159_obs_key_to_virtual_key131_b;
    logic [33:0] i_pivot159_obs_key_to_virtual_key131_o;
    wire [0:0] i_pivot159_obs_key_to_virtual_key131_c;
    wire [33:0] i_pivot161_obs_key_to_virtual_key79_a;
    wire [33:0] i_pivot161_obs_key_to_virtual_key79_b;
    logic [33:0] i_pivot161_obs_key_to_virtual_key79_o;
    wire [0:0] i_pivot161_obs_key_to_virtual_key79_c;
    wire [33:0] i_pivot163_obs_key_to_virtual_key133_a;
    wire [33:0] i_pivot163_obs_key_to_virtual_key133_b;
    logic [33:0] i_pivot163_obs_key_to_virtual_key133_o;
    wire [0:0] i_pivot163_obs_key_to_virtual_key133_c;
    wire [33:0] i_pivot165_obs_key_to_virtual_key81_a;
    wire [33:0] i_pivot165_obs_key_to_virtual_key81_b;
    logic [33:0] i_pivot165_obs_key_to_virtual_key81_o;
    wire [0:0] i_pivot165_obs_key_to_virtual_key81_c;
    wire [33:0] i_pivot167_obs_key_to_virtual_key41_a;
    wire [33:0] i_pivot167_obs_key_to_virtual_key41_b;
    logic [33:0] i_pivot167_obs_key_to_virtual_key41_o;
    wire [0:0] i_pivot167_obs_key_to_virtual_key41_c;
    wire [33:0] i_pivot169_obs_key_to_virtual_key135_a;
    wire [33:0] i_pivot169_obs_key_to_virtual_key135_b;
    logic [33:0] i_pivot169_obs_key_to_virtual_key135_o;
    wire [0:0] i_pivot169_obs_key_to_virtual_key135_c;
    wire [33:0] i_pivot171_obs_key_to_virtual_key83_a;
    wire [33:0] i_pivot171_obs_key_to_virtual_key83_b;
    logic [33:0] i_pivot171_obs_key_to_virtual_key83_o;
    wire [0:0] i_pivot171_obs_key_to_virtual_key83_c;
    wire [33:0] i_pivot173_obs_key_to_virtual_key137_a;
    wire [33:0] i_pivot173_obs_key_to_virtual_key137_b;
    logic [33:0] i_pivot173_obs_key_to_virtual_key137_o;
    wire [0:0] i_pivot173_obs_key_to_virtual_key137_c;
    wire [33:0] i_pivot175_obs_key_to_virtual_key139_a;
    wire [33:0] i_pivot175_obs_key_to_virtual_key139_b;
    logic [33:0] i_pivot175_obs_key_to_virtual_key139_o;
    wire [0:0] i_pivot175_obs_key_to_virtual_key139_c;
    wire [33:0] i_pivot177_obs_key_to_virtual_key85_a;
    wire [33:0] i_pivot177_obs_key_to_virtual_key85_b;
    logic [33:0] i_pivot177_obs_key_to_virtual_key85_o;
    wire [0:0] i_pivot177_obs_key_to_virtual_key85_c;
    wire [33:0] i_pivot179_obs_key_to_virtual_key43_a;
    wire [33:0] i_pivot179_obs_key_to_virtual_key43_b;
    logic [33:0] i_pivot179_obs_key_to_virtual_key43_o;
    wire [0:0] i_pivot179_obs_key_to_virtual_key43_c;
    wire [33:0] i_pivot181_obs_key_to_virtual_key23_a;
    wire [33:0] i_pivot181_obs_key_to_virtual_key23_b;
    logic [33:0] i_pivot181_obs_key_to_virtual_key23_o;
    wire [0:0] i_pivot181_obs_key_to_virtual_key23_c;
    wire [33:0] i_pivot183_obs_key_to_virtual_key141_a;
    wire [33:0] i_pivot183_obs_key_to_virtual_key141_b;
    logic [33:0] i_pivot183_obs_key_to_virtual_key141_o;
    wire [0:0] i_pivot183_obs_key_to_virtual_key141_c;
    wire [33:0] i_pivot185_obs_key_to_virtual_key87_a;
    wire [33:0] i_pivot185_obs_key_to_virtual_key87_b;
    logic [33:0] i_pivot185_obs_key_to_virtual_key87_o;
    wire [0:0] i_pivot185_obs_key_to_virtual_key87_c;
    wire [33:0] i_pivot193_obs_key_to_virtual_key45_a;
    wire [33:0] i_pivot193_obs_key_to_virtual_key45_b;
    logic [33:0] i_pivot193_obs_key_to_virtual_key45_o;
    wire [0:0] i_pivot193_obs_key_to_virtual_key45_c;
    wire [33:0] i_pivot211_obs_key_to_virtual_key13_a;
    wire [33:0] i_pivot211_obs_key_to_virtual_key13_b;
    logic [33:0] i_pivot211_obs_key_to_virtual_key13_o;
    wire [0:0] i_pivot211_obs_key_to_virtual_key13_c;
    wire [33:0] i_pivot213_obs_key_to_virtual_key7_a;
    wire [33:0] i_pivot213_obs_key_to_virtual_key7_b;
    logic [33:0] i_pivot213_obs_key_to_virtual_key7_o;
    wire [0:0] i_pivot213_obs_key_to_virtual_key7_c;
    wire [33:0] i_pivot215_obs_key_to_virtual_key3_a;
    wire [33:0] i_pivot215_obs_key_to_virtual_key3_b;
    logic [33:0] i_pivot215_obs_key_to_virtual_key3_o;
    wire [0:0] i_pivot215_obs_key_to_virtual_key3_c;
    wire [33:0] i_pivot51_obs_key_to_virtual_key89_a;
    wire [33:0] i_pivot51_obs_key_to_virtual_key89_b;
    logic [33:0] i_pivot51_obs_key_to_virtual_key89_o;
    wire [0:0] i_pivot51_obs_key_to_virtual_key89_c;
    wire [33:0] i_pivot53_obs_key_to_virtual_key47_a;
    wire [33:0] i_pivot53_obs_key_to_virtual_key47_b;
    logic [33:0] i_pivot53_obs_key_to_virtual_key47_o;
    wire [0:0] i_pivot53_obs_key_to_virtual_key47_c;
    wire [33:0] i_pivot55_obs_key_to_virtual_key91_a;
    wire [33:0] i_pivot55_obs_key_to_virtual_key91_b;
    logic [33:0] i_pivot55_obs_key_to_virtual_key91_o;
    wire [0:0] i_pivot55_obs_key_to_virtual_key91_c;
    wire [33:0] i_pivot57_obs_key_to_virtual_key49_a;
    wire [33:0] i_pivot57_obs_key_to_virtual_key49_b;
    logic [33:0] i_pivot57_obs_key_to_virtual_key49_o;
    wire [0:0] i_pivot57_obs_key_to_virtual_key49_c;
    wire [33:0] i_pivot59_obs_key_to_virtual_key25_a;
    wire [33:0] i_pivot59_obs_key_to_virtual_key25_b;
    logic [33:0] i_pivot59_obs_key_to_virtual_key25_o;
    wire [0:0] i_pivot59_obs_key_to_virtual_key25_c;
    wire [33:0] i_pivot61_obs_key_to_virtual_key93_a;
    wire [33:0] i_pivot61_obs_key_to_virtual_key93_b;
    logic [33:0] i_pivot61_obs_key_to_virtual_key93_o;
    wire [0:0] i_pivot61_obs_key_to_virtual_key93_c;
    wire [33:0] i_pivot63_obs_key_to_virtual_key51_a;
    wire [33:0] i_pivot63_obs_key_to_virtual_key51_b;
    logic [33:0] i_pivot63_obs_key_to_virtual_key51_o;
    wire [0:0] i_pivot63_obs_key_to_virtual_key51_c;
    wire [33:0] i_pivot65_obs_key_to_virtual_key95_a;
    wire [33:0] i_pivot65_obs_key_to_virtual_key95_b;
    logic [33:0] i_pivot65_obs_key_to_virtual_key95_o;
    wire [0:0] i_pivot65_obs_key_to_virtual_key95_c;
    wire [33:0] i_pivot67_obs_key_to_virtual_key97_a;
    wire [33:0] i_pivot67_obs_key_to_virtual_key97_b;
    logic [33:0] i_pivot67_obs_key_to_virtual_key97_o;
    wire [0:0] i_pivot67_obs_key_to_virtual_key97_c;
    wire [33:0] i_pivot69_obs_key_to_virtual_key53_a;
    wire [33:0] i_pivot69_obs_key_to_virtual_key53_b;
    logic [33:0] i_pivot69_obs_key_to_virtual_key53_o;
    wire [0:0] i_pivot69_obs_key_to_virtual_key53_c;
    wire [33:0] i_pivot71_obs_key_to_virtual_key27_a;
    wire [33:0] i_pivot71_obs_key_to_virtual_key27_b;
    logic [33:0] i_pivot71_obs_key_to_virtual_key27_o;
    wire [0:0] i_pivot71_obs_key_to_virtual_key27_c;
    wire [33:0] i_pivot73_obs_key_to_virtual_key15_a;
    wire [33:0] i_pivot73_obs_key_to_virtual_key15_b;
    logic [33:0] i_pivot73_obs_key_to_virtual_key15_o;
    wire [0:0] i_pivot73_obs_key_to_virtual_key15_c;
    wire [33:0] i_pivot77_obs_key_to_virtual_key99_a;
    wire [33:0] i_pivot77_obs_key_to_virtual_key99_b;
    logic [33:0] i_pivot77_obs_key_to_virtual_key99_o;
    wire [0:0] i_pivot77_obs_key_to_virtual_key99_c;
    wire [33:0] i_pivot79_obs_key_to_virtual_key55_a;
    wire [33:0] i_pivot79_obs_key_to_virtual_key55_b;
    logic [33:0] i_pivot79_obs_key_to_virtual_key55_o;
    wire [0:0] i_pivot79_obs_key_to_virtual_key55_c;
    wire [33:0] i_pivot81_obs_key_to_virtual_key101_a;
    wire [33:0] i_pivot81_obs_key_to_virtual_key101_b;
    logic [33:0] i_pivot81_obs_key_to_virtual_key101_o;
    wire [0:0] i_pivot81_obs_key_to_virtual_key101_c;
    wire [33:0] i_pivot85_obs_key_to_virtual_key103_a;
    wire [33:0] i_pivot85_obs_key_to_virtual_key103_b;
    logic [33:0] i_pivot85_obs_key_to_virtual_key103_o;
    wire [0:0] i_pivot85_obs_key_to_virtual_key103_c;
    wire [33:0] i_pivot87_obs_key_to_virtual_key57_a;
    wire [33:0] i_pivot87_obs_key_to_virtual_key57_b;
    logic [33:0] i_pivot87_obs_key_to_virtual_key57_o;
    wire [0:0] i_pivot87_obs_key_to_virtual_key57_c;
    wire [33:0] i_pivot89_obs_key_to_virtual_key29_a;
    wire [33:0] i_pivot89_obs_key_to_virtual_key29_b;
    logic [33:0] i_pivot89_obs_key_to_virtual_key29_o;
    wire [0:0] i_pivot89_obs_key_to_virtual_key29_c;
    wire [33:0] i_pivot91_obs_key_to_virtual_key105_a;
    wire [33:0] i_pivot91_obs_key_to_virtual_key105_b;
    logic [33:0] i_pivot91_obs_key_to_virtual_key105_o;
    wire [0:0] i_pivot91_obs_key_to_virtual_key105_c;
    wire [33:0] i_pivot93_obs_key_to_virtual_key59_a;
    wire [33:0] i_pivot93_obs_key_to_virtual_key59_b;
    logic [33:0] i_pivot93_obs_key_to_virtual_key59_o;
    wire [0:0] i_pivot93_obs_key_to_virtual_key59_c;
    wire [33:0] i_pivot95_obs_key_to_virtual_key107_a;
    wire [33:0] i_pivot95_obs_key_to_virtual_key107_b;
    logic [33:0] i_pivot95_obs_key_to_virtual_key107_o;
    wire [0:0] i_pivot95_obs_key_to_virtual_key107_c;
    wire [33:0] i_pivot97_obs_key_to_virtual_key109_a;
    wire [33:0] i_pivot97_obs_key_to_virtual_key109_b;
    logic [33:0] i_pivot97_obs_key_to_virtual_key109_o;
    wire [0:0] i_pivot97_obs_key_to_virtual_key109_c;
    wire [33:0] i_pivot99_obs_key_to_virtual_key61_a;
    wire [33:0] i_pivot99_obs_key_to_virtual_key61_b;
    logic [33:0] i_pivot99_obs_key_to_virtual_key61_o;
    wire [0:0] i_pivot99_obs_key_to_virtual_key61_c;
    wire [28:0] i_sel_bits966_obs_key_to_virtual_key215_vt_const_31_q;
    wire [31:0] i_sel_bits966_obs_key_to_virtual_key215_vt_join_q;
    wire [2:0] i_sel_bits966_obs_key_to_virtual_key215_vt_select_2_b;
    wire [31:0] i_sel_bits_obs_key_to_virtual_key207_q;
    wire [31:0] i_sel_bits_obs_key_to_virtual_key207_vt_join_q;
    wire [2:0] i_sel_bits_obs_key_to_virtual_key207_vt_select_2_b;
    wire [5:0] i_sel_shr974_obs_key_to_virtual_key220_vt_const_31_q;
    wire [31:0] i_sel_shr974_obs_key_to_virtual_key220_vt_join_q;
    wire [25:0] i_sel_shr974_obs_key_to_virtual_key220_vt_select_25_b;
    wire [2:0] i_sel_shr_obs_key_to_virtual_key214_vt_const_31_q;
    wire [31:0] i_sel_shr_obs_key_to_virtual_key214_vt_join_q;
    wire [28:0] i_sel_shr_obs_key_to_virtual_key214_vt_select_28_b;
    wire [0:0] i_switchleaf75_obs_key_to_virtual_key143_q;
    wire [0:0] i_switchleaf83_not_obs_key_to_virtual_key147_q;
    wire [0:0] i_switchleaf83_obs_key_to_virtual_key145_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key174_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key177_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key180_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key183_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key183_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key186_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key186_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key189_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key192_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key195_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key198_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key201_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key204_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key204_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key223_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key230_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key230_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key233_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key246_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key246_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key249_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key256_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key259_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key264_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key264_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key295_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key295_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key302_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key302_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key305_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key305_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key311_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key311_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key316_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key316_q;
    wire [0:0] i_unnamed_obs_key_to_virtual_key368_qi;
    reg [0:0] i_unnamed_obs_key_to_virtual_key368_q;
    wire [33:0] i_unnamed_obs_key_to_virtual_key375_a;
    wire [33:0] i_unnamed_obs_key_to_virtual_key375_b;
    logic [33:0] i_unnamed_obs_key_to_virtual_key375_o;
    wire [0:0] i_unnamed_obs_key_to_virtual_key375_c;
    wire [33:0] i_unnamed_obs_key_to_virtual_key385_a;
    wire [33:0] i_unnamed_obs_key_to_virtual_key385_b;
    logic [33:0] i_unnamed_obs_key_to_virtual_key385_o;
    wire [0:0] i_unnamed_obs_key_to_virtual_key385_c;
    wire [31:0] c_i32_128500_recast_x_q;
    wire [31:0] c_i32_129473_recast_x_q;
    wire [31:0] c_i32_130472_recast_x_q;
    wire [31:0] c_i32_131471_recast_x_q;
    wire [31:0] c_i32_132470_recast_x_q;
    wire [31:0] c_i32_133497_recast_x_q;
    wire [31:0] c_i32_134469_recast_x_q;
    wire [31:0] c_i32_135487_recast_x_q;
    wire [31:0] c_i32_136468_recast_x_q;
    wire [31:0] c_i32_137488_recast_x_q;
    wire [31:0] c_i32_138492_recast_x_q;
    wire [31:0] c_i32_139499_recast_x_q;
    wire [31:0] c_i32_140489_recast_x_q;
    wire [31:0] c_i32_141493_recast_x_q;
    wire [31:0] c_i32_142467_recast_x_q;
    wire [31:0] c_i32_143496_recast_x_q;
    wire [31:0] c_i32_144486_recast_x_q;
    wire [31:0] c_i32_145466_recast_x_q;
    wire [31:0] c_i32_146490_recast_x_q;
    wire [31:0] c_i32_147465_recast_x_q;
    wire [31:0] c_i32_148491_recast_x_q;
    wire [31:0] c_i32_149494_recast_x_q;
    wire [31:0] c_i32_150495_recast_x_q;
    wire [31:0] c_i32_151464_recast_x_q;
    wire [31:0] c_i32_152463_recast_x_q;
    wire [31:0] c_i32_153498_recast_x_q;
    wire [31:0] c_i32_154393_recast_x_q;
    wire [31:0] c_i32_155414_recast_x_q;
    wire [31:0] c_i32_156435_recast_x_q;
    wire [31:0] c_i32_157403_recast_x_q;
    wire [31:0] c_i32_158415_recast_x_q;
    wire [31:0] c_i32_159436_recast_x_q;
    wire [31:0] c_i32_160398_recast_x_q;
    wire [31:0] c_i32_161416_recast_x_q;
    wire [31:0] c_i32_162437_recast_x_q;
    wire [31:0] c_i32_163404_recast_x_q;
    wire [31:0] c_i32_164438_recast_x_q;
    wire [31:0] c_i32_165417_recast_x_q;
    wire [31:0] c_i32_166439_recast_x_q;
    wire [31:0] c_i32_167395_recast_x_q;
    wire [31:0] c_i32_168418_recast_x_q;
    wire [31:0] c_i32_170440_recast_x_q;
    wire [31:0] c_i32_171405_recast_x_q;
    wire [31:0] c_i32_172441_recast_x_q;
    wire [31:0] c_i32_173419_recast_x_q;
    wire [31:0] c_i32_174442_recast_x_q;
    wire [31:0] c_i32_176399_recast_x_q;
    wire [31:0] c_i32_177420_recast_x_q;
    wire [31:0] c_i32_178443_recast_x_q;
    wire [31:0] c_i32_179406_recast_x_q;
    wire [31:0] c_i32_180444_recast_x_q;
    wire [31:0] c_i32_181421_recast_x_q;
    wire [31:0] c_i32_182445_recast_x_q;
    wire [31:0] c_i32_183392_recast_x_q;
    wire [31:0] c_i32_184422_recast_x_q;
    wire [31:0] c_i32_185446_recast_x_q;
    wire [31:0] c_i32_186407_recast_x_q;
    wire [31:0] c_i32_187423_recast_x_q;
    wire [31:0] c_i32_188447_recast_x_q;
    wire [31:0] c_i32_189400_recast_x_q;
    wire [31:0] c_i32_190424_recast_x_q;
    wire [31:0] c_i32_191448_recast_x_q;
    wire [31:0] c_i32_192408_recast_x_q;
    wire [31:0] c_i32_193449_recast_x_q;
    wire [31:0] c_i32_194425_recast_x_q;
    wire [31:0] c_i32_195450_recast_x_q;
    wire [31:0] c_i32_196396_recast_x_q;
    wire [31:0] c_i32_197426_recast_x_q;
    wire [31:0] c_i32_198451_recast_x_q;
    wire [31:0] c_i32_199409_recast_x_q;
    wire [31:0] c_i32_200427_recast_x_q;
    wire [31:0] c_i32_201452_recast_x_q;
    wire [31:0] c_i32_202401_recast_x_q;
    wire [31:0] c_i32_203428_recast_x_q;
    wire [31:0] c_i32_204453_recast_x_q;
    wire [31:0] c_i32_205410_recast_x_q;
    wire [31:0] c_i32_206454_recast_x_q;
    wire [31:0] c_i32_207429_recast_x_q;
    wire [31:0] c_i32_208455_recast_x_q;
    wire [31:0] c_i32_209394_recast_x_q;
    wire [31:0] c_i32_210430_recast_x_q;
    wire [31:0] c_i32_211456_recast_x_q;
    wire [31:0] c_i32_212411_recast_x_q;
    wire [31:0] c_i32_213431_recast_x_q;
    wire [31:0] c_i32_214457_recast_x_q;
    wire [31:0] c_i32_215402_recast_x_q;
    wire [31:0] c_i32_216432_recast_x_q;
    wire [31:0] c_i32_217458_recast_x_q;
    wire [31:0] c_i32_218412_recast_x_q;
    wire [31:0] c_i32_219459_recast_x_q;
    wire [31:0] c_i32_220433_recast_x_q;
    wire [31:0] c_i32_221460_recast_x_q;
    wire [31:0] c_i32_222397_recast_x_q;
    wire [31:0] c_i32_223434_recast_x_q;
    wire [31:0] c_i32_224461_recast_x_q;
    wire [31:0] c_i32_225413_recast_x_q;
    wire [31:0] c_i32_235501_recast_x_q;
    wire [0:0] dupName_0_comparator_x_qi;
    reg [0:0] dupName_0_comparator_x_q;
    wire [0:0] dupName_1_comparator_x_qi;
    reg [0:0] dupName_1_comparator_x_q;
    wire [0:0] dupName_2_comparator_x_qi;
    reg [0:0] dupName_2_comparator_x_q;
    wire [0:0] dupName_3_comparator_x_qi;
    reg [0:0] dupName_3_comparator_x_q;
    wire [0:0] dupName_4_comparator_x_qi;
    reg [0:0] dupName_4_comparator_x_q;
    wire [0:0] dupName_5_comparator_x_qi;
    reg [0:0] dupName_5_comparator_x_q;
    wire [0:0] dupName_7_comparator_x_qi;
    reg [0:0] dupName_7_comparator_x_q;
    wire [0:0] dupName_10_comparator_x_q;
    wire [0:0] dupName_11_comparator_x_q;
    wire [0:0] dupName_12_comparator_x_q;
    wire [0:0] dupName_13_comparator_x_q;
    wire [0:0] dupName_14_comparator_x_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    wire [2:0] i_sel_bits966_obs_key_to_virtual_key215_BitSelect_for_a_b;
    wire [31:0] i_sel_bits966_obs_key_to_virtual_key215_join_q;
    wire [29:0] rightShiftStage0Idx1Rng2_uid541_i_sel_shr974_obs_key_to_virtual_key0_shift_x_b;
    wire [1:0] rightShiftStage0Idx1Pad2_uid542_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
    wire [31:0] rightShiftStage0Idx1_uid543_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
    wire [0:0] rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_s;
    reg [31:0] rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
    wire [27:0] rightShiftStage1Idx1Rng4_uid546_i_sel_shr974_obs_key_to_virtual_key0_shift_x_b;
    wire [3:0] rightShiftStage1Idx1Pad4_uid547_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
    wire [31:0] rightShiftStage1Idx1_uid548_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
    wire [0:0] rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_s;
    reg [31:0] rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
    wire [30:0] rightShiftStage0Idx1Rng1_uid554_i_sel_shr_obs_key_to_virtual_key0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid556_i_sel_shr_obs_key_to_virtual_key0_shift_x_q;
    wire [0:0] rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_s;
    reg [31:0] rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_q;
    wire [29:0] rightShiftStage1Idx1Rng2_uid559_i_sel_shr_obs_key_to_virtual_key0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid561_i_sel_shr_obs_key_to_virtual_key0_shift_x_q;
    wire [0:0] rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_s;
    reg [31:0] rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_q;
    reg [0:0] redist0_valid_fanout_reg0_q_5_q;
    reg [0:0] redist0_valid_fanout_reg0_q_5_delay_0;
    reg [0:0] redist0_valid_fanout_reg0_q_5_delay_1;
    reg [0:0] redist0_valid_fanout_reg0_q_5_delay_2;
    reg [0:0] redist0_valid_fanout_reg0_q_5_delay_3;
    reg [31:0] redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q;
    reg [31:0] redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q;
    reg [31:0] redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q;
    reg [31:0] redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q;
    reg [31:0] redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q;
    reg [31:0] redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q;
    reg [63:0] redist20_sync_together504_aunroll_x_in_c1_eni1_18_tpl_1_q;
    reg [63:0] redist21_sync_together504_aunroll_x_in_c1_eni1_19_tpl_1_q;
    reg [63:0] redist23_sync_together504_aunroll_x_in_c1_eni1_21_tpl_1_q;
    reg [63:0] redist24_sync_together504_aunroll_x_in_c1_eni1_22_tpl_1_q;
    reg [63:0] redist26_sync_together504_aunroll_x_in_c1_eni1_24_tpl_1_q;
    reg [63:0] redist27_sync_together504_aunroll_x_in_c1_eni1_25_tpl_1_q;
    reg [63:0] redist28_sync_together504_aunroll_x_in_c1_eni1_26_tpl_1_q;
    reg [63:0] redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_q;
    reg [63:0] redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_delay_0;
    reg [63:0] redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_q;
    reg [63:0] redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_delay_0;
    reg [63:0] redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_q;
    reg [63:0] redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_delay_0;
    reg [63:0] redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_q;
    reg [63:0] redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_delay_0;
    reg [63:0] redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_q;
    reg [63:0] redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_delay_0;
    reg [63:0] redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_q;
    reg [63:0] redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_delay_0;
    reg [63:0] redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2_q;
    reg [63:0] redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2_delay_0;
    reg [63:0] redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_q;
    reg [63:0] redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_delay_0;
    reg [63:0] redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_q;
    reg [63:0] redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_delay_0;
    reg [63:0] redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_q;
    reg [63:0] redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_delay_0;
    reg [0:0] redist111_sync_together504_aunroll_x_in_i_valid_13_q;
    reg [0:0] redist112_i_unnamed_obs_key_to_virtual_key368_q_8_q;
    reg [0:0] redist113_i_unnamed_obs_key_to_virtual_key316_q_4_q;
    reg [0:0] redist113_i_unnamed_obs_key_to_virtual_key316_q_4_delay_0;
    reg [0:0] redist113_i_unnamed_obs_key_to_virtual_key316_q_4_delay_1;
    reg [0:0] redist114_i_unnamed_obs_key_to_virtual_key311_q_4_q;
    reg [0:0] redist114_i_unnamed_obs_key_to_virtual_key311_q_4_delay_0;
    reg [0:0] redist114_i_unnamed_obs_key_to_virtual_key311_q_4_delay_1;
    reg [0:0] redist115_i_unnamed_obs_key_to_virtual_key305_q_3_q;
    reg [0:0] redist115_i_unnamed_obs_key_to_virtual_key305_q_3_delay_0;
    reg [0:0] redist116_i_unnamed_obs_key_to_virtual_key302_q_3_q;
    reg [0:0] redist116_i_unnamed_obs_key_to_virtual_key302_q_3_delay_0;
    reg [0:0] redist117_i_unnamed_obs_key_to_virtual_key295_q_3_q;
    reg [0:0] redist117_i_unnamed_obs_key_to_virtual_key295_q_3_delay_0;
    reg [0:0] redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_q;
    reg [0:0] redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_0;
    reg [0:0] redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_1;
    reg [0:0] redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_2;
    reg [0:0] redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_3;
    reg [0:0] redist119_i_switchleaf75_obs_key_to_virtual_key143_q_7_q;
    reg [0:0] redist120_i_pivot93_obs_key_to_virtual_key59_c_1_q;
    reg [0:0] redist121_i_pivot89_obs_key_to_virtual_key29_c_4_q;
    reg [0:0] redist121_i_pivot89_obs_key_to_virtual_key29_c_4_delay_0;
    reg [0:0] redist121_i_pivot89_obs_key_to_virtual_key29_c_4_delay_1;
    reg [0:0] redist122_i_pivot87_obs_key_to_virtual_key57_c_4_q;
    reg [0:0] redist122_i_pivot87_obs_key_to_virtual_key57_c_4_delay_0;
    reg [0:0] redist122_i_pivot87_obs_key_to_virtual_key57_c_4_delay_1;
    reg [0:0] redist123_i_pivot85_obs_key_to_virtual_key103_c_4_q;
    reg [0:0] redist123_i_pivot85_obs_key_to_virtual_key103_c_4_delay_0;
    reg [0:0] redist123_i_pivot85_obs_key_to_virtual_key103_c_4_delay_1;
    reg [0:0] redist124_i_pivot79_obs_key_to_virtual_key55_c_1_q;
    reg [0:0] redist125_i_pivot77_obs_key_to_virtual_key99_c_4_q;
    reg [0:0] redist125_i_pivot77_obs_key_to_virtual_key99_c_4_delay_0;
    reg [0:0] redist125_i_pivot77_obs_key_to_virtual_key99_c_4_delay_1;
    reg [0:0] redist126_i_pivot215_obs_key_to_virtual_key3_c_6_q;
    reg [0:0] redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_0;
    reg [0:0] redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_1;
    reg [0:0] redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_2;
    reg [0:0] redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_3;
    reg [0:0] redist127_i_pivot213_obs_key_to_virtual_key7_c_6_q;
    reg [0:0] redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_0;
    reg [0:0] redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_1;
    reg [0:0] redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_2;
    reg [0:0] redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_3;
    reg [0:0] redist128_i_pivot185_obs_key_to_virtual_key87_c_4_q;
    reg [0:0] redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_0;
    reg [0:0] redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_1;
    reg [0:0] redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_2;
    reg [0:0] redist129_i_pivot179_obs_key_to_virtual_key43_c_6_q;
    reg [0:0] redist130_i_pivot175_obs_key_to_virtual_key139_c_1_q;
    reg [0:0] redist131_i_pivot173_obs_key_to_virtual_key137_c_5_q;
    reg [0:0] redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_0;
    reg [0:0] redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_1;
    reg [0:0] redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_2;
    reg [0:0] redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_3;
    reg [0:0] redist132_i_pivot165_obs_key_to_virtual_key81_c_6_q;
    reg [0:0] redist133_i_pivot163_obs_key_to_virtual_key133_c_6_q;
    reg [0:0] redist134_i_pivot161_obs_key_to_virtual_key79_c_6_q;
    reg [0:0] redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_0;
    reg [0:0] redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_1;
    reg [0:0] redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_2;
    reg [0:0] redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_3;
    reg [0:0] redist135_i_pivot153_obs_key_to_virtual_key39_c_4_q;
    reg [0:0] redist135_i_pivot153_obs_key_to_virtual_key39_c_4_delay_0;
    reg [0:0] redist135_i_pivot153_obs_key_to_virtual_key39_c_4_delay_1;
    reg [0:0] redist136_i_pivot151_obs_key_to_virtual_key77_c_2_q;
    reg [0:0] redist137_i_pivot147_obs_key_to_virtual_key127_c_1_q;
    reg [0:0] redist138_i_pivot143_obs_key_to_virtual_key125_c_6_q;
    reg [0:0] redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_0;
    reg [0:0] redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_1;
    reg [0:0] redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_2;
    reg [0:0] redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_3;
    reg [0:0] redist139_i_pivot111_obs_key_to_virtual_key63_c_6_q;
    reg [0:0] redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_0;
    reg [0:0] redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_1;
    reg [0:0] redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_2;
    reg [0:0] redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_3;
    reg [0:0] redist140_i_pivot103_obs_key_to_virtual_key17_c_4_q;
    reg [0:0] redist140_i_pivot103_obs_key_to_virtual_key17_c_4_delay_0;
    reg [0:0] redist140_i_pivot103_obs_key_to_virtual_key17_c_4_delay_1;
    reg [0:0] redist141_i_acl_950_obs_key_to_virtual_key387_q_8_q;
    reg [0:0] redist142_i_acl_925_obs_key_to_virtual_key373_q_9_q;
    reg [0:0] redist143_i_acl_919_obs_key_to_virtual_key371_q_14_q;
    reg [0:0] redist144_i_acl_906_obs_key_to_virtual_key366_q_8_q;
    reg [0:0] redist145_i_acl_898_obs_key_to_virtual_key364_q_8_q;
    reg [0:0] redist146_i_acl_890_obs_key_to_virtual_key362_q_7_q;
    reg [0:0] redist147_i_acl_883_obs_key_to_virtual_key360_q_7_q;
    reg [0:0] redist148_i_acl_879_obs_key_to_virtual_key358_q_7_q;
    reg [0:0] redist149_i_acl_872_obs_key_to_virtual_key356_q_7_q;
    reg [0:0] redist150_i_acl_863_obs_key_to_virtual_key354_q_7_q;
    reg [0:0] redist151_i_acl_857_obs_key_to_virtual_key352_q_7_q;
    reg [0:0] redist152_i_acl_850_obs_key_to_virtual_key350_q_7_q;
    reg [0:0] redist153_i_acl_844_obs_key_to_virtual_key348_q_6_q;
    reg [0:0] redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_0;
    reg [0:0] redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_1;
    reg [0:0] redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_2;
    reg [0:0] redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_3;
    reg [0:0] redist154_i_acl_837_obs_key_to_virtual_key346_q_6_q;
    reg [0:0] redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_0;
    reg [0:0] redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_1;
    reg [0:0] redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_2;
    reg [0:0] redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_3;
    reg [0:0] redist155_i_acl_824_obs_key_to_virtual_key343_q_6_q;
    reg [0:0] redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_0;
    reg [0:0] redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_1;
    reg [0:0] redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_2;
    reg [0:0] redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_3;
    reg [0:0] redist156_i_acl_817_obs_key_to_virtual_key341_q_6_q;
    reg [0:0] redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_0;
    reg [0:0] redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_1;
    reg [0:0] redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_2;
    reg [0:0] redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_3;
    reg [0:0] redist157_i_acl_809_obs_key_to_virtual_key339_q_6_q;
    reg [0:0] redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_0;
    reg [0:0] redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_1;
    reg [0:0] redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_2;
    reg [0:0] redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_3;
    reg [0:0] redist158_i_acl_803_obs_key_to_virtual_key337_q_6_q;
    reg [0:0] redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_0;
    reg [0:0] redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_1;
    reg [0:0] redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_2;
    reg [0:0] redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_3;
    reg [0:0] redist159_i_acl_796_obs_key_to_virtual_key335_q_5_q;
    reg [0:0] redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_0;
    reg [0:0] redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_1;
    reg [0:0] redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_2;
    reg [0:0] redist160_i_acl_788_obs_key_to_virtual_key333_q_5_q;
    reg [0:0] redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_0;
    reg [0:0] redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_1;
    reg [0:0] redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_2;
    reg [0:0] redist161_i_acl_781_obs_key_to_virtual_key331_q_5_q;
    reg [0:0] redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_0;
    reg [0:0] redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_1;
    reg [0:0] redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_2;
    reg [0:0] redist162_i_acl_777_obs_key_to_virtual_key329_q_5_q;
    reg [0:0] redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_0;
    reg [0:0] redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_1;
    reg [0:0] redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_2;
    reg [0:0] redist163_i_acl_770_obs_key_to_virtual_key327_q_5_q;
    reg [0:0] redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_0;
    reg [0:0] redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_1;
    reg [0:0] redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_2;
    reg [0:0] redist164_i_acl_761_obs_key_to_virtual_key325_q_5_q;
    reg [0:0] redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_0;
    reg [0:0] redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_1;
    reg [0:0] redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_2;
    reg [0:0] redist165_i_acl_758_obs_key_to_virtual_key323_q_5_q;
    reg [0:0] redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_0;
    reg [0:0] redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_1;
    reg [0:0] redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_2;
    reg [0:0] redist166_i_acl_749_obs_key_to_virtual_key321_q_4_q;
    reg [0:0] redist166_i_acl_749_obs_key_to_virtual_key321_q_4_delay_0;
    reg [0:0] redist166_i_acl_749_obs_key_to_virtual_key321_q_4_delay_1;
    reg [0:0] redist167_i_acl_741_obs_key_to_virtual_key319_q_4_q;
    reg [0:0] redist167_i_acl_741_obs_key_to_virtual_key319_q_4_delay_0;
    reg [0:0] redist167_i_acl_741_obs_key_to_virtual_key319_q_4_delay_1;
    reg [0:0] redist168_i_acl_727_obs_key_to_virtual_key314_q_4_q;
    reg [0:0] redist168_i_acl_727_obs_key_to_virtual_key314_q_4_delay_0;
    reg [0:0] redist168_i_acl_727_obs_key_to_virtual_key314_q_4_delay_1;
    reg [0:0] redist169_i_acl_713_obs_key_to_virtual_key309_q_4_q;
    reg [0:0] redist169_i_acl_713_obs_key_to_virtual_key309_q_4_delay_0;
    reg [0:0] redist169_i_acl_713_obs_key_to_virtual_key309_q_4_delay_1;
    reg [0:0] redist170_i_acl_688_obs_key_to_virtual_key300_q_3_q;
    reg [0:0] redist170_i_acl_688_obs_key_to_virtual_key300_q_3_delay_0;
    reg [0:0] redist171_i_acl_678_obs_key_to_virtual_key298_q_3_q;
    reg [0:0] redist171_i_acl_678_obs_key_to_virtual_key298_q_3_delay_0;
    reg [0:0] redist172_i_acl_663_obs_key_to_virtual_key293_q_8_q;
    reg [0:0] redist173_i_acl_656_obs_key_to_virtual_key291_q_8_q;
    reg [0:0] redist174_i_acl_649_obs_key_to_virtual_key289_q_2_q;
    reg [0:0] redist175_i_acl_644_obs_key_to_virtual_key287_q_2_q;
    reg [0:0] redist176_i_acl_637_obs_key_to_virtual_key285_q_2_q;
    reg [0:0] redist177_i_acl_629_obs_key_to_virtual_key283_q_2_q;
    reg [0:0] redist178_i_acl_623_obs_key_to_virtual_key281_q_2_q;
    reg [0:0] redist179_i_acl_616_obs_key_to_virtual_key279_q_2_q;
    reg [0:0] redist180_i_acl_609_obs_key_to_virtual_key277_q_2_q;
    reg [0:0] redist181_i_acl_518_obs_key_to_virtual_key244_q_2_q;
    reg [63:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_outputreg0_q;
    wire redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_reset0;
    wire [63:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_ia;
    wire [3:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_aa;
    wire [3:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_ab;
    wire [63:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_iq;
    wire [63:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_q;
    wire [3:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_i;
    (* preserve *) reg redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_eq;
    reg [3:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_wraddr_q;
    wire [4:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_last_q;
    wire [4:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmp_b;
    wire [0:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmpReg_q;
    wire [0:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_notEnable_q;
    wire [0:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_sticky_ena_q;
    wire [0:0] redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_enaAnd_q;
    reg [63:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_outputreg0_q;
    wire redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_reset0;
    wire [63:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_ia;
    wire [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_aa;
    wire [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_ab;
    wire [63:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_iq;
    wire [63:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_q;
    wire [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_i;
    reg [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_cmpReg_q;
    wire [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_notEnable_q;
    wire [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_sticky_ena_q;
    wire [0:0] redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_enaAnd_q;
    reg [63:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_outputreg0_q;
    wire redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_reset0;
    wire [63:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_ia;
    wire [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_aa;
    wire [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_ab;
    wire [63:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_iq;
    wire [63:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_q;
    wire [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_i;
    reg [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_cmpReg_q;
    wire [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_notEnable_q;
    wire [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_sticky_ena_q;
    wire [0:0] redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_enaAnd_q;
    reg [63:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_outputreg0_q;
    wire redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_reset0;
    wire [63:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_ia;
    wire [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_aa;
    wire [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_ab;
    wire [63:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_iq;
    wire [63:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_q;
    wire [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_i;
    reg [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_cmpReg_q;
    wire [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_notEnable_q;
    wire [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_sticky_ena_q;
    wire [0:0] redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_enaAnd_q;
    reg [63:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_outputreg0_q;
    wire redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_reset0;
    wire [63:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_ia;
    wire [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_aa;
    wire [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_ab;
    wire [63:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_iq;
    wire [63:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_q;
    wire [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i;
    reg [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg_q;
    wire [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_notEnable_q;
    wire [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q;
    wire [0:0] redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_enaAnd_q;
    reg [63:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_outputreg0_q;
    wire redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_reset0;
    wire [63:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_ia;
    wire [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_aa;
    wire [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_ab;
    wire [63:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_iq;
    wire [63:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_q;
    wire [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i;
    reg [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg_q;
    wire [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_notEnable_q;
    wire [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q;
    wire [0:0] redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_enaAnd_q;
    reg [63:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_outputreg0_q;
    wire redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_reset0;
    wire [63:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_ia;
    wire [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_aa;
    wire [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_ab;
    wire [63:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_iq;
    wire [63:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_q;
    wire [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i;
    reg [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg_q;
    wire [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_notEnable_q;
    wire [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q;
    wire [0:0] redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_enaAnd_q;
    reg [63:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_outputreg0_q;
    wire redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_reset0;
    wire [63:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_ia;
    wire [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_aa;
    wire [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_ab;
    wire [63:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_iq;
    wire [63:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_q;
    wire [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i;
    reg [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg_q;
    wire [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_notEnable_q;
    wire [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q;
    wire [0:0] redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_enaAnd_q;
    reg [63:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_outputreg0_q;
    wire redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_reset0;
    wire [63:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_ia;
    wire [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_aa;
    wire [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_ab;
    wire [63:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_iq;
    wire [63:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_q;
    wire [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i;
    reg [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg_q;
    wire [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_notEnable_q;
    wire [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q;
    wire [0:0] redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_enaAnd_q;
    reg [63:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_outputreg0_q;
    wire redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_reset0;
    wire [63:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_ia;
    wire [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_aa;
    wire [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_ab;
    wire [63:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_iq;
    wire [63:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_q;
    wire [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i;
    reg [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg_q;
    wire [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_notEnable_q;
    wire [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q;
    wire [0:0] redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_enaAnd_q;
    reg [63:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_outputreg0_q;
    wire redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_reset0;
    wire [63:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_ia;
    wire [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_aa;
    wire [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_ab;
    wire [63:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_iq;
    wire [63:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_q;
    wire [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_i;
    reg [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_cmpReg_q;
    wire [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_notEnable_q;
    wire [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_sticky_ena_q;
    wire [0:0] redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_enaAnd_q;
    wire redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_reset0;
    wire [63:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_ia;
    wire [2:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_aa;
    wire [2:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_ab;
    wire [63:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_iq;
    wire [63:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_q;
    wire [2:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i;
    (* preserve *) reg redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq;
    reg [2:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_wraddr_q;
    wire [2:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_last_q;
    wire [0:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg_q;
    wire [0:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_notEnable_q;
    wire [0:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q;
    wire [0:0] redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_enaAnd_q;
    wire redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_reset0;
    wire [63:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_ia;
    wire [2:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_aa;
    wire [2:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_ab;
    wire [63:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_iq;
    wire [63:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_q;
    wire [2:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i;
    (* preserve *) reg redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq;
    reg [2:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_wraddr_q;
    wire [2:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_last_q;
    wire [0:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg_q;
    wire [0:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_notEnable_q;
    wire [0:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q;
    wire [0:0] redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_enaAnd_q;
    wire redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_reset0;
    wire [63:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_ia;
    wire [1:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_aa;
    wire [1:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_ab;
    wire [63:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_iq;
    wire [63:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_q;
    wire [1:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_i;
    reg [1:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_wraddr_q;
    wire [2:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_last_q;
    wire [2:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmp_b;
    wire [0:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmpReg_q;
    wire [0:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_notEnable_q;
    wire [0:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_sticky_ena_q;
    wire [0:0] redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_enaAnd_q;
    wire redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_reset0;
    wire [63:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_ia;
    wire [2:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_aa;
    wire [2:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_ab;
    wire [63:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_iq;
    wire [63:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_q;
    wire [2:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_i;
    (* preserve *) reg redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_eq;
    reg [2:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_wraddr_q;
    wire [2:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_last_q;
    wire [0:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmpReg_q;
    wire [0:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_notEnable_q;
    wire [0:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_sticky_ena_q;
    wire [0:0] redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_enaAnd_q;
    wire redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_reset0;
    wire [63:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_ia;
    wire [3:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_aa;
    wire [3:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_ab;
    wire [63:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_iq;
    wire [63:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_q;
    wire [3:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_i;
    (* preserve *) reg redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_eq;
    reg [3:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_wraddr_q;
    wire [4:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_last_q;
    wire [4:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmp_b;
    wire [0:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmpReg_q;
    wire [0:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_notEnable_q;
    wire [0:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_sticky_ena_q;
    wire [0:0] redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_enaAnd_q;
    wire redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_reset0;
    wire [63:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_ia;
    wire [3:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_aa;
    wire [3:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_ab;
    wire [63:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_iq;
    wire [63:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_q;
    wire [3:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_i;
    (* preserve *) reg redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_eq;
    reg [3:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_wraddr_q;
    wire [4:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_last_q;
    wire [4:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmp_b;
    wire [0:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmpReg_q;
    wire [0:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_notEnable_q;
    wire [0:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_sticky_ena_q;
    wire [0:0] redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_enaAnd_q;
    wire redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_reset0;
    wire [63:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_ia;
    wire [3:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_aa;
    wire [3:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_ab;
    wire [63:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_iq;
    wire [63:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_q;
    wire [3:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i;
    (* preserve *) reg redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq;
    reg [3:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_wraddr_q;
    wire [4:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_last_q;
    wire [4:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmp_b;
    wire [0:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg_q;
    wire [0:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_notEnable_q;
    wire [0:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q;
    wire [0:0] redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_enaAnd_q;
    wire redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_reset0;
    wire [63:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_ia;
    wire [3:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_aa;
    wire [3:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_ab;
    wire [63:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_iq;
    wire [63:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_q;
    wire [3:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_i;
    (* preserve *) reg redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_eq;
    reg [3:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_wraddr_q;
    wire [4:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_last_q;
    wire [4:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmp_b;
    wire [0:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmpReg_q;
    wire [0:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_notEnable_q;
    wire [0:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_sticky_ena_q;
    wire [0:0] redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_enaAnd_q;
    wire redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_reset0;
    wire [63:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_ia;
    wire [3:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_aa;
    wire [3:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_ab;
    wire [63:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_iq;
    wire [63:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_q;
    wire [3:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_i;
    (* preserve *) reg redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_eq;
    reg [3:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_wraddr_q;
    wire [4:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_last_q;
    wire [4:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmp_b;
    wire [0:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmpReg_q;
    wire [0:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_notEnable_q;
    wire [0:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_sticky_ena_q;
    wire [0:0] redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_enaAnd_q;
    wire redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_reset0;
    wire [63:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_ia;
    wire [3:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_aa;
    wire [3:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_ab;
    wire [63:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_iq;
    wire [63:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_q;
    wire [3:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_i;
    (* preserve *) reg redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_eq;
    reg [3:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_wraddr_q;
    wire [4:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_last_q;
    wire [4:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmp_b;
    wire [0:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmpReg_q;
    wire [0:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_notEnable_q;
    wire [0:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_sticky_ena_q;
    wire [0:0] redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_enaAnd_q;
    wire redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_reset0;
    wire [63:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_ia;
    wire [3:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_aa;
    wire [3:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_ab;
    wire [63:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_iq;
    wire [63:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_q;
    wire [3:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_i;
    (* preserve *) reg redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_eq;
    reg [3:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_wraddr_q;
    wire [4:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_last_q;
    wire [4:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmp_b;
    wire [0:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmpReg_q;
    wire [0:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_notEnable_q;
    wire [0:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_sticky_ena_q;
    wire [0:0] redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_enaAnd_q;
    wire redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_reset0;
    wire [63:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_ia;
    wire [3:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_aa;
    wire [3:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_ab;
    wire [63:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_iq;
    wire [63:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_q;
    wire [3:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_i;
    (* preserve *) reg redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_eq;
    reg [3:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_wraddr_q;
    wire [4:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_last_q;
    wire [4:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmp_b;
    wire [0:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmpReg_q;
    wire [0:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_notEnable_q;
    wire [0:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_sticky_ena_q;
    wire [0:0] redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_enaAnd_q;
    wire redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_reset0;
    wire [63:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_ia;
    wire [3:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_aa;
    wire [3:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_ab;
    wire [63:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_iq;
    wire [63:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_q;
    wire [3:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_i;
    (* preserve *) reg redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_eq;
    reg [3:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_wraddr_q;
    wire [4:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_last_q;
    wire [4:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmp_b;
    wire [0:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmpReg_q;
    wire [0:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_notEnable_q;
    wire [0:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_sticky_ena_q;
    wire [0:0] redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_enaAnd_q;
    wire redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_reset0;
    wire [63:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_ia;
    wire [3:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_aa;
    wire [3:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_ab;
    wire [63:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_iq;
    wire [63:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_q;
    wire [3:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_i;
    (* preserve *) reg redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_eq;
    reg [3:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_wraddr_q;
    wire [4:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_last_q;
    wire [4:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmp_b;
    wire [0:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmpReg_q;
    wire [0:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_notEnable_q;
    wire [0:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_sticky_ena_q;
    wire [0:0] redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_enaAnd_q;
    wire redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_reset0;
    wire [63:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_ia;
    wire [3:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_aa;
    wire [3:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_ab;
    wire [63:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_iq;
    wire [63:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_q;
    wire [3:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_i;
    (* preserve *) reg redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_eq;
    reg [3:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_wraddr_q;
    wire [3:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_last_q;
    wire [0:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmpReg_q;
    wire [0:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_notEnable_q;
    wire [0:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_sticky_ena_q;
    wire [0:0] redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_enaAnd_q;
    wire redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_reset0;
    wire [63:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_ia;
    wire [3:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_aa;
    wire [3:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_ab;
    wire [63:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_iq;
    wire [63:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_q;
    wire [3:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_i;
    (* preserve *) reg redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_eq;
    reg [3:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_wraddr_q;
    wire [4:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_last_q;
    wire [4:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmp_b;
    wire [0:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmpReg_q;
    wire [0:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_notEnable_q;
    wire [0:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_sticky_ena_q;
    wire [0:0] redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_enaAnd_q;
    wire redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_reset0;
    wire [63:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_ia;
    wire [3:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_aa;
    wire [3:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_ab;
    wire [63:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_iq;
    wire [63:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_q;
    wire [3:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_i;
    (* preserve *) reg redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_eq;
    reg [3:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_wraddr_q;
    wire [3:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_last_q;
    wire [0:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmpReg_q;
    wire [0:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_notEnable_q;
    wire [0:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_sticky_ena_q;
    wire [0:0] redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_enaAnd_q;
    wire redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_reset0;
    wire [63:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_ia;
    wire [3:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_aa;
    wire [3:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_ab;
    wire [63:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_iq;
    wire [63:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_q;
    wire [3:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_i;
    (* preserve *) reg redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_eq;
    reg [3:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_wraddr_q;
    wire [4:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_last_q;
    wire [4:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmp_b;
    wire [0:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmpReg_q;
    wire [0:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_notEnable_q;
    wire [0:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_sticky_ena_q;
    wire [0:0] redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_enaAnd_q;
    wire redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_reset0;
    wire [63:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_ia;
    wire [3:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_aa;
    wire [3:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_ab;
    wire [63:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_iq;
    wire [63:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_q;
    wire [3:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_i;
    (* preserve *) reg redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_eq;
    reg [3:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_wraddr_q;
    wire [4:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_last_q;
    wire [4:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmp_b;
    wire [0:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmpReg_q;
    wire [0:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_notEnable_q;
    wire [0:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_sticky_ena_q;
    wire [0:0] redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_enaAnd_q;
    wire redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_reset0;
    wire [63:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_ia;
    wire [3:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_aa;
    wire [3:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_ab;
    wire [63:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_iq;
    wire [63:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_q;
    wire [3:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_i;
    (* preserve *) reg redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_eq;
    reg [3:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_wraddr_q;
    wire [3:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_last_q;
    wire [0:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmpReg_q;
    wire [0:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_notEnable_q;
    wire [0:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_sticky_ena_q;
    wire [0:0] redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_enaAnd_q;
    wire redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_reset0;
    wire [63:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_ia;
    wire [3:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_aa;
    wire [3:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_ab;
    wire [63:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_iq;
    wire [63:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_q;
    wire [3:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_i;
    (* preserve *) reg redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_eq;
    reg [3:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_wraddr_q;
    wire [3:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_last_q;
    wire [0:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmpReg_q;
    wire [0:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_notEnable_q;
    wire [0:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_sticky_ena_q;
    wire [0:0] redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_enaAnd_q;
    wire redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_reset0;
    wire [63:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_ia;
    wire [3:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_aa;
    wire [3:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_ab;
    wire [63:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_iq;
    wire [63:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_q;
    wire [3:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_i;
    (* preserve *) reg redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_eq;
    reg [3:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_wraddr_q;
    wire [4:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_last_q;
    wire [4:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmp_b;
    wire [0:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmpReg_q;
    wire [0:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_notEnable_q;
    wire [0:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_sticky_ena_q;
    wire [0:0] redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_enaAnd_q;
    wire redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_reset0;
    wire [63:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_ia;
    wire [1:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_aa;
    wire [1:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_ab;
    wire [63:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_iq;
    wire [63:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_q;
    wire [1:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_i;
    reg [1:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_wraddr_q;
    wire [2:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_last_q;
    wire [2:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmp_b;
    wire [0:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmpReg_q;
    wire [0:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_notEnable_q;
    wire [0:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_sticky_ena_q;
    wire [0:0] redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_enaAnd_q;
    wire redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_reset0;
    wire [63:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_ia;
    wire [1:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_aa;
    wire [1:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_ab;
    wire [63:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_iq;
    wire [63:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_q;
    wire [1:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_i;
    reg [1:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_wraddr_q;
    wire [2:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_last_q;
    wire [2:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmp_b;
    wire [0:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmpReg_q;
    wire [0:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_notEnable_q;
    wire [0:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_sticky_ena_q;
    wire [0:0] redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_enaAnd_q;
    wire redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_reset0;
    wire [63:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_ia;
    wire [2:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_aa;
    wire [2:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_ab;
    wire [63:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_iq;
    wire [63:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_q;
    wire [2:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_i;
    (* preserve *) reg redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_eq;
    reg [2:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_wraddr_q;
    wire [2:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_last_q;
    wire [0:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmpReg_q;
    wire [0:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_notEnable_q;
    wire [0:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_sticky_ena_q;
    wire [0:0] redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_enaAnd_q;
    wire redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_reset0;
    wire [63:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_ia;
    wire [2:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_aa;
    wire [2:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_ab;
    wire [63:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_iq;
    wire [63:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_q;
    wire [2:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_i;
    (* preserve *) reg redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_eq;
    reg [2:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_wraddr_q;
    wire [2:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_last_q;
    wire [0:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmpReg_q;
    wire [0:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_notEnable_q;
    wire [0:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_sticky_ena_q;
    wire [0:0] redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_enaAnd_q;
    reg [63:0] redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_outputreg0_q;
    wire redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_reset0;
    wire [63:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_ia;
    wire [1:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_aa;
    wire [1:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_ab;
    wire [63:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_iq;
    wire [63:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_q;
    wire [1:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_i;
    reg [1:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_wraddr_q;
    wire [2:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_last_q;
    wire [2:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmp_b;
    wire [0:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmpReg_q;
    wire [0:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_notEnable_q;
    wire [0:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_sticky_ena_q;
    wire [0:0] redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_enaAnd_q;
    reg [63:0] redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_outputreg0_q;
    wire redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_reset0;
    wire [63:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_ia;
    wire [2:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_aa;
    wire [2:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_ab;
    wire [63:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_iq;
    wire [63:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_q;
    wire [2:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_i;
    (* preserve *) reg redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_eq;
    reg [2:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_wraddr_q;
    wire [2:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_last_q;
    wire [0:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmpReg_q;
    wire [0:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_notEnable_q;
    wire [0:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_sticky_ena_q;
    wire [0:0] redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_enaAnd_q;
    wire redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_reset0;
    wire [63:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_ia;
    wire [2:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_aa;
    wire [2:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_ab;
    wire [63:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_iq;
    wire [63:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_q;
    wire [2:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_i;
    (* preserve *) reg redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_eq;
    reg [2:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_wraddr_q;
    wire [2:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_last_q;
    wire [0:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmpReg_q;
    wire [0:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_notEnable_q;
    wire [0:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_sticky_ena_q;
    wire [0:0] redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_enaAnd_q;
    reg [63:0] redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_outputreg0_q;
    wire redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_reset0;
    wire [63:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_ia;
    wire [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_aa;
    wire [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_ab;
    wire [63:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_iq;
    wire [63:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_q;
    wire [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_i;
    reg [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_cmpReg_q;
    wire [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_notEnable_q;
    wire [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_sticky_ena_q;
    wire [0:0] redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_enaAnd_q;
    wire redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_reset0;
    wire [63:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_ia;
    wire [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_aa;
    wire [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_ab;
    wire [63:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_iq;
    wire [63:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_q;
    wire [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_i;
    reg [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_cmpReg_q;
    wire [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_notEnable_q;
    wire [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_sticky_ena_q;
    wire [0:0] redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_enaAnd_q;
    wire redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_reset0;
    wire [63:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_ia;
    wire [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_aa;
    wire [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_ab;
    wire [63:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_iq;
    wire [63:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_q;
    wire [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_i;
    reg [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_cmpReg_q;
    wire [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_notEnable_q;
    wire [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_sticky_ena_q;
    wire [0:0] redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_enaAnd_q;
    wire redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_reset0;
    wire [63:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_ia;
    wire [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_aa;
    wire [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_ab;
    wire [63:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_iq;
    wire [63:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_q;
    wire [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_i;
    reg [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_cmpReg_q;
    wire [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_notEnable_q;
    wire [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_sticky_ena_q;
    wire [0:0] redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_enaAnd_q;
    reg [63:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_outputreg0_q;
    wire redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_reset0;
    wire [63:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_ia;
    wire [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_aa;
    wire [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_ab;
    wire [63:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_iq;
    wire [63:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_q;
    wire [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_i;
    reg [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_cmpReg_q;
    wire [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_notEnable_q;
    wire [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_sticky_ena_q;
    wire [0:0] redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_enaAnd_q;
    reg [63:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_outputreg0_q;
    wire redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_reset0;
    wire [63:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_ia;
    wire [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_aa;
    wire [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_ab;
    wire [63:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_iq;
    wire [63:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_q;
    wire [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_i;
    reg [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_cmpReg_q;
    wire [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_notEnable_q;
    wire [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_sticky_ena_q;
    wire [0:0] redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_enaAnd_q;
    wire redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_reset0;
    wire [63:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_ia;
    wire [2:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_aa;
    wire [2:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_ab;
    wire [63:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_iq;
    wire [63:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_q;
    wire [2:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_i;
    (* preserve *) reg redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_eq;
    reg [2:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_wraddr_q;
    wire [3:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_last_q;
    wire [3:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmp_b;
    wire [0:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmpReg_q;
    wire [0:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_notEnable_q;
    wire [0:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_sticky_ena_q;
    wire [0:0] redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_enaAnd_q;
    reg [63:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_outputreg0_q;
    wire redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_reset0;
    wire [63:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_ia;
    wire [3:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_aa;
    wire [3:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_ab;
    wire [63:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_iq;
    wire [63:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_q;
    wire [3:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_i;
    (* preserve *) reg redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_eq;
    reg [3:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_wraddr_q;
    wire [4:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_last_q;
    wire [4:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmp_b;
    wire [0:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmpReg_q;
    wire [0:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_notEnable_q;
    wire [0:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_sticky_ena_q;
    wire [0:0] redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_enaAnd_q;
    reg [63:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_outputreg0_q;
    wire redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_reset0;
    wire [63:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_ia;
    wire [3:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_aa;
    wire [3:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_ab;
    wire [63:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_iq;
    wire [63:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_q;
    wire [3:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_i;
    (* preserve *) reg redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_eq;
    reg [3:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_wraddr_q;
    wire [4:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_last_q;
    wire [4:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmp_b;
    wire [0:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmpReg_q;
    wire [0:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_notEnable_q;
    wire [0:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_sticky_ena_q;
    wire [0:0] redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_enaAnd_q;
    wire redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_reset0;
    wire [63:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_ia;
    wire [1:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_aa;
    wire [1:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_ab;
    wire [63:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_iq;
    wire [63:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_q;
    wire [1:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_i;
    reg [1:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_wraddr_q;
    wire [2:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_last_q;
    wire [2:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmp_b;
    wire [0:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmpReg_q;
    wire [0:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_notEnable_q;
    wire [0:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_sticky_ena_q;
    wire [0:0] redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_enaAnd_q;
    wire redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_reset0;
    wire [63:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_ia;
    wire [3:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_aa;
    wire [3:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_ab;
    wire [63:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_iq;
    wire [63:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_q;
    wire [3:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_i;
    (* preserve *) reg redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_eq;
    reg [3:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_wraddr_q;
    wire [3:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_last_q;
    wire [0:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmpReg_q;
    wire [0:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_notEnable_q;
    wire [0:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_sticky_ena_q;
    wire [0:0] redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_enaAnd_q;
    wire redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_reset0;
    wire [63:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_ia;
    wire [2:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_aa;
    wire [2:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_ab;
    wire [63:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_iq;
    wire [63:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_q;
    wire [2:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_i;
    reg [2:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_wraddr_q;
    wire [3:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_last_q;
    wire [3:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmp_b;
    wire [0:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmpReg_q;
    wire [0:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_notEnable_q;
    wire [0:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_sticky_ena_q;
    wire [0:0] redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_enaAnd_q;
    wire redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_reset0;
    wire [63:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_ia;
    wire [1:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_aa;
    wire [1:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_ab;
    wire [63:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_iq;
    wire [63:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_q;
    wire [1:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_i;
    (* preserve *) reg redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_eq;
    reg [1:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_wraddr_q;
    wire [1:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_last_q;
    wire [0:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmpReg_q;
    wire [0:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_notEnable_q;
    wire [0:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_sticky_ena_q;
    wire [0:0] redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_enaAnd_q;
    wire redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_reset0;
    wire [63:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_ia;
    wire [2:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_aa;
    wire [2:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_ab;
    wire [63:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_iq;
    wire [63:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_q;
    wire [2:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_i;
    (* preserve *) reg redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_eq;
    reg [2:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_wraddr_q;
    wire [3:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_last_q;
    wire [3:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmp_b;
    wire [0:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmpReg_q;
    wire [0:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_notEnable_q;
    wire [0:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_sticky_ena_q;
    wire [0:0] redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_enaAnd_q;
    wire redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_reset0;
    wire [63:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_ia;
    wire [2:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_aa;
    wire [2:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_ab;
    wire [63:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_iq;
    wire [63:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_q;
    wire [2:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_i;
    (* preserve *) reg redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_eq;
    reg [2:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_wraddr_q;
    wire [3:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_last_q;
    wire [3:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmp_b;
    wire [0:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmpReg_q;
    wire [0:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_notEnable_q;
    wire [0:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_sticky_ena_q;
    wire [0:0] redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_enaAnd_q;
    wire redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_reset0;
    wire [63:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_ia;
    wire [2:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_aa;
    wire [2:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_ab;
    wire [63:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_iq;
    wire [63:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_q;
    wire [2:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_i;
    (* preserve *) reg redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_eq;
    reg [2:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_wraddr_q;
    wire [3:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_last_q;
    wire [3:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmp_b;
    wire [0:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmpReg_q;
    wire [0:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_notEnable_q;
    wire [0:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_sticky_ena_q;
    wire [0:0] redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_enaAnd_q;
    wire redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_reset0;
    wire [63:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_ia;
    wire [2:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_aa;
    wire [2:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_ab;
    wire [63:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_iq;
    wire [63:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_q;
    wire [2:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_i;
    (* preserve *) reg redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_eq;
    reg [2:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_wraddr_q;
    wire [3:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_last_q;
    wire [3:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmp_b;
    wire [0:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmpReg_q;
    wire [0:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_notEnable_q;
    wire [0:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_sticky_ena_q;
    wire [0:0] redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_enaAnd_q;
    reg [63:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_outputreg0_q;
    wire redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_reset0;
    wire [63:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_ia;
    wire [3:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_aa;
    wire [3:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_ab;
    wire [63:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_iq;
    wire [63:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_q;
    wire [3:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i;
    (* preserve *) reg redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq;
    reg [3:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_wraddr_q;
    wire [4:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_last_q;
    wire [4:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmp_b;
    wire [0:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg_q;
    wire [0:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_notEnable_q;
    wire [0:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q;
    wire [0:0] redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_enaAnd_q;
    reg [63:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_outputreg0_q;
    wire redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_reset0;
    wire [63:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_ia;
    wire [3:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_aa;
    wire [3:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_ab;
    wire [63:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_iq;
    wire [63:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_q;
    wire [3:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_i;
    (* preserve *) reg redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_eq;
    reg [3:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_wraddr_q;
    wire [4:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_last_q;
    wire [4:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmp_b;
    wire [0:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmpReg_q;
    wire [0:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_notEnable_q;
    wire [0:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_sticky_ena_q;
    wire [0:0] redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_enaAnd_q;
    reg [63:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_outputreg0_q;
    wire redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_reset0;
    wire [63:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_ia;
    wire [3:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_aa;
    wire [3:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_ab;
    wire [63:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_iq;
    wire [63:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_q;
    wire [3:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i;
    (* preserve *) reg redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq;
    reg [3:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_wraddr_q;
    wire [4:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_last_q;
    wire [4:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmp_b;
    wire [0:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg_q;
    wire [0:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_notEnable_q;
    wire [0:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q;
    wire [0:0] redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_enaAnd_q;
    reg [63:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_outputreg0_q;
    wire redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_reset0;
    wire [63:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_ia;
    wire [3:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_aa;
    wire [3:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_ab;
    wire [63:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_iq;
    wire [63:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_q;
    wire [3:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_i;
    (* preserve *) reg redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_eq;
    reg [3:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_wraddr_q;
    wire [4:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_last_q;
    wire [4:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmp_b;
    wire [0:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmpReg_q;
    wire [0:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_notEnable_q;
    wire [0:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_sticky_ena_q;
    wire [0:0] redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_enaAnd_q;
    reg [63:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_outputreg0_q;
    wire redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_reset0;
    wire [63:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_ia;
    wire [3:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_aa;
    wire [3:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_ab;
    wire [63:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_iq;
    wire [63:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_q;
    wire [3:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_i;
    (* preserve *) reg redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_eq;
    reg [3:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_wraddr_q;
    wire [4:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_last_q;
    wire [4:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmp_b;
    wire [0:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmpReg_q;
    wire [0:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_notEnable_q;
    wire [0:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_sticky_ena_q;
    wire [0:0] redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_enaAnd_q;
    wire redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_reset0;
    wire [63:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_ia;
    wire [3:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_aa;
    wire [3:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_ab;
    wire [63:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_iq;
    wire [63:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_q;
    wire [3:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_i;
    (* preserve *) reg redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_eq;
    reg [3:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_wraddr_q;
    wire [4:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_last_q;
    wire [4:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmp_b;
    wire [0:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmpReg_q;
    wire [0:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_notEnable_q;
    wire [0:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_sticky_ena_q;
    wire [0:0] redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_enaAnd_q;
    wire redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_reset0;
    wire [63:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_ia;
    wire [3:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_aa;
    wire [3:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_ab;
    wire [63:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_iq;
    wire [63:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_q;
    wire [3:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_i;
    (* preserve *) reg redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_eq;
    reg [3:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_wraddr_q;
    wire [4:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_last_q;
    wire [4:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmp_b;
    wire [0:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmpReg_q;
    wire [0:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_notEnable_q;
    wire [0:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_sticky_ena_q;
    wire [0:0] redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_enaAnd_q;
    wire redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_reset0;
    wire [63:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_ia;
    wire [2:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_aa;
    wire [2:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_ab;
    wire [63:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_iq;
    wire [63:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_q;
    wire [2:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_i;
    (* preserve *) reg redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_eq;
    reg [2:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_wraddr_q;
    wire [3:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_last_q;
    wire [3:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmp_b;
    wire [0:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmpReg_q;
    wire [0:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_notEnable_q;
    wire [0:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_sticky_ena_q;
    wire [0:0] redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_enaAnd_q;
    reg [63:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_outputreg0_q;
    wire redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_reset0;
    wire [63:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_ia;
    wire [3:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_aa;
    wire [3:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_ab;
    wire [63:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_iq;
    wire [63:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_q;
    wire [3:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_i;
    (* preserve *) reg redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_eq;
    reg [3:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_wraddr_q;
    wire [4:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_last_q;
    wire [4:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmp_b;
    wire [0:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmpReg_q;
    wire [0:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_notEnable_q;
    wire [0:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_sticky_ena_q;
    wire [0:0] redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_enaAnd_q;
    wire redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_reset0;
    wire [63:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_ia;
    wire [2:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_aa;
    wire [2:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_ab;
    wire [63:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_iq;
    wire [63:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_q;
    wire [2:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i;
    (* preserve *) reg redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq;
    reg [2:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_wraddr_q;
    wire [3:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_last_q;
    wire [3:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmp_b;
    wire [0:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg_q;
    wire [0:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_notEnable_q;
    wire [0:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q;
    wire [0:0] redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_enaAnd_q;
    wire redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_reset0;
    wire [63:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_ia;
    wire [2:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_aa;
    wire [2:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_ab;
    wire [63:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_iq;
    wire [63:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_q;
    wire [2:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_i;
    (* preserve *) reg redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_eq;
    reg [2:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_wraddr_q;
    wire [3:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_last_q;
    wire [3:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmp_b;
    wire [0:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmpReg_q;
    wire [0:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_notEnable_q;
    wire [0:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_sticky_ena_q;
    wire [0:0] redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_enaAnd_q;
    wire redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_reset0;
    wire [63:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_ia;
    wire [2:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_aa;
    wire [2:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_ab;
    wire [63:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_iq;
    wire [63:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_q;
    wire [2:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_i;
    (* preserve *) reg redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_eq;
    reg [2:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_wraddr_q;
    wire [3:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_last_q;
    wire [3:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmp_b;
    wire [0:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmpReg_q;
    wire [0:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_notEnable_q;
    wire [0:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_sticky_ena_q;
    wire [0:0] redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_enaAnd_q;
    wire redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_reset0;
    wire [63:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_ia;
    wire [2:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_aa;
    wire [2:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_ab;
    wire [63:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_iq;
    wire [63:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_q;
    wire [2:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_i;
    (* preserve *) reg redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_eq;
    reg [2:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_wraddr_q;
    wire [3:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_last_q;
    wire [3:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmp_b;
    wire [0:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmpReg_q;
    wire [0:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_notEnable_q;
    wire [0:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_sticky_ena_q;
    wire [0:0] redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_enaAnd_q;
    wire redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_reset0;
    wire [63:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_ia;
    wire [2:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_aa;
    wire [2:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_ab;
    wire [63:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_iq;
    wire [63:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_q;
    wire [2:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_i;
    (* preserve *) reg redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_eq;
    reg [2:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_wraddr_q;
    wire [3:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_last_q;
    wire [3:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmp_b;
    wire [0:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmpReg_q;
    wire [0:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_notEnable_q;
    wire [0:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_sticky_ena_q;
    wire [0:0] redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_enaAnd_q;
    wire redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_reset0;
    wire [63:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_ia;
    wire [2:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_aa;
    wire [2:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_ab;
    wire [63:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_iq;
    wire [63:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_q;
    wire [2:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_i;
    (* preserve *) reg redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_eq;
    reg [2:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_wraddr_q;
    wire [3:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_last_q;
    wire [3:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmp_b;
    wire [0:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmpReg_q;
    wire [0:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_notEnable_q;
    wire [0:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_sticky_ena_q;
    wire [0:0] redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_enaAnd_q;
    wire redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_reset0;
    wire [63:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_ia;
    wire [2:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_aa;
    wire [2:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_ab;
    wire [63:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_iq;
    wire [63:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_q;
    wire [2:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_i;
    (* preserve *) reg redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_eq;
    reg [2:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_wraddr_q;
    wire [3:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_last_q;
    wire [3:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmp_b;
    wire [0:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmpReg_q;
    wire [0:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_notEnable_q;
    wire [0:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_sticky_ena_q;
    wire [0:0] redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_enaAnd_q;
    wire redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_reset0;
    wire [63:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_ia;
    wire [2:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_aa;
    wire [2:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_ab;
    wire [63:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_iq;
    wire [63:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_q;
    wire [2:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_i;
    reg [2:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_wraddr_q;
    wire [3:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_last_q;
    wire [3:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmp_b;
    wire [0:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmpReg_q;
    wire [0:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_notEnable_q;
    wire [0:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_sticky_ena_q;
    wire [0:0] redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_enaAnd_q;
    wire redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_reset0;
    wire [63:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_ia;
    wire [2:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_aa;
    wire [2:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_ab;
    wire [63:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_iq;
    wire [63:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_q;
    wire [2:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_i;
    reg [2:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_wraddr_q;
    wire [3:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_last_q;
    wire [3:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmp_b;
    wire [0:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmpReg_q;
    wire [0:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_notEnable_q;
    wire [0:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_sticky_ena_q;
    wire [0:0] redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_enaAnd_q;
    wire redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_reset0;
    wire [63:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_ia;
    wire [2:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_aa;
    wire [2:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_ab;
    wire [63:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_iq;
    wire [63:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_q;
    wire [2:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_i;
    reg [2:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_wraddr_q;
    wire [3:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_last_q;
    wire [3:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmp_b;
    wire [0:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmpReg_q;
    wire [0:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_notEnable_q;
    wire [0:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_sticky_ena_q;
    wire [0:0] redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_enaAnd_q;
    wire redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_reset0;
    wire [63:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_ia;
    wire [2:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_aa;
    wire [2:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_ab;
    wire [63:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_iq;
    wire [63:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_q;
    wire [2:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i;
    (* preserve *) reg redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq;
    reg [2:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_wraddr_q;
    wire [3:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_last_q;
    wire [3:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmp_b;
    wire [0:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg_q;
    wire [0:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_notEnable_q;
    wire [0:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q;
    wire [0:0] redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_enaAnd_q;
    wire redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_reset0;
    wire [63:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_ia;
    wire [3:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_aa;
    wire [3:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_ab;
    wire [63:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_iq;
    wire [63:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_q;
    wire [3:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_i;
    (* preserve *) reg redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_eq;
    reg [3:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_wraddr_q;
    wire [3:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_last_q;
    wire [0:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmpReg_q;
    wire [0:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_notEnable_q;
    wire [0:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_sticky_ena_q;
    wire [0:0] redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_enaAnd_q;
    reg [63:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_outputreg0_q;
    wire redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_reset0;
    wire [63:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_ia;
    wire [3:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_aa;
    wire [3:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_ab;
    wire [63:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_iq;
    wire [63:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_q;
    wire [3:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_i;
    (* preserve *) reg redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_eq;
    reg [3:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_wraddr_q;
    wire [4:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_last_q;
    wire [4:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmp_b;
    wire [0:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmpReg_q;
    wire [0:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_notEnable_q;
    wire [0:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_sticky_ena_q;
    wire [0:0] redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_enaAnd_q;
    wire redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_reset0;
    wire [63:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_ia;
    wire [2:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_aa;
    wire [2:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_ab;
    wire [63:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_iq;
    wire [63:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_q;
    wire [2:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_i;
    reg [2:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_wraddr_q;
    wire [3:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_last_q;
    wire [3:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmp_b;
    wire [0:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmpReg_q;
    wire [0:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_notEnable_q;
    wire [0:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_sticky_ena_q;
    wire [0:0] redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_enaAnd_q;
    wire redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_reset0;
    wire [63:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_ia;
    wire [2:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_aa;
    wire [2:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_ab;
    wire [63:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_iq;
    wire [63:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_q;
    wire [2:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_i;
    reg [2:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_wraddr_q;
    wire [3:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_last_q;
    wire [3:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmp_b;
    wire [0:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmpReg_q;
    wire [0:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_notEnable_q;
    wire [0:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_sticky_ena_q;
    wire [0:0] redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_enaAnd_q;
    wire redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_reset0;
    wire [63:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_ia;
    wire [1:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_aa;
    wire [1:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_ab;
    wire [63:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_iq;
    wire [63:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_q;
    wire [1:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_i;
    (* preserve *) reg redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_eq;
    reg [1:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_wraddr_q;
    wire [1:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_last_q;
    wire [0:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmpReg_q;
    wire [0:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_notEnable_q;
    wire [0:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_sticky_ena_q;
    wire [0:0] redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_enaAnd_q;
    wire redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_reset0;
    wire [63:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_ia;
    wire [2:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_aa;
    wire [2:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_ab;
    wire [63:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_iq;
    wire [63:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_q;
    wire [2:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_i;
    reg [2:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_wraddr_q;
    wire [3:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_last_q;
    wire [3:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmp_b;
    wire [0:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmpReg_q;
    wire [0:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_notEnable_q;
    wire [0:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_sticky_ena_q;
    wire [0:0] redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_enaAnd_q;
    reg [63:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_outputreg0_q;
    wire redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_reset0;
    wire [63:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_ia;
    wire [3:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_aa;
    wire [3:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_ab;
    wire [63:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_iq;
    wire [63:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_q;
    wire [3:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_i;
    (* preserve *) reg redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_eq;
    reg [3:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_wraddr_q;
    wire [4:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_last_q;
    wire [4:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmp_b;
    wire [0:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmpReg_q;
    wire [0:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_notEnable_q;
    wire [0:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_sticky_ena_q;
    wire [0:0] redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_enaAnd_q;
    wire redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_reset0;
    wire [63:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_ia;
    wire [1:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_aa;
    wire [1:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_ab;
    wire [63:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_iq;
    wire [63:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_q;
    wire [1:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_i;
    reg [1:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_wraddr_q;
    wire [2:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_last_q;
    wire [2:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmp_b;
    wire [0:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmpReg_q;
    wire [0:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_notEnable_q;
    wire [0:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_sticky_ena_q;
    wire [0:0] redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_enaAnd_q;
    wire redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_reset0;
    wire [63:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_ia;
    wire [1:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_aa;
    wire [1:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_ab;
    wire [63:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_iq;
    wire [63:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_q;
    wire [1:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_i;
    reg [1:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_wraddr_q;
    wire [2:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_last_q;
    wire [2:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmp_b;
    wire [0:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmpReg_q;
    wire [0:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_notEnable_q;
    wire [0:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_sticky_ena_q;
    wire [0:0] redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_enaAnd_q;
    wire redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_reset0;
    wire [63:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_ia;
    wire [3:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_aa;
    wire [3:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_ab;
    wire [63:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_iq;
    wire [63:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_q;
    wire [3:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_i;
    (* preserve *) reg redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_eq;
    reg [3:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_wraddr_q;
    wire [3:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_last_q;
    wire [0:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmpReg_q;
    wire [0:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_notEnable_q;
    wire [0:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_sticky_ena_q;
    wire [0:0] redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_enaAnd_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist111_sync_together504_aunroll_x_in_i_valid_13(DELAY,675)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist111_sync_together504_aunroll_x_in_i_valid_13 ( .xin(in_i_valid), .xout(redist111_sync_together504_aunroll_x_in_i_valid_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg1(REG,533)@14 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(redist111_sync_together504_aunroll_x_in_i_valid_13_q);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_notEnable(LOGICAL,753)
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_nor(LOGICAL,754)
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_nor_q = ~ (redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_notEnable_q | redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_sticky_ena_q);

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_last(CONSTANT,750)
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmp(LOGICAL,751)
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmp_b = {1'b0, redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_q};
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmp_q = $unsigned(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_last_q == redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmpReg(REG,752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmpReg_q <= $unsigned(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmp_q);
        end
    end

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_sticky_ena(REG,755)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_nor_q == 1'b1)
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_sticky_ena_q <= $unsigned(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_cmpReg_q);
        end
    end

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_enaAnd(LOGICAL,756)
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_enaAnd_q = redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_sticky_ena_q & VCC_q;

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt(COUNTER,748)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_i <= 4'd0;
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_i == 4'd10)
            begin
                redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_i <= $unsigned(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_i <= $unsigned(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_q = redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_i[3:0];

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_wraddr(REG,749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_wraddr_q <= $unsigned(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_q);
        end
    end

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem(DUALMEM,747)
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_ia = $unsigned(in_c1_eni1_2_tpl);
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_aa = redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_wraddr_q;
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_ab = redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_rdcnt_q;
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_dmem (
        .clocken1(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_aa),
        .data_a(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_ab),
        .q_b(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_q = redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_iq[63:0];

    // redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_outputreg0(DELAY,746)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_outputreg0_q <= $unsigned(redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_mem_q);
        end
    end

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_notEnable(LOGICAL,1207)
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_nor(LOGICAL,1208)
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_nor_q = ~ (redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_notEnable_q | redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_sticky_ena_q);

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_last(CONSTANT,1204)
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmp(LOGICAL,1205)
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmp_b = {1'b0, redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_q};
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmp_q = $unsigned(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_last_q == redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmpReg(REG,1206)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmpReg_q <= $unsigned(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmp_q);
        end
    end

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_sticky_ena(REG,1209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_nor_q == 1'b1)
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_sticky_ena_q <= $unsigned(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_cmpReg_q);
        end
    end

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_enaAnd(LOGICAL,1210)
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_enaAnd_q = redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_sticky_ena_q & VCC_q;

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt(COUNTER,1202)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_i <= 4'd0;
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_i == 4'd10)
            begin
                redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_i <= $unsigned(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_i <= $unsigned(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_q = redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_i[3:0];

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_wraddr(REG,1203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_wraddr_q <= $unsigned(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_q);
        end
    end

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem(DUALMEM,1201)
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_ia = $unsigned(in_c1_eni1_69_tpl);
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_aa = redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_wraddr_q;
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_ab = redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_rdcnt_q;
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_dmem (
        .clocken1(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_aa),
        .data_a(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_ab),
        .q_b(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_q = redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_iq[63:0];

    // redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_outputreg0(DELAY,1200)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_outputreg0_q <= $unsigned(redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_mem_q);
        end
    end

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_notEnable(LOGICAL,1525)
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_nor(LOGICAL,1526)
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_nor_q = ~ (redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_notEnable_q | redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_sticky_ena_q);

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_last(CONSTANT,1522)
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmp(LOGICAL,1523)
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmp_b = {1'b0, redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_q};
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmp_q = $unsigned(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_last_q == redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmpReg(REG,1524)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmpReg_q <= $unsigned(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmp_q);
        end
    end

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_sticky_ena(REG,1527)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_nor_q == 1'b1)
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_sticky_ena_q <= $unsigned(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_cmpReg_q);
        end
    end

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_enaAnd(LOGICAL,1528)
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_enaAnd_q = redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_sticky_ena_q & VCC_q;

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt(COUNTER,1520)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_i <= 4'd0;
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_i == 4'd10)
            begin
                redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_i <= $unsigned(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_i <= $unsigned(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_q = redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_i[3:0];

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_wraddr(REG,1521)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_wraddr_q <= $unsigned(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_q);
        end
    end

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem(DUALMEM,1519)
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_ia = $unsigned(in_c1_eni1_100_tpl);
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_aa = redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_wraddr_q;
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_ab = redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_rdcnt_q;
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_dmem (
        .clocken1(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_aa),
        .data_a(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_ab),
        .q_b(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_q = redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_iq[63:0];

    // redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_outputreg0(DELAY,1518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_outputreg0_q <= $unsigned(redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_mem_q);
        end
    end

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_notEnable(LOGICAL,1576)
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_nor(LOGICAL,1577)
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_nor_q = ~ (redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_notEnable_q | redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_sticky_ena_q);

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_last(CONSTANT,1573)
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmp(LOGICAL,1574)
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmp_b = {1'b0, redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_q};
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmp_q = $unsigned(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_last_q == redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmpReg(REG,1575)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmpReg_q <= $unsigned(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmp_q);
        end
    end

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_sticky_ena(REG,1578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_nor_q == 1'b1)
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_sticky_ena_q <= $unsigned(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_cmpReg_q);
        end
    end

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_enaAnd(LOGICAL,1579)
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_enaAnd_q = redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_sticky_ena_q & VCC_q;

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt(COUNTER,1571)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_i <= 4'd0;
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_i == 4'd10)
            begin
                redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_i <= $unsigned(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_i <= $unsigned(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_q = redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_i[3:0];

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_wraddr(REG,1572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_wraddr_q <= $unsigned(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_q);
        end
    end

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem(DUALMEM,1570)
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_ia = $unsigned(in_c1_eni1_105_tpl);
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_aa = redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_wraddr_q;
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_ab = redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_rdcnt_q;
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_dmem (
        .clocken1(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_aa),
        .data_a(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_ab),
        .q_b(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_q = redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_iq[63:0];

    // redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_outputreg0(DELAY,1569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_outputreg0_q <= $unsigned(redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_mem_q);
        end
    end

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_notEnable(LOGICAL,1218)
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_nor(LOGICAL,1219)
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_nor_q = ~ (redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_notEnable_q | redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_sticky_ena_q);

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_last(CONSTANT,1215)
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmp(LOGICAL,1216)
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmp_b = {1'b0, redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_q};
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmp_q = $unsigned(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_last_q == redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmpReg(REG,1217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmpReg_q <= $unsigned(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmp_q);
        end
    end

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_sticky_ena(REG,1220)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_nor_q == 1'b1)
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_sticky_ena_q <= $unsigned(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_cmpReg_q);
        end
    end

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_enaAnd(LOGICAL,1221)
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_enaAnd_q = redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_sticky_ena_q & VCC_q;

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt(COUNTER,1213)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_i <= 4'd0;
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_i == 4'd10)
            begin
                redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_i <= $unsigned(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_i <= $unsigned(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_q = redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_i[3:0];

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_wraddr(REG,1214)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_wraddr_q <= $unsigned(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_q);
        end
    end

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem(DUALMEM,1212)
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_ia = $unsigned(in_c1_eni1_70_tpl);
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_aa = redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_wraddr_q;
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_ab = redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_rdcnt_q;
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_dmem (
        .clocken1(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_aa),
        .data_a(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_ab),
        .q_b(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_q = redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_iq[63:0];

    // redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_outputreg0(DELAY,1211)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_outputreg0_q <= $unsigned(redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_mem_q);
        end
    end

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_notEnable(LOGICAL,1394)
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_nor(LOGICAL,1395)
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_nor_q = ~ (redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_notEnable_q | redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_sticky_ena_q);

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_last(CONSTANT,1391)
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmp(LOGICAL,1392)
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmp_b = {1'b0, redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_q};
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmp_q = $unsigned(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_last_q == redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmpReg(REG,1393)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmpReg_q <= $unsigned(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmp_q);
        end
    end

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_sticky_ena(REG,1396)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_nor_q == 1'b1)
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_sticky_ena_q <= $unsigned(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_cmpReg_q);
        end
    end

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_enaAnd(LOGICAL,1397)
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_enaAnd_q = redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_sticky_ena_q & VCC_q;

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt(COUNTER,1389)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_i <= 4'd0;
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_i == 4'd10)
            begin
                redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_i <= $unsigned(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_i <= $unsigned(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_q = redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_i[3:0];

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_wraddr(REG,1390)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_wraddr_q <= $unsigned(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_q);
        end
    end

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem(DUALMEM,1388)
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_ia = $unsigned(in_c1_eni1_87_tpl);
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_aa = redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_wraddr_q;
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_ab = redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_rdcnt_q;
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_dmem (
        .clocken1(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_aa),
        .data_a(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_ab),
        .q_b(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_q = redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_iq[63:0];

    // redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_outputreg0(DELAY,1387)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_outputreg0_q <= $unsigned(redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_mem_q);
        end
    end

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_notEnable(LOGICAL,1373)
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_nor(LOGICAL,1374)
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_nor_q = ~ (redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_notEnable_q | redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_sticky_ena_q);

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_last(CONSTANT,1370)
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmp(LOGICAL,1371)
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmp_b = {1'b0, redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_q};
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmp_q = $unsigned(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_last_q == redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmpReg(REG,1372)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmpReg_q <= $unsigned(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmp_q);
        end
    end

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_sticky_ena(REG,1375)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_nor_q == 1'b1)
        begin
            redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_sticky_ena_q <= $unsigned(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_cmpReg_q);
        end
    end

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_enaAnd(LOGICAL,1376)
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_enaAnd_q = redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_sticky_ena_q & VCC_q;

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt(COUNTER,1368)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_i <= 4'd0;
            redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_i == 4'd10)
            begin
                redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_i <= $unsigned(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_i <= $unsigned(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_q = redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_i[3:0];

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_wraddr(REG,1369)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_wraddr_q <= $unsigned(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_q);
        end
    end

    // redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem(DUALMEM,1367)
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_ia = $unsigned(in_c1_eni1_85_tpl);
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_aa = redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_wraddr_q;
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_ab = redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_rdcnt_q;
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_dmem (
        .clocken1(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_aa),
        .data_a(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_ab),
        .q_b(redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_q = redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_iq[63:0];

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_notEnable(LOGICAL,1363)
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_nor(LOGICAL,1364)
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_nor_q = ~ (redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_notEnable_q | redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_sticky_ena_q);

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_last(CONSTANT,1360)
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmp(LOGICAL,1361)
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmp_b = {1'b0, redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_q};
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmp_q = $unsigned(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_last_q == redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmpReg(REG,1362)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmpReg_q <= $unsigned(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmp_q);
        end
    end

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_sticky_ena(REG,1365)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_nor_q == 1'b1)
        begin
            redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_sticky_ena_q <= $unsigned(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_cmpReg_q);
        end
    end

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_enaAnd(LOGICAL,1366)
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_enaAnd_q = redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_sticky_ena_q & VCC_q;

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt(COUNTER,1358)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_i <= 4'd0;
            redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_i == 4'd10)
            begin
                redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_i <= $unsigned(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_i <= $unsigned(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_q = redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_i[3:0];

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_wraddr(REG,1359)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_wraddr_q <= $unsigned(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_q);
        end
    end

    // redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem(DUALMEM,1357)
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_ia = $unsigned(in_c1_eni1_84_tpl);
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_aa = redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_wraddr_q;
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_ab = redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_rdcnt_q;
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_dmem (
        .clocken1(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_aa),
        .data_a(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_ab),
        .q_b(redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_q = redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_iq[63:0];

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_notEnable(LOGICAL,1353)
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_nor(LOGICAL,1354)
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_nor_q = ~ (redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_notEnable_q | redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_sticky_ena_q);

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_last(CONSTANT,1350)
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_last_q = $unsigned(5'b01001);

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmp(LOGICAL,1351)
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmp_b = {1'b0, redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_q};
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmp_q = $unsigned(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_last_q == redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmpReg(REG,1352)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmpReg_q <= $unsigned(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmp_q);
        end
    end

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_sticky_ena(REG,1355)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_nor_q == 1'b1)
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_sticky_ena_q <= $unsigned(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_cmpReg_q);
        end
    end

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_enaAnd(LOGICAL,1356)
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_enaAnd_q = redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_sticky_ena_q & VCC_q;

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt(COUNTER,1348)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_i <= 4'd0;
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_i == 4'd9)
            begin
                redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_i <= $unsigned(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_i <= $unsigned(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_q = redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_i[3:0];

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_wraddr(REG,1349)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_wraddr_q <= $unsigned(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_q);
        end
    end

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem(DUALMEM,1347)
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_ia = $unsigned(in_c1_eni1_83_tpl);
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_aa = redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_wraddr_q;
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_ab = redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_rdcnt_q;
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_dmem (
        .clocken1(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_aa),
        .data_a(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_ab),
        .q_b(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_q = redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_iq[63:0];

    // redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_outputreg0(DELAY,1346)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_outputreg0_q <= '0;
        end
        else
        begin
            redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_outputreg0_q <= $unsigned(redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_mem_q);
        end
    end

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_notEnable(LOGICAL,1342)
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_nor(LOGICAL,1343)
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_nor_q = ~ (redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_notEnable_q | redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_sticky_ena_q);

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_last(CONSTANT,1339)
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_last_q = $unsigned(5'b01001);

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmp(LOGICAL,1340)
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmp_b = {1'b0, redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_q};
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmp_q = $unsigned(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_last_q == redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmpReg(REG,1341)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmpReg_q <= $unsigned(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmp_q);
        end
    end

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_sticky_ena(REG,1344)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_nor_q == 1'b1)
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_sticky_ena_q <= $unsigned(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_cmpReg_q);
        end
    end

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_enaAnd(LOGICAL,1345)
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_enaAnd_q = redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_sticky_ena_q & VCC_q;

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt(COUNTER,1337)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_i <= 4'd0;
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_i == 4'd9)
            begin
                redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_i <= $unsigned(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_i <= $unsigned(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_q = redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_i[3:0];

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_wraddr(REG,1338)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_wraddr_q <= $unsigned(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_q);
        end
    end

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem(DUALMEM,1336)
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_ia = $unsigned(in_c1_eni1_82_tpl);
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_aa = redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_wraddr_q;
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_ab = redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_rdcnt_q;
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_dmem (
        .clocken1(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_aa),
        .data_a(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_ab),
        .q_b(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_q = redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_iq[63:0];

    // redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_outputreg0(DELAY,1335)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_outputreg0_q <= '0;
        end
        else
        begin
            redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_outputreg0_q <= $unsigned(redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_mem_q);
        end
    end

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_notEnable(LOGICAL,1331)
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_nor(LOGICAL,1332)
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_nor_q = ~ (redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_notEnable_q | redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q);

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_last(CONSTANT,1328)
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_last_q = $unsigned(5'b01001);

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmp(LOGICAL,1329)
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmp_b = {1'b0, redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q};
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmp_q = $unsigned(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_last_q == redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg(REG,1330)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg_q <= $unsigned(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmp_q);
        end
    end

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena(REG,1333)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_nor_q == 1'b1)
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q <= $unsigned(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg_q);
        end
    end

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_enaAnd(LOGICAL,1334)
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_enaAnd_q = redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q & VCC_q;

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt(COUNTER,1326)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i <= 4'd0;
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i == 4'd9)
            begin
                redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i <= $unsigned(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i <= $unsigned(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q = redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i[3:0];

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_wraddr(REG,1327)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_wraddr_q <= $unsigned(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q);
        end
    end

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem(DUALMEM,1325)
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_ia = $unsigned(in_c1_eni1_81_tpl);
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_aa = redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_wraddr_q;
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_ab = redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q;
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_dmem (
        .clocken1(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_aa),
        .data_a(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_ab),
        .q_b(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_q = redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_iq[63:0];

    // redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_outputreg0(DELAY,1324)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_outputreg0_q <= '0;
        end
        else
        begin
            redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_outputreg0_q <= $unsigned(redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_mem_q);
        end
    end

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_notEnable(LOGICAL,1320)
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_nor(LOGICAL,1321)
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_nor_q = ~ (redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_notEnable_q | redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_sticky_ena_q);

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_last(CONSTANT,1317)
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_last_q = $unsigned(5'b01001);

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmp(LOGICAL,1318)
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmp_b = {1'b0, redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_q};
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmp_q = $unsigned(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_last_q == redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmpReg(REG,1319)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmpReg_q <= $unsigned(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmp_q);
        end
    end

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_sticky_ena(REG,1322)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_nor_q == 1'b1)
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_sticky_ena_q <= $unsigned(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_cmpReg_q);
        end
    end

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_enaAnd(LOGICAL,1323)
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_enaAnd_q = redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_sticky_ena_q & VCC_q;

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt(COUNTER,1315)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_i <= 4'd0;
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_i == 4'd9)
            begin
                redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_i <= $unsigned(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_i <= $unsigned(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_q = redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_i[3:0];

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_wraddr(REG,1316)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_wraddr_q <= $unsigned(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_q);
        end
    end

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem(DUALMEM,1314)
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_ia = $unsigned(in_c1_eni1_80_tpl);
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_aa = redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_wraddr_q;
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_ab = redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_rdcnt_q;
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_dmem (
        .clocken1(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_aa),
        .data_a(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_ab),
        .q_b(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_q = redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_iq[63:0];

    // redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_outputreg0(DELAY,1313)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_outputreg0_q <= '0;
        end
        else
        begin
            redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_outputreg0_q <= $unsigned(redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_mem_q);
        end
    end

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_notEnable(LOGICAL,1309)
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_nor(LOGICAL,1310)
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_nor_q = ~ (redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_notEnable_q | redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q);

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_last(CONSTANT,1306)
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_last_q = $unsigned(5'b01001);

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmp(LOGICAL,1307)
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmp_b = {1'b0, redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q};
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmp_q = $unsigned(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_last_q == redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg(REG,1308)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg_q <= $unsigned(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmp_q);
        end
    end

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena(REG,1311)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_nor_q == 1'b1)
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q <= $unsigned(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg_q);
        end
    end

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_enaAnd(LOGICAL,1312)
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_enaAnd_q = redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q & VCC_q;

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt(COUNTER,1304)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i <= 4'd0;
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i == 4'd9)
            begin
                redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i <= $unsigned(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i <= $unsigned(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q = redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i[3:0];

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_wraddr(REG,1305)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_wraddr_q <= $unsigned(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q);
        end
    end

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem(DUALMEM,1303)
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_ia = $unsigned(in_c1_eni1_79_tpl);
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_aa = redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_wraddr_q;
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_ab = redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q;
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_dmem (
        .clocken1(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_aa),
        .data_a(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_ab),
        .q_b(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_q = redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_iq[63:0];

    // redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_outputreg0(DELAY,1302)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_outputreg0_q <= '0;
        end
        else
        begin
            redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_outputreg0_q <= $unsigned(redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_mem_q);
        end
    end

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_notEnable(LOGICAL,1033)
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_nor(LOGICAL,1034)
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_nor_q = ~ (redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_notEnable_q | redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_sticky_ena_q);

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_last(CONSTANT,1030)
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmp(LOGICAL,1031)
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmp_b = {1'b0, redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_q};
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmp_q = $unsigned(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_last_q == redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmpReg(REG,1032)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmpReg_q <= $unsigned(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmp_q);
        end
    end

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_sticky_ena(REG,1035)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_nor_q == 1'b1)
        begin
            redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_sticky_ena_q <= $unsigned(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_cmpReg_q);
        end
    end

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_enaAnd(LOGICAL,1036)
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_enaAnd_q = redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_sticky_ena_q & VCC_q;

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt(COUNTER,1028)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_i <= 4'd0;
            redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_i == 4'd9)
            begin
                redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_i <= $unsigned(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_i <= $unsigned(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_q = redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_i[3:0];

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_wraddr(REG,1029)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_wraddr_q <= $unsigned(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_q);
        end
    end

    // redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem(DUALMEM,1027)
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_ia = $unsigned(in_c1_eni1_42_tpl);
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_aa = redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_wraddr_q;
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_ab = redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_rdcnt_q;
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_dmem (
        .clocken1(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_aa),
        .data_a(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_ab),
        .q_b(redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_q = redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_iq[63:0];

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_notEnable(LOGICAL,1003)
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_nor(LOGICAL,1004)
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_nor_q = ~ (redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_notEnable_q | redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_sticky_ena_q);

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_last(CONSTANT,1000)
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmp(LOGICAL,1001)
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmp_b = {1'b0, redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_q};
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmp_q = $unsigned(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_last_q == redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmpReg(REG,1002)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmpReg_q <= $unsigned(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmp_q);
        end
    end

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_sticky_ena(REG,1005)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_nor_q == 1'b1)
        begin
            redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_sticky_ena_q <= $unsigned(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_cmpReg_q);
        end
    end

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_enaAnd(LOGICAL,1006)
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_enaAnd_q = redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_sticky_ena_q & VCC_q;

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt(COUNTER,998)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_i <= 4'd0;
            redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_i == 4'd9)
            begin
                redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_i <= $unsigned(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_i <= $unsigned(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_q = redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_i[3:0];

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_wraddr(REG,999)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_wraddr_q <= $unsigned(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_q);
        end
    end

    // redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem(DUALMEM,997)
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_ia = $unsigned(in_c1_eni1_39_tpl);
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_aa = redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_wraddr_q;
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_ab = redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_rdcnt_q;
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_dmem (
        .clocken1(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_aa),
        .data_a(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_ab),
        .q_b(redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_q = redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_iq[63:0];

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_notEnable(LOGICAL,893)
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_nor(LOGICAL,894)
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_nor_q = ~ (redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_notEnable_q | redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_sticky_ena_q);

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_last(CONSTANT,890)
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmp(LOGICAL,891)
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmp_b = {1'b0, redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_q};
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmp_q = $unsigned(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_last_q == redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmpReg(REG,892)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmpReg_q <= $unsigned(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmp_q);
        end
    end

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_sticky_ena(REG,895)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_nor_q == 1'b1)
        begin
            redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_sticky_ena_q <= $unsigned(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_cmpReg_q);
        end
    end

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_enaAnd(LOGICAL,896)
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_enaAnd_q = redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_sticky_ena_q & VCC_q;

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt(COUNTER,888)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_i <= 4'd0;
            redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_i == 4'd9)
            begin
                redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_i <= $unsigned(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_i <= $unsigned(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_q = redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_i[3:0];

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_wraddr(REG,889)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_wraddr_q <= $unsigned(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_q);
        end
    end

    // redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem(DUALMEM,887)
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_ia = $unsigned(in_c1_eni1_28_tpl);
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_aa = redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_wraddr_q;
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_ab = redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_rdcnt_q;
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_dmem (
        .clocken1(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_aa),
        .data_a(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_ab),
        .q_b(redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_q = redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_iq[63:0];

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_notEnable(LOGICAL,983)
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_nor(LOGICAL,984)
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_nor_q = ~ (redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_notEnable_q | redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_sticky_ena_q);

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_last(CONSTANT,980)
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmp(LOGICAL,981)
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmp_b = {1'b0, redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_q};
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmp_q = $unsigned(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_last_q == redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmpReg(REG,982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmpReg_q <= $unsigned(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmp_q);
        end
    end

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_sticky_ena(REG,985)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_nor_q == 1'b1)
        begin
            redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_sticky_ena_q <= $unsigned(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_cmpReg_q);
        end
    end

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_enaAnd(LOGICAL,986)
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_enaAnd_q = redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_sticky_ena_q & VCC_q;

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt(COUNTER,978)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_i <= 4'd0;
            redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_i == 4'd9)
            begin
                redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_i <= $unsigned(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_i <= $unsigned(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_q = redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_i[3:0];

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_wraddr(REG,979)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_wraddr_q <= $unsigned(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_q);
        end
    end

    // redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem(DUALMEM,977)
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_ia = $unsigned(in_c1_eni1_37_tpl);
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_aa = redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_wraddr_q;
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_ab = redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_rdcnt_q;
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_dmem (
        .clocken1(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_aa),
        .data_a(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_ab),
        .q_b(redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_q = redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_iq[63:0];

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_notEnable(LOGICAL,973)
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_nor(LOGICAL,974)
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_nor_q = ~ (redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_notEnable_q | redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_sticky_ena_q);

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_last(CONSTANT,970)
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmp(LOGICAL,971)
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmp_b = {1'b0, redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_q};
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmp_q = $unsigned(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_last_q == redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmpReg(REG,972)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmpReg_q <= $unsigned(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmp_q);
        end
    end

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_sticky_ena(REG,975)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_nor_q == 1'b1)
        begin
            redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_sticky_ena_q <= $unsigned(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_cmpReg_q);
        end
    end

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_enaAnd(LOGICAL,976)
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_enaAnd_q = redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_sticky_ena_q & VCC_q;

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt(COUNTER,968)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_i <= 4'd0;
            redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_i == 4'd9)
            begin
                redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_i <= $unsigned(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_i <= $unsigned(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_q = redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_i[3:0];

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_wraddr(REG,969)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_wraddr_q <= $unsigned(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_q);
        end
    end

    // redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem(DUALMEM,967)
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_ia = $unsigned(in_c1_eni1_36_tpl);
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_aa = redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_wraddr_q;
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_ab = redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_rdcnt_q;
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_dmem (
        .clocken1(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_aa),
        .data_a(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_ab),
        .q_b(redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_q = redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_iq[63:0];

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_notEnable(LOGICAL,963)
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_nor(LOGICAL,964)
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_nor_q = ~ (redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_notEnable_q | redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_sticky_ena_q);

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_last(CONSTANT,960)
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmp(LOGICAL,961)
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmp_b = {1'b0, redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_q};
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmp_q = $unsigned(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_last_q == redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmpReg(REG,962)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmpReg_q <= $unsigned(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmp_q);
        end
    end

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_sticky_ena(REG,965)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_nor_q == 1'b1)
        begin
            redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_sticky_ena_q <= $unsigned(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_cmpReg_q);
        end
    end

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_enaAnd(LOGICAL,966)
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_enaAnd_q = redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_sticky_ena_q & VCC_q;

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt(COUNTER,958)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_i <= 4'd0;
            redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_i == 4'd9)
            begin
                redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_i <= $unsigned(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_i <= $unsigned(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_q = redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_i[3:0];

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_wraddr(REG,959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_wraddr_q <= $unsigned(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_q);
        end
    end

    // redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem(DUALMEM,957)
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_ia = $unsigned(in_c1_eni1_35_tpl);
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_aa = redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_wraddr_q;
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_ab = redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_rdcnt_q;
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_dmem (
        .clocken1(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_aa),
        .data_a(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_ab),
        .q_b(redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_q = redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_iq[63:0];

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_notEnable(LOGICAL,953)
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_nor(LOGICAL,954)
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_nor_q = ~ (redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_notEnable_q | redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_sticky_ena_q);

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_last(CONSTANT,950)
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmp(LOGICAL,951)
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmp_b = {1'b0, redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_q};
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmp_q = $unsigned(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_last_q == redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmpReg(REG,952)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmpReg_q <= $unsigned(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmp_q);
        end
    end

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_sticky_ena(REG,955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_nor_q == 1'b1)
        begin
            redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_sticky_ena_q <= $unsigned(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_cmpReg_q);
        end
    end

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_enaAnd(LOGICAL,956)
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_enaAnd_q = redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_sticky_ena_q & VCC_q;

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt(COUNTER,948)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_i <= 4'd0;
            redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_i == 4'd9)
            begin
                redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_i <= $unsigned(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_i <= $unsigned(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_q = redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_i[3:0];

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_wraddr(REG,949)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_wraddr_q <= $unsigned(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_q);
        end
    end

    // redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem(DUALMEM,947)
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_ia = $unsigned(in_c1_eni1_34_tpl);
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_aa = redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_wraddr_q;
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_ab = redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_rdcnt_q;
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_dmem (
        .clocken1(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_aa),
        .data_a(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_ab),
        .q_b(redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_q = redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_iq[63:0];

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_notEnable(LOGICAL,943)
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_nor(LOGICAL,944)
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_nor_q = ~ (redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_notEnable_q | redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_sticky_ena_q);

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_last(CONSTANT,940)
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmp(LOGICAL,941)
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmp_b = {1'b0, redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_q};
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmp_q = $unsigned(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_last_q == redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmpReg(REG,942)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmpReg_q <= $unsigned(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmp_q);
        end
    end

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_sticky_ena(REG,945)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_nor_q == 1'b1)
        begin
            redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_sticky_ena_q <= $unsigned(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_cmpReg_q);
        end
    end

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_enaAnd(LOGICAL,946)
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_enaAnd_q = redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_sticky_ena_q & VCC_q;

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt(COUNTER,938)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_i <= 4'd0;
            redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_i == 4'd8)
            begin
                redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_i <= $unsigned(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_i <= $unsigned(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_q = redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_i[3:0];

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_wraddr(REG,939)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_wraddr_q <= $unsigned(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_q);
        end
    end

    // redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem(DUALMEM,937)
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_ia = $unsigned(in_c1_eni1_33_tpl);
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_aa = redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_wraddr_q;
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_ab = redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_rdcnt_q;
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_dmem (
        .clocken1(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_aa),
        .data_a(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_ab),
        .q_b(redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_q = redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_iq[63:0];

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_notEnable(LOGICAL,933)
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_nor(LOGICAL,934)
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_nor_q = ~ (redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_notEnable_q | redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_sticky_ena_q);

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_last(CONSTANT,930)
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmp(LOGICAL,931)
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmp_b = {1'b0, redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_q};
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmp_q = $unsigned(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_last_q == redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmpReg(REG,932)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmpReg_q <= $unsigned(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmp_q);
        end
    end

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_sticky_ena(REG,935)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_nor_q == 1'b1)
        begin
            redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_sticky_ena_q <= $unsigned(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_cmpReg_q);
        end
    end

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_enaAnd(LOGICAL,936)
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_enaAnd_q = redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_sticky_ena_q & VCC_q;

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt(COUNTER,928)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_i <= 4'd0;
            redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_i == 4'd8)
            begin
                redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_i <= $unsigned(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_i <= $unsigned(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_q = redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_i[3:0];

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_wraddr(REG,929)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_wraddr_q <= $unsigned(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_q);
        end
    end

    // redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem(DUALMEM,927)
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_ia = $unsigned(in_c1_eni1_32_tpl);
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_aa = redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_wraddr_q;
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_ab = redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_rdcnt_q;
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_dmem (
        .clocken1(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_aa),
        .data_a(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_ab),
        .q_b(redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_q = redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_iq[63:0];

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_notEnable(LOGICAL,923)
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_nor(LOGICAL,924)
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_nor_q = ~ (redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_notEnable_q | redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_sticky_ena_q);

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_last(CONSTANT,920)
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmp(LOGICAL,921)
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmp_b = {1'b0, redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_q};
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmp_q = $unsigned(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_last_q == redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmpReg(REG,922)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmpReg_q <= $unsigned(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmp_q);
        end
    end

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_sticky_ena(REG,925)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_nor_q == 1'b1)
        begin
            redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_sticky_ena_q <= $unsigned(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_cmpReg_q);
        end
    end

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_enaAnd(LOGICAL,926)
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_enaAnd_q = redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_sticky_ena_q & VCC_q;

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt(COUNTER,918)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_i <= 4'd0;
            redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_i == 4'd8)
            begin
                redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_i <= $unsigned(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_i <= $unsigned(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_q = redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_i[3:0];

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_wraddr(REG,919)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_wraddr_q <= $unsigned(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_q);
        end
    end

    // redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem(DUALMEM,917)
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_ia = $unsigned(in_c1_eni1_31_tpl);
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_aa = redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_wraddr_q;
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_ab = redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_rdcnt_q;
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_dmem (
        .clocken1(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_aa),
        .data_a(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_ab),
        .q_b(redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_q = redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_iq[63:0];

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_notEnable(LOGICAL,913)
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_nor(LOGICAL,914)
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_nor_q = ~ (redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_notEnable_q | redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q);

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_last(CONSTANT,910)
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmp(LOGICAL,911)
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmp_b = {1'b0, redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q};
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmp_q = $unsigned(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_last_q == redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg(REG,912)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg_q <= $unsigned(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmp_q);
        end
    end

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena(REG,915)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_nor_q == 1'b1)
        begin
            redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q <= $unsigned(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg_q);
        end
    end

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_enaAnd(LOGICAL,916)
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_enaAnd_q = redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q & VCC_q;

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt(COUNTER,908)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i <= 4'd0;
            redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i == 4'd8)
            begin
                redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i <= $unsigned(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i <= $unsigned(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q = redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i[3:0];

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_wraddr(REG,909)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_wraddr_q <= $unsigned(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q);
        end
    end

    // redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem(DUALMEM,907)
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_ia = $unsigned(in_c1_eni1_30_tpl);
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_aa = redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_wraddr_q;
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_ab = redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q;
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_dmem (
        .clocken1(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_aa),
        .data_a(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_ab),
        .q_b(redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_q = redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_iq[63:0];

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_notEnable(LOGICAL,903)
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_nor(LOGICAL,904)
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_nor_q = ~ (redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_notEnable_q | redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_sticky_ena_q);

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_last(CONSTANT,900)
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmp(LOGICAL,901)
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmp_b = {1'b0, redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_q};
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmp_q = $unsigned(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_last_q == redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmpReg(REG,902)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmpReg_q <= $unsigned(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmp_q);
        end
    end

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_sticky_ena(REG,905)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_nor_q == 1'b1)
        begin
            redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_sticky_ena_q <= $unsigned(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_cmpReg_q);
        end
    end

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_enaAnd(LOGICAL,906)
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_enaAnd_q = redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_sticky_ena_q & VCC_q;

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt(COUNTER,898)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_i <= 4'd0;
            redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_i == 4'd8)
            begin
                redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_i <= $unsigned(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_i <= $unsigned(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_q = redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_i[3:0];

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_wraddr(REG,899)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_wraddr_q <= $unsigned(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_q);
        end
    end

    // redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem(DUALMEM,897)
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_ia = $unsigned(in_c1_eni1_29_tpl);
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_aa = redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_wraddr_q;
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_ab = redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_rdcnt_q;
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_dmem (
        .clocken1(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_aa),
        .data_a(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_ab),
        .q_b(redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_q = redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_iq[63:0];

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_notEnable(LOGICAL,1023)
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_nor(LOGICAL,1024)
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_nor_q = ~ (redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_notEnable_q | redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_sticky_ena_q);

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_last(CONSTANT,1020)
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmp(LOGICAL,1021)
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmp_b = {1'b0, redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_q};
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmp_q = $unsigned(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_last_q == redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmpReg(REG,1022)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmpReg_q <= $unsigned(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmp_q);
        end
    end

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_sticky_ena(REG,1025)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_nor_q == 1'b1)
        begin
            redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_sticky_ena_q <= $unsigned(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_cmpReg_q);
        end
    end

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_enaAnd(LOGICAL,1026)
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_enaAnd_q = redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_sticky_ena_q & VCC_q;

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt(COUNTER,1018)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_i <= 4'd0;
            redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_i == 4'd8)
            begin
                redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_i <= $unsigned(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_i <= $unsigned(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_q = redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_i[3:0];

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_wraddr(REG,1019)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_wraddr_q <= $unsigned(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_q);
        end
    end

    // redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem(DUALMEM,1017)
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_ia = $unsigned(in_c1_eni1_41_tpl);
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_aa = redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_wraddr_q;
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_ab = redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_rdcnt_q;
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_dmem (
        .clocken1(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_aa),
        .data_a(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_ab),
        .q_b(redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_q = redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_iq[63:0];

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_notEnable(LOGICAL,1063)
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_nor(LOGICAL,1064)
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_nor_q = ~ (redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_notEnable_q | redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_sticky_ena_q);

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_last(CONSTANT,1060)
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmp(LOGICAL,1061)
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmp_b = {1'b0, redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_q};
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmp_q = $unsigned(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_last_q == redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmpReg(REG,1062)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmpReg_q <= $unsigned(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmp_q);
        end
    end

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_sticky_ena(REG,1065)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_nor_q == 1'b1)
        begin
            redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_sticky_ena_q <= $unsigned(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_cmpReg_q);
        end
    end

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_enaAnd(LOGICAL,1066)
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_enaAnd_q = redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_sticky_ena_q & VCC_q;

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt(COUNTER,1058)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_i <= 4'd0;
            redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_i == 4'd8)
            begin
                redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_i <= $unsigned(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_i <= $unsigned(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_q = redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_i[3:0];

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_wraddr(REG,1059)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_wraddr_q <= $unsigned(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_q);
        end
    end

    // redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem(DUALMEM,1057)
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_ia = $unsigned(in_c1_eni1_45_tpl);
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_aa = redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_wraddr_q;
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_ab = redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_rdcnt_q;
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_dmem (
        .clocken1(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_aa),
        .data_a(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_ab),
        .q_b(redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_q = redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_iq[63:0];

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_notEnable(LOGICAL,1043)
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_nor(LOGICAL,1044)
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_nor_q = ~ (redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_notEnable_q | redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_sticky_ena_q);

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_last(CONSTANT,1040)
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmp(LOGICAL,1041)
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmp_q = $unsigned(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_last_q == redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmpReg(REG,1042)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmpReg_q <= $unsigned(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmp_q);
        end
    end

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_sticky_ena(REG,1045)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_nor_q == 1'b1)
        begin
            redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_sticky_ena_q <= $unsigned(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_cmpReg_q);
        end
    end

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_enaAnd(LOGICAL,1046)
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_enaAnd_q = redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_sticky_ena_q & VCC_q;

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt(COUNTER,1038)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_i <= 4'd0;
            redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_i == 4'd7)
            begin
                redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_i <= $unsigned(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_i <= $unsigned(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_q = redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_i[3:0];

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_wraddr(REG,1039)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_wraddr_q <= $unsigned(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_q);
        end
    end

    // redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem(DUALMEM,1037)
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_ia = $unsigned(in_c1_eni1_43_tpl);
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_aa = redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_wraddr_q;
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_ab = redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_rdcnt_q;
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_dmem (
        .clocken1(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_aa),
        .data_a(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_ab),
        .q_b(redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_q = redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_iq[63:0];

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_notEnable(LOGICAL,1053)
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_nor(LOGICAL,1054)
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_nor_q = ~ (redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_notEnable_q | redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_sticky_ena_q);

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_last(CONSTANT,1050)
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmp(LOGICAL,1051)
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmp_q = $unsigned(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_last_q == redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmpReg(REG,1052)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmpReg_q <= $unsigned(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmp_q);
        end
    end

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_sticky_ena(REG,1055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_nor_q == 1'b1)
        begin
            redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_sticky_ena_q <= $unsigned(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_cmpReg_q);
        end
    end

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_enaAnd(LOGICAL,1056)
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_enaAnd_q = redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_sticky_ena_q & VCC_q;

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt(COUNTER,1048)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_i <= 4'd0;
            redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_i == 4'd7)
            begin
                redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_i <= $unsigned(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_i <= $unsigned(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_q = redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_i[3:0];

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_wraddr(REG,1049)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_wraddr_q <= $unsigned(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_q);
        end
    end

    // redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem(DUALMEM,1047)
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_ia = $unsigned(in_c1_eni1_44_tpl);
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_aa = redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_wraddr_q;
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_ab = redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_rdcnt_q;
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_dmem (
        .clocken1(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_aa),
        .data_a(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_ab),
        .q_b(redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_q = redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_iq[63:0];

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_notEnable(LOGICAL,1013)
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_nor(LOGICAL,1014)
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_nor_q = ~ (redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_notEnable_q | redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_sticky_ena_q);

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_last(CONSTANT,1010)
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmp(LOGICAL,1011)
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmp_q = $unsigned(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_last_q == redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmpReg(REG,1012)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmpReg_q <= $unsigned(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmp_q);
        end
    end

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_sticky_ena(REG,1015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_nor_q == 1'b1)
        begin
            redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_sticky_ena_q <= $unsigned(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_cmpReg_q);
        end
    end

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_enaAnd(LOGICAL,1016)
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_enaAnd_q = redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_sticky_ena_q & VCC_q;

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt(COUNTER,1008)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_i <= 4'd0;
            redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_i == 4'd7)
            begin
                redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_i <= $unsigned(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_i <= $unsigned(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_q = redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_i[3:0];

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_wraddr(REG,1009)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_wraddr_q <= $unsigned(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_q);
        end
    end

    // redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem(DUALMEM,1007)
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_ia = $unsigned(in_c1_eni1_40_tpl);
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_aa = redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_wraddr_q;
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_ab = redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_rdcnt_q;
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_dmem (
        .clocken1(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_aa),
        .data_a(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_ab),
        .q_b(redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_q = redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_iq[63:0];

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_notEnable(LOGICAL,993)
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_nor(LOGICAL,994)
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_nor_q = ~ (redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_notEnable_q | redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_sticky_ena_q);

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_last(CONSTANT,990)
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmp(LOGICAL,991)
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmp_q = $unsigned(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_last_q == redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmpReg(REG,992)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmpReg_q <= $unsigned(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmp_q);
        end
    end

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_sticky_ena(REG,995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_nor_q == 1'b1)
        begin
            redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_sticky_ena_q <= $unsigned(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_cmpReg_q);
        end
    end

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_enaAnd(LOGICAL,996)
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_enaAnd_q = redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_sticky_ena_q & VCC_q;

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt(COUNTER,988)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_i <= 4'd0;
            redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_i == 4'd7)
            begin
                redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_i <= $unsigned(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_i <= $unsigned(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_q = redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_i[3:0];

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_wraddr(REG,989)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_wraddr_q <= $unsigned(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_q);
        end
    end

    // redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem(DUALMEM,987)
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_ia = $unsigned(in_c1_eni1_38_tpl);
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_aa = redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_wraddr_q;
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_ab = redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_rdcnt_q;
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_dmem (
        .clocken1(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_aa),
        .data_a(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_ab),
        .q_b(redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_q = redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_iq[63:0];

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_notEnable(LOGICAL,1606)
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_nor(LOGICAL,1607)
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_nor_q = ~ (redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_notEnable_q | redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_sticky_ena_q);

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_last(CONSTANT,1603)
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmp(LOGICAL,1604)
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmp_q = $unsigned(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_last_q == redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmpReg(REG,1605)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmpReg_q <= $unsigned(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmp_q);
        end
    end

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_sticky_ena(REG,1608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_nor_q == 1'b1)
        begin
            redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_sticky_ena_q <= $unsigned(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_cmpReg_q);
        end
    end

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_enaAnd(LOGICAL,1609)
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_enaAnd_q = redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_sticky_ena_q & VCC_q;

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt(COUNTER,1601)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_i <= 4'd0;
            redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_i == 4'd7)
            begin
                redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_i <= $unsigned(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_i <= $unsigned(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_q = redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_i[3:0];

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_wraddr(REG,1602)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_wraddr_q <= $unsigned(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_q);
        end
    end

    // redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem(DUALMEM,1600)
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_ia = $unsigned(in_c1_eni1_108_tpl);
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_aa = redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_wraddr_q;
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_ab = redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_rdcnt_q;
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_dmem (
        .clocken1(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_aa),
        .data_a(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_ab),
        .q_b(redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_q = redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_iq[63:0];

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_notEnable(LOGICAL,1238)
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_nor(LOGICAL,1239)
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_nor_q = ~ (redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_notEnable_q | redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_sticky_ena_q);

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_last(CONSTANT,1235)
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmp(LOGICAL,1236)
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmp_q = $unsigned(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_last_q == redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmpReg(REG,1237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmpReg_q <= $unsigned(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmp_q);
        end
    end

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_sticky_ena(REG,1240)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_nor_q == 1'b1)
        begin
            redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_sticky_ena_q <= $unsigned(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_cmpReg_q);
        end
    end

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_enaAnd(LOGICAL,1241)
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_enaAnd_q = redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_sticky_ena_q & VCC_q;

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt(COUNTER,1233)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_i <= 4'd0;
            redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_i == 4'd7)
            begin
                redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_i <= $unsigned(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_i <= $unsigned(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_q = redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_i[3:0];

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_wraddr(REG,1234)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_wraddr_q <= $unsigned(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_q);
        end
    end

    // redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem(DUALMEM,1232)
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_ia = $unsigned(in_c1_eni1_72_tpl);
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_aa = redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_wraddr_q;
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_ab = redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_rdcnt_q;
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_dmem (
        .clocken1(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_aa),
        .data_a(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_ab),
        .q_b(redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_q = redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_iq[63:0];

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_notEnable(LOGICAL,1514)
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_nor(LOGICAL,1515)
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_nor_q = ~ (redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_notEnable_q | redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_sticky_ena_q);

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_last(CONSTANT,1511)
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmp(LOGICAL,1512)
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmp_q = $unsigned(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_last_q == redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmpReg(REG,1513)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmpReg_q <= $unsigned(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmp_q);
        end
    end

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_sticky_ena(REG,1516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_nor_q == 1'b1)
        begin
            redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_sticky_ena_q <= $unsigned(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_cmpReg_q);
        end
    end

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_enaAnd(LOGICAL,1517)
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_enaAnd_q = redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_sticky_ena_q & VCC_q;

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt(COUNTER,1509)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_i <= 4'd0;
            redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_i == 4'd7)
            begin
                redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_i <= $unsigned(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_i <= $unsigned(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_q = redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_i[3:0];

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_wraddr(REG,1510)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_wraddr_q <= $unsigned(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_q);
        end
    end

    // redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem(DUALMEM,1508)
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_ia = $unsigned(in_c1_eni1_99_tpl);
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_aa = redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_wraddr_q;
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_ab = redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_rdcnt_q;
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_dmem (
        .clocken1(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_aa),
        .data_a(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_ab),
        .q_b(redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_q = redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_iq[63:0];

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_notEnable(LOGICAL,1565)
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_nor(LOGICAL,1566)
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_nor_q = ~ (redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_notEnable_q | redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_sticky_ena_q);

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_last(CONSTANT,1562)
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmp(LOGICAL,1563)
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmp_b = {1'b0, redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_q};
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmp_q = $unsigned(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_last_q == redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmpReg(REG,1564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmpReg_q <= $unsigned(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmp_q);
        end
    end

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_sticky_ena(REG,1567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_nor_q == 1'b1)
        begin
            redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_sticky_ena_q <= $unsigned(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_cmpReg_q);
        end
    end

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_enaAnd(LOGICAL,1568)
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_enaAnd_q = redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_sticky_ena_q & VCC_q;

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt(COUNTER,1560)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_i <= $unsigned(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_q = redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_i[2:0];

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_wraddr(REG,1561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_wraddr_q <= $unsigned(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_q);
        end
    end

    // redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem(DUALMEM,1559)
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_ia = $unsigned(in_c1_eni1_104_tpl);
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_aa = redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_wraddr_q;
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_ab = redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_rdcnt_q;
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_dmem (
        .clocken1(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_aa),
        .data_a(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_ab),
        .q_b(redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_q = redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_iq[63:0];

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_notEnable(LOGICAL,1535)
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_nor(LOGICAL,1536)
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_nor_q = ~ (redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_notEnable_q | redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_sticky_ena_q);

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_last(CONSTANT,1532)
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmp(LOGICAL,1533)
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmp_b = {1'b0, redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_q};
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmp_q = $unsigned(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_last_q == redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmpReg(REG,1534)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmpReg_q <= $unsigned(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmp_q);
        end
    end

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_sticky_ena(REG,1537)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_nor_q == 1'b1)
        begin
            redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_sticky_ena_q <= $unsigned(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_cmpReg_q);
        end
    end

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_enaAnd(LOGICAL,1538)
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_enaAnd_q = redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_sticky_ena_q & VCC_q;

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt(COUNTER,1530)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_i <= $unsigned(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_q = redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_i[2:0];

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_wraddr(REG,1531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_wraddr_q <= $unsigned(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_q);
        end
    end

    // redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem(DUALMEM,1529)
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_ia = $unsigned(in_c1_eni1_101_tpl);
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_aa = redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_wraddr_q;
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_ab = redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_rdcnt_q;
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_dmem (
        .clocken1(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_aa),
        .data_a(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_ab),
        .q_b(redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_q = redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_iq[63:0];

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_notEnable(LOGICAL,1248)
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_nor(LOGICAL,1249)
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_nor_q = ~ (redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_notEnable_q | redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_sticky_ena_q);

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_last(CONSTANT,1245)
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmp(LOGICAL,1246)
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmp_b = {1'b0, redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_q};
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmp_q = $unsigned(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_last_q == redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmpReg(REG,1247)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmpReg_q <= $unsigned(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmp_q);
        end
    end

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_sticky_ena(REG,1250)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_nor_q == 1'b1)
        begin
            redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_sticky_ena_q <= $unsigned(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_cmpReg_q);
        end
    end

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_enaAnd(LOGICAL,1251)
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_enaAnd_q = redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_sticky_ena_q & VCC_q;

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt(COUNTER,1243)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_i <= $unsigned(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_q = redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_i[2:0];

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_wraddr(REG,1244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_wraddr_q <= $unsigned(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_q);
        end
    end

    // redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem(DUALMEM,1242)
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_ia = $unsigned(in_c1_eni1_73_tpl);
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_aa = redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_wraddr_q;
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_ab = redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_rdcnt_q;
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_dmem (
        .clocken1(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_aa),
        .data_a(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_ab),
        .q_b(redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_q = redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_iq[63:0];

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_notEnable(LOGICAL,1474)
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_nor(LOGICAL,1475)
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_nor_q = ~ (redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_notEnable_q | redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_sticky_ena_q);

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_last(CONSTANT,1471)
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmp(LOGICAL,1472)
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmp_b = {1'b0, redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_q};
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmp_q = $unsigned(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_last_q == redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmpReg(REG,1473)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmpReg_q <= $unsigned(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmp_q);
        end
    end

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_sticky_ena(REG,1476)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_nor_q == 1'b1)
        begin
            redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_sticky_ena_q <= $unsigned(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_cmpReg_q);
        end
    end

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_enaAnd(LOGICAL,1477)
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_enaAnd_q = redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_sticky_ena_q & VCC_q;

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt(COUNTER,1469)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_i <= $unsigned(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_q = redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_i[2:0];

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_wraddr(REG,1470)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_wraddr_q <= $unsigned(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_q);
        end
    end

    // redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem(DUALMEM,1468)
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_ia = $unsigned(in_c1_eni1_95_tpl);
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_aa = redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_wraddr_q;
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_ab = redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_rdcnt_q;
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_dmem (
        .clocken1(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_aa),
        .data_a(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_ab),
        .q_b(redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_q = redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_iq[63:0];

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_notEnable(LOGICAL,1545)
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_nor(LOGICAL,1546)
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_nor_q = ~ (redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_notEnable_q | redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_sticky_ena_q);

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_last(CONSTANT,1542)
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmp(LOGICAL,1543)
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmp_b = {1'b0, redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_q};
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmp_q = $unsigned(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_last_q == redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmpReg(REG,1544)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmpReg_q <= $unsigned(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmp_q);
        end
    end

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_sticky_ena(REG,1547)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_nor_q == 1'b1)
        begin
            redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_sticky_ena_q <= $unsigned(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_cmpReg_q);
        end
    end

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_enaAnd(LOGICAL,1548)
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_enaAnd_q = redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_sticky_ena_q & VCC_q;

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt(COUNTER,1540)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_i <= $unsigned(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_q = redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_i[2:0];

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_wraddr(REG,1541)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_wraddr_q <= $unsigned(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_q);
        end
    end

    // redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem(DUALMEM,1539)
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_ia = $unsigned(in_c1_eni1_102_tpl);
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_aa = redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_wraddr_q;
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_ab = redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_rdcnt_q;
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_dmem (
        .clocken1(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_aa),
        .data_a(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_ab),
        .q_b(redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_q = redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_iq[63:0];

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_notEnable(LOGICAL,1494)
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_nor(LOGICAL,1495)
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_nor_q = ~ (redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_notEnable_q | redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_sticky_ena_q);

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_last(CONSTANT,1491)
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmp(LOGICAL,1492)
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmp_b = {1'b0, redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_q};
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmp_q = $unsigned(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_last_q == redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmpReg(REG,1493)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmpReg_q <= $unsigned(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmp_q);
        end
    end

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_sticky_ena(REG,1496)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_nor_q == 1'b1)
        begin
            redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_sticky_ena_q <= $unsigned(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_cmpReg_q);
        end
    end

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_enaAnd(LOGICAL,1497)
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_enaAnd_q = redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_sticky_ena_q & VCC_q;

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt(COUNTER,1489)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_i <= $unsigned(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_q = redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_i[2:0];

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_wraddr(REG,1490)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_wraddr_q <= $unsigned(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_q);
        end
    end

    // redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem(DUALMEM,1488)
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_ia = $unsigned(in_c1_eni1_97_tpl);
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_aa = redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_wraddr_q;
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_ab = redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_rdcnt_q;
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_dmem (
        .clocken1(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_aa),
        .data_a(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_ab),
        .q_b(redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_q = redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_iq[63:0];

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_notEnable(LOGICAL,1484)
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_nor(LOGICAL,1485)
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_nor_q = ~ (redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_notEnable_q | redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_sticky_ena_q);

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_last(CONSTANT,1481)
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmp(LOGICAL,1482)
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmp_b = {1'b0, redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_q};
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmp_q = $unsigned(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_last_q == redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmpReg(REG,1483)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmpReg_q <= $unsigned(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmp_q);
        end
    end

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_sticky_ena(REG,1486)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_nor_q == 1'b1)
        begin
            redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_sticky_ena_q <= $unsigned(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_cmpReg_q);
        end
    end

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_enaAnd(LOGICAL,1487)
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_enaAnd_q = redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_sticky_ena_q & VCC_q;

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt(COUNTER,1479)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_i <= $unsigned(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_q = redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_i[2:0];

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_wraddr(REG,1480)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_wraddr_q <= $unsigned(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_q);
        end
    end

    // redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem(DUALMEM,1478)
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_ia = $unsigned(in_c1_eni1_96_tpl);
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_aa = redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_wraddr_q;
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_ab = redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_rdcnt_q;
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_dmem (
        .clocken1(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_aa),
        .data_a(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_ab),
        .q_b(redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_q = redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_iq[63:0];

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_notEnable(LOGICAL,1298)
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_nor(LOGICAL,1299)
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_nor_q = ~ (redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_notEnable_q | redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_sticky_ena_q);

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_last(CONSTANT,1295)
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmp(LOGICAL,1296)
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmp_b = {1'b0, redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_q};
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmp_q = $unsigned(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_last_q == redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmpReg(REG,1297)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmpReg_q <= $unsigned(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmp_q);
        end
    end

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_sticky_ena(REG,1300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_nor_q == 1'b1)
        begin
            redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_sticky_ena_q <= $unsigned(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_cmpReg_q);
        end
    end

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_enaAnd(LOGICAL,1301)
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_enaAnd_q = redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_sticky_ena_q & VCC_q;

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt(COUNTER,1293)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_i <= 3'd0;
            redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_i == 3'd5)
            begin
                redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_i <= $unsigned(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_i <= $unsigned(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_q = redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_i[2:0];

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_wraddr(REG,1294)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_wraddr_q <= $unsigned(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_q);
        end
    end

    // redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem(DUALMEM,1292)
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_ia = $unsigned(in_c1_eni1_78_tpl);
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_aa = redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_wraddr_q;
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_ab = redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_rdcnt_q;
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_dmem (
        .clocken1(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_aa),
        .data_a(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_ab),
        .q_b(redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_q = redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_iq[63:0];

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_notEnable(LOGICAL,1288)
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_nor(LOGICAL,1289)
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_nor_q = ~ (redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_notEnable_q | redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_sticky_ena_q);

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_last(CONSTANT,1285)
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmp(LOGICAL,1286)
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmp_b = {1'b0, redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_q};
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmp_q = $unsigned(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_last_q == redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmpReg(REG,1287)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmpReg_q <= $unsigned(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmp_q);
        end
    end

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_sticky_ena(REG,1290)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_nor_q == 1'b1)
        begin
            redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_sticky_ena_q <= $unsigned(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_cmpReg_q);
        end
    end

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_enaAnd(LOGICAL,1291)
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_enaAnd_q = redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_sticky_ena_q & VCC_q;

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt(COUNTER,1283)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_i <= 3'd0;
            redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_i == 3'd5)
            begin
                redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_i <= $unsigned(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_i <= $unsigned(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_q = redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_i[2:0];

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_wraddr(REG,1284)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_wraddr_q <= $unsigned(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_q);
        end
    end

    // redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem(DUALMEM,1282)
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_ia = $unsigned(in_c1_eni1_77_tpl);
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_aa = redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_wraddr_q;
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_ab = redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_rdcnt_q;
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_dmem (
        .clocken1(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_aa),
        .data_a(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_ab),
        .q_b(redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_q = redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_iq[63:0];

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_notEnable(LOGICAL,1278)
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_nor(LOGICAL,1279)
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_nor_q = ~ (redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_notEnable_q | redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_sticky_ena_q);

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_last(CONSTANT,1275)
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmp(LOGICAL,1276)
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmp_b = {1'b0, redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_q};
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmp_q = $unsigned(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_last_q == redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmpReg(REG,1277)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmpReg_q <= $unsigned(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmp_q);
        end
    end

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_sticky_ena(REG,1280)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_nor_q == 1'b1)
        begin
            redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_sticky_ena_q <= $unsigned(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_cmpReg_q);
        end
    end

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_enaAnd(LOGICAL,1281)
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_enaAnd_q = redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_sticky_ena_q & VCC_q;

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt(COUNTER,1273)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_i <= 3'd0;
            redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_i == 3'd5)
            begin
                redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_i <= $unsigned(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_i <= $unsigned(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_q = redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_i[2:0];

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_wraddr(REG,1274)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_wraddr_q <= $unsigned(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_q);
        end
    end

    // redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem(DUALMEM,1272)
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_ia = $unsigned(in_c1_eni1_76_tpl);
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_aa = redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_wraddr_q;
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_ab = redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_rdcnt_q;
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_dmem (
        .clocken1(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_aa),
        .data_a(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_ab),
        .q_b(redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_q = redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_iq[63:0];

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_notEnable(LOGICAL,1464)
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_nor(LOGICAL,1465)
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_nor_q = ~ (redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_notEnable_q | redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_sticky_ena_q);

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_last(CONSTANT,1461)
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmp(LOGICAL,1462)
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmp_b = {1'b0, redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_q};
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmp_q = $unsigned(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_last_q == redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmpReg(REG,1463)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmpReg_q <= $unsigned(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmp_q);
        end
    end

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_sticky_ena(REG,1466)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_nor_q == 1'b1)
        begin
            redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_sticky_ena_q <= $unsigned(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_cmpReg_q);
        end
    end

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_enaAnd(LOGICAL,1467)
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_enaAnd_q = redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_sticky_ena_q & VCC_q;

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt(COUNTER,1459)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_i <= 3'd0;
            redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_i == 3'd5)
            begin
                redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_i <= $unsigned(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_i <= $unsigned(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_q = redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_i[2:0];

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_wraddr(REG,1460)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_wraddr_q <= $unsigned(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_q);
        end
    end

    // redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem(DUALMEM,1458)
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_ia = $unsigned(in_c1_eni1_94_tpl);
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_aa = redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_wraddr_q;
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_ab = redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_rdcnt_q;
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_dmem (
        .clocken1(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_aa),
        .data_a(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_ab),
        .q_b(redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_q = redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_iq[63:0];

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_notEnable(LOGICAL,1454)
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_nor(LOGICAL,1455)
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_nor_q = ~ (redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_notEnable_q | redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_sticky_ena_q);

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_last(CONSTANT,1451)
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmp(LOGICAL,1452)
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmp_b = {1'b0, redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_q};
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmp_q = $unsigned(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_last_q == redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmpReg(REG,1453)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmpReg_q <= $unsigned(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmp_q);
        end
    end

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_sticky_ena(REG,1456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_nor_q == 1'b1)
        begin
            redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_sticky_ena_q <= $unsigned(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_cmpReg_q);
        end
    end

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_enaAnd(LOGICAL,1457)
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_enaAnd_q = redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_sticky_ena_q & VCC_q;

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt(COUNTER,1449)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_i <= 3'd0;
            redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_i == 3'd5)
            begin
                redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_i <= $unsigned(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_i <= $unsigned(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_q = redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_i[2:0];

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_wraddr(REG,1450)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_wraddr_q <= $unsigned(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_q);
        end
    end

    // redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem(DUALMEM,1448)
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_ia = $unsigned(in_c1_eni1_93_tpl);
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_aa = redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_wraddr_q;
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_ab = redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_rdcnt_q;
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_dmem (
        .clocken1(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_aa),
        .data_a(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_ab),
        .q_b(redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_q = redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_iq[63:0];

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_notEnable(LOGICAL,1444)
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_nor(LOGICAL,1445)
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_nor_q = ~ (redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_notEnable_q | redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_sticky_ena_q);

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_last(CONSTANT,1441)
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmp(LOGICAL,1442)
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmp_b = {1'b0, redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_q};
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmp_q = $unsigned(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_last_q == redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmpReg(REG,1443)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmpReg_q <= $unsigned(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmp_q);
        end
    end

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_sticky_ena(REG,1446)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_nor_q == 1'b1)
        begin
            redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_sticky_ena_q <= $unsigned(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_cmpReg_q);
        end
    end

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_enaAnd(LOGICAL,1447)
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_enaAnd_q = redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_sticky_ena_q & VCC_q;

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt(COUNTER,1439)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_i <= 3'd0;
            redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_i == 3'd5)
            begin
                redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_i <= $unsigned(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_i <= $unsigned(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_q = redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_i[2:0];

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_wraddr(REG,1440)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_wraddr_q <= $unsigned(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_q);
        end
    end

    // redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem(DUALMEM,1438)
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_ia = $unsigned(in_c1_eni1_92_tpl);
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_aa = redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_wraddr_q;
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_ab = redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_rdcnt_q;
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_dmem (
        .clocken1(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_aa),
        .data_a(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_ab),
        .q_b(redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_q = redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_iq[63:0];

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_notEnable(LOGICAL,1434)
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_nor(LOGICAL,1435)
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_nor_q = ~ (redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_notEnable_q | redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_sticky_ena_q);

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_last(CONSTANT,1431)
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmp(LOGICAL,1432)
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmp_b = {1'b0, redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_q};
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmp_q = $unsigned(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_last_q == redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmpReg(REG,1433)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmpReg_q <= $unsigned(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmp_q);
        end
    end

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_sticky_ena(REG,1436)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_nor_q == 1'b1)
        begin
            redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_sticky_ena_q <= $unsigned(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_cmpReg_q);
        end
    end

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_enaAnd(LOGICAL,1437)
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_enaAnd_q = redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_sticky_ena_q & VCC_q;

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt(COUNTER,1429)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_i <= 3'd0;
            redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_i == 3'd5)
            begin
                redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_i <= $unsigned(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_i <= $unsigned(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_q = redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_i[2:0];

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_wraddr(REG,1430)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_wraddr_q <= $unsigned(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_q);
        end
    end

    // redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem(DUALMEM,1428)
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_ia = $unsigned(in_c1_eni1_91_tpl);
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_aa = redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_wraddr_q;
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_ab = redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_rdcnt_q;
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_dmem (
        .clocken1(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_aa),
        .data_a(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_ab),
        .q_b(redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_q = redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_iq[63:0];

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_notEnable(LOGICAL,1424)
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_nor(LOGICAL,1425)
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_nor_q = ~ (redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_notEnable_q | redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_sticky_ena_q);

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_last(CONSTANT,1421)
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmp(LOGICAL,1422)
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmp_b = {1'b0, redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_q};
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmp_q = $unsigned(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_last_q == redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmpReg(REG,1423)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmpReg_q <= $unsigned(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmp_q);
        end
    end

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_sticky_ena(REG,1426)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_nor_q == 1'b1)
        begin
            redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_sticky_ena_q <= $unsigned(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_cmpReg_q);
        end
    end

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_enaAnd(LOGICAL,1427)
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_enaAnd_q = redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_sticky_ena_q & VCC_q;

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt(COUNTER,1419)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_i <= 3'd0;
            redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_i == 3'd4)
            begin
                redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_i <= $unsigned(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_i <= $unsigned(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_q = redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_i[2:0];

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_wraddr(REG,1420)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_wraddr_q <= $unsigned(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_q);
        end
    end

    // redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem(DUALMEM,1418)
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_ia = $unsigned(in_c1_eni1_90_tpl);
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_aa = redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_wraddr_q;
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_ab = redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_rdcnt_q;
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_dmem (
        .clocken1(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_aa),
        .data_a(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_ab),
        .q_b(redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_q = redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_iq[63:0];

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_notEnable(LOGICAL,1414)
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_nor(LOGICAL,1415)
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_nor_q = ~ (redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_notEnable_q | redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_sticky_ena_q);

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_last(CONSTANT,1411)
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmp(LOGICAL,1412)
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmp_b = {1'b0, redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_q};
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmp_q = $unsigned(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_last_q == redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmpReg(REG,1413)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmpReg_q <= $unsigned(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmp_q);
        end
    end

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_sticky_ena(REG,1416)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_nor_q == 1'b1)
        begin
            redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_sticky_ena_q <= $unsigned(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_cmpReg_q);
        end
    end

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_enaAnd(LOGICAL,1417)
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_enaAnd_q = redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_sticky_ena_q & VCC_q;

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt(COUNTER,1409)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_i <= 3'd0;
            redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_i == 3'd4)
            begin
                redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_i <= $unsigned(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_i <= $unsigned(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_q = redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_i[2:0];

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_wraddr(REG,1410)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_wraddr_q <= $unsigned(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_q);
        end
    end

    // redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem(DUALMEM,1408)
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_ia = $unsigned(in_c1_eni1_89_tpl);
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_aa = redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_wraddr_q;
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_ab = redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_rdcnt_q;
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_dmem (
        .clocken1(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_aa),
        .data_a(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_ab),
        .q_b(redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_q = redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_iq[63:0];

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_notEnable(LOGICAL,1404)
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_nor(LOGICAL,1405)
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_nor_q = ~ (redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_notEnable_q | redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q);

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_last(CONSTANT,1401)
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmp(LOGICAL,1402)
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmp_b = {1'b0, redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q};
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmp_q = $unsigned(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_last_q == redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg(REG,1403)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg_q <= $unsigned(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmp_q);
        end
    end

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena(REG,1406)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_nor_q == 1'b1)
        begin
            redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q <= $unsigned(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg_q);
        end
    end

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_enaAnd(LOGICAL,1407)
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_enaAnd_q = redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q & VCC_q;

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt(COUNTER,1399)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i <= 3'd0;
            redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i == 3'd4)
            begin
                redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i <= $unsigned(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i <= $unsigned(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q = redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i[2:0];

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_wraddr(REG,1400)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_wraddr_q <= $unsigned(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q);
        end
    end

    // redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem(DUALMEM,1398)
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_ia = $unsigned(in_c1_eni1_88_tpl);
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_aa = redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_wraddr_q;
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_ab = redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q;
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_dmem (
        .clocken1(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_aa),
        .data_a(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_ab),
        .q_b(redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_q = redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_iq[63:0];

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_notEnable(LOGICAL,1383)
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_nor(LOGICAL,1384)
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_nor_q = ~ (redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_notEnable_q | redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_sticky_ena_q);

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_last(CONSTANT,1380)
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmp(LOGICAL,1381)
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmp_b = {1'b0, redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_q};
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmp_q = $unsigned(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_last_q == redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmpReg(REG,1382)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmpReg_q <= $unsigned(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmp_q);
        end
    end

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_sticky_ena(REG,1385)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_nor_q == 1'b1)
        begin
            redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_sticky_ena_q <= $unsigned(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_cmpReg_q);
        end
    end

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_enaAnd(LOGICAL,1386)
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_enaAnd_q = redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_sticky_ena_q & VCC_q;

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt(COUNTER,1378)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_i <= 3'd0;
            redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_i == 3'd4)
            begin
                redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_i <= $unsigned(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_i <= $unsigned(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_q = redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_i[2:0];

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_wraddr(REG,1379)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_wraddr_q <= $unsigned(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_q);
        end
    end

    // redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem(DUALMEM,1377)
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_ia = $unsigned(in_c1_eni1_86_tpl);
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_aa = redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_wraddr_q;
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_ab = redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_rdcnt_q;
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_dmem (
        .clocken1(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_aa),
        .data_a(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_ab),
        .q_b(redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_q = redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_iq[63:0];

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_notEnable(LOGICAL,1268)
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_nor(LOGICAL,1269)
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_nor_q = ~ (redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_notEnable_q | redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_sticky_ena_q);

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_last(CONSTANT,1265)
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmp(LOGICAL,1266)
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmp_b = {1'b0, redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_q};
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmp_q = $unsigned(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_last_q == redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmpReg(REG,1267)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmpReg_q <= $unsigned(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmp_q);
        end
    end

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_sticky_ena(REG,1270)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_nor_q == 1'b1)
        begin
            redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_sticky_ena_q <= $unsigned(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_cmpReg_q);
        end
    end

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_enaAnd(LOGICAL,1271)
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_enaAnd_q = redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_sticky_ena_q & VCC_q;

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt(COUNTER,1263)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_i <= 3'd0;
            redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_i == 3'd4)
            begin
                redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_i <= $unsigned(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_i <= $unsigned(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_q = redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_i[2:0];

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_wraddr(REG,1264)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_wraddr_q <= $unsigned(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_q);
        end
    end

    // redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem(DUALMEM,1262)
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_ia = $unsigned(in_c1_eni1_75_tpl);
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_aa = redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_wraddr_q;
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_ab = redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_rdcnt_q;
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_dmem (
        .clocken1(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_aa),
        .data_a(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_ab),
        .q_b(redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_q = redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_iq[63:0];

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_notEnable(LOGICAL,1504)
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_nor(LOGICAL,1505)
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_nor_q = ~ (redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_notEnable_q | redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q);

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_last(CONSTANT,1501)
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmp(LOGICAL,1502)
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmp_b = {1'b0, redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q};
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmp_q = $unsigned(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_last_q == redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg(REG,1503)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg_q <= $unsigned(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmp_q);
        end
    end

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena(REG,1506)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_nor_q == 1'b1)
        begin
            redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q <= $unsigned(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg_q);
        end
    end

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_enaAnd(LOGICAL,1507)
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_enaAnd_q = redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q & VCC_q;

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt(COUNTER,1499)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i <= 3'd0;
            redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i == 3'd4)
            begin
                redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i <= $unsigned(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i <= $unsigned(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q = redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i[2:0];

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_wraddr(REG,1500)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_wraddr_q <= $unsigned(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q);
        end
    end

    // redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem(DUALMEM,1498)
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_ia = $unsigned(in_c1_eni1_98_tpl);
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_aa = redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_wraddr_q;
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_ab = redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q;
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_dmem (
        .clocken1(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_aa),
        .data_a(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_ab),
        .q_b(redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_q = redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_iq[63:0];

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_notEnable(LOGICAL,1196)
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_nor(LOGICAL,1197)
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_nor_q = ~ (redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_notEnable_q | redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_sticky_ena_q);

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_last(CONSTANT,1193)
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmp(LOGICAL,1194)
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmp_b = {1'b0, redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_q};
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmp_q = $unsigned(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_last_q == redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmpReg(REG,1195)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmpReg_q <= $unsigned(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmp_q);
        end
    end

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_sticky_ena(REG,1198)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_nor_q == 1'b1)
        begin
            redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_sticky_ena_q <= $unsigned(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_cmpReg_q);
        end
    end

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_enaAnd(LOGICAL,1199)
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_enaAnd_q = redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_sticky_ena_q & VCC_q;

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt(COUNTER,1191)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_i <= 3'd0;
            redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_i == 3'd4)
            begin
                redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_i <= $unsigned(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_i <= $unsigned(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_q = redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_i[2:0];

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_wraddr(REG,1192)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_wraddr_q <= $unsigned(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_q);
        end
    end

    // redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem(DUALMEM,1190)
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_ia = $unsigned(in_c1_eni1_68_tpl);
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_aa = redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_wraddr_q;
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_ab = redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_rdcnt_q;
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_dmem (
        .clocken1(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_aa),
        .data_a(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_ab),
        .q_b(redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_q = redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_iq[63:0];

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_notEnable(LOGICAL,1135)
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_nor(LOGICAL,1136)
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_nor_q = ~ (redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_notEnable_q | redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_sticky_ena_q);

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_last(CONSTANT,1132)
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmp(LOGICAL,1133)
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmp_q = $unsigned(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_last_q == redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmpReg(REG,1134)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmpReg_q <= $unsigned(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmp_q);
        end
    end

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_sticky_ena(REG,1137)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_nor_q == 1'b1)
        begin
            redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_sticky_ena_q <= $unsigned(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_cmpReg_q);
        end
    end

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_enaAnd(LOGICAL,1138)
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_enaAnd_q = redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_sticky_ena_q & VCC_q;

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt(COUNTER,1130)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_i <= 3'd0;
            redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_i == 3'd3)
            begin
                redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_i <= $unsigned(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_i <= $unsigned(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_q = redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_i[2:0];

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_wraddr(REG,1131)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_wraddr_q <= $unsigned(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_q);
        end
    end

    // redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem(DUALMEM,1129)
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_ia = $unsigned(in_c1_eni1_60_tpl);
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_aa = redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_wraddr_q;
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_ab = redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_rdcnt_q;
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_dmem (
        .clocken1(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_aa),
        .data_a(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_ab),
        .q_b(redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_q = redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_iq[63:0];

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_notEnable(LOGICAL,1093)
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_nor(LOGICAL,1094)
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_nor_q = ~ (redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_notEnable_q | redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_sticky_ena_q);

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_last(CONSTANT,1090)
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmp(LOGICAL,1091)
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmp_q = $unsigned(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_last_q == redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmpReg(REG,1092)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmpReg_q <= $unsigned(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmp_q);
        end
    end

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_sticky_ena(REG,1095)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_nor_q == 1'b1)
        begin
            redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_sticky_ena_q <= $unsigned(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_cmpReg_q);
        end
    end

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_enaAnd(LOGICAL,1096)
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_enaAnd_q = redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_sticky_ena_q & VCC_q;

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt(COUNTER,1088)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_i <= 3'd0;
            redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_i == 3'd3)
            begin
                redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_i <= $unsigned(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_i <= $unsigned(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_q = redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_i[2:0];

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_wraddr(REG,1089)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_wraddr_q <= $unsigned(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_q);
        end
    end

    // redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem(DUALMEM,1087)
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_ia = $unsigned(in_c1_eni1_53_tpl);
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_aa = redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_wraddr_q;
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_ab = redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_rdcnt_q;
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_dmem (
        .clocken1(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_aa),
        .data_a(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_ab),
        .q_b(redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_q = redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_iq[63:0];

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_notEnable(LOGICAL,863)
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_nor(LOGICAL,864)
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_nor_q = ~ (redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_notEnable_q | redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q);

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_last(CONSTANT,860)
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmp(LOGICAL,861)
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmp_q = $unsigned(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_last_q == redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg(REG,862)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg_q <= $unsigned(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmp_q);
        end
    end

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena(REG,865)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_nor_q == 1'b1)
        begin
            redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q <= $unsigned(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg_q);
        end
    end

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_enaAnd(LOGICAL,866)
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_enaAnd_q = redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q & VCC_q;

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt(COUNTER,858)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i <= 3'd0;
            redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i == 3'd3)
            begin
                redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i <= $unsigned(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i <= $unsigned(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q = redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i[2:0];

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_wraddr(REG,859)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_wraddr_q <= $unsigned(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q);
        end
    end

    // redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem(DUALMEM,857)
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_ia = $unsigned(in_c1_eni1_17_tpl);
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_aa = redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_wraddr_q;
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_ab = redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q;
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_dmem (
        .clocken1(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_aa),
        .data_a(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_ab),
        .q_b(redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_q = redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_iq[63:0];

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_notEnable(LOGICAL,883)
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_nor(LOGICAL,884)
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_nor_q = ~ (redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_notEnable_q | redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_sticky_ena_q);

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_last(CONSTANT,880)
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmp(LOGICAL,881)
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmp_q = $unsigned(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_last_q == redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmpReg(REG,882)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmpReg_q <= $unsigned(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmp_q);
        end
    end

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_sticky_ena(REG,885)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_nor_q == 1'b1)
        begin
            redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_sticky_ena_q <= $unsigned(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_cmpReg_q);
        end
    end

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_enaAnd(LOGICAL,886)
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_enaAnd_q = redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_sticky_ena_q & VCC_q;

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt(COUNTER,878)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_i <= 3'd0;
            redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_i == 3'd3)
            begin
                redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_i <= $unsigned(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_i <= $unsigned(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_q = redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_i[2:0];

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_wraddr(REG,879)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_wraddr_q <= $unsigned(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_q);
        end
    end

    // redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem(DUALMEM,877)
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_ia = $unsigned(in_c1_eni1_23_tpl);
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_aa = redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_wraddr_q;
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_ab = redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_rdcnt_q;
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_dmem (
        .clocken1(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_aa),
        .data_a(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_ab),
        .q_b(redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_q = redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_iq[63:0];

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_notEnable(LOGICAL,1103)
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_nor(LOGICAL,1104)
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_nor_q = ~ (redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_notEnable_q | redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_sticky_ena_q);

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_last(CONSTANT,1100)
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmp(LOGICAL,1101)
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmp_q = $unsigned(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_last_q == redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmpReg(REG,1102)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmpReg_q <= $unsigned(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmp_q);
        end
    end

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_sticky_ena(REG,1105)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_nor_q == 1'b1)
        begin
            redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_sticky_ena_q <= $unsigned(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_cmpReg_q);
        end
    end

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_enaAnd(LOGICAL,1106)
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_enaAnd_q = redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_sticky_ena_q & VCC_q;

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt(COUNTER,1098)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_i <= 3'd0;
            redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_i == 3'd3)
            begin
                redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_i <= $unsigned(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_i <= $unsigned(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_q = redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_i[2:0];

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_wraddr(REG,1099)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_wraddr_q <= $unsigned(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_q);
        end
    end

    // redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem(DUALMEM,1097)
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_ia = $unsigned(in_c1_eni1_55_tpl);
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_aa = redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_wraddr_q;
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_ab = redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_rdcnt_q;
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_dmem (
        .clocken1(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_aa),
        .data_a(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_ab),
        .q_b(redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_q = redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_iq[63:0];

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_notEnable(LOGICAL,1125)
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_nor(LOGICAL,1126)
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_nor_q = ~ (redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_notEnable_q | redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_sticky_ena_q);

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_last(CONSTANT,1122)
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmp(LOGICAL,1123)
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmp_q = $unsigned(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_last_q == redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmpReg(REG,1124)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmpReg_q <= $unsigned(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmp_q);
        end
    end

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_sticky_ena(REG,1127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_nor_q == 1'b1)
        begin
            redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_sticky_ena_q <= $unsigned(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_cmpReg_q);
        end
    end

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_enaAnd(LOGICAL,1128)
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_enaAnd_q = redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_sticky_ena_q & VCC_q;

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt(COUNTER,1120)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_i <= 3'd0;
            redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_i == 3'd3)
            begin
                redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_i <= $unsigned(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_i <= $unsigned(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_q = redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_i[2:0];

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_wraddr(REG,1121)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_wraddr_q <= $unsigned(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_q);
        end
    end

    // redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem(DUALMEM,1119)
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_ia = $unsigned(in_c1_eni1_59_tpl);
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_aa = redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_wraddr_q;
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_ab = redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_rdcnt_q;
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_dmem (
        .clocken1(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_aa),
        .data_a(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_ab),
        .q_b(redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_q = redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_iq[63:0];

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_notEnable(LOGICAL,853)
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_nor(LOGICAL,854)
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_nor_q = ~ (redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_notEnable_q | redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q);

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_last(CONSTANT,850)
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmp(LOGICAL,851)
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmp_q = $unsigned(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_last_q == redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg(REG,852)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg_q <= $unsigned(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmp_q);
        end
    end

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena(REG,855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_nor_q == 1'b1)
        begin
            redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q <= $unsigned(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg_q);
        end
    end

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_enaAnd(LOGICAL,856)
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_enaAnd_q = redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q & VCC_q;

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt(COUNTER,848)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i <= 3'd0;
            redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i == 3'd3)
            begin
                redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i <= $unsigned(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i <= $unsigned(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q = redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i[2:0];

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_wraddr(REG,849)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_wraddr_q <= $unsigned(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q);
        end
    end

    // redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem(DUALMEM,847)
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_ia = $unsigned(in_c1_eni1_15_tpl);
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_aa = redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_wraddr_q;
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_ab = redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q;
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem (
        .clocken1(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_aa),
        .data_a(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_ab),
        .q_b(redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_q = redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_iq[63:0];

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_notEnable(LOGICAL,1114)
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_nor(LOGICAL,1115)
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_nor_q = ~ (redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_notEnable_q | redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_sticky_ena_q);

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_last(CONSTANT,1111)
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmp(LOGICAL,1112)
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmp_b = {1'b0, redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_q};
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmp_q = $unsigned(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_last_q == redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmpReg(REG,1113)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmpReg_q <= $unsigned(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmp_q);
        end
    end

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_sticky_ena(REG,1116)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_nor_q == 1'b1)
        begin
            redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_sticky_ena_q <= $unsigned(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_cmpReg_q);
        end
    end

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_enaAnd(LOGICAL,1117)
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_enaAnd_q = redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_sticky_ena_q & VCC_q;

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt(COUNTER,1109)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_i <= $unsigned(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_q = redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_i[1:0];

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_wraddr(REG,1110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_wraddr_q <= $unsigned(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_q);
        end
    end

    // redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem(DUALMEM,1108)
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_ia = $unsigned(in_c1_eni1_57_tpl);
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_aa = redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_wraddr_q;
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_ab = redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_rdcnt_q;
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_dmem (
        .clocken1(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_aa),
        .data_a(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_ab),
        .q_b(redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_q = redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_iq[63:0];

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_notEnable(LOGICAL,1073)
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_nor(LOGICAL,1074)
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_nor_q = ~ (redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_notEnable_q | redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_sticky_ena_q);

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_last(CONSTANT,1070)
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmp(LOGICAL,1071)
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmp_b = {1'b0, redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_q};
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmp_q = $unsigned(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_last_q == redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmpReg(REG,1072)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmpReg_q <= $unsigned(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmp_q);
        end
    end

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_sticky_ena(REG,1075)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_nor_q == 1'b1)
        begin
            redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_sticky_ena_q <= $unsigned(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_cmpReg_q);
        end
    end

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_enaAnd(LOGICAL,1076)
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_enaAnd_q = redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_sticky_ena_q & VCC_q;

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt(COUNTER,1068)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_i <= $unsigned(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_q = redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_i[1:0];

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_wraddr(REG,1069)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_wraddr_q <= $unsigned(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_q);
        end
    end

    // redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem(DUALMEM,1067)
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_ia = $unsigned(in_c1_eni1_47_tpl);
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_aa = redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_wraddr_q;
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_ab = redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_rdcnt_q;
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_dmem (
        .clocken1(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_aa),
        .data_a(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_ab),
        .q_b(redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_q = redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_iq[63:0];

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_notEnable(LOGICAL,873)
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_nor(LOGICAL,874)
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_nor_q = ~ (redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_notEnable_q | redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_sticky_ena_q);

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_last(CONSTANT,870)
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmp(LOGICAL,871)
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmp_b = {1'b0, redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_q};
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmp_q = $unsigned(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_last_q == redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmpReg(REG,872)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmpReg_q <= $unsigned(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmp_q);
        end
    end

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_sticky_ena(REG,875)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_nor_q == 1'b1)
        begin
            redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_sticky_ena_q <= $unsigned(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_cmpReg_q);
        end
    end

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_enaAnd(LOGICAL,876)
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_enaAnd_q = redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_sticky_ena_q & VCC_q;

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt(COUNTER,868)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_i <= $unsigned(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_q = redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_i[1:0];

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_wraddr(REG,869)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_wraddr_q <= $unsigned(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_q);
        end
    end

    // redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem(DUALMEM,867)
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_ia = $unsigned(in_c1_eni1_20_tpl);
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_aa = redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_wraddr_q;
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_ab = redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_rdcnt_q;
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_dmem (
        .clocken1(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_aa),
        .data_a(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_ab),
        .q_b(redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_q = redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_iq[63:0];

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_notEnable(LOGICAL,1083)
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_nor(LOGICAL,1084)
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_nor_q = ~ (redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_notEnable_q | redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_sticky_ena_q);

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_last(CONSTANT,1080)
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmp(LOGICAL,1081)
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmp_b = {1'b0, redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_q};
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmp_q = $unsigned(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_last_q == redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmpReg(REG,1082)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmpReg_q <= $unsigned(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmp_q);
        end
    end

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_sticky_ena(REG,1085)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_nor_q == 1'b1)
        begin
            redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_sticky_ena_q <= $unsigned(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_cmpReg_q);
        end
    end

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_enaAnd(LOGICAL,1086)
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_enaAnd_q = redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_sticky_ena_q & VCC_q;

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt(COUNTER,1078)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_i <= $unsigned(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_q = redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_i[1:0];

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_wraddr(REG,1079)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_wraddr_q <= $unsigned(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_q);
        end
    end

    // redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem(DUALMEM,1077)
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_ia = $unsigned(in_c1_eni1_49_tpl);
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_aa = redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_wraddr_q;
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_ab = redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_rdcnt_q;
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_dmem (
        .clocken1(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_aa),
        .data_a(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_ab),
        .q_b(redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_q = redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_iq[63:0];

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_notEnable(LOGICAL,1586)
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_nor(LOGICAL,1587)
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_nor_q = ~ (redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_notEnable_q | redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_sticky_ena_q);

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_last(CONSTANT,1583)
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmp(LOGICAL,1584)
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmp_b = {1'b0, redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_q};
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmp_q = $unsigned(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_last_q == redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmpReg(REG,1585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmpReg_q <= $unsigned(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmp_q);
        end
    end

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_sticky_ena(REG,1588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_nor_q == 1'b1)
        begin
            redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_sticky_ena_q <= $unsigned(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_cmpReg_q);
        end
    end

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_enaAnd(LOGICAL,1589)
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_enaAnd_q = redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_sticky_ena_q & VCC_q;

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt(COUNTER,1581)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_i <= $unsigned(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_q = redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_i[1:0];

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_wraddr(REG,1582)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_wraddr_q <= $unsigned(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_q);
        end
    end

    // redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem(DUALMEM,1580)
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_ia = $unsigned(in_c1_eni1_106_tpl);
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_aa = redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_wraddr_q;
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_ab = redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_rdcnt_q;
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_dmem (
        .clocken1(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_aa),
        .data_a(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_ab),
        .q_b(redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_q = redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_iq[63:0];

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_notEnable(LOGICAL,1596)
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_nor(LOGICAL,1597)
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_nor_q = ~ (redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_notEnable_q | redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_sticky_ena_q);

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_last(CONSTANT,1593)
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmp(LOGICAL,1594)
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmp_b = {1'b0, redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_q};
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmp_q = $unsigned(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_last_q == redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmpReg(REG,1595)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmpReg_q <= $unsigned(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmp_q);
        end
    end

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_sticky_ena(REG,1598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_nor_q == 1'b1)
        begin
            redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_sticky_ena_q <= $unsigned(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_cmpReg_q);
        end
    end

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_enaAnd(LOGICAL,1599)
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_enaAnd_q = redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_sticky_ena_q & VCC_q;

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt(COUNTER,1591)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_i <= $unsigned(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_q = redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_i[1:0];

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_wraddr(REG,1592)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_wraddr_q <= $unsigned(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_q);
        end
    end

    // redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem(DUALMEM,1590)
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_ia = $unsigned(in_c1_eni1_107_tpl);
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_aa = redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_wraddr_q;
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_ab = redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_rdcnt_q;
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_dmem (
        .clocken1(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_aa),
        .data_a(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_ab),
        .q_b(redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_q = redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_iq[63:0];

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_notEnable(LOGICAL,1228)
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_nor(LOGICAL,1229)
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_nor_q = ~ (redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_notEnable_q | redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_sticky_ena_q);

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_last(CONSTANT,1225)
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmp(LOGICAL,1226)
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmp_b = {1'b0, redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_q};
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmp_q = $unsigned(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_last_q == redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmpReg(REG,1227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmpReg_q <= $unsigned(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmp_q);
        end
    end

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_sticky_ena(REG,1230)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_nor_q == 1'b1)
        begin
            redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_sticky_ena_q <= $unsigned(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_cmpReg_q);
        end
    end

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_enaAnd(LOGICAL,1231)
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_enaAnd_q = redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_sticky_ena_q & VCC_q;

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt(COUNTER,1223)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_i <= $unsigned(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_q = redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_i[1:0];

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_wraddr(REG,1224)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_wraddr_q <= $unsigned(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_q);
        end
    end

    // redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem(DUALMEM,1222)
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_ia = $unsigned(in_c1_eni1_71_tpl);
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_aa = redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_wraddr_q;
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_ab = redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_rdcnt_q;
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_dmem (
        .clocken1(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_aa),
        .data_a(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_ab),
        .q_b(redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_q = redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_iq[63:0];

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_notEnable(LOGICAL,1258)
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_nor(LOGICAL,1259)
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_nor_q = ~ (redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_notEnable_q | redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_sticky_ena_q);

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_last(CONSTANT,1255)
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmp(LOGICAL,1256)
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmp_q = $unsigned(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_last_q == redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmpReg(REG,1257)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmpReg_q <= $unsigned(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmp_q);
        end
    end

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_sticky_ena(REG,1260)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_nor_q == 1'b1)
        begin
            redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_sticky_ena_q <= $unsigned(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_cmpReg_q);
        end
    end

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_enaAnd(LOGICAL,1261)
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_enaAnd_q = redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_sticky_ena_q & VCC_q;

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt(COUNTER,1253)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_i <= 2'd0;
            redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_i == 2'd1)
            begin
                redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_i <= $unsigned(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_i <= $unsigned(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_q = redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_i[1:0];

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_wraddr(REG,1254)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_wraddr_q <= $unsigned(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_q);
        end
    end

    // redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem(DUALMEM,1252)
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_ia = $unsigned(in_c1_eni1_74_tpl);
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_aa = redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_wraddr_q;
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_ab = redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_rdcnt_q;
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_dmem (
        .clocken1(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_aa),
        .data_a(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_ab),
        .q_b(redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_q = redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_iq[63:0];

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_notEnable(LOGICAL,1555)
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_nor(LOGICAL,1556)
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_nor_q = ~ (redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_notEnable_q | redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_sticky_ena_q);

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_last(CONSTANT,1552)
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmp(LOGICAL,1553)
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmp_q = $unsigned(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_last_q == redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmpReg(REG,1554)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmpReg_q <= $unsigned(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmp_q);
        end
    end

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_sticky_ena(REG,1557)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_nor_q == 1'b1)
        begin
            redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_sticky_ena_q <= $unsigned(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_cmpReg_q);
        end
    end

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_enaAnd(LOGICAL,1558)
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_enaAnd_q = redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_sticky_ena_q & VCC_q;

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt(COUNTER,1550)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_i <= 2'd0;
            redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_i == 2'd1)
            begin
                redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_i <= $unsigned(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_i <= $unsigned(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_q = redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_i[1:0];

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_wraddr(REG,1551)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_wraddr_q <= $unsigned(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_q);
        end
    end

    // redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem(DUALMEM,1549)
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_ia = $unsigned(in_c1_eni1_103_tpl);
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_aa = redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_wraddr_q;
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_ab = redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_rdcnt_q;
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_dmem (
        .clocken1(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_aa),
        .data_a(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_ab),
        .q_b(redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_q = redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_iq[63:0];

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_notEnable(LOGICAL,1177)
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_nor(LOGICAL,1178)
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_nor_q = ~ (redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_notEnable_q | redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_sticky_ena_q);

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_cmpReg(REG,1176)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_sticky_ena(REG,1179)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_nor_q == 1'b1)
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_sticky_ena_q <= $unsigned(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_cmpReg_q);
        end
    end

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_enaAnd(LOGICAL,1180)
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_enaAnd_q = redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_sticky_ena_q & VCC_q;

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt(COUNTER,1174)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_i <= $unsigned(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_q = redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_i[0:0];

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_wraddr(REG,1175)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_wraddr_q <= $unsigned(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_q);
        end
    end

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem(DUALMEM,1173)
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_ia = $unsigned(in_c1_eni1_66_tpl);
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_aa = redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_wraddr_q;
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_ab = redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_rdcnt_q;
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_dmem (
        .clocken1(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_aa),
        .data_a(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_ab),
        .q_b(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_q = redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_iq[63:0];

    // redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_outputreg0(DELAY,1172)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_outputreg0_q <= $unsigned(redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_mem_q);
        end
    end

    // redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_notEnable(LOGICAL,1168)
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_nor(LOGICAL,1169)
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_nor_q = ~ (redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_notEnable_q | redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_sticky_ena_q);

    // redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_cmpReg(REG,1167)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_sticky_ena(REG,1170)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_nor_q == 1'b1)
        begin
            redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_sticky_ena_q <= $unsigned(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_cmpReg_q);
        end
    end

    // redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_enaAnd(LOGICAL,1171)
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_enaAnd_q = redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_sticky_ena_q & VCC_q;

    // redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt(COUNTER,1165)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_i <= $unsigned(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_q = redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_i[0:0];

    // redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_wraddr(REG,1166)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_wraddr_q <= $unsigned(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_q);
        end
    end

    // redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem(DUALMEM,1164)
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_ia = $unsigned(in_c1_eni1_65_tpl);
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_aa = redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_wraddr_q;
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_ab = redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_rdcnt_q;
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_dmem (
        .clocken1(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_aa),
        .data_a(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_ab),
        .q_b(redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_q = redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_iq[63:0];

    // redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_notEnable(LOGICAL,1160)
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_nor(LOGICAL,1161)
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_nor_q = ~ (redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_notEnable_q | redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_sticky_ena_q);

    // redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_cmpReg(REG,1159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_sticky_ena(REG,1162)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_nor_q == 1'b1)
        begin
            redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_sticky_ena_q <= $unsigned(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_cmpReg_q);
        end
    end

    // redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_enaAnd(LOGICAL,1163)
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_enaAnd_q = redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_sticky_ena_q & VCC_q;

    // redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt(COUNTER,1157)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_i <= $unsigned(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_q = redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_i[0:0];

    // redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_wraddr(REG,1158)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_wraddr_q <= $unsigned(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_q);
        end
    end

    // redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem(DUALMEM,1156)
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_ia = $unsigned(in_c1_eni1_64_tpl);
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_aa = redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_wraddr_q;
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_ab = redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_rdcnt_q;
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_dmem (
        .clocken1(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_aa),
        .data_a(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_ab),
        .q_b(redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_q = redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_iq[63:0];

    // redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_notEnable(LOGICAL,1152)
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_nor(LOGICAL,1153)
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_nor_q = ~ (redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_notEnable_q | redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_sticky_ena_q);

    // redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_cmpReg(REG,1151)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_sticky_ena(REG,1154)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_nor_q == 1'b1)
        begin
            redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_sticky_ena_q <= $unsigned(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_cmpReg_q);
        end
    end

    // redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_enaAnd(LOGICAL,1155)
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_enaAnd_q = redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_sticky_ena_q & VCC_q;

    // redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt(COUNTER,1149)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_i <= $unsigned(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_q = redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_i[0:0];

    // redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_wraddr(REG,1150)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_wraddr_q <= $unsigned(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_q);
        end
    end

    // redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem(DUALMEM,1148)
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_ia = $unsigned(in_c1_eni1_63_tpl);
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_aa = redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_wraddr_q;
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_ab = redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_rdcnt_q;
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_dmem (
        .clocken1(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_aa),
        .data_a(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_ab),
        .q_b(redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_q = redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_iq[63:0];

    // redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_notEnable(LOGICAL,1144)
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_nor(LOGICAL,1145)
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_nor_q = ~ (redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_notEnable_q | redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_sticky_ena_q);

    // redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_cmpReg(REG,1143)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_sticky_ena(REG,1146)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_nor_q == 1'b1)
        begin
            redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_sticky_ena_q <= $unsigned(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_cmpReg_q);
        end
    end

    // redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_enaAnd(LOGICAL,1147)
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_enaAnd_q = redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_sticky_ena_q & VCC_q;

    // redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt(COUNTER,1141)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_i <= $unsigned(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_q = redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_i[0:0];

    // redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_wraddr(REG,1142)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_wraddr_q <= $unsigned(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_q);
        end
    end

    // redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem(DUALMEM,1140)
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_ia = $unsigned(in_c1_eni1_62_tpl);
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_aa = redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_wraddr_q;
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_ab = redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_rdcnt_q;
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_dmem (
        .clocken1(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_aa),
        .data_a(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_ab),
        .q_b(redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_q = redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_iq[63:0];

    // redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3(DELAY,627)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_delay_0 <= '0;
            redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_q <= '0;
        end
        else
        begin
            redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_delay_0 <= $unsigned(in_c1_eni1_61_tpl);
            redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_q <= redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_delay_0;
        end
    end

    // redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_outputreg0(DELAY,1139)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_outputreg0_q <= $unsigned(redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_q);
        end
    end

    // redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3(DELAY,624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_delay_0 <= '0;
            redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_q <= '0;
        end
        else
        begin
            redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_delay_0 <= $unsigned(in_c1_eni1_58_tpl);
            redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_q <= redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_delay_0;
        end
    end

    // redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_outputreg0(DELAY,1118)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_outputreg0_q <= $unsigned(redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_q);
        end
    end

    // redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3(DELAY,622)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_delay_0 <= '0;
            redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_q <= '0;
        end
        else
        begin
            redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_delay_0 <= $unsigned(in_c1_eni1_56_tpl);
            redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_q <= redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_delay_0;
        end
    end

    // redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_outputreg0(DELAY,1107)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_outputreg0_q <= $unsigned(redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_q);
        end
    end

    // redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2(DELAY,620)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2_delay_0 <= '0;
            redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2_q <= '0;
        end
        else
        begin
            redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2_delay_0 <= $unsigned(in_c1_eni1_54_tpl);
            redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2_q <= redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2_delay_0;
        end
    end

    // redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2(DELAY,618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_delay_0 <= '0;
            redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_q <= '0;
        end
        else
        begin
            redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_delay_0 <= $unsigned(in_c1_eni1_52_tpl);
            redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_q <= redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_delay_0;
        end
    end

    // redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2(DELAY,617)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_delay_0 <= '0;
            redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_q <= '0;
        end
        else
        begin
            redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_delay_0 <= $unsigned(in_c1_eni1_51_tpl);
            redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_q <= redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_delay_0;
        end
    end

    // redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2(DELAY,616)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_delay_0 <= '0;
            redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_q <= '0;
        end
        else
        begin
            redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_delay_0 <= $unsigned(in_c1_eni1_50_tpl);
            redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_q <= redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_delay_0;
        end
    end

    // redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2(DELAY,614)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_delay_0 <= '0;
            redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_q <= '0;
        end
        else
        begin
            redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_delay_0 <= $unsigned(in_c1_eni1_48_tpl);
            redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_q <= redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_delay_0;
        end
    end

    // redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2(DELAY,612)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_delay_0 <= '0;
            redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_q <= '0;
        end
        else
        begin
            redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_delay_0 <= $unsigned(in_c1_eni1_46_tpl);
            redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_q <= redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_delay_0;
        end
    end

    // redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2(DELAY,593)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_delay_0 <= '0;
            redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_q <= '0;
        end
        else
        begin
            redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_delay_0 <= $unsigned(in_c1_eni1_27_tpl);
            redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_q <= redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_delay_0;
        end
    end

    // redist28_sync_together504_aunroll_x_in_c1_eni1_26_tpl_1(DELAY,592)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together504_aunroll_x_in_c1_eni1_26_tpl_1_q <= '0;
        end
        else
        begin
            redist28_sync_together504_aunroll_x_in_c1_eni1_26_tpl_1_q <= $unsigned(in_c1_eni1_26_tpl);
        end
    end

    // redist27_sync_together504_aunroll_x_in_c1_eni1_25_tpl_1(DELAY,591)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together504_aunroll_x_in_c1_eni1_25_tpl_1_q <= '0;
        end
        else
        begin
            redist27_sync_together504_aunroll_x_in_c1_eni1_25_tpl_1_q <= $unsigned(in_c1_eni1_25_tpl);
        end
    end

    // redist26_sync_together504_aunroll_x_in_c1_eni1_24_tpl_1(DELAY,590)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_sync_together504_aunroll_x_in_c1_eni1_24_tpl_1_q <= '0;
        end
        else
        begin
            redist26_sync_together504_aunroll_x_in_c1_eni1_24_tpl_1_q <= $unsigned(in_c1_eni1_24_tpl);
        end
    end

    // redist24_sync_together504_aunroll_x_in_c1_eni1_22_tpl_1(DELAY,588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_sync_together504_aunroll_x_in_c1_eni1_22_tpl_1_q <= '0;
        end
        else
        begin
            redist24_sync_together504_aunroll_x_in_c1_eni1_22_tpl_1_q <= $unsigned(in_c1_eni1_22_tpl);
        end
    end

    // redist23_sync_together504_aunroll_x_in_c1_eni1_21_tpl_1(DELAY,587)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together504_aunroll_x_in_c1_eni1_21_tpl_1_q <= '0;
        end
        else
        begin
            redist23_sync_together504_aunroll_x_in_c1_eni1_21_tpl_1_q <= $unsigned(in_c1_eni1_21_tpl);
        end
    end

    // redist21_sync_together504_aunroll_x_in_c1_eni1_19_tpl_1(DELAY,585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together504_aunroll_x_in_c1_eni1_19_tpl_1_q <= '0;
        end
        else
        begin
            redist21_sync_together504_aunroll_x_in_c1_eni1_19_tpl_1_q <= $unsigned(in_c1_eni1_19_tpl);
        end
    end

    // redist20_sync_together504_aunroll_x_in_c1_eni1_18_tpl_1(DELAY,584)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_sync_together504_aunroll_x_in_c1_eni1_18_tpl_1_q <= '0;
        end
        else
        begin
            redist20_sync_together504_aunroll_x_in_c1_eni1_18_tpl_1_q <= $unsigned(in_c1_eni1_18_tpl);
        end
    end

    // c_i32_224461_recast_x(CONSTANT,502)
    assign c_i32_224461_recast_x_q = $unsigned(32'b00000000000000000000000011100000);

    // i_pivot183_obs_key_to_virtual_key141(COMPARE,234)@1
    assign i_pivot183_obs_key_to_virtual_key141_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot183_obs_key_to_virtual_key141_b = $unsigned({{2{c_i32_224461_recast_x_q[31]}}, c_i32_224461_recast_x_q});
    assign i_pivot183_obs_key_to_virtual_key141_o = $unsigned($signed(i_pivot183_obs_key_to_virtual_key141_a) - $signed(i_pivot183_obs_key_to_virtual_key141_b));
    assign i_pivot183_obs_key_to_virtual_key141_c[0] = i_pivot183_obs_key_to_virtual_key141_o[33];

    // c_i32_223434_recast_x(CONSTANT,501)
    assign c_i32_223434_recast_x_q = $unsigned(32'b00000000000000000000000011011111);

    // i_pivot185_obs_key_to_virtual_key87(COMPARE,235)@1
    assign i_pivot185_obs_key_to_virtual_key87_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot185_obs_key_to_virtual_key87_b = $unsigned({{2{c_i32_223434_recast_x_q[31]}}, c_i32_223434_recast_x_q});
    assign i_pivot185_obs_key_to_virtual_key87_o = $unsigned($signed(i_pivot185_obs_key_to_virtual_key87_a) - $signed(i_pivot185_obs_key_to_virtual_key87_b));
    assign i_pivot185_obs_key_to_virtual_key87_c[0] = i_pivot185_obs_key_to_virtual_key87_o[33];

    // i_acl_obs_key_to_virtual_key148(LOGICAL,184)@1
    assign i_acl_obs_key_to_virtual_key148_q = i_pivot185_obs_key_to_virtual_key87_c ^ i_pivot183_obs_key_to_virtual_key141_c;

    // i_acl_221_obs_key_to_virtual_key149(MUX,15)@1
    assign i_acl_221_obs_key_to_virtual_key149_s = i_acl_obs_key_to_virtual_key148_q;
    always @(i_acl_221_obs_key_to_virtual_key149_s or in_c1_eni1_13_tpl or in_c1_eni1_14_tpl)
    begin
        unique case (i_acl_221_obs_key_to_virtual_key149_s)
            1'b0 : i_acl_221_obs_key_to_virtual_key149_q = in_c1_eni1_13_tpl;
            1'b1 : i_acl_221_obs_key_to_virtual_key149_q = in_c1_eni1_14_tpl;
            default : i_acl_221_obs_key_to_virtual_key149_q = 64'b0;
        endcase
    end

    // c_i32_219459_recast_x(CONSTANT,497)
    assign c_i32_219459_recast_x_q = $unsigned(32'b00000000000000000000000011011011);

    // i_pivot173_obs_key_to_virtual_key137(COMPARE,229)@1
    assign i_pivot173_obs_key_to_virtual_key137_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot173_obs_key_to_virtual_key137_b = $unsigned({{2{c_i32_219459_recast_x_q[31]}}, c_i32_219459_recast_x_q});
    assign i_pivot173_obs_key_to_virtual_key137_o = $unsigned($signed(i_pivot173_obs_key_to_virtual_key137_a) - $signed(i_pivot173_obs_key_to_virtual_key137_b));
    assign i_pivot173_obs_key_to_virtual_key137_c[0] = i_pivot173_obs_key_to_virtual_key137_o[33];

    // c_i32_218412_recast_x(CONSTANT,496)
    assign c_i32_218412_recast_x_q = $unsigned(32'b00000000000000000000000011011010);

    // i_pivot179_obs_key_to_virtual_key43(COMPARE,232)@1
    assign i_pivot179_obs_key_to_virtual_key43_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot179_obs_key_to_virtual_key43_b = $unsigned({{2{c_i32_218412_recast_x_q[31]}}, c_i32_218412_recast_x_q});
    assign i_pivot179_obs_key_to_virtual_key43_o = $unsigned($signed(i_pivot179_obs_key_to_virtual_key43_a) - $signed(i_pivot179_obs_key_to_virtual_key43_b));
    assign i_pivot179_obs_key_to_virtual_key43_c[0] = i_pivot179_obs_key_to_virtual_key43_o[33];

    // i_acl_223_obs_key_to_virtual_key150(LOGICAL,16)@1
    assign i_acl_223_obs_key_to_virtual_key150_q = i_pivot179_obs_key_to_virtual_key43_c ^ i_pivot173_obs_key_to_virtual_key137_c;

    // i_acl_228_obs_key_to_virtual_key151(MUX,17)@1 + 1
    assign i_acl_228_obs_key_to_virtual_key151_s = i_acl_223_obs_key_to_virtual_key150_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_228_obs_key_to_virtual_key151_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_228_obs_key_to_virtual_key151_s)
                1'b0 : i_acl_228_obs_key_to_virtual_key151_q <= i_acl_221_obs_key_to_virtual_key149_q;
                1'b1 : i_acl_228_obs_key_to_virtual_key151_q <= in_c1_eni1_16_tpl;
                default : i_acl_228_obs_key_to_virtual_key151_q <= 64'b0;
            endcase
        end
    end

    // c_i32_214457_recast_x(CONSTANT,492)
    assign c_i32_214457_recast_x_q = $unsigned(32'b00000000000000000000000011010110);

    // i_pivot163_obs_key_to_virtual_key133(COMPARE,224)@1
    assign i_pivot163_obs_key_to_virtual_key133_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot163_obs_key_to_virtual_key133_b = $unsigned({{2{c_i32_214457_recast_x_q[31]}}, c_i32_214457_recast_x_q});
    assign i_pivot163_obs_key_to_virtual_key133_o = $unsigned($signed(i_pivot163_obs_key_to_virtual_key133_a) - $signed(i_pivot163_obs_key_to_virtual_key133_b));
    assign i_pivot163_obs_key_to_virtual_key133_c[0] = i_pivot163_obs_key_to_virtual_key133_o[33];

    // c_i32_213431_recast_x(CONSTANT,491)
    assign c_i32_213431_recast_x_q = $unsigned(32'b00000000000000000000000011010101);

    // i_pivot165_obs_key_to_virtual_key81(COMPARE,225)@1
    assign i_pivot165_obs_key_to_virtual_key81_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot165_obs_key_to_virtual_key81_b = $unsigned({{2{c_i32_213431_recast_x_q[31]}}, c_i32_213431_recast_x_q});
    assign i_pivot165_obs_key_to_virtual_key81_o = $unsigned($signed(i_pivot165_obs_key_to_virtual_key81_a) - $signed(i_pivot165_obs_key_to_virtual_key81_b));
    assign i_pivot165_obs_key_to_virtual_key81_c[0] = i_pivot165_obs_key_to_virtual_key81_o[33];

    // i_acl_229_obs_key_to_virtual_key152(LOGICAL,18)@1 + 1
    assign i_acl_229_obs_key_to_virtual_key152_qi = i_pivot165_obs_key_to_virtual_key81_c ^ i_pivot163_obs_key_to_virtual_key133_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_229_obs_key_to_virtual_key152_delay ( .xin(i_acl_229_obs_key_to_virtual_key152_qi), .xout(i_acl_229_obs_key_to_virtual_key152_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_235_obs_key_to_virtual_key153(MUX,19)@2
    assign i_acl_235_obs_key_to_virtual_key153_s = i_acl_229_obs_key_to_virtual_key152_q;
    always @(i_acl_235_obs_key_to_virtual_key153_s or i_acl_228_obs_key_to_virtual_key151_q or redist20_sync_together504_aunroll_x_in_c1_eni1_18_tpl_1_q)
    begin
        unique case (i_acl_235_obs_key_to_virtual_key153_s)
            1'b0 : i_acl_235_obs_key_to_virtual_key153_q = i_acl_228_obs_key_to_virtual_key151_q;
            1'b1 : i_acl_235_obs_key_to_virtual_key153_q = redist20_sync_together504_aunroll_x_in_c1_eni1_18_tpl_1_q;
            default : i_acl_235_obs_key_to_virtual_key153_q = 64'b0;
        endcase
    end

    // c_i32_210430_recast_x(CONSTANT,488)
    assign c_i32_210430_recast_x_q = $unsigned(32'b00000000000000000000000011010010);

    // i_pivot161_obs_key_to_virtual_key79(COMPARE,223)@1 + 1
    assign i_pivot161_obs_key_to_virtual_key79_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot161_obs_key_to_virtual_key79_b = $unsigned({{2{c_i32_210430_recast_x_q[31]}}, c_i32_210430_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot161_obs_key_to_virtual_key79_o <= 34'b0;
        end
        else
        begin
            i_pivot161_obs_key_to_virtual_key79_o <= $unsigned($signed(i_pivot161_obs_key_to_virtual_key79_a) - $signed(i_pivot161_obs_key_to_virtual_key79_b));
        end
    end
    assign i_pivot161_obs_key_to_virtual_key79_c[0] = i_pivot161_obs_key_to_virtual_key79_o[33];

    // c_i32_209394_recast_x(CONSTANT,487)
    assign c_i32_209394_recast_x_q = $unsigned(32'b00000000000000000000000011010001);

    // i_pivot213_obs_key_to_virtual_key7(COMPARE,238)@1 + 1
    assign i_pivot213_obs_key_to_virtual_key7_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot213_obs_key_to_virtual_key7_b = $unsigned({{2{c_i32_209394_recast_x_q[31]}}, c_i32_209394_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot213_obs_key_to_virtual_key7_o <= 34'b0;
        end
        else
        begin
            i_pivot213_obs_key_to_virtual_key7_o <= $unsigned($signed(i_pivot213_obs_key_to_virtual_key7_a) - $signed(i_pivot213_obs_key_to_virtual_key7_b));
        end
    end
    assign i_pivot213_obs_key_to_virtual_key7_c[0] = i_pivot213_obs_key_to_virtual_key7_o[33];

    // i_acl_239_obs_key_to_virtual_key154(LOGICAL,20)@2
    assign i_acl_239_obs_key_to_virtual_key154_q = i_pivot213_obs_key_to_virtual_key7_c ^ i_pivot161_obs_key_to_virtual_key79_c;

    // i_acl_241_obs_key_to_virtual_key155(MUX,21)@2
    assign i_acl_241_obs_key_to_virtual_key155_s = i_acl_239_obs_key_to_virtual_key154_q;
    always @(i_acl_241_obs_key_to_virtual_key155_s or i_acl_235_obs_key_to_virtual_key153_q or redist21_sync_together504_aunroll_x_in_c1_eni1_19_tpl_1_q)
    begin
        unique case (i_acl_241_obs_key_to_virtual_key155_s)
            1'b0 : i_acl_241_obs_key_to_virtual_key155_q = i_acl_235_obs_key_to_virtual_key153_q;
            1'b1 : i_acl_241_obs_key_to_virtual_key155_q = redist21_sync_together504_aunroll_x_in_c1_eni1_19_tpl_1_q;
            default : i_acl_241_obs_key_to_virtual_key155_q = 64'b0;
        endcase
    end

    // c_i32_205410_recast_x(CONSTANT,483)
    assign c_i32_205410_recast_x_q = $unsigned(32'b00000000000000000000000011001101);

    // i_pivot153_obs_key_to_virtual_key39(COMPARE,219)@1 + 1
    assign i_pivot153_obs_key_to_virtual_key39_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot153_obs_key_to_virtual_key39_b = $unsigned({{2{c_i32_205410_recast_x_q[31]}}, c_i32_205410_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot153_obs_key_to_virtual_key39_o <= 34'b0;
        end
        else
        begin
            i_pivot153_obs_key_to_virtual_key39_o <= $unsigned($signed(i_pivot153_obs_key_to_virtual_key39_a) - $signed(i_pivot153_obs_key_to_virtual_key39_b));
        end
    end
    assign i_pivot153_obs_key_to_virtual_key39_c[0] = i_pivot153_obs_key_to_virtual_key39_o[33];

    // c_i32_204453_recast_x(CONSTANT,482)
    assign c_i32_204453_recast_x_q = $unsigned(32'b00000000000000000000000011001100);

    // i_pivot143_obs_key_to_virtual_key125(COMPARE,214)@1 + 1
    assign i_pivot143_obs_key_to_virtual_key125_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot143_obs_key_to_virtual_key125_b = $unsigned({{2{c_i32_204453_recast_x_q[31]}}, c_i32_204453_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot143_obs_key_to_virtual_key125_o <= 34'b0;
        end
        else
        begin
            i_pivot143_obs_key_to_virtual_key125_o <= $unsigned($signed(i_pivot143_obs_key_to_virtual_key125_a) - $signed(i_pivot143_obs_key_to_virtual_key125_b));
        end
    end
    assign i_pivot143_obs_key_to_virtual_key125_c[0] = i_pivot143_obs_key_to_virtual_key125_o[33];

    // i_acl_243_obs_key_to_virtual_key156(LOGICAL,22)@2
    assign i_acl_243_obs_key_to_virtual_key156_q = i_pivot143_obs_key_to_virtual_key125_c ^ i_pivot153_obs_key_to_virtual_key39_c;

    // i_acl_248_obs_key_to_virtual_key157(MUX,23)@2
    assign i_acl_248_obs_key_to_virtual_key157_s = i_acl_243_obs_key_to_virtual_key156_q;
    always @(i_acl_248_obs_key_to_virtual_key157_s or i_acl_241_obs_key_to_virtual_key155_q or redist23_sync_together504_aunroll_x_in_c1_eni1_21_tpl_1_q)
    begin
        unique case (i_acl_248_obs_key_to_virtual_key157_s)
            1'b0 : i_acl_248_obs_key_to_virtual_key157_q = i_acl_241_obs_key_to_virtual_key155_q;
            1'b1 : i_acl_248_obs_key_to_virtual_key157_q = redist23_sync_together504_aunroll_x_in_c1_eni1_21_tpl_1_q;
            default : i_acl_248_obs_key_to_virtual_key157_q = 64'b0;
        endcase
    end

    // c_i32_184422_recast_x(CONSTANT,462)
    assign c_i32_184422_recast_x_q = $unsigned(32'b00000000000000000000000010111000);

    // i_pivot111_obs_key_to_virtual_key63(COMPARE,198)@1 + 1
    assign i_pivot111_obs_key_to_virtual_key63_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot111_obs_key_to_virtual_key63_b = $unsigned({{2{c_i32_184422_recast_x_q[31]}}, c_i32_184422_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot111_obs_key_to_virtual_key63_o <= 34'b0;
        end
        else
        begin
            i_pivot111_obs_key_to_virtual_key63_o <= $unsigned($signed(i_pivot111_obs_key_to_virtual_key63_a) - $signed(i_pivot111_obs_key_to_virtual_key63_b));
        end
    end
    assign i_pivot111_obs_key_to_virtual_key63_c[0] = i_pivot111_obs_key_to_virtual_key63_o[33];

    // c_i32_183392_recast_x(CONSTANT,461)
    assign c_i32_183392_recast_x_q = $unsigned(32'b00000000000000000000000010110111);

    // i_pivot215_obs_key_to_virtual_key3(COMPARE,239)@1 + 1
    assign i_pivot215_obs_key_to_virtual_key3_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot215_obs_key_to_virtual_key3_b = $unsigned({{2{c_i32_183392_recast_x_q[31]}}, c_i32_183392_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot215_obs_key_to_virtual_key3_o <= 34'b0;
        end
        else
        begin
            i_pivot215_obs_key_to_virtual_key3_o <= $unsigned($signed(i_pivot215_obs_key_to_virtual_key3_a) - $signed(i_pivot215_obs_key_to_virtual_key3_b));
        end
    end
    assign i_pivot215_obs_key_to_virtual_key3_c[0] = i_pivot215_obs_key_to_virtual_key3_o[33];

    // i_acl_253_obs_key_to_virtual_key158(LOGICAL,24)@2
    assign i_acl_253_obs_key_to_virtual_key158_q = i_pivot215_obs_key_to_virtual_key3_c ^ i_pivot111_obs_key_to_virtual_key63_c;

    // i_acl_254_obs_key_to_virtual_key159(MUX,25)@2
    assign i_acl_254_obs_key_to_virtual_key159_s = i_acl_253_obs_key_to_virtual_key158_q;
    always @(i_acl_254_obs_key_to_virtual_key159_s or i_acl_248_obs_key_to_virtual_key157_q or redist24_sync_together504_aunroll_x_in_c1_eni1_22_tpl_1_q)
    begin
        unique case (i_acl_254_obs_key_to_virtual_key159_s)
            1'b0 : i_acl_254_obs_key_to_virtual_key159_q = i_acl_248_obs_key_to_virtual_key157_q;
            1'b1 : i_acl_254_obs_key_to_virtual_key159_q = redist24_sync_together504_aunroll_x_in_c1_eni1_22_tpl_1_q;
            default : i_acl_254_obs_key_to_virtual_key159_q = 64'b0;
        endcase
    end

    // c_i32_182445_recast_x(CONSTANT,460)
    assign c_i32_182445_recast_x_q = $unsigned(32'b00000000000000000000000010110110);

    // i_pivot97_obs_key_to_virtual_key109(COMPARE,261)@1 + 1
    assign i_pivot97_obs_key_to_virtual_key109_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot97_obs_key_to_virtual_key109_b = $unsigned({{2{c_i32_182445_recast_x_q[31]}}, c_i32_182445_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot97_obs_key_to_virtual_key109_o <= 34'b0;
        end
        else
        begin
            i_pivot97_obs_key_to_virtual_key109_o <= $unsigned($signed(i_pivot97_obs_key_to_virtual_key109_a) - $signed(i_pivot97_obs_key_to_virtual_key109_b));
        end
    end
    assign i_pivot97_obs_key_to_virtual_key109_c[0] = i_pivot97_obs_key_to_virtual_key109_o[33];

    // i_acl_260_obs_key_to_virtual_key160(LOGICAL,26)@2
    assign i_acl_260_obs_key_to_virtual_key160_q = i_pivot97_obs_key_to_virtual_key109_c ^ i_pivot215_obs_key_to_virtual_key3_c;

    // i_acl_261_obs_key_to_virtual_key161(MUX,27)@2
    assign i_acl_261_obs_key_to_virtual_key161_s = i_acl_260_obs_key_to_virtual_key160_q;
    always @(i_acl_261_obs_key_to_virtual_key161_s or i_acl_254_obs_key_to_virtual_key159_q or redist26_sync_together504_aunroll_x_in_c1_eni1_24_tpl_1_q)
    begin
        unique case (i_acl_261_obs_key_to_virtual_key161_s)
            1'b0 : i_acl_261_obs_key_to_virtual_key161_q = i_acl_254_obs_key_to_virtual_key159_q;
            1'b1 : i_acl_261_obs_key_to_virtual_key161_q = redist26_sync_together504_aunroll_x_in_c1_eni1_24_tpl_1_q;
            default : i_acl_261_obs_key_to_virtual_key161_q = 64'b0;
        endcase
    end

    // c_i32_180444_recast_x(CONSTANT,458)
    assign c_i32_180444_recast_x_q = $unsigned(32'b00000000000000000000000010110100);

    // redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1(DELAY,565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q <= '0;
        end
        else
        begin
            redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q <= $unsigned(in_c1_eni1_1_tpl);
        end
    end

    // i_pivot95_obs_key_to_virtual_key107(COMPARE,260)@2
    assign i_pivot95_obs_key_to_virtual_key107_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot95_obs_key_to_virtual_key107_b = $unsigned({{2{c_i32_180444_recast_x_q[31]}}, c_i32_180444_recast_x_q});
    assign i_pivot95_obs_key_to_virtual_key107_o = $unsigned($signed(i_pivot95_obs_key_to_virtual_key107_a) - $signed(i_pivot95_obs_key_to_virtual_key107_b));
    assign i_pivot95_obs_key_to_virtual_key107_c[0] = i_pivot95_obs_key_to_virtual_key107_o[33];

    // c_i32_179406_recast_x(CONSTANT,457)
    assign c_i32_179406_recast_x_q = $unsigned(32'b00000000000000000000000010110011);

    // i_pivot101_obs_key_to_virtual_key31(COMPARE,193)@2
    assign i_pivot101_obs_key_to_virtual_key31_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot101_obs_key_to_virtual_key31_b = $unsigned({{2{c_i32_179406_recast_x_q[31]}}, c_i32_179406_recast_x_q});
    assign i_pivot101_obs_key_to_virtual_key31_o = $unsigned($signed(i_pivot101_obs_key_to_virtual_key31_a) - $signed(i_pivot101_obs_key_to_virtual_key31_b));
    assign i_pivot101_obs_key_to_virtual_key31_c[0] = i_pivot101_obs_key_to_virtual_key31_o[33];

    // i_acl_263_obs_key_to_virtual_key162(LOGICAL,28)@2
    assign i_acl_263_obs_key_to_virtual_key162_q = i_pivot101_obs_key_to_virtual_key31_c ^ i_pivot95_obs_key_to_virtual_key107_c;

    // i_acl_268_obs_key_to_virtual_key163(MUX,29)@2
    assign i_acl_268_obs_key_to_virtual_key163_s = i_acl_263_obs_key_to_virtual_key162_q;
    always @(i_acl_268_obs_key_to_virtual_key163_s or i_acl_261_obs_key_to_virtual_key161_q or redist27_sync_together504_aunroll_x_in_c1_eni1_25_tpl_1_q)
    begin
        unique case (i_acl_268_obs_key_to_virtual_key163_s)
            1'b0 : i_acl_268_obs_key_to_virtual_key163_q = i_acl_261_obs_key_to_virtual_key161_q;
            1'b1 : i_acl_268_obs_key_to_virtual_key163_q = redist27_sync_together504_aunroll_x_in_c1_eni1_25_tpl_1_q;
            default : i_acl_268_obs_key_to_virtual_key163_q = 64'b0;
        endcase
    end

    // c_i32_178443_recast_x(CONSTANT,456)
    assign c_i32_178443_recast_x_q = $unsigned(32'b00000000000000000000000010110010);

    // i_pivot91_obs_key_to_virtual_key105(COMPARE,258)@2
    assign i_pivot91_obs_key_to_virtual_key105_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot91_obs_key_to_virtual_key105_b = $unsigned({{2{c_i32_178443_recast_x_q[31]}}, c_i32_178443_recast_x_q});
    assign i_pivot91_obs_key_to_virtual_key105_o = $unsigned($signed(i_pivot91_obs_key_to_virtual_key105_a) - $signed(i_pivot91_obs_key_to_virtual_key105_b));
    assign i_pivot91_obs_key_to_virtual_key105_c[0] = i_pivot91_obs_key_to_virtual_key105_o[33];

    // i_acl_270_obs_key_to_virtual_key164(LOGICAL,30)@2
    assign i_acl_270_obs_key_to_virtual_key164_q = i_pivot91_obs_key_to_virtual_key105_c ^ i_pivot101_obs_key_to_virtual_key31_c;

    // i_acl_275_obs_key_to_virtual_key165(MUX,31)@2 + 1
    assign i_acl_275_obs_key_to_virtual_key165_s = i_acl_270_obs_key_to_virtual_key164_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_275_obs_key_to_virtual_key165_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_275_obs_key_to_virtual_key165_s)
                1'b0 : i_acl_275_obs_key_to_virtual_key165_q <= i_acl_268_obs_key_to_virtual_key163_q;
                1'b1 : i_acl_275_obs_key_to_virtual_key165_q <= redist28_sync_together504_aunroll_x_in_c1_eni1_26_tpl_1_q;
                default : i_acl_275_obs_key_to_virtual_key165_q <= 64'b0;
            endcase
        end
    end

    // c_i32_177420_recast_x(CONSTANT,455)
    assign c_i32_177420_recast_x_q = $unsigned(32'b00000000000000000000000010110001);

    // i_pivot93_obs_key_to_virtual_key59(COMPARE,259)@2
    assign i_pivot93_obs_key_to_virtual_key59_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot93_obs_key_to_virtual_key59_b = $unsigned({{2{c_i32_177420_recast_x_q[31]}}, c_i32_177420_recast_x_q});
    assign i_pivot93_obs_key_to_virtual_key59_o = $unsigned($signed(i_pivot93_obs_key_to_virtual_key59_a) - $signed(i_pivot93_obs_key_to_virtual_key59_b));
    assign i_pivot93_obs_key_to_virtual_key59_c[0] = i_pivot93_obs_key_to_virtual_key59_o[33];

    // i_acl_276_obs_key_to_virtual_key166(LOGICAL,32)@2 + 1
    assign i_acl_276_obs_key_to_virtual_key166_qi = i_pivot93_obs_key_to_virtual_key59_c ^ i_pivot91_obs_key_to_virtual_key105_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_276_obs_key_to_virtual_key166_delay ( .xin(i_acl_276_obs_key_to_virtual_key166_qi), .xout(i_acl_276_obs_key_to_virtual_key166_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_282_obs_key_to_virtual_key167(MUX,33)@3
    assign i_acl_282_obs_key_to_virtual_key167_s = i_acl_276_obs_key_to_virtual_key166_q;
    always @(i_acl_282_obs_key_to_virtual_key167_s or i_acl_275_obs_key_to_virtual_key165_q or redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_q)
    begin
        unique case (i_acl_282_obs_key_to_virtual_key167_s)
            1'b0 : i_acl_282_obs_key_to_virtual_key167_q = i_acl_275_obs_key_to_virtual_key165_q;
            1'b1 : i_acl_282_obs_key_to_virtual_key167_q = redist29_sync_together504_aunroll_x_in_c1_eni1_27_tpl_2_q;
            default : i_acl_282_obs_key_to_virtual_key167_q = 64'b0;
        endcase
    end

    // redist120_i_pivot93_obs_key_to_virtual_key59_c_1(DELAY,684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist120_i_pivot93_obs_key_to_virtual_key59_c_1_q <= '0;
        end
        else
        begin
            redist120_i_pivot93_obs_key_to_virtual_key59_c_1_q <= $unsigned(i_pivot93_obs_key_to_virtual_key59_c);
        end
    end

    // c_i32_176399_recast_x(CONSTANT,454)
    assign c_i32_176399_recast_x_q = $unsigned(32'b00000000000000000000000010110000);

    // i_pivot103_obs_key_to_virtual_key17(COMPARE,194)@2 + 1
    assign i_pivot103_obs_key_to_virtual_key17_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot103_obs_key_to_virtual_key17_b = $unsigned({{2{c_i32_176399_recast_x_q[31]}}, c_i32_176399_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot103_obs_key_to_virtual_key17_o <= 34'b0;
        end
        else
        begin
            i_pivot103_obs_key_to_virtual_key17_o <= $unsigned($signed(i_pivot103_obs_key_to_virtual_key17_a) - $signed(i_pivot103_obs_key_to_virtual_key17_b));
        end
    end
    assign i_pivot103_obs_key_to_virtual_key17_c[0] = i_pivot103_obs_key_to_virtual_key17_o[33];

    // i_acl_284_obs_key_to_virtual_key168(LOGICAL,34)@3
    assign i_acl_284_obs_key_to_virtual_key168_q = i_pivot103_obs_key_to_virtual_key17_c ^ redist120_i_pivot93_obs_key_to_virtual_key59_c_1_q;

    // i_acl_288_obs_key_to_virtual_key169(MUX,35)@3
    assign i_acl_288_obs_key_to_virtual_key169_s = i_acl_284_obs_key_to_virtual_key168_q;
    always @(i_acl_288_obs_key_to_virtual_key169_s or i_acl_282_obs_key_to_virtual_key167_q or redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_q)
    begin
        unique case (i_acl_288_obs_key_to_virtual_key169_s)
            1'b0 : i_acl_288_obs_key_to_virtual_key169_q = i_acl_282_obs_key_to_virtual_key167_q;
            1'b1 : i_acl_288_obs_key_to_virtual_key169_q = redist48_sync_together504_aunroll_x_in_c1_eni1_46_tpl_2_q;
            default : i_acl_288_obs_key_to_virtual_key169_q = 64'b0;
        endcase
    end

    // c_i32_174442_recast_x(CONSTANT,453)
    assign c_i32_174442_recast_x_q = $unsigned(32'b00000000000000000000000010101110);

    // i_pivot85_obs_key_to_virtual_key103(COMPARE,255)@2 + 1
    assign i_pivot85_obs_key_to_virtual_key103_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot85_obs_key_to_virtual_key103_b = $unsigned({{2{c_i32_174442_recast_x_q[31]}}, c_i32_174442_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot85_obs_key_to_virtual_key103_o <= 34'b0;
        end
        else
        begin
            i_pivot85_obs_key_to_virtual_key103_o <= $unsigned($signed(i_pivot85_obs_key_to_virtual_key103_a) - $signed(i_pivot85_obs_key_to_virtual_key103_b));
        end
    end
    assign i_pivot85_obs_key_to_virtual_key103_c[0] = i_pivot85_obs_key_to_virtual_key103_o[33];

    // c_i32_173419_recast_x(CONSTANT,452)
    assign c_i32_173419_recast_x_q = $unsigned(32'b00000000000000000000000010101101);

    // i_pivot87_obs_key_to_virtual_key57(COMPARE,256)@2 + 1
    assign i_pivot87_obs_key_to_virtual_key57_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot87_obs_key_to_virtual_key57_b = $unsigned({{2{c_i32_173419_recast_x_q[31]}}, c_i32_173419_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot87_obs_key_to_virtual_key57_o <= 34'b0;
        end
        else
        begin
            i_pivot87_obs_key_to_virtual_key57_o <= $unsigned($signed(i_pivot87_obs_key_to_virtual_key57_a) - $signed(i_pivot87_obs_key_to_virtual_key57_b));
        end
    end
    assign i_pivot87_obs_key_to_virtual_key57_c[0] = i_pivot87_obs_key_to_virtual_key57_o[33];

    // i_acl_289_obs_key_to_virtual_key170(LOGICAL,36)@3
    assign i_acl_289_obs_key_to_virtual_key170_q = i_pivot87_obs_key_to_virtual_key57_c ^ i_pivot85_obs_key_to_virtual_key103_c;

    // i_acl_295_obs_key_to_virtual_key171(MUX,37)@3
    assign i_acl_295_obs_key_to_virtual_key171_s = i_acl_289_obs_key_to_virtual_key170_q;
    always @(i_acl_295_obs_key_to_virtual_key171_s or i_acl_288_obs_key_to_virtual_key169_q or redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_q)
    begin
        unique case (i_acl_295_obs_key_to_virtual_key171_s)
            1'b0 : i_acl_295_obs_key_to_virtual_key171_q = i_acl_288_obs_key_to_virtual_key169_q;
            1'b1 : i_acl_295_obs_key_to_virtual_key171_q = redist50_sync_together504_aunroll_x_in_c1_eni1_48_tpl_2_q;
            default : i_acl_295_obs_key_to_virtual_key171_q = 64'b0;
        endcase
    end

    // c_i32_171405_recast_x(CONSTANT,450)
    assign c_i32_171405_recast_x_q = $unsigned(32'b00000000000000000000000010101011);

    // i_pivot89_obs_key_to_virtual_key29(COMPARE,257)@2 + 1
    assign i_pivot89_obs_key_to_virtual_key29_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot89_obs_key_to_virtual_key29_b = $unsigned({{2{c_i32_171405_recast_x_q[31]}}, c_i32_171405_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot89_obs_key_to_virtual_key29_o <= 34'b0;
        end
        else
        begin
            i_pivot89_obs_key_to_virtual_key29_o <= $unsigned($signed(i_pivot89_obs_key_to_virtual_key29_a) - $signed(i_pivot89_obs_key_to_virtual_key29_b));
        end
    end
    assign i_pivot89_obs_key_to_virtual_key29_c[0] = i_pivot89_obs_key_to_virtual_key29_o[33];

    // c_i32_170440_recast_x(CONSTANT,449)
    assign c_i32_170440_recast_x_q = $unsigned(32'b00000000000000000000000010101010);

    // i_pivot77_obs_key_to_virtual_key99(COMPARE,252)@2 + 1
    assign i_pivot77_obs_key_to_virtual_key99_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot77_obs_key_to_virtual_key99_b = $unsigned({{2{c_i32_170440_recast_x_q[31]}}, c_i32_170440_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot77_obs_key_to_virtual_key99_o <= 34'b0;
        end
        else
        begin
            i_pivot77_obs_key_to_virtual_key99_o <= $unsigned($signed(i_pivot77_obs_key_to_virtual_key99_a) - $signed(i_pivot77_obs_key_to_virtual_key99_b));
        end
    end
    assign i_pivot77_obs_key_to_virtual_key99_c[0] = i_pivot77_obs_key_to_virtual_key99_o[33];

    // i_acl_297_obs_key_to_virtual_key172(LOGICAL,38)@3
    assign i_acl_297_obs_key_to_virtual_key172_q = i_pivot77_obs_key_to_virtual_key99_c ^ i_pivot89_obs_key_to_virtual_key29_c;

    // i_acl_302_obs_key_to_virtual_key173(MUX,39)@3
    assign i_acl_302_obs_key_to_virtual_key173_s = i_acl_297_obs_key_to_virtual_key172_q;
    always @(i_acl_302_obs_key_to_virtual_key173_s or i_acl_295_obs_key_to_virtual_key171_q or redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_q)
    begin
        unique case (i_acl_302_obs_key_to_virtual_key173_s)
            1'b0 : i_acl_302_obs_key_to_virtual_key173_q = i_acl_295_obs_key_to_virtual_key171_q;
            1'b1 : i_acl_302_obs_key_to_virtual_key173_q = redist52_sync_together504_aunroll_x_in_c1_eni1_50_tpl_2_q;
            default : i_acl_302_obs_key_to_virtual_key173_q = 64'b0;
        endcase
    end

    // c_i32_152463_recast_x(CONSTANT,432)
    assign c_i32_152463_recast_x_q = $unsigned(32'b00000000000000000000000010011000);

    // redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2(DELAY,566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q <= '0;
        end
        else
        begin
            redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q <= $unsigned(redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q);
        end
    end

    // i_unnamed_obs_key_to_virtual_key174(LOGICAL,280)@3
    assign i_unnamed_obs_key_to_virtual_key174_q = $unsigned(redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q == c_i32_152463_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_309_obs_key_to_virtual_key176(MUX,40)@3
    assign i_acl_309_obs_key_to_virtual_key176_s = i_unnamed_obs_key_to_virtual_key174_q;
    always @(i_acl_309_obs_key_to_virtual_key176_s or i_acl_302_obs_key_to_virtual_key173_q or redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_q)
    begin
        unique case (i_acl_309_obs_key_to_virtual_key176_s)
            1'b0 : i_acl_309_obs_key_to_virtual_key176_q = i_acl_302_obs_key_to_virtual_key173_q;
            1'b1 : i_acl_309_obs_key_to_virtual_key176_q = redist53_sync_together504_aunroll_x_in_c1_eni1_51_tpl_2_q;
            default : i_acl_309_obs_key_to_virtual_key176_q = 64'b0;
        endcase
    end

    // c_i32_151464_recast_x(CONSTANT,431)
    assign c_i32_151464_recast_x_q = $unsigned(32'b00000000000000000000000010010111);

    // i_unnamed_obs_key_to_virtual_key177(LOGICAL,281)@3
    assign i_unnamed_obs_key_to_virtual_key177_q = $unsigned(redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q == c_i32_151464_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_316_obs_key_to_virtual_key179(MUX,41)@3
    assign i_acl_316_obs_key_to_virtual_key179_s = i_unnamed_obs_key_to_virtual_key177_q;
    always @(i_acl_316_obs_key_to_virtual_key179_s or i_acl_309_obs_key_to_virtual_key176_q or redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_q)
    begin
        unique case (i_acl_316_obs_key_to_virtual_key179_s)
            1'b0 : i_acl_316_obs_key_to_virtual_key179_q = i_acl_309_obs_key_to_virtual_key176_q;
            1'b1 : i_acl_316_obs_key_to_virtual_key179_q = redist54_sync_together504_aunroll_x_in_c1_eni1_52_tpl_2_q;
            default : i_acl_316_obs_key_to_virtual_key179_q = 64'b0;
        endcase
    end

    // c_i32_147465_recast_x(CONSTANT,427)
    assign c_i32_147465_recast_x_q = $unsigned(32'b00000000000000000000000010010011);

    // i_unnamed_obs_key_to_virtual_key180(LOGICAL,282)@3
    assign i_unnamed_obs_key_to_virtual_key180_q = $unsigned(redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q == c_i32_147465_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_322_obs_key_to_virtual_key182(MUX,42)@3 + 1
    assign i_acl_322_obs_key_to_virtual_key182_s = i_unnamed_obs_key_to_virtual_key180_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_322_obs_key_to_virtual_key182_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_322_obs_key_to_virtual_key182_s)
                1'b0 : i_acl_322_obs_key_to_virtual_key182_q <= i_acl_316_obs_key_to_virtual_key179_q;
                1'b1 : i_acl_322_obs_key_to_virtual_key182_q <= redist56_sync_together504_aunroll_x_in_c1_eni1_54_tpl_2_q;
                default : i_acl_322_obs_key_to_virtual_key182_q <= 64'b0;
            endcase
        end
    end

    // c_i32_145466_recast_x(CONSTANT,425)
    assign c_i32_145466_recast_x_q = $unsigned(32'b00000000000000000000000010010001);

    // i_unnamed_obs_key_to_virtual_key183(LOGICAL,283)@3 + 1
    assign i_unnamed_obs_key_to_virtual_key183_qi = $unsigned(redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q == c_i32_145466_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key183_delay ( .xin(i_unnamed_obs_key_to_virtual_key183_qi), .xout(i_unnamed_obs_key_to_virtual_key183_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_329_obs_key_to_virtual_key185(MUX,43)@4
    assign i_acl_329_obs_key_to_virtual_key185_s = i_unnamed_obs_key_to_virtual_key183_q;
    always @(i_acl_329_obs_key_to_virtual_key185_s or i_acl_322_obs_key_to_virtual_key182_q or redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_outputreg0_q)
    begin
        unique case (i_acl_329_obs_key_to_virtual_key185_s)
            1'b0 : i_acl_329_obs_key_to_virtual_key185_q = i_acl_322_obs_key_to_virtual_key182_q;
            1'b1 : i_acl_329_obs_key_to_virtual_key185_q = redist58_sync_together504_aunroll_x_in_c1_eni1_56_tpl_3_outputreg0_q;
            default : i_acl_329_obs_key_to_virtual_key185_q = 64'b0;
        endcase
    end

    // c_i32_142467_recast_x(CONSTANT,422)
    assign c_i32_142467_recast_x_q = $unsigned(32'b00000000000000000000000010001110);

    // i_unnamed_obs_key_to_virtual_key186(LOGICAL,284)@3 + 1
    assign i_unnamed_obs_key_to_virtual_key186_qi = $unsigned(redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q == c_i32_142467_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key186_delay ( .xin(i_unnamed_obs_key_to_virtual_key186_qi), .xout(i_unnamed_obs_key_to_virtual_key186_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_336_obs_key_to_virtual_key188(MUX,44)@4
    assign i_acl_336_obs_key_to_virtual_key188_s = i_unnamed_obs_key_to_virtual_key186_q;
    always @(i_acl_336_obs_key_to_virtual_key188_s or i_acl_329_obs_key_to_virtual_key185_q or redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_outputreg0_q)
    begin
        unique case (i_acl_336_obs_key_to_virtual_key188_s)
            1'b0 : i_acl_336_obs_key_to_virtual_key188_q = i_acl_329_obs_key_to_virtual_key185_q;
            1'b1 : i_acl_336_obs_key_to_virtual_key188_q = redist60_sync_together504_aunroll_x_in_c1_eni1_58_tpl_3_outputreg0_q;
            default : i_acl_336_obs_key_to_virtual_key188_q = 64'b0;
        endcase
    end

    // c_i32_136468_recast_x(CONSTANT,416)
    assign c_i32_136468_recast_x_q = $unsigned(32'b00000000000000000000000010001000);

    // redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3(DELAY,567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q <= '0;
        end
        else
        begin
            redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q <= $unsigned(redist2_sync_together504_aunroll_x_in_c1_eni1_1_tpl_2_q);
        end
    end

    // i_unnamed_obs_key_to_virtual_key189(LOGICAL,285)@4
    assign i_unnamed_obs_key_to_virtual_key189_q = $unsigned(redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_136468_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_343_obs_key_to_virtual_key191(MUX,45)@4
    assign i_acl_343_obs_key_to_virtual_key191_s = i_unnamed_obs_key_to_virtual_key189_q;
    always @(i_acl_343_obs_key_to_virtual_key191_s or i_acl_336_obs_key_to_virtual_key188_q or redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_outputreg0_q)
    begin
        unique case (i_acl_343_obs_key_to_virtual_key191_s)
            1'b0 : i_acl_343_obs_key_to_virtual_key191_q = i_acl_336_obs_key_to_virtual_key188_q;
            1'b1 : i_acl_343_obs_key_to_virtual_key191_q = redist63_sync_together504_aunroll_x_in_c1_eni1_61_tpl_3_outputreg0_q;
            default : i_acl_343_obs_key_to_virtual_key191_q = 64'b0;
        endcase
    end

    // c_i32_134469_recast_x(CONSTANT,414)
    assign c_i32_134469_recast_x_q = $unsigned(32'b00000000000000000000000010000110);

    // i_unnamed_obs_key_to_virtual_key192(LOGICAL,286)@4
    assign i_unnamed_obs_key_to_virtual_key192_q = $unsigned(redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_134469_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_349_obs_key_to_virtual_key194(MUX,46)@4
    assign i_acl_349_obs_key_to_virtual_key194_s = i_unnamed_obs_key_to_virtual_key192_q;
    always @(i_acl_349_obs_key_to_virtual_key194_s or i_acl_343_obs_key_to_virtual_key191_q or redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_q)
    begin
        unique case (i_acl_349_obs_key_to_virtual_key194_s)
            1'b0 : i_acl_349_obs_key_to_virtual_key194_q = i_acl_343_obs_key_to_virtual_key191_q;
            1'b1 : i_acl_349_obs_key_to_virtual_key194_q = redist64_sync_together504_aunroll_x_in_c1_eni1_62_tpl_3_mem_q;
            default : i_acl_349_obs_key_to_virtual_key194_q = 64'b0;
        endcase
    end

    // c_i32_132470_recast_x(CONSTANT,412)
    assign c_i32_132470_recast_x_q = $unsigned(32'b00000000000000000000000010000100);

    // i_unnamed_obs_key_to_virtual_key195(LOGICAL,287)@4
    assign i_unnamed_obs_key_to_virtual_key195_q = $unsigned(redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_132470_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_356_obs_key_to_virtual_key197(MUX,47)@4
    assign i_acl_356_obs_key_to_virtual_key197_s = i_unnamed_obs_key_to_virtual_key195_q;
    always @(i_acl_356_obs_key_to_virtual_key197_s or i_acl_349_obs_key_to_virtual_key194_q or redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_q)
    begin
        unique case (i_acl_356_obs_key_to_virtual_key197_s)
            1'b0 : i_acl_356_obs_key_to_virtual_key197_q = i_acl_349_obs_key_to_virtual_key194_q;
            1'b1 : i_acl_356_obs_key_to_virtual_key197_q = redist65_sync_together504_aunroll_x_in_c1_eni1_63_tpl_3_mem_q;
            default : i_acl_356_obs_key_to_virtual_key197_q = 64'b0;
        endcase
    end

    // c_i32_131471_recast_x(CONSTANT,411)
    assign c_i32_131471_recast_x_q = $unsigned(32'b00000000000000000000000010000011);

    // i_unnamed_obs_key_to_virtual_key198(LOGICAL,288)@4
    assign i_unnamed_obs_key_to_virtual_key198_q = $unsigned(redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_131471_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_362_obs_key_to_virtual_key200(MUX,48)@4
    assign i_acl_362_obs_key_to_virtual_key200_s = i_unnamed_obs_key_to_virtual_key198_q;
    always @(i_acl_362_obs_key_to_virtual_key200_s or i_acl_356_obs_key_to_virtual_key197_q or redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_q)
    begin
        unique case (i_acl_362_obs_key_to_virtual_key200_s)
            1'b0 : i_acl_362_obs_key_to_virtual_key200_q = i_acl_356_obs_key_to_virtual_key197_q;
            1'b1 : i_acl_362_obs_key_to_virtual_key200_q = redist66_sync_together504_aunroll_x_in_c1_eni1_64_tpl_3_mem_q;
            default : i_acl_362_obs_key_to_virtual_key200_q = 64'b0;
        endcase
    end

    // c_i32_130472_recast_x(CONSTANT,410)
    assign c_i32_130472_recast_x_q = $unsigned(32'b00000000000000000000000010000010);

    // i_unnamed_obs_key_to_virtual_key201(LOGICAL,289)@4
    assign i_unnamed_obs_key_to_virtual_key201_q = $unsigned(redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_130472_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_369_obs_key_to_virtual_key203(MUX,49)@4 + 1
    assign i_acl_369_obs_key_to_virtual_key203_s = i_unnamed_obs_key_to_virtual_key201_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_369_obs_key_to_virtual_key203_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_369_obs_key_to_virtual_key203_s)
                1'b0 : i_acl_369_obs_key_to_virtual_key203_q <= i_acl_362_obs_key_to_virtual_key200_q;
                1'b1 : i_acl_369_obs_key_to_virtual_key203_q <= redist67_sync_together504_aunroll_x_in_c1_eni1_65_tpl_3_mem_q;
                default : i_acl_369_obs_key_to_virtual_key203_q <= 64'b0;
            endcase
        end
    end

    // c_i32_129473_recast_x(CONSTANT,409)
    assign c_i32_129473_recast_x_q = $unsigned(32'b00000000000000000000000010000001);

    // i_unnamed_obs_key_to_virtual_key204(LOGICAL,290)@4 + 1
    assign i_unnamed_obs_key_to_virtual_key204_qi = $unsigned(redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_129473_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key204_delay ( .xin(i_unnamed_obs_key_to_virtual_key204_qi), .xout(i_unnamed_obs_key_to_virtual_key204_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_376_obs_key_to_virtual_key206(MUX,50)@5
    assign i_acl_376_obs_key_to_virtual_key206_s = i_unnamed_obs_key_to_virtual_key204_q;
    always @(i_acl_376_obs_key_to_virtual_key206_s or i_acl_369_obs_key_to_virtual_key203_q or redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_outputreg0_q)
    begin
        unique case (i_acl_376_obs_key_to_virtual_key206_s)
            1'b0 : i_acl_376_obs_key_to_virtual_key206_q = i_acl_369_obs_key_to_virtual_key203_q;
            1'b1 : i_acl_376_obs_key_to_virtual_key206_q = redist68_sync_together504_aunroll_x_in_c1_eni1_66_tpl_4_outputreg0_q;
            default : i_acl_376_obs_key_to_virtual_key206_q = 64'b0;
        endcase
    end

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_notEnable(LOGICAL,762)
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_nor(LOGICAL,763)
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_nor_q = ~ (redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_notEnable_q | redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_sticky_ena_q);

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_cmpReg(REG,761)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_sticky_ena(REG,764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_nor_q == 1'b1)
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_sticky_ena_q <= $unsigned(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_cmpReg_q);
        end
    end

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_enaAnd(LOGICAL,765)
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_enaAnd_q = redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_sticky_ena_q & VCC_q;

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt(COUNTER,759)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_i <= $unsigned(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_q = redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_i[0:0];

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_wraddr(REG,760)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_wraddr_q <= $unsigned(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_q);
        end
    end

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem(DUALMEM,758)
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_ia = $unsigned(in_c1_eni1_3_tpl);
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_aa = redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_wraddr_q;
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_ab = redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_rdcnt_q;
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_dmem (
        .clocken1(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_aa),
        .data_a(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_ab),
        .q_b(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_q = redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_iq[63:0];

    // redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_outputreg0(DELAY,757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_outputreg0_q <= $unsigned(redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_mem_q);
        end
    end

    // c_i32_3479(CONSTANT,7)
    assign c_i32_3479_q = $unsigned(32'b00000000000000000000000000000011);

    // i_sel_bits966_obs_key_to_virtual_key215_vt_const_31(CONSTANT,264)
    assign i_sel_bits966_obs_key_to_virtual_key215_vt_const_31_q = $unsigned(29'b00000000000000000000000000000);

    // c_i32_7474(CONSTANT,11)
    assign c_i32_7474_q = $unsigned(32'b00000000000000000000000000000111);

    // i_sel_bits_obs_key_to_virtual_key207(LOGICAL,267)@4
    assign i_sel_bits_obs_key_to_virtual_key207_q = redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q & c_i32_7474_q;

    // i_sel_bits_obs_key_to_virtual_key207_vt_select_2(BITSELECT,270)@4
    assign i_sel_bits_obs_key_to_virtual_key207_vt_select_2_b = i_sel_bits_obs_key_to_virtual_key207_q[2:0];

    // i_sel_bits_obs_key_to_virtual_key207_vt_join(BITJOIN,269)@4
    assign i_sel_bits_obs_key_to_virtual_key207_vt_join_q = {i_sel_bits966_obs_key_to_virtual_key215_vt_const_31_q, i_sel_bits_obs_key_to_virtual_key207_vt_select_2_b};

    // dupName_1_comparator_x(LOGICAL,508)@4 + 1
    assign dupName_1_comparator_x_qi = $unsigned(i_sel_bits_obs_key_to_virtual_key207_vt_join_q == c_i32_3479_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_1_comparator_x_delay ( .xin(dupName_1_comparator_x_qi), .xout(dupName_1_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_notEnable(LOGICAL,771)
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_nor(LOGICAL,772)
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_nor_q = ~ (redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_notEnable_q | redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_sticky_ena_q);

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_cmpReg(REG,770)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_sticky_ena(REG,773)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_nor_q == 1'b1)
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_sticky_ena_q <= $unsigned(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_cmpReg_q);
        end
    end

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_enaAnd(LOGICAL,774)
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_enaAnd_q = redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_sticky_ena_q & VCC_q;

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt(COUNTER,768)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_i <= $unsigned(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_q = redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_i[0:0];

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_wraddr(REG,769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_wraddr_q <= $unsigned(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_q);
        end
    end

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem(DUALMEM,767)
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_ia = $unsigned(in_c1_eni1_4_tpl);
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_aa = redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_wraddr_q;
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_ab = redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_rdcnt_q;
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_dmem (
        .clocken1(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_aa),
        .data_a(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_ab),
        .q_b(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_q = redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_iq[63:0];

    // redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_outputreg0(DELAY,766)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_outputreg0_q <= $unsigned(redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_mem_q);
        end
    end

    // c_i32_2478(CONSTANT,6)
    assign c_i32_2478_q = $unsigned(32'b00000000000000000000000000000010);

    // dupName_0_comparator_x(LOGICAL,505)@4 + 1
    assign dupName_0_comparator_x_qi = $unsigned(i_sel_bits_obs_key_to_virtual_key207_vt_join_q == c_i32_2478_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_0_comparator_x_delay ( .xin(dupName_0_comparator_x_qi), .xout(dupName_0_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_notEnable(LOGICAL,780)
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_nor(LOGICAL,781)
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_nor_q = ~ (redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_notEnable_q | redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_sticky_ena_q);

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_cmpReg(REG,779)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_sticky_ena(REG,782)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_nor_q == 1'b1)
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_sticky_ena_q <= $unsigned(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_cmpReg_q);
        end
    end

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_enaAnd(LOGICAL,783)
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_enaAnd_q = redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_sticky_ena_q & VCC_q;

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt(COUNTER,777)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_i <= $unsigned(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_q = redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_i[0:0];

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_wraddr(REG,778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_wraddr_q <= $unsigned(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_q);
        end
    end

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem(DUALMEM,776)
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_ia = $unsigned(in_c1_eni1_5_tpl);
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_aa = redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_wraddr_q;
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_ab = redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_rdcnt_q;
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_dmem (
        .clocken1(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_aa),
        .data_a(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_ab),
        .q_b(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_q = redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_iq[63:0];

    // redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_outputreg0(DELAY,775)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_outputreg0_q <= $unsigned(redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_mem_q);
        end
    end

    // c_i32_1484(CONSTANT,5)
    assign c_i32_1484_q = $unsigned(32'b00000000000000000000000000000001);

    // dupName_7_comparator_x(LOGICAL,514)@4 + 1
    assign dupName_7_comparator_x_qi = $unsigned(i_sel_bits_obs_key_to_virtual_key207_vt_join_q == c_i32_1484_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_7_comparator_x_delay ( .xin(dupName_7_comparator_x_qi), .xout(dupName_7_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_notEnable(LOGICAL,789)
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_nor(LOGICAL,790)
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_nor_q = ~ (redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_notEnable_q | redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q);

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg(REG,788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena(REG,791)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_nor_q == 1'b1)
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q <= $unsigned(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg_q);
        end
    end

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_enaAnd(LOGICAL,792)
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_enaAnd_q = redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q & VCC_q;

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt(COUNTER,786)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i <= $unsigned(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q = redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i[0:0];

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_wraddr(REG,787)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_wraddr_q <= $unsigned(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q);
        end
    end

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem(DUALMEM,785)
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_ia = $unsigned(in_c1_eni1_6_tpl);
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_aa = redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_wraddr_q;
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_ab = redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q;
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_dmem (
        .clocken1(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_aa),
        .data_a(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_ab),
        .q_b(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_q = redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_iq[63:0];

    // redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_outputreg0(DELAY,784)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_outputreg0_q <= $unsigned(redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_mem_q);
        end
    end

    // c_i32_0476(CONSTANT,4)
    assign c_i32_0476_q = $unsigned(32'b00000000000000000000000000000000);

    // comparator(LOGICAL,12)@4 + 1
    assign comparator_qi = $unsigned(i_sel_bits_obs_key_to_virtual_key207_vt_join_q == c_i32_0476_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    comparator_delay ( .xin(comparator_qi), .xout(comparator_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213(SELECTOR,189)@5
    always @(comparator_q or redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_outputreg0_q or dupName_7_comparator_x_q or redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_outputreg0_q or dupName_0_comparator_x_q or redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_outputreg0_q or dupName_1_comparator_x_q or redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_outputreg0_q or i_acl_376_obs_key_to_virtual_key206_q)
    begin
        i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213_q = i_acl_376_obs_key_to_virtual_key206_q;
        if (dupName_1_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213_q = redist8_sync_together504_aunroll_x_in_c1_eni1_3_tpl_4_outputreg0_q;
        end
        if (dupName_0_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213_q = redist9_sync_together504_aunroll_x_in_c1_eni1_4_tpl_4_outputreg0_q;
        end
        if (dupName_7_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213_q = redist10_sync_together504_aunroll_x_in_c1_eni1_5_tpl_4_outputreg0_q;
        end
        if (comparator_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213_q = redist11_sync_together504_aunroll_x_in_c1_eni1_6_tpl_4_outputreg0_q;
        end
    end

    // c_i32_5481(CONSTANT,9)
    assign c_i32_5481_q = $unsigned(32'b00000000000000000000000000000101);

    // i_sel_shr_obs_key_to_virtual_key214_vt_const_31(CONSTANT,274)
    assign i_sel_shr_obs_key_to_virtual_key214_vt_const_31_q = $unsigned(3'b000);

    // rightShiftStage0Idx1Pad2_uid542_i_sel_shr974_obs_key_to_virtual_key0_shift_x(CONSTANT,541)
    assign rightShiftStage0Idx1Pad2_uid542_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = $unsigned(2'b00);

    // rightShiftStage1Idx1Rng2_uid559_i_sel_shr_obs_key_to_virtual_key0_shift_x(BITSELECT,558)@5
    assign rightShiftStage1Idx1Rng2_uid559_i_sel_shr_obs_key_to_virtual_key0_shift_x_b = rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_q[31:2];

    // rightShiftStage1Idx1_uid561_i_sel_shr_obs_key_to_virtual_key0_shift_x(BITJOIN,560)@5
    assign rightShiftStage1Idx1_uid561_i_sel_shr_obs_key_to_virtual_key0_shift_x_q = {rightShiftStage0Idx1Pad2_uid542_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q, rightShiftStage1Idx1Rng2_uid559_i_sel_shr_obs_key_to_virtual_key0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid554_i_sel_shr_obs_key_to_virtual_key0_shift_x(BITSELECT,553)@5
    assign rightShiftStage0Idx1Rng1_uid554_i_sel_shr_obs_key_to_virtual_key0_shift_x_b = redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q[31:1];

    // rightShiftStage0Idx1_uid556_i_sel_shr_obs_key_to_virtual_key0_shift_x(BITJOIN,555)@5
    assign rightShiftStage0Idx1_uid556_i_sel_shr_obs_key_to_virtual_key0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid554_i_sel_shr_obs_key_to_virtual_key0_shift_x_b};

    // redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4(DELAY,568)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q <= '0;
        end
        else
        begin
            redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q <= $unsigned(redist3_sync_together504_aunroll_x_in_c1_eni1_1_tpl_3_q);
        end
    end

    // rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x(MUX,557)@5
    assign rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_s or redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q or rightShiftStage0Idx1_uid556_i_sel_shr_obs_key_to_virtual_key0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_s)
            1'b0 : rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_q = redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q;
            1'b1 : rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_q = rightShiftStage0Idx1_uid556_i_sel_shr_obs_key_to_virtual_key0_shift_x_q;
            default : rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x(MUX,562)@5
    assign rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_s or rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_q or rightShiftStage1Idx1_uid561_i_sel_shr_obs_key_to_virtual_key0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_s)
            1'b0 : rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_q = rightShiftStage0_uid558_i_sel_shr_obs_key_to_virtual_key0_shift_x_q;
            1'b1 : rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_q = rightShiftStage1Idx1_uid561_i_sel_shr_obs_key_to_virtual_key0_shift_x_q;
            default : rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_q = 32'b0;
        endcase
    end

    // i_sel_shr_obs_key_to_virtual_key214_vt_select_28(BITSELECT,276)@5
    assign i_sel_shr_obs_key_to_virtual_key214_vt_select_28_b = rightShiftStage1_uid563_i_sel_shr_obs_key_to_virtual_key0_shift_x_q[28:0];

    // i_sel_shr_obs_key_to_virtual_key214_vt_join(BITJOIN,275)@5
    assign i_sel_shr_obs_key_to_virtual_key214_vt_join_q = {i_sel_shr_obs_key_to_virtual_key214_vt_const_31_q, i_sel_shr_obs_key_to_virtual_key214_vt_select_28_b};

    // i_sel_bits966_obs_key_to_virtual_key215_BitSelect_for_a(BITSELECT,536)@5
    assign i_sel_bits966_obs_key_to_virtual_key215_BitSelect_for_a_b = i_sel_shr_obs_key_to_virtual_key214_vt_join_q[2:0];

    // i_sel_bits966_obs_key_to_virtual_key215_join(BITJOIN,537)@5
    assign i_sel_bits966_obs_key_to_virtual_key215_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sel_bits966_obs_key_to_virtual_key215_BitSelect_for_a_b};

    // i_sel_bits966_obs_key_to_virtual_key215_vt_select_2(BITSELECT,266)@5
    assign i_sel_bits966_obs_key_to_virtual_key215_vt_select_2_b = i_sel_bits966_obs_key_to_virtual_key215_join_q[2:0];

    // i_sel_bits966_obs_key_to_virtual_key215_vt_join(BITJOIN,265)@5
    assign i_sel_bits966_obs_key_to_virtual_key215_vt_join_q = {i_sel_bits966_obs_key_to_virtual_key215_vt_const_31_q, i_sel_bits966_obs_key_to_virtual_key215_vt_select_2_b};

    // dupName_12_comparator_x(LOGICAL,519)@5
    assign dupName_12_comparator_x_q = $unsigned(i_sel_bits966_obs_key_to_virtual_key215_vt_join_q == c_i32_5481_q ? 1'b1 : 1'b0);

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_notEnable(LOGICAL,798)
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_nor(LOGICAL,799)
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_nor_q = ~ (redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_notEnable_q | redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q);

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg(REG,797)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena(REG,800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_nor_q == 1'b1)
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q <= $unsigned(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg_q);
        end
    end

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_enaAnd(LOGICAL,801)
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_enaAnd_q = redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q & VCC_q;

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt(COUNTER,795)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i <= $unsigned(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q = redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i[0:0];

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_wraddr(REG,796)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_wraddr_q <= $unsigned(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q);
        end
    end

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem(DUALMEM,794)
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_ia = $unsigned(in_c1_eni1_7_tpl);
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_aa = redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_wraddr_q;
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_ab = redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q;
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_dmem (
        .clocken1(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_aa),
        .data_a(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_ab),
        .q_b(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_q = redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_iq[63:0];

    // redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_outputreg0(DELAY,793)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_outputreg0_q <= $unsigned(redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_mem_q);
        end
    end

    // dupName_5_comparator_x(LOGICAL,512)@4 + 1
    assign dupName_5_comparator_x_qi = $unsigned(i_sel_bits_obs_key_to_virtual_key207_vt_join_q == c_i32_7474_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_5_comparator_x_delay ( .xin(dupName_5_comparator_x_qi), .xout(dupName_5_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_notEnable(LOGICAL,807)
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_nor(LOGICAL,808)
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_nor_q = ~ (redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_notEnable_q | redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q);

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg(REG,806)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena(REG,809)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_nor_q == 1'b1)
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q <= $unsigned(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg_q);
        end
    end

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_enaAnd(LOGICAL,810)
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_enaAnd_q = redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q & VCC_q;

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt(COUNTER,804)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i <= $unsigned(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q = redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i[0:0];

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_wraddr(REG,805)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_wraddr_q <= $unsigned(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q);
        end
    end

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem(DUALMEM,803)
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_ia = $unsigned(in_c1_eni1_8_tpl);
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_aa = redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_wraddr_q;
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_ab = redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q;
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_dmem (
        .clocken1(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_aa),
        .data_a(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_ab),
        .q_b(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_q = redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_iq[63:0];

    // redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_outputreg0(DELAY,802)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_outputreg0_q <= $unsigned(redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_mem_q);
        end
    end

    // c_i32_6482(CONSTANT,10)
    assign c_i32_6482_q = $unsigned(32'b00000000000000000000000000000110);

    // dupName_4_comparator_x(LOGICAL,511)@4 + 1
    assign dupName_4_comparator_x_qi = $unsigned(i_sel_bits_obs_key_to_virtual_key207_vt_join_q == c_i32_6482_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_4_comparator_x_delay ( .xin(dupName_4_comparator_x_qi), .xout(dupName_4_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_notEnable(LOGICAL,816)
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_nor(LOGICAL,817)
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_nor_q = ~ (redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_notEnable_q | redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q);

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg(REG,815)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena(REG,818)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_nor_q == 1'b1)
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q <= $unsigned(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg_q);
        end
    end

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_enaAnd(LOGICAL,819)
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_enaAnd_q = redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q & VCC_q;

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt(COUNTER,813)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i <= $unsigned(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q = redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i[0:0];

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_wraddr(REG,814)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_wraddr_q <= $unsigned(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q);
        end
    end

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem(DUALMEM,812)
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_ia = $unsigned(in_c1_eni1_9_tpl);
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_aa = redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_wraddr_q;
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_ab = redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q;
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_dmem (
        .clocken1(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_aa),
        .data_a(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_ab),
        .q_b(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_q = redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_iq[63:0];

    // redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_outputreg0(DELAY,811)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_outputreg0_q <= $unsigned(redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_mem_q);
        end
    end

    // dupName_3_comparator_x(LOGICAL,510)@4 + 1
    assign dupName_3_comparator_x_qi = $unsigned(i_sel_bits_obs_key_to_virtual_key207_vt_join_q == c_i32_5481_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_3_comparator_x_delay ( .xin(dupName_3_comparator_x_qi), .xout(dupName_3_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_notEnable(LOGICAL,825)
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_nor(LOGICAL,826)
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_nor_q = ~ (redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_notEnable_q | redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q);

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg(REG,824)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena(REG,827)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_nor_q == 1'b1)
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q <= $unsigned(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg_q);
        end
    end

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_enaAnd(LOGICAL,828)
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_enaAnd_q = redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q & VCC_q;

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt(COUNTER,822)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i <= $unsigned(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q = redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i[0:0];

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_wraddr(REG,823)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_wraddr_q <= $unsigned(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q);
        end
    end

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem(DUALMEM,821)
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_ia = $unsigned(in_c1_eni1_10_tpl);
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_aa = redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_wraddr_q;
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_ab = redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q;
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_dmem (
        .clocken1(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_aa),
        .data_a(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_ab),
        .q_b(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_q = redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_iq[63:0];

    // redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_outputreg0(DELAY,820)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_outputreg0_q <= $unsigned(redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_mem_q);
        end
    end

    // c_i32_4480(CONSTANT,8)
    assign c_i32_4480_q = $unsigned(32'b00000000000000000000000000000100);

    // dupName_2_comparator_x(LOGICAL,509)@4 + 1
    assign dupName_2_comparator_x_qi = $unsigned(i_sel_bits_obs_key_to_virtual_key207_vt_join_q == c_i32_4480_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    dupName_2_comparator_x_delay ( .xin(dupName_2_comparator_x_qi), .xout(dupName_2_comparator_x_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_notEnable(LOGICAL,834)
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_nor(LOGICAL,835)
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_nor_q = ~ (redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_notEnable_q | redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q);

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg(REG,833)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena(REG,836)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_nor_q == 1'b1)
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q <= $unsigned(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg_q);
        end
    end

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_enaAnd(LOGICAL,837)
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_enaAnd_q = redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q & VCC_q;

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt(COUNTER,831)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i <= $unsigned(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q = redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i[0:0];

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_wraddr(REG,832)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_wraddr_q <= $unsigned(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q);
        end
    end

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem(DUALMEM,830)
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_ia = $unsigned(in_c1_eni1_11_tpl);
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_aa = redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_wraddr_q;
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_ab = redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q;
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_dmem (
        .clocken1(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_aa),
        .data_a(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_ab),
        .q_b(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_q = redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_iq[63:0];

    // redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_outputreg0(DELAY,829)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_outputreg0_q <= $unsigned(redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_mem_q);
        end
    end

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_notEnable(LOGICAL,843)
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_nor(LOGICAL,844)
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_nor_q = ~ (redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_notEnable_q | redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_sticky_ena_q);

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_cmpReg(REG,842)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_sticky_ena(REG,845)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_nor_q == 1'b1)
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_sticky_ena_q <= $unsigned(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_cmpReg_q);
        end
    end

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_enaAnd(LOGICAL,846)
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_enaAnd_q = redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_sticky_ena_q & VCC_q;

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt(COUNTER,840)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_i <= $unsigned(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_q = redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_i[0:0];

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_wraddr(REG,841)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_wraddr_q <= $unsigned(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_q);
        end
    end

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem(DUALMEM,839)
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_ia = $unsigned(in_c1_eni1_12_tpl);
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_aa = redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_wraddr_q;
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_ab = redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_rdcnt_q;
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_dmem (
        .clocken1(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_aa),
        .data_a(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_ab),
        .q_b(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_q = redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_iq[63:0];

    // redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_outputreg0(DELAY,838)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_outputreg0_q <= $unsigned(redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_mem_q);
        end
    end

    // i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211(SELECTOR,190)@5
    always @(dupName_0_comparator_x_q or redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_outputreg0_q or dupName_1_comparator_x_q or redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_outputreg0_q or dupName_2_comparator_x_q or redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_outputreg0_q or dupName_3_comparator_x_q or redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_outputreg0_q or dupName_4_comparator_x_q or redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_outputreg0_q or dupName_5_comparator_x_q or redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_outputreg0_q or i_acl_376_obs_key_to_virtual_key206_q)
    begin
        i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q = i_acl_376_obs_key_to_virtual_key206_q;
        if (dupName_5_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q = redist12_sync_together504_aunroll_x_in_c1_eni1_7_tpl_4_outputreg0_q;
        end
        if (dupName_4_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q = redist13_sync_together504_aunroll_x_in_c1_eni1_8_tpl_4_outputreg0_q;
        end
        if (dupName_3_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q = redist14_sync_together504_aunroll_x_in_c1_eni1_9_tpl_4_outputreg0_q;
        end
        if (dupName_2_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q = redist15_sync_together504_aunroll_x_in_c1_eni1_10_tpl_4_outputreg0_q;
        end
        if (dupName_1_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q = redist16_sync_together504_aunroll_x_in_c1_eni1_11_tpl_4_outputreg0_q;
        end
        if (dupName_0_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q = redist17_sync_together504_aunroll_x_in_c1_eni1_12_tpl_4_outputreg0_q;
        end
    end

    // dupName_11_comparator_x(LOGICAL,518)@5
    assign dupName_11_comparator_x_q = $unsigned(i_sel_bits966_obs_key_to_virtual_key215_vt_join_q == c_i32_4480_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt973_obs_key_to_virtual_key219(SELECTOR,187)@5
    always @(dupName_11_comparator_x_q or i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q or dupName_12_comparator_x_q or i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213_q or i_acl_376_obs_key_to_virtual_key206_q)
    begin
        i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt973_obs_key_to_virtual_key219_q = i_acl_376_obs_key_to_virtual_key206_q;
        if (dupName_12_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt973_obs_key_to_virtual_key219_q = i_llvm_fpga_case_p1024i32_i32_v4i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_2s_case_stmt965_obs_key_to_virtual_key213_q;
        end
        if (dupName_11_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt973_obs_key_to_virtual_key219_q = i_llvm_fpga_case_p1024i32_i32_v6i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_1s_case_stmt959_obs_key_to_virtual_key211_q;
        end
    end

    // i_sel_shr974_obs_key_to_virtual_key220_vt_const_31(CONSTANT,271)
    assign i_sel_shr974_obs_key_to_virtual_key220_vt_const_31_q = $unsigned(6'b000000);

    // rightShiftStage1Idx1Pad4_uid547_i_sel_shr974_obs_key_to_virtual_key0_shift_x(CONSTANT,546)
    assign rightShiftStage1Idx1Pad4_uid547_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = $unsigned(4'b0000);

    // rightShiftStage1Idx1Rng4_uid546_i_sel_shr974_obs_key_to_virtual_key0_shift_x(BITSELECT,545)@5
    assign rightShiftStage1Idx1Rng4_uid546_i_sel_shr974_obs_key_to_virtual_key0_shift_x_b = rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q[31:4];

    // rightShiftStage1Idx1_uid548_i_sel_shr974_obs_key_to_virtual_key0_shift_x(BITJOIN,547)@5
    assign rightShiftStage1Idx1_uid548_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = {rightShiftStage1Idx1Pad4_uid547_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q, rightShiftStage1Idx1Rng4_uid546_i_sel_shr974_obs_key_to_virtual_key0_shift_x_b};

    // rightShiftStage0Idx1Rng2_uid541_i_sel_shr974_obs_key_to_virtual_key0_shift_x(BITSELECT,540)@5
    assign rightShiftStage0Idx1Rng2_uid541_i_sel_shr974_obs_key_to_virtual_key0_shift_x_b = redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q[31:2];

    // rightShiftStage0Idx1_uid543_i_sel_shr974_obs_key_to_virtual_key0_shift_x(BITJOIN,542)@5
    assign rightShiftStage0Idx1_uid543_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = {rightShiftStage0Idx1Pad2_uid542_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q, rightShiftStage0Idx1Rng2_uid541_i_sel_shr974_obs_key_to_virtual_key0_shift_x_b};

    // rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x(MUX,544)@5
    assign rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_s or redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q or rightShiftStage0Idx1_uid543_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_s)
            1'b0 : rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q;
            1'b1 : rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = rightShiftStage0Idx1_uid543_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
            default : rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x(MUX,549)@5
    assign rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_s or rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q or rightShiftStage1Idx1_uid548_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_s)
            1'b0 : rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = rightShiftStage0_uid545_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
            1'b1 : rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = rightShiftStage1Idx1_uid548_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q;
            default : rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q = 32'b0;
        endcase
    end

    // i_sel_shr974_obs_key_to_virtual_key220_vt_select_25(BITSELECT,273)@5
    assign i_sel_shr974_obs_key_to_virtual_key220_vt_select_25_b = rightShiftStage1_uid550_i_sel_shr974_obs_key_to_virtual_key0_shift_x_q[25:0];

    // i_sel_shr974_obs_key_to_virtual_key220_vt_join(BITJOIN,272)@5
    assign i_sel_shr974_obs_key_to_virtual_key220_vt_join_q = {i_sel_shr974_obs_key_to_virtual_key220_vt_const_31_q, i_sel_shr974_obs_key_to_virtual_key220_vt_select_25_b};

    // dupName_14_comparator_x(LOGICAL,521)@5
    assign dupName_14_comparator_x_q = $unsigned(i_sel_shr974_obs_key_to_virtual_key220_vt_join_q == c_i32_3479_q ? 1'b1 : 1'b0);

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_notEnable(LOGICAL,1186)
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_nor(LOGICAL,1187)
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_nor_q = ~ (redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_notEnable_q | redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_sticky_ena_q);

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_cmpReg(REG,1185)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_sticky_ena(REG,1188)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_nor_q == 1'b1)
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_sticky_ena_q <= $unsigned(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_cmpReg_q);
        end
    end

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_enaAnd(LOGICAL,1189)
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_enaAnd_q = redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_sticky_ena_q & VCC_q;

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt(COUNTER,1183)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_i <= $unsigned(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_q = redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_i[0:0];

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_wraddr(REG,1184)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_wraddr_q <= $unsigned(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_q);
        end
    end

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem(DUALMEM,1182)
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_ia = $unsigned(in_c1_eni1_67_tpl);
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_aa = redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_wraddr_q;
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_ab = redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_rdcnt_q;
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_dmem (
        .clocken1(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_aa),
        .data_a(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_ab),
        .q_b(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_q = redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_iq[63:0];

    // redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_outputreg0(DELAY,1181)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_outputreg0_q <= '0;
        end
        else
        begin
            redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_outputreg0_q <= $unsigned(redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_mem_q);
        end
    end

    // i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt_obs_key_to_virtual_key209(SELECTOR,186)@5
    always @(comparator_q or redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_outputreg0_q or i_acl_376_obs_key_to_virtual_key206_q)
    begin
        i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt_obs_key_to_virtual_key209_q = i_acl_376_obs_key_to_virtual_key206_q;
        if (comparator_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt_obs_key_to_virtual_key209_q = redist69_sync_together504_aunroll_x_in_c1_eni1_67_tpl_4_outputreg0_q;
        end
    end

    // dupName_10_comparator_x(LOGICAL,517)@5
    assign dupName_10_comparator_x_q = $unsigned(i_sel_bits966_obs_key_to_virtual_key215_vt_join_q == c_i32_0476_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt968_obs_key_to_virtual_key217(SELECTOR,185)@5
    always @(dupName_10_comparator_x_q or i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt_obs_key_to_virtual_key209_q or i_acl_376_obs_key_to_virtual_key206_q)
    begin
        i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt968_obs_key_to_virtual_key217_q = i_acl_376_obs_key_to_virtual_key206_q;
        if (dupName_10_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt968_obs_key_to_virtual_key217_q = i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt_obs_key_to_virtual_key209_q;
        end
    end

    // dupName_13_comparator_x(LOGICAL,520)@5
    assign dupName_13_comparator_x_q = $unsigned(i_sel_shr974_obs_key_to_virtual_key220_vt_join_q == c_i32_2478_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt978_obs_key_to_virtual_key222(SELECTOR,188)@5
    always @(dupName_13_comparator_x_q or i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt968_obs_key_to_virtual_key217_q or dupName_14_comparator_x_q or i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt973_obs_key_to_virtual_key219_q or i_acl_376_obs_key_to_virtual_key206_q)
    begin
        i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt978_obs_key_to_virtual_key222_q = i_acl_376_obs_key_to_virtual_key206_q;
        if (dupName_14_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt978_obs_key_to_virtual_key222_q = i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt973_obs_key_to_virtual_key219_q;
        end
        if (dupName_13_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt978_obs_key_to_virtual_key222_q = i_llvm_fpga_case_p1024i32_i32_v1i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_0s_case_stmt968_obs_key_to_virtual_key217_q;
        end
    end

    // c_i32_144486_recast_x(CONSTANT,424)
    assign c_i32_144486_recast_x_q = $unsigned(32'b00000000000000000000000010010000);

    // i_unnamed_obs_key_to_virtual_key223(LOGICAL,291)@5
    assign i_unnamed_obs_key_to_virtual_key223_q = $unsigned(redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q == c_i32_144486_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_459_obs_key_to_virtual_key225(MUX,51)@5
    assign i_acl_459_obs_key_to_virtual_key225_s = i_unnamed_obs_key_to_virtual_key223_q;
    always @(i_acl_459_obs_key_to_virtual_key225_s or i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt978_obs_key_to_virtual_key222_q or redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_q)
    begin
        unique case (i_acl_459_obs_key_to_virtual_key225_s)
            1'b0 : i_acl_459_obs_key_to_virtual_key225_q = i_llvm_fpga_case_p1024i32_i32_v2i32_s_case_assign_struct_obs_key_to_virtual_key_fpgaunique_4s_case_stmt978_obs_key_to_virtual_key222_q;
            1'b1 : i_acl_459_obs_key_to_virtual_key225_q = redist105_sync_together504_aunroll_x_in_c1_eni1_103_tpl_4_mem_q;
            default : i_acl_459_obs_key_to_virtual_key225_q = 64'b0;
        endcase
    end

    // c_i32_206454_recast_x(CONSTANT,484)
    assign c_i32_206454_recast_x_q = $unsigned(32'b00000000000000000000000011001110);

    // i_pivot147_obs_key_to_virtual_key127(COMPARE,216)@5
    assign i_pivot147_obs_key_to_virtual_key127_a = $unsigned({{2{redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot147_obs_key_to_virtual_key127_b = $unsigned({{2{c_i32_206454_recast_x_q[31]}}, c_i32_206454_recast_x_q});
    assign i_pivot147_obs_key_to_virtual_key127_o = $unsigned($signed(i_pivot147_obs_key_to_virtual_key127_a) - $signed(i_pivot147_obs_key_to_virtual_key127_b));
    assign i_pivot147_obs_key_to_virtual_key127_c[0] = i_pivot147_obs_key_to_virtual_key127_o[33];

    // redist135_i_pivot153_obs_key_to_virtual_key39_c_4(DELAY,699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_i_pivot153_obs_key_to_virtual_key39_c_4_delay_0 <= '0;
            redist135_i_pivot153_obs_key_to_virtual_key39_c_4_delay_1 <= '0;
            redist135_i_pivot153_obs_key_to_virtual_key39_c_4_q <= '0;
        end
        else
        begin
            redist135_i_pivot153_obs_key_to_virtual_key39_c_4_delay_0 <= $unsigned(i_pivot153_obs_key_to_virtual_key39_c);
            redist135_i_pivot153_obs_key_to_virtual_key39_c_4_delay_1 <= redist135_i_pivot153_obs_key_to_virtual_key39_c_4_delay_0;
            redist135_i_pivot153_obs_key_to_virtual_key39_c_4_q <= redist135_i_pivot153_obs_key_to_virtual_key39_c_4_delay_1;
        end
    end

    // i_acl_461_obs_key_to_virtual_key226(LOGICAL,52)@5
    assign i_acl_461_obs_key_to_virtual_key226_q = redist135_i_pivot153_obs_key_to_virtual_key39_c_4_q ^ i_pivot147_obs_key_to_virtual_key127_c;

    // i_acl_466_obs_key_to_virtual_key227(MUX,53)@5 + 1
    assign i_acl_466_obs_key_to_virtual_key227_s = i_acl_461_obs_key_to_virtual_key226_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_466_obs_key_to_virtual_key227_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_466_obs_key_to_virtual_key227_s)
                1'b0 : i_acl_466_obs_key_to_virtual_key227_q <= i_acl_459_obs_key_to_virtual_key225_q;
                1'b1 : i_acl_466_obs_key_to_virtual_key227_q <= redist76_sync_together504_aunroll_x_in_c1_eni1_74_tpl_4_mem_q;
                default : i_acl_466_obs_key_to_virtual_key227_q <= 64'b0;
            endcase
        end
    end

    // c_i32_222397_recast_x(CONSTANT,500)
    assign c_i32_222397_recast_x_q = $unsigned(32'b00000000000000000000000011011110);

    // i_pivot211_obs_key_to_virtual_key13(COMPARE,237)@5
    assign i_pivot211_obs_key_to_virtual_key13_a = $unsigned({{2{redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot211_obs_key_to_virtual_key13_b = $unsigned({{2{c_i32_222397_recast_x_q[31]}}, c_i32_222397_recast_x_q});
    assign i_pivot211_obs_key_to_virtual_key13_o = $unsigned($signed(i_pivot211_obs_key_to_virtual_key13_a) - $signed(i_pivot211_obs_key_to_virtual_key13_b));
    assign i_pivot211_obs_key_to_virtual_key13_c[0] = i_pivot211_obs_key_to_virtual_key13_o[33];

    // c_i32_221460_recast_x(CONSTANT,499)
    assign c_i32_221460_recast_x_q = $unsigned(32'b00000000000000000000000011011101);

    // i_pivot175_obs_key_to_virtual_key139(COMPARE,230)@5
    assign i_pivot175_obs_key_to_virtual_key139_a = $unsigned({{2{redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot175_obs_key_to_virtual_key139_b = $unsigned({{2{c_i32_221460_recast_x_q[31]}}, c_i32_221460_recast_x_q});
    assign i_pivot175_obs_key_to_virtual_key139_o = $unsigned($signed(i_pivot175_obs_key_to_virtual_key139_a) - $signed(i_pivot175_obs_key_to_virtual_key139_b));
    assign i_pivot175_obs_key_to_virtual_key139_c[0] = i_pivot175_obs_key_to_virtual_key139_o[33];

    // i_acl_470_obs_key_to_virtual_key228(LOGICAL,54)@5 + 1
    assign i_acl_470_obs_key_to_virtual_key228_qi = i_pivot175_obs_key_to_virtual_key139_c ^ i_pivot211_obs_key_to_virtual_key13_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_470_obs_key_to_virtual_key228_delay ( .xin(i_acl_470_obs_key_to_virtual_key228_qi), .xout(i_acl_470_obs_key_to_virtual_key228_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_473_obs_key_to_virtual_key229(MUX,55)@6
    assign i_acl_473_obs_key_to_virtual_key229_s = i_acl_470_obs_key_to_virtual_key228_q;
    always @(i_acl_473_obs_key_to_virtual_key229_s or i_acl_466_obs_key_to_virtual_key227_q or redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_q)
    begin
        unique case (i_acl_473_obs_key_to_virtual_key229_s)
            1'b0 : i_acl_473_obs_key_to_virtual_key229_q = i_acl_466_obs_key_to_virtual_key227_q;
            1'b1 : i_acl_473_obs_key_to_virtual_key229_q = redist73_sync_together504_aunroll_x_in_c1_eni1_71_tpl_5_mem_q;
            default : i_acl_473_obs_key_to_virtual_key229_q = 64'b0;
        endcase
    end

    // c_i32_135487_recast_x(CONSTANT,415)
    assign c_i32_135487_recast_x_q = $unsigned(32'b00000000000000000000000010000111);

    // i_unnamed_obs_key_to_virtual_key230(LOGICAL,292)@5 + 1
    assign i_unnamed_obs_key_to_virtual_key230_qi = $unsigned(redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q == c_i32_135487_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key230_delay ( .xin(i_unnamed_obs_key_to_virtual_key230_qi), .xout(i_unnamed_obs_key_to_virtual_key230_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_480_obs_key_to_virtual_key232(MUX,56)@6
    assign i_acl_480_obs_key_to_virtual_key232_s = i_unnamed_obs_key_to_virtual_key230_q;
    always @(i_acl_480_obs_key_to_virtual_key232_s or i_acl_473_obs_key_to_virtual_key229_q or redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_q)
    begin
        unique case (i_acl_480_obs_key_to_virtual_key232_s)
            1'b0 : i_acl_480_obs_key_to_virtual_key232_q = i_acl_473_obs_key_to_virtual_key229_q;
            1'b1 : i_acl_480_obs_key_to_virtual_key232_q = redist109_sync_together504_aunroll_x_in_c1_eni1_107_tpl_5_mem_q;
            default : i_acl_480_obs_key_to_virtual_key232_q = 64'b0;
        endcase
    end

    // c_i32_137488_recast_x(CONSTANT,417)
    assign c_i32_137488_recast_x_q = $unsigned(32'b00000000000000000000000010001001);

    // redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5(DELAY,569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q <= '0;
        end
        else
        begin
            redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q <= $unsigned(redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q);
        end
    end

    // i_unnamed_obs_key_to_virtual_key233(LOGICAL,293)@6
    assign i_unnamed_obs_key_to_virtual_key233_q = $unsigned(redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q == c_i32_137488_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_487_obs_key_to_virtual_key235(MUX,57)@6
    assign i_acl_487_obs_key_to_virtual_key235_s = i_unnamed_obs_key_to_virtual_key233_q;
    always @(i_acl_487_obs_key_to_virtual_key235_s or i_acl_480_obs_key_to_virtual_key232_q or redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_q)
    begin
        unique case (i_acl_487_obs_key_to_virtual_key235_s)
            1'b0 : i_acl_487_obs_key_to_virtual_key235_q = i_acl_480_obs_key_to_virtual_key232_q;
            1'b1 : i_acl_487_obs_key_to_virtual_key235_q = redist108_sync_together504_aunroll_x_in_c1_eni1_106_tpl_5_mem_q;
            default : i_acl_487_obs_key_to_virtual_key235_q = 64'b0;
        endcase
    end

    // c_i32_172441_recast_x(CONSTANT,451)
    assign c_i32_172441_recast_x_q = $unsigned(32'b00000000000000000000000010101100);

    // i_pivot81_obs_key_to_virtual_key101(COMPARE,254)@5 + 1
    assign i_pivot81_obs_key_to_virtual_key101_a = $unsigned({{2{redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot81_obs_key_to_virtual_key101_b = $unsigned({{2{c_i32_172441_recast_x_q[31]}}, c_i32_172441_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot81_obs_key_to_virtual_key101_o <= 34'b0;
        end
        else
        begin
            i_pivot81_obs_key_to_virtual_key101_o <= $unsigned($signed(i_pivot81_obs_key_to_virtual_key101_a) - $signed(i_pivot81_obs_key_to_virtual_key101_b));
        end
    end
    assign i_pivot81_obs_key_to_virtual_key101_c[0] = i_pivot81_obs_key_to_virtual_key101_o[33];

    // redist121_i_pivot89_obs_key_to_virtual_key29_c_4(DELAY,685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_i_pivot89_obs_key_to_virtual_key29_c_4_delay_0 <= '0;
            redist121_i_pivot89_obs_key_to_virtual_key29_c_4_delay_1 <= '0;
            redist121_i_pivot89_obs_key_to_virtual_key29_c_4_q <= '0;
        end
        else
        begin
            redist121_i_pivot89_obs_key_to_virtual_key29_c_4_delay_0 <= $unsigned(i_pivot89_obs_key_to_virtual_key29_c);
            redist121_i_pivot89_obs_key_to_virtual_key29_c_4_delay_1 <= redist121_i_pivot89_obs_key_to_virtual_key29_c_4_delay_0;
            redist121_i_pivot89_obs_key_to_virtual_key29_c_4_q <= redist121_i_pivot89_obs_key_to_virtual_key29_c_4_delay_1;
        end
    end

    // i_acl_489_obs_key_to_virtual_key236(LOGICAL,58)@6
    assign i_acl_489_obs_key_to_virtual_key236_q = redist121_i_pivot89_obs_key_to_virtual_key29_c_4_q ^ i_pivot81_obs_key_to_virtual_key101_c;

    // i_acl_494_obs_key_to_virtual_key237(MUX,59)@6
    assign i_acl_494_obs_key_to_virtual_key237_s = i_acl_489_obs_key_to_virtual_key236_q;
    always @(i_acl_494_obs_key_to_virtual_key237_s or i_acl_487_obs_key_to_virtual_key235_q or redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_q)
    begin
        unique case (i_acl_494_obs_key_to_virtual_key237_s)
            1'b0 : i_acl_494_obs_key_to_virtual_key237_q = i_acl_487_obs_key_to_virtual_key235_q;
            1'b1 : i_acl_494_obs_key_to_virtual_key237_q = redist51_sync_together504_aunroll_x_in_c1_eni1_49_tpl_5_mem_q;
            default : i_acl_494_obs_key_to_virtual_key237_q = 64'b0;
        endcase
    end

    // c_i32_207429_recast_x(CONSTANT,485)
    assign c_i32_207429_recast_x_q = $unsigned(32'b00000000000000000000000011001111);

    // i_pivot151_obs_key_to_virtual_key77(COMPARE,218)@5 + 1
    assign i_pivot151_obs_key_to_virtual_key77_a = $unsigned({{2{redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together504_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot151_obs_key_to_virtual_key77_b = $unsigned({{2{c_i32_207429_recast_x_q[31]}}, c_i32_207429_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot151_obs_key_to_virtual_key77_o <= 34'b0;
        end
        else
        begin
            i_pivot151_obs_key_to_virtual_key77_o <= $unsigned($signed(i_pivot151_obs_key_to_virtual_key77_a) - $signed(i_pivot151_obs_key_to_virtual_key77_b));
        end
    end
    assign i_pivot151_obs_key_to_virtual_key77_c[0] = i_pivot151_obs_key_to_virtual_key77_o[33];

    // redist137_i_pivot147_obs_key_to_virtual_key127_c_1(DELAY,701)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_i_pivot147_obs_key_to_virtual_key127_c_1_q <= '0;
        end
        else
        begin
            redist137_i_pivot147_obs_key_to_virtual_key127_c_1_q <= $unsigned(i_pivot147_obs_key_to_virtual_key127_c);
        end
    end

    // i_acl_495_obs_key_to_virtual_key238(LOGICAL,60)@6
    assign i_acl_495_obs_key_to_virtual_key238_q = redist137_i_pivot147_obs_key_to_virtual_key127_c_1_q ^ i_pivot151_obs_key_to_virtual_key77_c;

    // i_acl_501_obs_key_to_virtual_key239(MUX,61)@6
    assign i_acl_501_obs_key_to_virtual_key239_s = i_acl_495_obs_key_to_virtual_key238_q;
    always @(i_acl_501_obs_key_to_virtual_key239_s or i_acl_494_obs_key_to_virtual_key237_q or redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_q)
    begin
        unique case (i_acl_501_obs_key_to_virtual_key239_s)
            1'b0 : i_acl_501_obs_key_to_virtual_key239_q = i_acl_494_obs_key_to_virtual_key237_q;
            1'b1 : i_acl_501_obs_key_to_virtual_key239_q = redist22_sync_together504_aunroll_x_in_c1_eni1_20_tpl_5_mem_q;
            default : i_acl_501_obs_key_to_virtual_key239_q = 64'b0;
        endcase
    end

    // redist130_i_pivot175_obs_key_to_virtual_key139_c_1(DELAY,694)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist130_i_pivot175_obs_key_to_virtual_key139_c_1_q <= '0;
        end
        else
        begin
            redist130_i_pivot175_obs_key_to_virtual_key139_c_1_q <= $unsigned(i_pivot175_obs_key_to_virtual_key139_c);
        end
    end

    // c_i32_220433_recast_x(CONSTANT,498)
    assign c_i32_220433_recast_x_q = $unsigned(32'b00000000000000000000000011011100);

    // i_pivot177_obs_key_to_virtual_key85(COMPARE,231)@6
    assign i_pivot177_obs_key_to_virtual_key85_a = $unsigned({{2{redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q[31]}}, redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q});
    assign i_pivot177_obs_key_to_virtual_key85_b = $unsigned({{2{c_i32_220433_recast_x_q[31]}}, c_i32_220433_recast_x_q});
    assign i_pivot177_obs_key_to_virtual_key85_o = $unsigned($signed(i_pivot177_obs_key_to_virtual_key85_a) - $signed(i_pivot177_obs_key_to_virtual_key85_b));
    assign i_pivot177_obs_key_to_virtual_key85_c[0] = i_pivot177_obs_key_to_virtual_key85_o[33];

    // i_acl_502_obs_key_to_virtual_key240(LOGICAL,62)@6
    assign i_acl_502_obs_key_to_virtual_key240_q = i_pivot177_obs_key_to_virtual_key85_c ^ redist130_i_pivot175_obs_key_to_virtual_key139_c_1_q;

    // i_acl_508_obs_key_to_virtual_key241(MUX,63)@6
    assign i_acl_508_obs_key_to_virtual_key241_s = i_acl_502_obs_key_to_virtual_key240_q;
    always @(i_acl_508_obs_key_to_virtual_key241_s or i_acl_501_obs_key_to_virtual_key239_q or redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_q)
    begin
        unique case (i_acl_508_obs_key_to_virtual_key241_s)
            1'b0 : i_acl_508_obs_key_to_virtual_key241_q = i_acl_501_obs_key_to_virtual_key239_q;
            1'b1 : i_acl_508_obs_key_to_virtual_key241_q = redist49_sync_together504_aunroll_x_in_c1_eni1_47_tpl_5_mem_q;
            default : i_acl_508_obs_key_to_virtual_key241_q = 64'b0;
        endcase
    end

    // redist131_i_pivot173_obs_key_to_virtual_key137_c_5(DELAY,695)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_0 <= '0;
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_1 <= '0;
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_2 <= '0;
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_3 <= '0;
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_q <= '0;
        end
        else
        begin
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_0 <= $unsigned(i_pivot173_obs_key_to_virtual_key137_c);
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_1 <= redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_0;
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_2 <= redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_1;
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_3 <= redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_2;
            redist131_i_pivot173_obs_key_to_virtual_key137_c_5_q <= redist131_i_pivot173_obs_key_to_virtual_key137_c_5_delay_3;
        end
    end

    // i_acl_509_obs_key_to_virtual_key242(LOGICAL,64)@6
    assign i_acl_509_obs_key_to_virtual_key242_q = redist131_i_pivot173_obs_key_to_virtual_key137_c_5_q ^ i_pivot177_obs_key_to_virtual_key85_c;

    // i_acl_515_obs_key_to_virtual_key243(MUX,65)@6 + 1
    assign i_acl_515_obs_key_to_virtual_key243_s = i_acl_509_obs_key_to_virtual_key242_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_515_obs_key_to_virtual_key243_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_515_obs_key_to_virtual_key243_s)
                1'b0 : i_acl_515_obs_key_to_virtual_key243_q <= i_acl_508_obs_key_to_virtual_key241_q;
                1'b1 : i_acl_515_obs_key_to_virtual_key243_q <= redist59_sync_together504_aunroll_x_in_c1_eni1_57_tpl_5_mem_q;
                default : i_acl_515_obs_key_to_virtual_key243_q <= 64'b0;
            endcase
        end
    end

    // redist128_i_pivot185_obs_key_to_virtual_key87_c_4(DELAY,692)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_0 <= '0;
            redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_1 <= '0;
            redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_2 <= '0;
            redist128_i_pivot185_obs_key_to_virtual_key87_c_4_q <= '0;
        end
        else
        begin
            redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_0 <= $unsigned(i_pivot185_obs_key_to_virtual_key87_c);
            redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_1 <= redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_0;
            redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_2 <= redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_1;
            redist128_i_pivot185_obs_key_to_virtual_key87_c_4_q <= redist128_i_pivot185_obs_key_to_virtual_key87_c_4_delay_2;
        end
    end

    // i_acl_518_obs_key_to_virtual_key244(LOGICAL,66)@5 + 1
    assign i_acl_518_obs_key_to_virtual_key244_qi = i_pivot211_obs_key_to_virtual_key13_c ^ redist128_i_pivot185_obs_key_to_virtual_key87_c_4_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_518_obs_key_to_virtual_key244_delay ( .xin(i_acl_518_obs_key_to_virtual_key244_qi), .xout(i_acl_518_obs_key_to_virtual_key244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist181_i_acl_518_obs_key_to_virtual_key244_q_2(DELAY,745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_acl_518_obs_key_to_virtual_key244_q_2_q <= '0;
        end
        else
        begin
            redist181_i_acl_518_obs_key_to_virtual_key244_q_2_q <= $unsigned(i_acl_518_obs_key_to_virtual_key244_q);
        end
    end

    // i_acl_521_obs_key_to_virtual_key245(MUX,67)@7
    assign i_acl_521_obs_key_to_virtual_key245_s = redist181_i_acl_518_obs_key_to_virtual_key244_q_2_q;
    always @(i_acl_521_obs_key_to_virtual_key245_s or i_acl_515_obs_key_to_virtual_key243_q or redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_q)
    begin
        unique case (i_acl_521_obs_key_to_virtual_key245_s)
            1'b0 : i_acl_521_obs_key_to_virtual_key245_q = i_acl_515_obs_key_to_virtual_key243_q;
            1'b1 : i_acl_521_obs_key_to_virtual_key245_q = redist18_sync_together504_aunroll_x_in_c1_eni1_15_tpl_6_mem_q;
            default : i_acl_521_obs_key_to_virtual_key245_q = 64'b0;
        endcase
    end

    // c_i32_140489_recast_x(CONSTANT,420)
    assign c_i32_140489_recast_x_q = $unsigned(32'b00000000000000000000000010001100);

    // i_unnamed_obs_key_to_virtual_key246(LOGICAL,294)@6 + 1
    assign i_unnamed_obs_key_to_virtual_key246_qi = $unsigned(redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q == c_i32_140489_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key246_delay ( .xin(i_unnamed_obs_key_to_virtual_key246_qi), .xout(i_unnamed_obs_key_to_virtual_key246_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_528_obs_key_to_virtual_key248(MUX,68)@7
    assign i_acl_528_obs_key_to_virtual_key248_s = i_unnamed_obs_key_to_virtual_key246_q;
    always @(i_acl_528_obs_key_to_virtual_key248_s or i_acl_521_obs_key_to_virtual_key245_q or redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_q)
    begin
        unique case (i_acl_528_obs_key_to_virtual_key248_s)
            1'b0 : i_acl_528_obs_key_to_virtual_key248_q = i_acl_521_obs_key_to_virtual_key245_q;
            1'b1 : i_acl_528_obs_key_to_virtual_key248_q = redist61_sync_together504_aunroll_x_in_c1_eni1_59_tpl_6_mem_q;
            default : i_acl_528_obs_key_to_virtual_key248_q = 64'b0;
        endcase
    end

    // c_i32_146490_recast_x(CONSTANT,426)
    assign c_i32_146490_recast_x_q = $unsigned(32'b00000000000000000000000010010010);

    // redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6(DELAY,570)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q <= '0;
        end
        else
        begin
            redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q <= $unsigned(redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q);
        end
    end

    // i_unnamed_obs_key_to_virtual_key249(LOGICAL,295)@7
    assign i_unnamed_obs_key_to_virtual_key249_q = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_146490_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_535_obs_key_to_virtual_key251(MUX,69)@7
    assign i_acl_535_obs_key_to_virtual_key251_s = i_unnamed_obs_key_to_virtual_key249_q;
    always @(i_acl_535_obs_key_to_virtual_key251_s or i_acl_528_obs_key_to_virtual_key248_q or redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_q)
    begin
        unique case (i_acl_535_obs_key_to_virtual_key251_s)
            1'b0 : i_acl_535_obs_key_to_virtual_key251_q = i_acl_528_obs_key_to_virtual_key248_q;
            1'b1 : i_acl_535_obs_key_to_virtual_key251_q = redist57_sync_together504_aunroll_x_in_c1_eni1_55_tpl_6_mem_q;
            default : i_acl_535_obs_key_to_virtual_key251_q = 64'b0;
        endcase
    end

    // redist132_i_pivot165_obs_key_to_virtual_key81_c_6(DELAY,696)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist132_i_pivot165_obs_key_to_virtual_key81_c_6 ( .xin(i_pivot165_obs_key_to_virtual_key81_c), .xout(redist132_i_pivot165_obs_key_to_virtual_key81_c_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // c_i32_212411_recast_x(CONSTANT,490)
    assign c_i32_212411_recast_x_q = $unsigned(32'b00000000000000000000000011010100);

    // i_pivot167_obs_key_to_virtual_key41(COMPARE,226)@6 + 1
    assign i_pivot167_obs_key_to_virtual_key41_a = $unsigned({{2{redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q[31]}}, redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q});
    assign i_pivot167_obs_key_to_virtual_key41_b = $unsigned({{2{c_i32_212411_recast_x_q[31]}}, c_i32_212411_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot167_obs_key_to_virtual_key41_o <= 34'b0;
        end
        else
        begin
            i_pivot167_obs_key_to_virtual_key41_o <= $unsigned($signed(i_pivot167_obs_key_to_virtual_key41_a) - $signed(i_pivot167_obs_key_to_virtual_key41_b));
        end
    end
    assign i_pivot167_obs_key_to_virtual_key41_c[0] = i_pivot167_obs_key_to_virtual_key41_o[33];

    // i_acl_536_obs_key_to_virtual_key252(LOGICAL,70)@7
    assign i_acl_536_obs_key_to_virtual_key252_q = i_pivot167_obs_key_to_virtual_key41_c ^ redist132_i_pivot165_obs_key_to_virtual_key81_c_6_q;

    // i_acl_541_obs_key_to_virtual_key253(MUX,71)@7
    assign i_acl_541_obs_key_to_virtual_key253_s = i_acl_536_obs_key_to_virtual_key252_q;
    always @(i_acl_541_obs_key_to_virtual_key253_s or i_acl_535_obs_key_to_virtual_key251_q or redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_q)
    begin
        unique case (i_acl_541_obs_key_to_virtual_key253_s)
            1'b0 : i_acl_541_obs_key_to_virtual_key253_q = i_acl_535_obs_key_to_virtual_key251_q;
            1'b1 : i_acl_541_obs_key_to_virtual_key253_q = redist25_sync_together504_aunroll_x_in_c1_eni1_23_tpl_6_mem_q;
            default : i_acl_541_obs_key_to_virtual_key253_q = 64'b0;
        endcase
    end

    // c_i32_216432_recast_x(CONSTANT,494)
    assign c_i32_216432_recast_x_q = $unsigned(32'b00000000000000000000000011011000);

    // i_pivot171_obs_key_to_virtual_key83(COMPARE,228)@6 + 1
    assign i_pivot171_obs_key_to_virtual_key83_a = $unsigned({{2{redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q[31]}}, redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q});
    assign i_pivot171_obs_key_to_virtual_key83_b = $unsigned({{2{c_i32_216432_recast_x_q[31]}}, c_i32_216432_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot171_obs_key_to_virtual_key83_o <= 34'b0;
        end
        else
        begin
            i_pivot171_obs_key_to_virtual_key83_o <= $unsigned($signed(i_pivot171_obs_key_to_virtual_key83_a) - $signed(i_pivot171_obs_key_to_virtual_key83_b));
        end
    end
    assign i_pivot171_obs_key_to_virtual_key83_c[0] = i_pivot171_obs_key_to_virtual_key83_o[33];

    // c_i32_215402_recast_x(CONSTANT,493)
    assign c_i32_215402_recast_x_q = $unsigned(32'b00000000000000000000000011010111);

    // i_pivot181_obs_key_to_virtual_key23(COMPARE,233)@6 + 1
    assign i_pivot181_obs_key_to_virtual_key23_a = $unsigned({{2{redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q[31]}}, redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q});
    assign i_pivot181_obs_key_to_virtual_key23_b = $unsigned({{2{c_i32_215402_recast_x_q[31]}}, c_i32_215402_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot181_obs_key_to_virtual_key23_o <= 34'b0;
        end
        else
        begin
            i_pivot181_obs_key_to_virtual_key23_o <= $unsigned($signed(i_pivot181_obs_key_to_virtual_key23_a) - $signed(i_pivot181_obs_key_to_virtual_key23_b));
        end
    end
    assign i_pivot181_obs_key_to_virtual_key23_c[0] = i_pivot181_obs_key_to_virtual_key23_o[33];

    // i_acl_543_obs_key_to_virtual_key254(LOGICAL,72)@7
    assign i_acl_543_obs_key_to_virtual_key254_q = i_pivot181_obs_key_to_virtual_key23_c ^ i_pivot171_obs_key_to_virtual_key83_c;

    // i_acl_547_obs_key_to_virtual_key255(MUX,73)@7
    assign i_acl_547_obs_key_to_virtual_key255_s = i_acl_543_obs_key_to_virtual_key254_q;
    always @(i_acl_547_obs_key_to_virtual_key255_s or i_acl_541_obs_key_to_virtual_key253_q or redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_q)
    begin
        unique case (i_acl_547_obs_key_to_virtual_key255_s)
            1'b0 : i_acl_547_obs_key_to_virtual_key255_q = i_acl_541_obs_key_to_virtual_key253_q;
            1'b1 : i_acl_547_obs_key_to_virtual_key255_q = redist19_sync_together504_aunroll_x_in_c1_eni1_17_tpl_6_mem_q;
            default : i_acl_547_obs_key_to_virtual_key255_q = 64'b0;
        endcase
    end

    // c_i32_148491_recast_x(CONSTANT,428)
    assign c_i32_148491_recast_x_q = $unsigned(32'b00000000000000000000000010010100);

    // i_unnamed_obs_key_to_virtual_key256(LOGICAL,296)@7
    assign i_unnamed_obs_key_to_virtual_key256_q = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_148491_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_554_obs_key_to_virtual_key258(MUX,74)@7
    assign i_acl_554_obs_key_to_virtual_key258_s = i_unnamed_obs_key_to_virtual_key256_q;
    always @(i_acl_554_obs_key_to_virtual_key258_s or i_acl_547_obs_key_to_virtual_key255_q or redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_q)
    begin
        unique case (i_acl_554_obs_key_to_virtual_key258_s)
            1'b0 : i_acl_554_obs_key_to_virtual_key258_q = i_acl_547_obs_key_to_virtual_key255_q;
            1'b1 : i_acl_554_obs_key_to_virtual_key258_q = redist55_sync_together504_aunroll_x_in_c1_eni1_53_tpl_6_mem_q;
            default : i_acl_554_obs_key_to_virtual_key258_q = 64'b0;
        endcase
    end

    // c_i32_138492_recast_x(CONSTANT,418)
    assign c_i32_138492_recast_x_q = $unsigned(32'b00000000000000000000000010001010);

    // i_unnamed_obs_key_to_virtual_key259(LOGICAL,297)@7
    assign i_unnamed_obs_key_to_virtual_key259_q = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_138492_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_561_obs_key_to_virtual_key261(MUX,75)@7 + 1
    assign i_acl_561_obs_key_to_virtual_key261_s = i_unnamed_obs_key_to_virtual_key259_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_561_obs_key_to_virtual_key261_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_561_obs_key_to_virtual_key261_s)
                1'b0 : i_acl_561_obs_key_to_virtual_key261_q <= i_acl_554_obs_key_to_virtual_key258_q;
                1'b1 : i_acl_561_obs_key_to_virtual_key261_q <= redist62_sync_together504_aunroll_x_in_c1_eni1_60_tpl_6_mem_q;
                default : i_acl_561_obs_key_to_virtual_key261_q <= 64'b0;
            endcase
        end
    end

    // redist129_i_pivot179_obs_key_to_virtual_key43_c_6(DELAY,693)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist129_i_pivot179_obs_key_to_virtual_key43_c_6 ( .xin(i_pivot179_obs_key_to_virtual_key43_c), .xout(redist129_i_pivot179_obs_key_to_virtual_key43_c_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // c_i32_217458_recast_x(CONSTANT,495)
    assign c_i32_217458_recast_x_q = $unsigned(32'b00000000000000000000000011011001);

    // i_pivot169_obs_key_to_virtual_key135(COMPARE,227)@7
    assign i_pivot169_obs_key_to_virtual_key135_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot169_obs_key_to_virtual_key135_b = $unsigned({{2{c_i32_217458_recast_x_q[31]}}, c_i32_217458_recast_x_q});
    assign i_pivot169_obs_key_to_virtual_key135_o = $unsigned($signed(i_pivot169_obs_key_to_virtual_key135_a) - $signed(i_pivot169_obs_key_to_virtual_key135_b));
    assign i_pivot169_obs_key_to_virtual_key135_c[0] = i_pivot169_obs_key_to_virtual_key135_o[33];

    // i_acl_563_obs_key_to_virtual_key262(LOGICAL,76)@7 + 1
    assign i_acl_563_obs_key_to_virtual_key262_qi = i_pivot169_obs_key_to_virtual_key135_c ^ redist129_i_pivot179_obs_key_to_virtual_key43_c_6_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_563_obs_key_to_virtual_key262_delay ( .xin(i_acl_563_obs_key_to_virtual_key262_qi), .xout(i_acl_563_obs_key_to_virtual_key262_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_568_obs_key_to_virtual_key263(MUX,77)@8
    assign i_acl_568_obs_key_to_virtual_key263_s = i_acl_563_obs_key_to_virtual_key262_q;
    always @(i_acl_568_obs_key_to_virtual_key263_s or i_acl_561_obs_key_to_virtual_key261_q or redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_q)
    begin
        unique case (i_acl_568_obs_key_to_virtual_key263_s)
            1'b0 : i_acl_568_obs_key_to_virtual_key263_q = i_acl_561_obs_key_to_virtual_key261_q;
            1'b1 : i_acl_568_obs_key_to_virtual_key263_q = redist70_sync_together504_aunroll_x_in_c1_eni1_68_tpl_7_mem_q;
            default : i_acl_568_obs_key_to_virtual_key263_q = 64'b0;
        endcase
    end

    // c_i32_141493_recast_x(CONSTANT,421)
    assign c_i32_141493_recast_x_q = $unsigned(32'b00000000000000000000000010001101);

    // i_unnamed_obs_key_to_virtual_key264(LOGICAL,298)@7 + 1
    assign i_unnamed_obs_key_to_virtual_key264_qi = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_141493_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key264_delay ( .xin(i_unnamed_obs_key_to_virtual_key264_qi), .xout(i_unnamed_obs_key_to_virtual_key264_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_574_obs_key_to_virtual_key266(MUX,78)@8
    assign i_acl_574_obs_key_to_virtual_key266_s = i_unnamed_obs_key_to_virtual_key264_q;
    always @(i_acl_574_obs_key_to_virtual_key266_s or i_acl_568_obs_key_to_virtual_key263_q or redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_q)
    begin
        unique case (i_acl_574_obs_key_to_virtual_key266_s)
            1'b0 : i_acl_574_obs_key_to_virtual_key266_q = i_acl_568_obs_key_to_virtual_key263_q;
            1'b1 : i_acl_574_obs_key_to_virtual_key266_q = redist100_sync_together504_aunroll_x_in_c1_eni1_98_tpl_7_mem_q;
            default : i_acl_574_obs_key_to_virtual_key266_q = 64'b0;
        endcase
    end

    // redist138_i_pivot143_obs_key_to_virtual_key125_c_6(DELAY,702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_0 <= '0;
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_1 <= '0;
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_2 <= '0;
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_3 <= '0;
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_q <= '0;
        end
        else
        begin
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_0 <= $unsigned(i_pivot143_obs_key_to_virtual_key125_c);
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_1 <= redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_0;
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_2 <= redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_1;
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_3 <= redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_2;
            redist138_i_pivot143_obs_key_to_virtual_key125_c_6_q <= redist138_i_pivot143_obs_key_to_virtual_key125_c_6_delay_3;
        end
    end

    // c_i32_203428_recast_x(CONSTANT,481)
    assign c_i32_203428_recast_x_q = $unsigned(32'b00000000000000000000000011001011);

    // i_pivot145_obs_key_to_virtual_key75(COMPARE,215)@7
    assign i_pivot145_obs_key_to_virtual_key75_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot145_obs_key_to_virtual_key75_b = $unsigned({{2{c_i32_203428_recast_x_q[31]}}, c_i32_203428_recast_x_q});
    assign i_pivot145_obs_key_to_virtual_key75_o = $unsigned($signed(i_pivot145_obs_key_to_virtual_key75_a) - $signed(i_pivot145_obs_key_to_virtual_key75_b));
    assign i_pivot145_obs_key_to_virtual_key75_c[0] = i_pivot145_obs_key_to_virtual_key75_o[33];

    // i_acl_575_obs_key_to_virtual_key267(LOGICAL,79)@7 + 1
    assign i_acl_575_obs_key_to_virtual_key267_qi = i_pivot145_obs_key_to_virtual_key75_c ^ redist138_i_pivot143_obs_key_to_virtual_key125_c_6_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_575_obs_key_to_virtual_key267_delay ( .xin(i_acl_575_obs_key_to_virtual_key267_qi), .xout(i_acl_575_obs_key_to_virtual_key267_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_581_obs_key_to_virtual_key268(MUX,80)@8
    assign i_acl_581_obs_key_to_virtual_key268_s = i_acl_575_obs_key_to_virtual_key267_q;
    always @(i_acl_581_obs_key_to_virtual_key268_s or i_acl_574_obs_key_to_virtual_key266_q or redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_q)
    begin
        unique case (i_acl_581_obs_key_to_virtual_key268_s)
            1'b0 : i_acl_581_obs_key_to_virtual_key268_q = i_acl_574_obs_key_to_virtual_key266_q;
            1'b1 : i_acl_581_obs_key_to_virtual_key268_q = redist77_sync_together504_aunroll_x_in_c1_eni1_75_tpl_7_mem_q;
            default : i_acl_581_obs_key_to_virtual_key268_q = 64'b0;
        endcase
    end

    // c_i32_193449_recast_x(CONSTANT,471)
    assign c_i32_193449_recast_x_q = $unsigned(32'b00000000000000000000000011000001);

    // i_pivot123_obs_key_to_virtual_key117(COMPARE,204)@7
    assign i_pivot123_obs_key_to_virtual_key117_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot123_obs_key_to_virtual_key117_b = $unsigned({{2{c_i32_193449_recast_x_q[31]}}, c_i32_193449_recast_x_q});
    assign i_pivot123_obs_key_to_virtual_key117_o = $unsigned($signed(i_pivot123_obs_key_to_virtual_key117_a) - $signed(i_pivot123_obs_key_to_virtual_key117_b));
    assign i_pivot123_obs_key_to_virtual_key117_c[0] = i_pivot123_obs_key_to_virtual_key117_o[33];

    // c_i32_192408_recast_x(CONSTANT,470)
    assign c_i32_192408_recast_x_q = $unsigned(32'b00000000000000000000000011000000);

    // i_pivot129_obs_key_to_virtual_key35(COMPARE,207)@7
    assign i_pivot129_obs_key_to_virtual_key35_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot129_obs_key_to_virtual_key35_b = $unsigned({{2{c_i32_192408_recast_x_q[31]}}, c_i32_192408_recast_x_q});
    assign i_pivot129_obs_key_to_virtual_key35_o = $unsigned($signed(i_pivot129_obs_key_to_virtual_key35_a) - $signed(i_pivot129_obs_key_to_virtual_key35_b));
    assign i_pivot129_obs_key_to_virtual_key35_c[0] = i_pivot129_obs_key_to_virtual_key35_o[33];

    // i_acl_583_obs_key_to_virtual_key269(LOGICAL,81)@7 + 1
    assign i_acl_583_obs_key_to_virtual_key269_qi = i_pivot129_obs_key_to_virtual_key35_c ^ i_pivot123_obs_key_to_virtual_key117_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_583_obs_key_to_virtual_key269_delay ( .xin(i_acl_583_obs_key_to_virtual_key269_qi), .xout(i_acl_583_obs_key_to_virtual_key269_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_588_obs_key_to_virtual_key270(MUX,82)@8
    assign i_acl_588_obs_key_to_virtual_key270_s = i_acl_583_obs_key_to_virtual_key269_q;
    always @(i_acl_588_obs_key_to_virtual_key270_s or i_acl_581_obs_key_to_virtual_key268_q or redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_q)
    begin
        unique case (i_acl_588_obs_key_to_virtual_key270_s)
            1'b0 : i_acl_588_obs_key_to_virtual_key270_q = i_acl_581_obs_key_to_virtual_key268_q;
            1'b1 : i_acl_588_obs_key_to_virtual_key270_q = redist88_sync_together504_aunroll_x_in_c1_eni1_86_tpl_7_mem_q;
            default : i_acl_588_obs_key_to_virtual_key270_q = 64'b0;
        endcase
    end

    // c_i32_191448_recast_x(CONSTANT,469)
    assign c_i32_191448_recast_x_q = $unsigned(32'b00000000000000000000000010111111);

    // i_pivot119_obs_key_to_virtual_key115(COMPARE,202)@7
    assign i_pivot119_obs_key_to_virtual_key115_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot119_obs_key_to_virtual_key115_b = $unsigned({{2{c_i32_191448_recast_x_q[31]}}, c_i32_191448_recast_x_q});
    assign i_pivot119_obs_key_to_virtual_key115_o = $unsigned($signed(i_pivot119_obs_key_to_virtual_key115_a) - $signed(i_pivot119_obs_key_to_virtual_key115_b));
    assign i_pivot119_obs_key_to_virtual_key115_c[0] = i_pivot119_obs_key_to_virtual_key115_o[33];

    // c_i32_190424_recast_x(CONSTANT,468)
    assign c_i32_190424_recast_x_q = $unsigned(32'b00000000000000000000000010111110);

    // i_pivot121_obs_key_to_virtual_key67(COMPARE,203)@7
    assign i_pivot121_obs_key_to_virtual_key67_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot121_obs_key_to_virtual_key67_b = $unsigned({{2{c_i32_190424_recast_x_q[31]}}, c_i32_190424_recast_x_q});
    assign i_pivot121_obs_key_to_virtual_key67_o = $unsigned($signed(i_pivot121_obs_key_to_virtual_key67_a) - $signed(i_pivot121_obs_key_to_virtual_key67_b));
    assign i_pivot121_obs_key_to_virtual_key67_c[0] = i_pivot121_obs_key_to_virtual_key67_o[33];

    // i_acl_589_obs_key_to_virtual_key271(LOGICAL,83)@7 + 1
    assign i_acl_589_obs_key_to_virtual_key271_qi = i_pivot121_obs_key_to_virtual_key67_c ^ i_pivot119_obs_key_to_virtual_key115_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_589_obs_key_to_virtual_key271_delay ( .xin(i_acl_589_obs_key_to_virtual_key271_qi), .xout(i_acl_589_obs_key_to_virtual_key271_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_595_obs_key_to_virtual_key272(MUX,84)@8
    assign i_acl_595_obs_key_to_virtual_key272_s = i_acl_589_obs_key_to_virtual_key271_q;
    always @(i_acl_595_obs_key_to_virtual_key272_s or i_acl_588_obs_key_to_virtual_key270_q or redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_q)
    begin
        unique case (i_acl_595_obs_key_to_virtual_key272_s)
            1'b0 : i_acl_595_obs_key_to_virtual_key272_q = i_acl_588_obs_key_to_virtual_key270_q;
            1'b1 : i_acl_595_obs_key_to_virtual_key272_q = redist90_sync_together504_aunroll_x_in_c1_eni1_88_tpl_7_mem_q;
            default : i_acl_595_obs_key_to_virtual_key272_q = 64'b0;
        endcase
    end

    // c_i32_189400_recast_x(CONSTANT,467)
    assign c_i32_189400_recast_x_q = $unsigned(32'b00000000000000000000000010111101);

    // i_pivot131_obs_key_to_virtual_key19(COMPARE,208)@7
    assign i_pivot131_obs_key_to_virtual_key19_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot131_obs_key_to_virtual_key19_b = $unsigned({{2{c_i32_189400_recast_x_q[31]}}, c_i32_189400_recast_x_q});
    assign i_pivot131_obs_key_to_virtual_key19_o = $unsigned($signed(i_pivot131_obs_key_to_virtual_key19_a) - $signed(i_pivot131_obs_key_to_virtual_key19_b));
    assign i_pivot131_obs_key_to_virtual_key19_c[0] = i_pivot131_obs_key_to_virtual_key19_o[33];

    // i_acl_597_obs_key_to_virtual_key273(LOGICAL,85)@7 + 1
    assign i_acl_597_obs_key_to_virtual_key273_qi = i_pivot131_obs_key_to_virtual_key19_c ^ i_pivot121_obs_key_to_virtual_key67_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_597_obs_key_to_virtual_key273_delay ( .xin(i_acl_597_obs_key_to_virtual_key273_qi), .xout(i_acl_597_obs_key_to_virtual_key273_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_601_obs_key_to_virtual_key274(MUX,86)@8
    assign i_acl_601_obs_key_to_virtual_key274_s = i_acl_597_obs_key_to_virtual_key273_q;
    always @(i_acl_601_obs_key_to_virtual_key274_s or i_acl_595_obs_key_to_virtual_key272_q or redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_q)
    begin
        unique case (i_acl_601_obs_key_to_virtual_key274_s)
            1'b0 : i_acl_601_obs_key_to_virtual_key274_q = i_acl_595_obs_key_to_virtual_key272_q;
            1'b1 : i_acl_601_obs_key_to_virtual_key274_q = redist91_sync_together504_aunroll_x_in_c1_eni1_89_tpl_7_mem_q;
            default : i_acl_601_obs_key_to_virtual_key274_q = 64'b0;
        endcase
    end

    // c_i32_188447_recast_x(CONSTANT,466)
    assign c_i32_188447_recast_x_q = $unsigned(32'b00000000000000000000000010111100);

    // i_pivot113_obs_key_to_virtual_key113(COMPARE,199)@7
    assign i_pivot113_obs_key_to_virtual_key113_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot113_obs_key_to_virtual_key113_b = $unsigned({{2{c_i32_188447_recast_x_q[31]}}, c_i32_188447_recast_x_q});
    assign i_pivot113_obs_key_to_virtual_key113_o = $unsigned($signed(i_pivot113_obs_key_to_virtual_key113_a) - $signed(i_pivot113_obs_key_to_virtual_key113_b));
    assign i_pivot113_obs_key_to_virtual_key113_c[0] = i_pivot113_obs_key_to_virtual_key113_o[33];

    // i_acl_604_obs_key_to_virtual_key275(LOGICAL,87)@7 + 1
    assign i_acl_604_obs_key_to_virtual_key275_qi = i_pivot113_obs_key_to_virtual_key113_c ^ i_pivot131_obs_key_to_virtual_key19_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_604_obs_key_to_virtual_key275_delay ( .xin(i_acl_604_obs_key_to_virtual_key275_qi), .xout(i_acl_604_obs_key_to_virtual_key275_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_608_obs_key_to_virtual_key276(MUX,88)@8 + 1
    assign i_acl_608_obs_key_to_virtual_key276_s = i_acl_604_obs_key_to_virtual_key275_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_608_obs_key_to_virtual_key276_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_608_obs_key_to_virtual_key276_s)
                1'b0 : i_acl_608_obs_key_to_virtual_key276_q <= i_acl_601_obs_key_to_virtual_key274_q;
                1'b1 : i_acl_608_obs_key_to_virtual_key276_q <= redist92_sync_together504_aunroll_x_in_c1_eni1_90_tpl_7_mem_q;
                default : i_acl_608_obs_key_to_virtual_key276_q <= 64'b0;
            endcase
        end
    end

    // c_i32_187423_recast_x(CONSTANT,465)
    assign c_i32_187423_recast_x_q = $unsigned(32'b00000000000000000000000010111011);

    // i_pivot115_obs_key_to_virtual_key65(COMPARE,200)@7
    assign i_pivot115_obs_key_to_virtual_key65_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot115_obs_key_to_virtual_key65_b = $unsigned({{2{c_i32_187423_recast_x_q[31]}}, c_i32_187423_recast_x_q});
    assign i_pivot115_obs_key_to_virtual_key65_o = $unsigned($signed(i_pivot115_obs_key_to_virtual_key65_a) - $signed(i_pivot115_obs_key_to_virtual_key65_b));
    assign i_pivot115_obs_key_to_virtual_key65_c[0] = i_pivot115_obs_key_to_virtual_key65_o[33];

    // i_acl_609_obs_key_to_virtual_key277(LOGICAL,89)@7 + 1
    assign i_acl_609_obs_key_to_virtual_key277_qi = i_pivot115_obs_key_to_virtual_key65_c ^ i_pivot113_obs_key_to_virtual_key113_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_609_obs_key_to_virtual_key277_delay ( .xin(i_acl_609_obs_key_to_virtual_key277_qi), .xout(i_acl_609_obs_key_to_virtual_key277_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist180_i_acl_609_obs_key_to_virtual_key277_q_2(DELAY,744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_acl_609_obs_key_to_virtual_key277_q_2_q <= '0;
        end
        else
        begin
            redist180_i_acl_609_obs_key_to_virtual_key277_q_2_q <= $unsigned(i_acl_609_obs_key_to_virtual_key277_q);
        end
    end

    // i_acl_615_obs_key_to_virtual_key278(MUX,90)@9
    assign i_acl_615_obs_key_to_virtual_key278_s = redist180_i_acl_609_obs_key_to_virtual_key277_q_2_q;
    always @(i_acl_615_obs_key_to_virtual_key278_s or i_acl_608_obs_key_to_virtual_key276_q or redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_q)
    begin
        unique case (i_acl_615_obs_key_to_virtual_key278_s)
            1'b0 : i_acl_615_obs_key_to_virtual_key278_q = i_acl_608_obs_key_to_virtual_key276_q;
            1'b1 : i_acl_615_obs_key_to_virtual_key278_q = redist93_sync_together504_aunroll_x_in_c1_eni1_91_tpl_8_mem_q;
            default : i_acl_615_obs_key_to_virtual_key278_q = 64'b0;
        endcase
    end

    // c_i32_186407_recast_x(CONSTANT,464)
    assign c_i32_186407_recast_x_q = $unsigned(32'b00000000000000000000000010111010);

    // i_pivot117_obs_key_to_virtual_key33(COMPARE,201)@7
    assign i_pivot117_obs_key_to_virtual_key33_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot117_obs_key_to_virtual_key33_b = $unsigned({{2{c_i32_186407_recast_x_q[31]}}, c_i32_186407_recast_x_q});
    assign i_pivot117_obs_key_to_virtual_key33_o = $unsigned($signed(i_pivot117_obs_key_to_virtual_key33_a) - $signed(i_pivot117_obs_key_to_virtual_key33_b));
    assign i_pivot117_obs_key_to_virtual_key33_c[0] = i_pivot117_obs_key_to_virtual_key33_o[33];

    // i_acl_616_obs_key_to_virtual_key279(LOGICAL,91)@7 + 1
    assign i_acl_616_obs_key_to_virtual_key279_qi = i_pivot117_obs_key_to_virtual_key33_c ^ i_pivot115_obs_key_to_virtual_key65_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_616_obs_key_to_virtual_key279_delay ( .xin(i_acl_616_obs_key_to_virtual_key279_qi), .xout(i_acl_616_obs_key_to_virtual_key279_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist179_i_acl_616_obs_key_to_virtual_key279_q_2(DELAY,743)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_acl_616_obs_key_to_virtual_key279_q_2_q <= '0;
        end
        else
        begin
            redist179_i_acl_616_obs_key_to_virtual_key279_q_2_q <= $unsigned(i_acl_616_obs_key_to_virtual_key279_q);
        end
    end

    // i_acl_621_obs_key_to_virtual_key280(MUX,92)@9
    assign i_acl_621_obs_key_to_virtual_key280_s = redist179_i_acl_616_obs_key_to_virtual_key279_q_2_q;
    always @(i_acl_621_obs_key_to_virtual_key280_s or i_acl_615_obs_key_to_virtual_key278_q or redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_q)
    begin
        unique case (i_acl_621_obs_key_to_virtual_key280_s)
            1'b0 : i_acl_621_obs_key_to_virtual_key280_q = i_acl_615_obs_key_to_virtual_key278_q;
            1'b1 : i_acl_621_obs_key_to_virtual_key280_q = redist94_sync_together504_aunroll_x_in_c1_eni1_92_tpl_8_mem_q;
            default : i_acl_621_obs_key_to_virtual_key280_q = 64'b0;
        endcase
    end

    // c_i32_185446_recast_x(CONSTANT,463)
    assign c_i32_185446_recast_x_q = $unsigned(32'b00000000000000000000000010111001);

    // i_pivot109_obs_key_to_virtual_key111(COMPARE,197)@7
    assign i_pivot109_obs_key_to_virtual_key111_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot109_obs_key_to_virtual_key111_b = $unsigned({{2{c_i32_185446_recast_x_q[31]}}, c_i32_185446_recast_x_q});
    assign i_pivot109_obs_key_to_virtual_key111_o = $unsigned($signed(i_pivot109_obs_key_to_virtual_key111_a) - $signed(i_pivot109_obs_key_to_virtual_key111_b));
    assign i_pivot109_obs_key_to_virtual_key111_c[0] = i_pivot109_obs_key_to_virtual_key111_o[33];

    // i_acl_623_obs_key_to_virtual_key281(LOGICAL,93)@7 + 1
    assign i_acl_623_obs_key_to_virtual_key281_qi = i_pivot109_obs_key_to_virtual_key111_c ^ i_pivot117_obs_key_to_virtual_key33_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_623_obs_key_to_virtual_key281_delay ( .xin(i_acl_623_obs_key_to_virtual_key281_qi), .xout(i_acl_623_obs_key_to_virtual_key281_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist178_i_acl_623_obs_key_to_virtual_key281_q_2(DELAY,742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_acl_623_obs_key_to_virtual_key281_q_2_q <= '0;
        end
        else
        begin
            redist178_i_acl_623_obs_key_to_virtual_key281_q_2_q <= $unsigned(i_acl_623_obs_key_to_virtual_key281_q);
        end
    end

    // i_acl_628_obs_key_to_virtual_key282(MUX,94)@9
    assign i_acl_628_obs_key_to_virtual_key282_s = redist178_i_acl_623_obs_key_to_virtual_key281_q_2_q;
    always @(i_acl_628_obs_key_to_virtual_key282_s or i_acl_621_obs_key_to_virtual_key280_q or redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_q)
    begin
        unique case (i_acl_628_obs_key_to_virtual_key282_s)
            1'b0 : i_acl_628_obs_key_to_virtual_key282_q = i_acl_621_obs_key_to_virtual_key280_q;
            1'b1 : i_acl_628_obs_key_to_virtual_key282_q = redist95_sync_together504_aunroll_x_in_c1_eni1_93_tpl_8_mem_q;
            default : i_acl_628_obs_key_to_virtual_key282_q = 64'b0;
        endcase
    end

    // redist139_i_pivot111_obs_key_to_virtual_key63_c_6(DELAY,703)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_0 <= '0;
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_1 <= '0;
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_2 <= '0;
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_3 <= '0;
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_q <= '0;
        end
        else
        begin
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_0 <= $unsigned(i_pivot111_obs_key_to_virtual_key63_c);
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_1 <= redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_0;
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_2 <= redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_1;
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_3 <= redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_2;
            redist139_i_pivot111_obs_key_to_virtual_key63_c_6_q <= redist139_i_pivot111_obs_key_to_virtual_key63_c_6_delay_3;
        end
    end

    // i_acl_629_obs_key_to_virtual_key283(LOGICAL,95)@7 + 1
    assign i_acl_629_obs_key_to_virtual_key283_qi = redist139_i_pivot111_obs_key_to_virtual_key63_c_6_q ^ i_pivot109_obs_key_to_virtual_key111_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_629_obs_key_to_virtual_key283_delay ( .xin(i_acl_629_obs_key_to_virtual_key283_qi), .xout(i_acl_629_obs_key_to_virtual_key283_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist177_i_acl_629_obs_key_to_virtual_key283_q_2(DELAY,741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_acl_629_obs_key_to_virtual_key283_q_2_q <= '0;
        end
        else
        begin
            redist177_i_acl_629_obs_key_to_virtual_key283_q_2_q <= $unsigned(i_acl_629_obs_key_to_virtual_key283_q);
        end
    end

    // i_acl_635_obs_key_to_virtual_key284(MUX,96)@9
    assign i_acl_635_obs_key_to_virtual_key284_s = redist177_i_acl_629_obs_key_to_virtual_key283_q_2_q;
    always @(i_acl_635_obs_key_to_virtual_key284_s or i_acl_628_obs_key_to_virtual_key282_q or redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_q)
    begin
        unique case (i_acl_635_obs_key_to_virtual_key284_s)
            1'b0 : i_acl_635_obs_key_to_virtual_key284_q = i_acl_628_obs_key_to_virtual_key282_q;
            1'b1 : i_acl_635_obs_key_to_virtual_key284_q = redist96_sync_together504_aunroll_x_in_c1_eni1_94_tpl_8_mem_q;
            default : i_acl_635_obs_key_to_virtual_key284_q = 64'b0;
        endcase
    end

    // c_i32_202401_recast_x(CONSTANT,480)
    assign c_i32_202401_recast_x_q = $unsigned(32'b00000000000000000000000011001010);

    // i_pivot155_obs_key_to_virtual_key21(COMPARE,220)@7
    assign i_pivot155_obs_key_to_virtual_key21_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot155_obs_key_to_virtual_key21_b = $unsigned({{2{c_i32_202401_recast_x_q[31]}}, c_i32_202401_recast_x_q});
    assign i_pivot155_obs_key_to_virtual_key21_o = $unsigned($signed(i_pivot155_obs_key_to_virtual_key21_a) - $signed(i_pivot155_obs_key_to_virtual_key21_b));
    assign i_pivot155_obs_key_to_virtual_key21_c[0] = i_pivot155_obs_key_to_virtual_key21_o[33];

    // i_acl_637_obs_key_to_virtual_key285(LOGICAL,97)@7 + 1
    assign i_acl_637_obs_key_to_virtual_key285_qi = i_pivot155_obs_key_to_virtual_key21_c ^ i_pivot145_obs_key_to_virtual_key75_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_637_obs_key_to_virtual_key285_delay ( .xin(i_acl_637_obs_key_to_virtual_key285_qi), .xout(i_acl_637_obs_key_to_virtual_key285_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist176_i_acl_637_obs_key_to_virtual_key285_q_2(DELAY,740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_i_acl_637_obs_key_to_virtual_key285_q_2_q <= '0;
        end
        else
        begin
            redist176_i_acl_637_obs_key_to_virtual_key285_q_2_q <= $unsigned(i_acl_637_obs_key_to_virtual_key285_q);
        end
    end

    // i_acl_641_obs_key_to_virtual_key286(MUX,98)@9
    assign i_acl_641_obs_key_to_virtual_key286_s = redist176_i_acl_637_obs_key_to_virtual_key285_q_2_q;
    always @(i_acl_641_obs_key_to_virtual_key286_s or i_acl_635_obs_key_to_virtual_key284_q or redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_q)
    begin
        unique case (i_acl_641_obs_key_to_virtual_key286_s)
            1'b0 : i_acl_641_obs_key_to_virtual_key286_q = i_acl_635_obs_key_to_virtual_key284_q;
            1'b1 : i_acl_641_obs_key_to_virtual_key286_q = redist78_sync_together504_aunroll_x_in_c1_eni1_76_tpl_8_mem_q;
            default : i_acl_641_obs_key_to_virtual_key286_q = 64'b0;
        endcase
    end

    // c_i32_201452_recast_x(CONSTANT,479)
    assign c_i32_201452_recast_x_q = $unsigned(32'b00000000000000000000000011001001);

    // i_pivot137_obs_key_to_virtual_key123(COMPARE,211)@7
    assign i_pivot137_obs_key_to_virtual_key123_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot137_obs_key_to_virtual_key123_b = $unsigned({{2{c_i32_201452_recast_x_q[31]}}, c_i32_201452_recast_x_q});
    assign i_pivot137_obs_key_to_virtual_key123_o = $unsigned($signed(i_pivot137_obs_key_to_virtual_key123_a) - $signed(i_pivot137_obs_key_to_virtual_key123_b));
    assign i_pivot137_obs_key_to_virtual_key123_c[0] = i_pivot137_obs_key_to_virtual_key123_o[33];

    // i_acl_644_obs_key_to_virtual_key287(LOGICAL,99)@7 + 1
    assign i_acl_644_obs_key_to_virtual_key287_qi = i_pivot137_obs_key_to_virtual_key123_c ^ i_pivot155_obs_key_to_virtual_key21_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_644_obs_key_to_virtual_key287_delay ( .xin(i_acl_644_obs_key_to_virtual_key287_qi), .xout(i_acl_644_obs_key_to_virtual_key287_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist175_i_acl_644_obs_key_to_virtual_key287_q_2(DELAY,739)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_acl_644_obs_key_to_virtual_key287_q_2_q <= '0;
        end
        else
        begin
            redist175_i_acl_644_obs_key_to_virtual_key287_q_2_q <= $unsigned(i_acl_644_obs_key_to_virtual_key287_q);
        end
    end

    // i_acl_648_obs_key_to_virtual_key288(MUX,100)@9
    assign i_acl_648_obs_key_to_virtual_key288_s = redist175_i_acl_644_obs_key_to_virtual_key287_q_2_q;
    always @(i_acl_648_obs_key_to_virtual_key288_s or i_acl_641_obs_key_to_virtual_key286_q or redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_q)
    begin
        unique case (i_acl_648_obs_key_to_virtual_key288_s)
            1'b0 : i_acl_648_obs_key_to_virtual_key288_q = i_acl_641_obs_key_to_virtual_key286_q;
            1'b1 : i_acl_648_obs_key_to_virtual_key288_q = redist79_sync_together504_aunroll_x_in_c1_eni1_77_tpl_8_mem_q;
            default : i_acl_648_obs_key_to_virtual_key288_q = 64'b0;
        endcase
    end

    // c_i32_200427_recast_x(CONSTANT,478)
    assign c_i32_200427_recast_x_q = $unsigned(32'b00000000000000000000000011001000);

    // i_pivot139_obs_key_to_virtual_key73(COMPARE,212)@7
    assign i_pivot139_obs_key_to_virtual_key73_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot139_obs_key_to_virtual_key73_b = $unsigned({{2{c_i32_200427_recast_x_q[31]}}, c_i32_200427_recast_x_q});
    assign i_pivot139_obs_key_to_virtual_key73_o = $unsigned($signed(i_pivot139_obs_key_to_virtual_key73_a) - $signed(i_pivot139_obs_key_to_virtual_key73_b));
    assign i_pivot139_obs_key_to_virtual_key73_c[0] = i_pivot139_obs_key_to_virtual_key73_o[33];

    // i_acl_649_obs_key_to_virtual_key289(LOGICAL,101)@7 + 1
    assign i_acl_649_obs_key_to_virtual_key289_qi = i_pivot139_obs_key_to_virtual_key73_c ^ i_pivot137_obs_key_to_virtual_key123_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_649_obs_key_to_virtual_key289_delay ( .xin(i_acl_649_obs_key_to_virtual_key289_qi), .xout(i_acl_649_obs_key_to_virtual_key289_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist174_i_acl_649_obs_key_to_virtual_key289_q_2(DELAY,738)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_i_acl_649_obs_key_to_virtual_key289_q_2_q <= '0;
        end
        else
        begin
            redist174_i_acl_649_obs_key_to_virtual_key289_q_2_q <= $unsigned(i_acl_649_obs_key_to_virtual_key289_q);
        end
    end

    // i_acl_655_obs_key_to_virtual_key290(MUX,102)@9 + 1
    assign i_acl_655_obs_key_to_virtual_key290_s = redist174_i_acl_649_obs_key_to_virtual_key289_q_2_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_655_obs_key_to_virtual_key290_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_655_obs_key_to_virtual_key290_s)
                1'b0 : i_acl_655_obs_key_to_virtual_key290_q <= i_acl_648_obs_key_to_virtual_key288_q;
                1'b1 : i_acl_655_obs_key_to_virtual_key290_q <= redist80_sync_together504_aunroll_x_in_c1_eni1_78_tpl_8_mem_q;
                default : i_acl_655_obs_key_to_virtual_key290_q <= 64'b0;
            endcase
        end
    end

    // c_i32_181421_recast_x(CONSTANT,459)
    assign c_i32_181421_recast_x_q = $unsigned(32'b00000000000000000000000010110101);

    // i_pivot99_obs_key_to_virtual_key61(COMPARE,262)@2
    assign i_pivot99_obs_key_to_virtual_key61_a = $unsigned({{2{redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together504_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot99_obs_key_to_virtual_key61_b = $unsigned({{2{c_i32_181421_recast_x_q[31]}}, c_i32_181421_recast_x_q});
    assign i_pivot99_obs_key_to_virtual_key61_o = $unsigned($signed(i_pivot99_obs_key_to_virtual_key61_a) - $signed(i_pivot99_obs_key_to_virtual_key61_b));
    assign i_pivot99_obs_key_to_virtual_key61_c[0] = i_pivot99_obs_key_to_virtual_key61_o[33];

    // i_acl_656_obs_key_to_virtual_key291(LOGICAL,103)@2 + 1
    assign i_acl_656_obs_key_to_virtual_key291_qi = i_pivot99_obs_key_to_virtual_key61_c ^ i_pivot97_obs_key_to_virtual_key109_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_656_obs_key_to_virtual_key291_delay ( .xin(i_acl_656_obs_key_to_virtual_key291_qi), .xout(i_acl_656_obs_key_to_virtual_key291_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist173_i_acl_656_obs_key_to_virtual_key291_q_8(DELAY,737)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist173_i_acl_656_obs_key_to_virtual_key291_q_8 ( .xin(i_acl_656_obs_key_to_virtual_key291_q), .xout(redist173_i_acl_656_obs_key_to_virtual_key291_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_662_obs_key_to_virtual_key292(MUX,104)@10
    assign i_acl_662_obs_key_to_virtual_key292_s = redist173_i_acl_656_obs_key_to_virtual_key291_q_8_q;
    always @(i_acl_662_obs_key_to_virtual_key292_s or i_acl_655_obs_key_to_virtual_key290_q or redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_q)
    begin
        unique case (i_acl_662_obs_key_to_virtual_key292_s)
            1'b0 : i_acl_662_obs_key_to_virtual_key292_q = i_acl_655_obs_key_to_virtual_key290_q;
            1'b1 : i_acl_662_obs_key_to_virtual_key292_q = redist98_sync_together504_aunroll_x_in_c1_eni1_96_tpl_9_mem_q;
            default : i_acl_662_obs_key_to_virtual_key292_q = 64'b0;
        endcase
    end

    // i_acl_663_obs_key_to_virtual_key293(LOGICAL,105)@2 + 1
    assign i_acl_663_obs_key_to_virtual_key293_qi = i_pivot95_obs_key_to_virtual_key107_c ^ i_pivot99_obs_key_to_virtual_key61_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_663_obs_key_to_virtual_key293_delay ( .xin(i_acl_663_obs_key_to_virtual_key293_qi), .xout(i_acl_663_obs_key_to_virtual_key293_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist172_i_acl_663_obs_key_to_virtual_key293_q_8(DELAY,736)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist172_i_acl_663_obs_key_to_virtual_key293_q_8 ( .xin(i_acl_663_obs_key_to_virtual_key293_q), .xout(redist172_i_acl_663_obs_key_to_virtual_key293_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_669_obs_key_to_virtual_key294(MUX,106)@10
    assign i_acl_669_obs_key_to_virtual_key294_s = redist172_i_acl_663_obs_key_to_virtual_key293_q_8_q;
    always @(i_acl_669_obs_key_to_virtual_key294_s or i_acl_662_obs_key_to_virtual_key292_q or redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_q)
    begin
        unique case (i_acl_669_obs_key_to_virtual_key294_s)
            1'b0 : i_acl_669_obs_key_to_virtual_key294_q = i_acl_662_obs_key_to_virtual_key292_q;
            1'b1 : i_acl_669_obs_key_to_virtual_key294_q = redist99_sync_together504_aunroll_x_in_c1_eni1_97_tpl_9_mem_q;
            default : i_acl_669_obs_key_to_virtual_key294_q = 64'b0;
        endcase
    end

    // c_i32_149494_recast_x(CONSTANT,429)
    assign c_i32_149494_recast_x_q = $unsigned(32'b00000000000000000000000010010101);

    // i_unnamed_obs_key_to_virtual_key295(LOGICAL,299)@7 + 1
    assign i_unnamed_obs_key_to_virtual_key295_qi = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_149494_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key295_delay ( .xin(i_unnamed_obs_key_to_virtual_key295_qi), .xout(i_unnamed_obs_key_to_virtual_key295_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist117_i_unnamed_obs_key_to_virtual_key295_q_3(DELAY,681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist117_i_unnamed_obs_key_to_virtual_key295_q_3_delay_0 <= '0;
            redist117_i_unnamed_obs_key_to_virtual_key295_q_3_q <= '0;
        end
        else
        begin
            redist117_i_unnamed_obs_key_to_virtual_key295_q_3_delay_0 <= $unsigned(i_unnamed_obs_key_to_virtual_key295_q);
            redist117_i_unnamed_obs_key_to_virtual_key295_q_3_q <= redist117_i_unnamed_obs_key_to_virtual_key295_q_3_delay_0;
        end
    end

    // i_acl_676_obs_key_to_virtual_key297(MUX,107)@10
    assign i_acl_676_obs_key_to_virtual_key297_s = redist117_i_unnamed_obs_key_to_virtual_key295_q_3_q;
    always @(i_acl_676_obs_key_to_virtual_key297_s or i_acl_669_obs_key_to_virtual_key294_q or redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_q)
    begin
        unique case (i_acl_676_obs_key_to_virtual_key297_s)
            1'b0 : i_acl_676_obs_key_to_virtual_key297_q = i_acl_669_obs_key_to_virtual_key294_q;
            1'b1 : i_acl_676_obs_key_to_virtual_key297_q = redist104_sync_together504_aunroll_x_in_c1_eni1_102_tpl_9_mem_q;
            default : i_acl_676_obs_key_to_virtual_key297_q = 64'b0;
        endcase
    end

    // c_i32_211456_recast_x(CONSTANT,489)
    assign c_i32_211456_recast_x_q = $unsigned(32'b00000000000000000000000011010011);

    // i_pivot159_obs_key_to_virtual_key131(COMPARE,222)@7
    assign i_pivot159_obs_key_to_virtual_key131_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot159_obs_key_to_virtual_key131_b = $unsigned({{2{c_i32_211456_recast_x_q[31]}}, c_i32_211456_recast_x_q});
    assign i_pivot159_obs_key_to_virtual_key131_o = $unsigned($signed(i_pivot159_obs_key_to_virtual_key131_a) - $signed(i_pivot159_obs_key_to_virtual_key131_b));
    assign i_pivot159_obs_key_to_virtual_key131_c[0] = i_pivot159_obs_key_to_virtual_key131_o[33];

    // i_acl_678_obs_key_to_virtual_key298(LOGICAL,108)@7 + 1
    assign i_acl_678_obs_key_to_virtual_key298_qi = i_pivot159_obs_key_to_virtual_key131_c ^ i_pivot167_obs_key_to_virtual_key41_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_678_obs_key_to_virtual_key298_delay ( .xin(i_acl_678_obs_key_to_virtual_key298_qi), .xout(i_acl_678_obs_key_to_virtual_key298_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist171_i_acl_678_obs_key_to_virtual_key298_q_3(DELAY,735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_i_acl_678_obs_key_to_virtual_key298_q_3_delay_0 <= '0;
            redist171_i_acl_678_obs_key_to_virtual_key298_q_3_q <= '0;
        end
        else
        begin
            redist171_i_acl_678_obs_key_to_virtual_key298_q_3_delay_0 <= $unsigned(i_acl_678_obs_key_to_virtual_key298_q);
            redist171_i_acl_678_obs_key_to_virtual_key298_q_3_q <= redist171_i_acl_678_obs_key_to_virtual_key298_q_3_delay_0;
        end
    end

    // i_acl_683_obs_key_to_virtual_key299(MUX,109)@10
    assign i_acl_683_obs_key_to_virtual_key299_s = redist171_i_acl_678_obs_key_to_virtual_key298_q_3_q;
    always @(i_acl_683_obs_key_to_virtual_key299_s or i_acl_676_obs_key_to_virtual_key297_q or redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_q)
    begin
        unique case (i_acl_683_obs_key_to_virtual_key299_s)
            1'b0 : i_acl_683_obs_key_to_virtual_key299_q = i_acl_676_obs_key_to_virtual_key297_q;
            1'b1 : i_acl_683_obs_key_to_virtual_key299_q = redist97_sync_together504_aunroll_x_in_c1_eni1_95_tpl_9_mem_q;
            default : i_acl_683_obs_key_to_virtual_key299_q = 64'b0;
        endcase
    end

    // redist127_i_pivot213_obs_key_to_virtual_key7_c_6(DELAY,691)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_0 <= '0;
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_1 <= '0;
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_2 <= '0;
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_3 <= '0;
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_q <= '0;
        end
        else
        begin
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_0 <= $unsigned(i_pivot213_obs_key_to_virtual_key7_c);
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_1 <= redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_0;
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_2 <= redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_1;
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_3 <= redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_2;
            redist127_i_pivot213_obs_key_to_virtual_key7_c_6_q <= redist127_i_pivot213_obs_key_to_virtual_key7_c_6_delay_3;
        end
    end

    // c_i32_208455_recast_x(CONSTANT,486)
    assign c_i32_208455_recast_x_q = $unsigned(32'b00000000000000000000000011010000);

    // i_pivot149_obs_key_to_virtual_key129(COMPARE,217)@7
    assign i_pivot149_obs_key_to_virtual_key129_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot149_obs_key_to_virtual_key129_b = $unsigned({{2{c_i32_208455_recast_x_q[31]}}, c_i32_208455_recast_x_q});
    assign i_pivot149_obs_key_to_virtual_key129_o = $unsigned($signed(i_pivot149_obs_key_to_virtual_key129_a) - $signed(i_pivot149_obs_key_to_virtual_key129_b));
    assign i_pivot149_obs_key_to_virtual_key129_c[0] = i_pivot149_obs_key_to_virtual_key129_o[33];

    // i_acl_688_obs_key_to_virtual_key300(LOGICAL,110)@7 + 1
    assign i_acl_688_obs_key_to_virtual_key300_qi = i_pivot149_obs_key_to_virtual_key129_c ^ redist127_i_pivot213_obs_key_to_virtual_key7_c_6_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_688_obs_key_to_virtual_key300_delay ( .xin(i_acl_688_obs_key_to_virtual_key300_qi), .xout(i_acl_688_obs_key_to_virtual_key300_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist170_i_acl_688_obs_key_to_virtual_key300_q_3(DELAY,734)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_i_acl_688_obs_key_to_virtual_key300_q_3_delay_0 <= '0;
            redist170_i_acl_688_obs_key_to_virtual_key300_q_3_q <= '0;
        end
        else
        begin
            redist170_i_acl_688_obs_key_to_virtual_key300_q_3_delay_0 <= $unsigned(i_acl_688_obs_key_to_virtual_key300_q);
            redist170_i_acl_688_obs_key_to_virtual_key300_q_3_q <= redist170_i_acl_688_obs_key_to_virtual_key300_q_3_delay_0;
        end
    end

    // i_acl_690_obs_key_to_virtual_key301(MUX,111)@10
    assign i_acl_690_obs_key_to_virtual_key301_s = redist170_i_acl_688_obs_key_to_virtual_key300_q_3_q;
    always @(i_acl_690_obs_key_to_virtual_key301_s or i_acl_683_obs_key_to_virtual_key299_q or redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_q)
    begin
        unique case (i_acl_690_obs_key_to_virtual_key301_s)
            1'b0 : i_acl_690_obs_key_to_virtual_key301_q = i_acl_683_obs_key_to_virtual_key299_q;
            1'b1 : i_acl_690_obs_key_to_virtual_key301_q = redist75_sync_together504_aunroll_x_in_c1_eni1_73_tpl_9_mem_q;
            default : i_acl_690_obs_key_to_virtual_key301_q = 64'b0;
        endcase
    end

    // c_i32_150495_recast_x(CONSTANT,430)
    assign c_i32_150495_recast_x_q = $unsigned(32'b00000000000000000000000010010110);

    // i_unnamed_obs_key_to_virtual_key302(LOGICAL,300)@7 + 1
    assign i_unnamed_obs_key_to_virtual_key302_qi = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_150495_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key302_delay ( .xin(i_unnamed_obs_key_to_virtual_key302_qi), .xout(i_unnamed_obs_key_to_virtual_key302_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist116_i_unnamed_obs_key_to_virtual_key302_q_3(DELAY,680)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist116_i_unnamed_obs_key_to_virtual_key302_q_3_delay_0 <= '0;
            redist116_i_unnamed_obs_key_to_virtual_key302_q_3_q <= '0;
        end
        else
        begin
            redist116_i_unnamed_obs_key_to_virtual_key302_q_3_delay_0 <= $unsigned(i_unnamed_obs_key_to_virtual_key302_q);
            redist116_i_unnamed_obs_key_to_virtual_key302_q_3_q <= redist116_i_unnamed_obs_key_to_virtual_key302_q_3_delay_0;
        end
    end

    // i_acl_697_obs_key_to_virtual_key304(MUX,112)@10
    assign i_acl_697_obs_key_to_virtual_key304_s = redist116_i_unnamed_obs_key_to_virtual_key302_q_3_q;
    always @(i_acl_697_obs_key_to_virtual_key304_s or i_acl_690_obs_key_to_virtual_key301_q or redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_q)
    begin
        unique case (i_acl_697_obs_key_to_virtual_key304_s)
            1'b0 : i_acl_697_obs_key_to_virtual_key304_q = i_acl_690_obs_key_to_virtual_key301_q;
            1'b1 : i_acl_697_obs_key_to_virtual_key304_q = redist103_sync_together504_aunroll_x_in_c1_eni1_101_tpl_9_mem_q;
            default : i_acl_697_obs_key_to_virtual_key304_q = 64'b0;
        endcase
    end

    // c_i32_143496_recast_x(CONSTANT,423)
    assign c_i32_143496_recast_x_q = $unsigned(32'b00000000000000000000000010001111);

    // i_unnamed_obs_key_to_virtual_key305(LOGICAL,301)@7 + 1
    assign i_unnamed_obs_key_to_virtual_key305_qi = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_143496_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key305_delay ( .xin(i_unnamed_obs_key_to_virtual_key305_qi), .xout(i_unnamed_obs_key_to_virtual_key305_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist115_i_unnamed_obs_key_to_virtual_key305_q_3(DELAY,679)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist115_i_unnamed_obs_key_to_virtual_key305_q_3_delay_0 <= '0;
            redist115_i_unnamed_obs_key_to_virtual_key305_q_3_q <= '0;
        end
        else
        begin
            redist115_i_unnamed_obs_key_to_virtual_key305_q_3_delay_0 <= $unsigned(i_unnamed_obs_key_to_virtual_key305_q);
            redist115_i_unnamed_obs_key_to_virtual_key305_q_3_q <= redist115_i_unnamed_obs_key_to_virtual_key305_q_3_delay_0;
        end
    end

    // i_acl_704_obs_key_to_virtual_key307(MUX,113)@10 + 1
    assign i_acl_704_obs_key_to_virtual_key307_s = redist115_i_unnamed_obs_key_to_virtual_key305_q_3_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_704_obs_key_to_virtual_key307_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_704_obs_key_to_virtual_key307_s)
                1'b0 : i_acl_704_obs_key_to_virtual_key307_q <= i_acl_697_obs_key_to_virtual_key304_q;
                1'b1 : i_acl_704_obs_key_to_virtual_key307_q <= redist106_sync_together504_aunroll_x_in_c1_eni1_104_tpl_9_mem_q;
                default : i_acl_704_obs_key_to_virtual_key307_q <= 64'b0;
            endcase
        end
    end

    // i_switchleaf83_obs_key_to_virtual_key145(LOGICAL,279)@6
    assign i_switchleaf83_obs_key_to_virtual_key145_q = $unsigned(redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q == c_i32_174442_recast_x_q ? 1'b1 : 1'b0);

    // redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5(DELAY,682)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_0 <= '0;
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_1 <= '0;
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_2 <= '0;
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_3 <= '0;
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_q <= '0;
        end
        else
        begin
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_0 <= $unsigned(i_switchleaf83_obs_key_to_virtual_key145_q);
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_1 <= redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_0;
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_2 <= redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_1;
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_3 <= redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_2;
            redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_q <= redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_delay_3;
        end
    end

    // i_acl_712_obs_key_to_virtual_key308(MUX,114)@11
    assign i_acl_712_obs_key_to_virtual_key308_s = redist118_i_switchleaf83_obs_key_to_virtual_key145_q_5_q;
    always @(i_acl_712_obs_key_to_virtual_key308_s or i_acl_704_obs_key_to_virtual_key307_q or redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_q)
    begin
        unique case (i_acl_712_obs_key_to_virtual_key308_s)
            1'b0 : i_acl_712_obs_key_to_virtual_key308_q = i_acl_704_obs_key_to_virtual_key307_q;
            1'b1 : i_acl_712_obs_key_to_virtual_key308_q = redist101_sync_together504_aunroll_x_in_c1_eni1_99_tpl_10_mem_q;
            default : i_acl_712_obs_key_to_virtual_key308_q = 64'b0;
        endcase
    end

    // redist134_i_pivot161_obs_key_to_virtual_key79_c_6(DELAY,698)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_0 <= '0;
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_1 <= '0;
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_2 <= '0;
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_3 <= '0;
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_q <= '0;
        end
        else
        begin
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_0 <= $unsigned(i_pivot161_obs_key_to_virtual_key79_c);
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_1 <= redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_0;
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_2 <= redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_1;
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_3 <= redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_2;
            redist134_i_pivot161_obs_key_to_virtual_key79_c_6_q <= redist134_i_pivot161_obs_key_to_virtual_key79_c_6_delay_3;
        end
    end

    // i_acl_713_obs_key_to_virtual_key309(LOGICAL,115)@7 + 1
    assign i_acl_713_obs_key_to_virtual_key309_qi = redist134_i_pivot161_obs_key_to_virtual_key79_c_6_q ^ i_pivot159_obs_key_to_virtual_key131_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_713_obs_key_to_virtual_key309_delay ( .xin(i_acl_713_obs_key_to_virtual_key309_qi), .xout(i_acl_713_obs_key_to_virtual_key309_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist169_i_acl_713_obs_key_to_virtual_key309_q_4(DELAY,733)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist169_i_acl_713_obs_key_to_virtual_key309_q_4_delay_0 <= '0;
            redist169_i_acl_713_obs_key_to_virtual_key309_q_4_delay_1 <= '0;
            redist169_i_acl_713_obs_key_to_virtual_key309_q_4_q <= '0;
        end
        else
        begin
            redist169_i_acl_713_obs_key_to_virtual_key309_q_4_delay_0 <= $unsigned(i_acl_713_obs_key_to_virtual_key309_q);
            redist169_i_acl_713_obs_key_to_virtual_key309_q_4_delay_1 <= redist169_i_acl_713_obs_key_to_virtual_key309_q_4_delay_0;
            redist169_i_acl_713_obs_key_to_virtual_key309_q_4_q <= redist169_i_acl_713_obs_key_to_virtual_key309_q_4_delay_1;
        end
    end

    // i_acl_719_obs_key_to_virtual_key310(MUX,116)@11
    assign i_acl_719_obs_key_to_virtual_key310_s = redist169_i_acl_713_obs_key_to_virtual_key309_q_4_q;
    always @(i_acl_719_obs_key_to_virtual_key310_s or i_acl_712_obs_key_to_virtual_key308_q or redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_q)
    begin
        unique case (i_acl_719_obs_key_to_virtual_key310_s)
            1'b0 : i_acl_719_obs_key_to_virtual_key310_q = i_acl_712_obs_key_to_virtual_key308_q;
            1'b1 : i_acl_719_obs_key_to_virtual_key310_q = redist74_sync_together504_aunroll_x_in_c1_eni1_72_tpl_10_mem_q;
            default : i_acl_719_obs_key_to_virtual_key310_q = 64'b0;
        endcase
    end

    // c_i32_133497_recast_x(CONSTANT,413)
    assign c_i32_133497_recast_x_q = $unsigned(32'b00000000000000000000000010000101);

    // i_unnamed_obs_key_to_virtual_key311(LOGICAL,302)@7 + 1
    assign i_unnamed_obs_key_to_virtual_key311_qi = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_133497_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key311_delay ( .xin(i_unnamed_obs_key_to_virtual_key311_qi), .xout(i_unnamed_obs_key_to_virtual_key311_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist114_i_unnamed_obs_key_to_virtual_key311_q_4(DELAY,678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_i_unnamed_obs_key_to_virtual_key311_q_4_delay_0 <= '0;
            redist114_i_unnamed_obs_key_to_virtual_key311_q_4_delay_1 <= '0;
            redist114_i_unnamed_obs_key_to_virtual_key311_q_4_q <= '0;
        end
        else
        begin
            redist114_i_unnamed_obs_key_to_virtual_key311_q_4_delay_0 <= $unsigned(i_unnamed_obs_key_to_virtual_key311_q);
            redist114_i_unnamed_obs_key_to_virtual_key311_q_4_delay_1 <= redist114_i_unnamed_obs_key_to_virtual_key311_q_4_delay_0;
            redist114_i_unnamed_obs_key_to_virtual_key311_q_4_q <= redist114_i_unnamed_obs_key_to_virtual_key311_q_4_delay_1;
        end
    end

    // i_acl_726_obs_key_to_virtual_key313(MUX,117)@11
    assign i_acl_726_obs_key_to_virtual_key313_s = redist114_i_unnamed_obs_key_to_virtual_key311_q_4_q;
    always @(i_acl_726_obs_key_to_virtual_key313_s or i_acl_719_obs_key_to_virtual_key310_q or redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_q)
    begin
        unique case (i_acl_726_obs_key_to_virtual_key313_s)
            1'b0 : i_acl_726_obs_key_to_virtual_key313_q = i_acl_719_obs_key_to_virtual_key310_q;
            1'b1 : i_acl_726_obs_key_to_virtual_key313_q = redist110_sync_together504_aunroll_x_in_c1_eni1_108_tpl_10_mem_q;
            default : i_acl_726_obs_key_to_virtual_key313_q = 64'b0;
        endcase
    end

    // i_acl_727_obs_key_to_virtual_key314(LOGICAL,118)@7 + 1
    assign i_acl_727_obs_key_to_virtual_key314_qi = i_pivot171_obs_key_to_virtual_key83_c ^ i_pivot169_obs_key_to_virtual_key135_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_727_obs_key_to_virtual_key314_delay ( .xin(i_acl_727_obs_key_to_virtual_key314_qi), .xout(i_acl_727_obs_key_to_virtual_key314_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist168_i_acl_727_obs_key_to_virtual_key314_q_4(DELAY,732)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_acl_727_obs_key_to_virtual_key314_q_4_delay_0 <= '0;
            redist168_i_acl_727_obs_key_to_virtual_key314_q_4_delay_1 <= '0;
            redist168_i_acl_727_obs_key_to_virtual_key314_q_4_q <= '0;
        end
        else
        begin
            redist168_i_acl_727_obs_key_to_virtual_key314_q_4_delay_0 <= $unsigned(i_acl_727_obs_key_to_virtual_key314_q);
            redist168_i_acl_727_obs_key_to_virtual_key314_q_4_delay_1 <= redist168_i_acl_727_obs_key_to_virtual_key314_q_4_delay_0;
            redist168_i_acl_727_obs_key_to_virtual_key314_q_4_q <= redist168_i_acl_727_obs_key_to_virtual_key314_q_4_delay_1;
        end
    end

    // i_acl_733_obs_key_to_virtual_key315(MUX,119)@11
    assign i_acl_733_obs_key_to_virtual_key315_s = redist168_i_acl_727_obs_key_to_virtual_key314_q_4_q;
    always @(i_acl_733_obs_key_to_virtual_key315_s or i_acl_726_obs_key_to_virtual_key313_q or redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_q)
    begin
        unique case (i_acl_733_obs_key_to_virtual_key315_s)
            1'b0 : i_acl_733_obs_key_to_virtual_key315_q = i_acl_726_obs_key_to_virtual_key313_q;
            1'b1 : i_acl_733_obs_key_to_virtual_key315_q = redist40_sync_together504_aunroll_x_in_c1_eni1_38_tpl_10_mem_q;
            default : i_acl_733_obs_key_to_virtual_key315_q = 64'b0;
        endcase
    end

    // c_i32_153498_recast_x(CONSTANT,433)
    assign c_i32_153498_recast_x_q = $unsigned(32'b00000000000000000000000010011001);

    // i_unnamed_obs_key_to_virtual_key316(LOGICAL,303)@7 + 1
    assign i_unnamed_obs_key_to_virtual_key316_qi = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_153498_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key316_delay ( .xin(i_unnamed_obs_key_to_virtual_key316_qi), .xout(i_unnamed_obs_key_to_virtual_key316_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist113_i_unnamed_obs_key_to_virtual_key316_q_4(DELAY,677)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_i_unnamed_obs_key_to_virtual_key316_q_4_delay_0 <= '0;
            redist113_i_unnamed_obs_key_to_virtual_key316_q_4_delay_1 <= '0;
            redist113_i_unnamed_obs_key_to_virtual_key316_q_4_q <= '0;
        end
        else
        begin
            redist113_i_unnamed_obs_key_to_virtual_key316_q_4_delay_0 <= $unsigned(i_unnamed_obs_key_to_virtual_key316_q);
            redist113_i_unnamed_obs_key_to_virtual_key316_q_4_delay_1 <= redist113_i_unnamed_obs_key_to_virtual_key316_q_4_delay_0;
            redist113_i_unnamed_obs_key_to_virtual_key316_q_4_q <= redist113_i_unnamed_obs_key_to_virtual_key316_q_4_delay_1;
        end
    end

    // i_acl_740_obs_key_to_virtual_key318(MUX,120)@11
    assign i_acl_740_obs_key_to_virtual_key318_s = redist113_i_unnamed_obs_key_to_virtual_key316_q_4_q;
    always @(i_acl_740_obs_key_to_virtual_key318_s or i_acl_733_obs_key_to_virtual_key315_q or redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_q)
    begin
        unique case (i_acl_740_obs_key_to_virtual_key318_s)
            1'b0 : i_acl_740_obs_key_to_virtual_key318_q = i_acl_733_obs_key_to_virtual_key315_q;
            1'b1 : i_acl_740_obs_key_to_virtual_key318_q = redist42_sync_together504_aunroll_x_in_c1_eni1_40_tpl_10_mem_q;
            default : i_acl_740_obs_key_to_virtual_key318_q = 64'b0;
        endcase
    end

    // c_i32_159436_recast_x(CONSTANT,439)
    assign c_i32_159436_recast_x_q = $unsigned(32'b00000000000000000000000010011111);

    // i_pivot55_obs_key_to_virtual_key91(COMPARE,242)@7
    assign i_pivot55_obs_key_to_virtual_key91_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot55_obs_key_to_virtual_key91_b = $unsigned({{2{c_i32_159436_recast_x_q[31]}}, c_i32_159436_recast_x_q});
    assign i_pivot55_obs_key_to_virtual_key91_o = $unsigned($signed(i_pivot55_obs_key_to_virtual_key91_a) - $signed(i_pivot55_obs_key_to_virtual_key91_b));
    assign i_pivot55_obs_key_to_virtual_key91_c[0] = i_pivot55_obs_key_to_virtual_key91_o[33];

    // c_i32_158415_recast_x(CONSTANT,438)
    assign c_i32_158415_recast_x_q = $unsigned(32'b00000000000000000000000010011110);

    // i_pivot57_obs_key_to_virtual_key49(COMPARE,243)@7
    assign i_pivot57_obs_key_to_virtual_key49_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot57_obs_key_to_virtual_key49_b = $unsigned({{2{c_i32_158415_recast_x_q[31]}}, c_i32_158415_recast_x_q});
    assign i_pivot57_obs_key_to_virtual_key49_o = $unsigned($signed(i_pivot57_obs_key_to_virtual_key49_a) - $signed(i_pivot57_obs_key_to_virtual_key49_b));
    assign i_pivot57_obs_key_to_virtual_key49_c[0] = i_pivot57_obs_key_to_virtual_key49_o[33];

    // i_acl_741_obs_key_to_virtual_key319(LOGICAL,121)@7 + 1
    assign i_acl_741_obs_key_to_virtual_key319_qi = i_pivot57_obs_key_to_virtual_key49_c ^ i_pivot55_obs_key_to_virtual_key91_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_741_obs_key_to_virtual_key319_delay ( .xin(i_acl_741_obs_key_to_virtual_key319_qi), .xout(i_acl_741_obs_key_to_virtual_key319_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist167_i_acl_741_obs_key_to_virtual_key319_q_4(DELAY,731)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist167_i_acl_741_obs_key_to_virtual_key319_q_4_delay_0 <= '0;
            redist167_i_acl_741_obs_key_to_virtual_key319_q_4_delay_1 <= '0;
            redist167_i_acl_741_obs_key_to_virtual_key319_q_4_q <= '0;
        end
        else
        begin
            redist167_i_acl_741_obs_key_to_virtual_key319_q_4_delay_0 <= $unsigned(i_acl_741_obs_key_to_virtual_key319_q);
            redist167_i_acl_741_obs_key_to_virtual_key319_q_4_delay_1 <= redist167_i_acl_741_obs_key_to_virtual_key319_q_4_delay_0;
            redist167_i_acl_741_obs_key_to_virtual_key319_q_4_q <= redist167_i_acl_741_obs_key_to_virtual_key319_q_4_delay_1;
        end
    end

    // i_acl_747_obs_key_to_virtual_key320(MUX,122)@11
    assign i_acl_747_obs_key_to_virtual_key320_s = redist167_i_acl_741_obs_key_to_virtual_key319_q_4_q;
    always @(i_acl_747_obs_key_to_virtual_key320_s or i_acl_740_obs_key_to_virtual_key318_q or redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_q)
    begin
        unique case (i_acl_747_obs_key_to_virtual_key320_s)
            1'b0 : i_acl_747_obs_key_to_virtual_key320_q = i_acl_740_obs_key_to_virtual_key318_q;
            1'b1 : i_acl_747_obs_key_to_virtual_key320_q = redist46_sync_together504_aunroll_x_in_c1_eni1_44_tpl_10_mem_q;
            default : i_acl_747_obs_key_to_virtual_key320_q = 64'b0;
        endcase
    end

    // c_i32_157403_recast_x(CONSTANT,437)
    assign c_i32_157403_recast_x_q = $unsigned(32'b00000000000000000000000010011101);

    // i_pivot59_obs_key_to_virtual_key25(COMPARE,244)@7
    assign i_pivot59_obs_key_to_virtual_key25_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot59_obs_key_to_virtual_key25_b = $unsigned({{2{c_i32_157403_recast_x_q[31]}}, c_i32_157403_recast_x_q});
    assign i_pivot59_obs_key_to_virtual_key25_o = $unsigned($signed(i_pivot59_obs_key_to_virtual_key25_a) - $signed(i_pivot59_obs_key_to_virtual_key25_b));
    assign i_pivot59_obs_key_to_virtual_key25_c[0] = i_pivot59_obs_key_to_virtual_key25_o[33];

    // c_i32_156435_recast_x(CONSTANT,436)
    assign c_i32_156435_recast_x_q = $unsigned(32'b00000000000000000000000010011100);

    // i_pivot51_obs_key_to_virtual_key89(COMPARE,240)@7
    assign i_pivot51_obs_key_to_virtual_key89_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot51_obs_key_to_virtual_key89_b = $unsigned({{2{c_i32_156435_recast_x_q[31]}}, c_i32_156435_recast_x_q});
    assign i_pivot51_obs_key_to_virtual_key89_o = $unsigned($signed(i_pivot51_obs_key_to_virtual_key89_a) - $signed(i_pivot51_obs_key_to_virtual_key89_b));
    assign i_pivot51_obs_key_to_virtual_key89_c[0] = i_pivot51_obs_key_to_virtual_key89_o[33];

    // i_acl_749_obs_key_to_virtual_key321(LOGICAL,123)@7 + 1
    assign i_acl_749_obs_key_to_virtual_key321_qi = i_pivot51_obs_key_to_virtual_key89_c ^ i_pivot59_obs_key_to_virtual_key25_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_749_obs_key_to_virtual_key321_delay ( .xin(i_acl_749_obs_key_to_virtual_key321_qi), .xout(i_acl_749_obs_key_to_virtual_key321_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist166_i_acl_749_obs_key_to_virtual_key321_q_4(DELAY,730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_i_acl_749_obs_key_to_virtual_key321_q_4_delay_0 <= '0;
            redist166_i_acl_749_obs_key_to_virtual_key321_q_4_delay_1 <= '0;
            redist166_i_acl_749_obs_key_to_virtual_key321_q_4_q <= '0;
        end
        else
        begin
            redist166_i_acl_749_obs_key_to_virtual_key321_q_4_delay_0 <= $unsigned(i_acl_749_obs_key_to_virtual_key321_q);
            redist166_i_acl_749_obs_key_to_virtual_key321_q_4_delay_1 <= redist166_i_acl_749_obs_key_to_virtual_key321_q_4_delay_0;
            redist166_i_acl_749_obs_key_to_virtual_key321_q_4_q <= redist166_i_acl_749_obs_key_to_virtual_key321_q_4_delay_1;
        end
    end

    // i_acl_754_obs_key_to_virtual_key322(MUX,124)@11 + 1
    assign i_acl_754_obs_key_to_virtual_key322_s = redist166_i_acl_749_obs_key_to_virtual_key321_q_4_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_754_obs_key_to_virtual_key322_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_754_obs_key_to_virtual_key322_s)
                1'b0 : i_acl_754_obs_key_to_virtual_key322_q <= i_acl_747_obs_key_to_virtual_key320_q;
                1'b1 : i_acl_754_obs_key_to_virtual_key322_q <= redist45_sync_together504_aunroll_x_in_c1_eni1_43_tpl_10_mem_q;
                default : i_acl_754_obs_key_to_virtual_key322_q <= 64'b0;
            endcase
        end
    end

    // c_i32_155414_recast_x(CONSTANT,435)
    assign c_i32_155414_recast_x_q = $unsigned(32'b00000000000000000000000010011011);

    // i_pivot53_obs_key_to_virtual_key47(COMPARE,241)@7
    assign i_pivot53_obs_key_to_virtual_key47_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot53_obs_key_to_virtual_key47_b = $unsigned({{2{c_i32_155414_recast_x_q[31]}}, c_i32_155414_recast_x_q});
    assign i_pivot53_obs_key_to_virtual_key47_o = $unsigned($signed(i_pivot53_obs_key_to_virtual_key47_a) - $signed(i_pivot53_obs_key_to_virtual_key47_b));
    assign i_pivot53_obs_key_to_virtual_key47_c[0] = i_pivot53_obs_key_to_virtual_key47_o[33];

    // c_i32_154393_recast_x(CONSTANT,434)
    assign c_i32_154393_recast_x_q = $unsigned(32'b00000000000000000000000010011010);

    // i_pivot107_obs_key_to_virtual_key5(COMPARE,196)@7
    assign i_pivot107_obs_key_to_virtual_key5_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot107_obs_key_to_virtual_key5_b = $unsigned({{2{c_i32_154393_recast_x_q[31]}}, c_i32_154393_recast_x_q});
    assign i_pivot107_obs_key_to_virtual_key5_o = $unsigned($signed(i_pivot107_obs_key_to_virtual_key5_a) - $signed(i_pivot107_obs_key_to_virtual_key5_b));
    assign i_pivot107_obs_key_to_virtual_key5_c[0] = i_pivot107_obs_key_to_virtual_key5_o[33];

    // i_acl_758_obs_key_to_virtual_key323(LOGICAL,125)@7 + 1
    assign i_acl_758_obs_key_to_virtual_key323_qi = i_pivot107_obs_key_to_virtual_key5_c ^ i_pivot53_obs_key_to_virtual_key47_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_758_obs_key_to_virtual_key323_delay ( .xin(i_acl_758_obs_key_to_virtual_key323_qi), .xout(i_acl_758_obs_key_to_virtual_key323_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist165_i_acl_758_obs_key_to_virtual_key323_q_5(DELAY,729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_0 <= '0;
            redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_1 <= '0;
            redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_2 <= '0;
            redist165_i_acl_758_obs_key_to_virtual_key323_q_5_q <= '0;
        end
        else
        begin
            redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_0 <= $unsigned(i_acl_758_obs_key_to_virtual_key323_q);
            redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_1 <= redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_0;
            redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_2 <= redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_1;
            redist165_i_acl_758_obs_key_to_virtual_key323_q_5_q <= redist165_i_acl_758_obs_key_to_virtual_key323_q_5_delay_2;
        end
    end

    // i_acl_760_obs_key_to_virtual_key324(MUX,126)@12
    assign i_acl_760_obs_key_to_virtual_key324_s = redist165_i_acl_758_obs_key_to_virtual_key323_q_5_q;
    always @(i_acl_760_obs_key_to_virtual_key324_s or i_acl_754_obs_key_to_virtual_key322_q or redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_q)
    begin
        unique case (i_acl_760_obs_key_to_virtual_key324_s)
            1'b0 : i_acl_760_obs_key_to_virtual_key324_q = i_acl_754_obs_key_to_virtual_key322_q;
            1'b1 : i_acl_760_obs_key_to_virtual_key324_q = redist47_sync_together504_aunroll_x_in_c1_eni1_45_tpl_11_mem_q;
            default : i_acl_760_obs_key_to_virtual_key324_q = 64'b0;
        endcase
    end

    // redist136_i_pivot151_obs_key_to_virtual_key77_c_2(DELAY,700)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_i_pivot151_obs_key_to_virtual_key77_c_2_q <= '0;
        end
        else
        begin
            redist136_i_pivot151_obs_key_to_virtual_key77_c_2_q <= $unsigned(i_pivot151_obs_key_to_virtual_key77_c);
        end
    end

    // i_acl_761_obs_key_to_virtual_key325(LOGICAL,127)@7 + 1
    assign i_acl_761_obs_key_to_virtual_key325_qi = redist136_i_pivot151_obs_key_to_virtual_key77_c_2_q ^ i_pivot149_obs_key_to_virtual_key129_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_761_obs_key_to_virtual_key325_delay ( .xin(i_acl_761_obs_key_to_virtual_key325_qi), .xout(i_acl_761_obs_key_to_virtual_key325_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist164_i_acl_761_obs_key_to_virtual_key325_q_5(DELAY,728)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_0 <= '0;
            redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_1 <= '0;
            redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_2 <= '0;
            redist164_i_acl_761_obs_key_to_virtual_key325_q_5_q <= '0;
        end
        else
        begin
            redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_0 <= $unsigned(i_acl_761_obs_key_to_virtual_key325_q);
            redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_1 <= redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_0;
            redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_2 <= redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_1;
            redist164_i_acl_761_obs_key_to_virtual_key325_q_5_q <= redist164_i_acl_761_obs_key_to_virtual_key325_q_5_delay_2;
        end
    end

    // i_acl_767_obs_key_to_virtual_key326(MUX,128)@12
    assign i_acl_767_obs_key_to_virtual_key326_s = redist164_i_acl_761_obs_key_to_virtual_key325_q_5_q;
    always @(i_acl_767_obs_key_to_virtual_key326_s or i_acl_760_obs_key_to_virtual_key324_q or redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_q)
    begin
        unique case (i_acl_767_obs_key_to_virtual_key326_s)
            1'b0 : i_acl_767_obs_key_to_virtual_key326_q = i_acl_760_obs_key_to_virtual_key324_q;
            1'b1 : i_acl_767_obs_key_to_virtual_key326_q = redist43_sync_together504_aunroll_x_in_c1_eni1_41_tpl_11_mem_q;
            default : i_acl_767_obs_key_to_virtual_key326_q = 64'b0;
        endcase
    end

    // c_i32_168418_recast_x(CONSTANT,448)
    assign c_i32_168418_recast_x_q = $unsigned(32'b00000000000000000000000010101000);

    // i_pivot79_obs_key_to_virtual_key55(COMPARE,253)@6
    assign i_pivot79_obs_key_to_virtual_key55_a = $unsigned({{2{redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q[31]}}, redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q});
    assign i_pivot79_obs_key_to_virtual_key55_b = $unsigned({{2{c_i32_168418_recast_x_q[31]}}, c_i32_168418_recast_x_q});
    assign i_pivot79_obs_key_to_virtual_key55_o = $unsigned($signed(i_pivot79_obs_key_to_virtual_key55_a) - $signed(i_pivot79_obs_key_to_virtual_key55_b));
    assign i_pivot79_obs_key_to_virtual_key55_c[0] = i_pivot79_obs_key_to_virtual_key55_o[33];

    // redist124_i_pivot79_obs_key_to_virtual_key55_c_1(DELAY,688)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_i_pivot79_obs_key_to_virtual_key55_c_1_q <= '0;
        end
        else
        begin
            redist124_i_pivot79_obs_key_to_virtual_key55_c_1_q <= $unsigned(i_pivot79_obs_key_to_virtual_key55_c);
        end
    end

    // c_i32_167395_recast_x(CONSTANT,447)
    assign c_i32_167395_recast_x_q = $unsigned(32'b00000000000000000000000010100111);

    // i_pivot105_obs_key_to_virtual_key9(COMPARE,195)@7
    assign i_pivot105_obs_key_to_virtual_key9_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot105_obs_key_to_virtual_key9_b = $unsigned({{2{c_i32_167395_recast_x_q[31]}}, c_i32_167395_recast_x_q});
    assign i_pivot105_obs_key_to_virtual_key9_o = $unsigned($signed(i_pivot105_obs_key_to_virtual_key9_a) - $signed(i_pivot105_obs_key_to_virtual_key9_b));
    assign i_pivot105_obs_key_to_virtual_key9_c[0] = i_pivot105_obs_key_to_virtual_key9_o[33];

    // i_acl_770_obs_key_to_virtual_key327(LOGICAL,129)@7 + 1
    assign i_acl_770_obs_key_to_virtual_key327_qi = i_pivot105_obs_key_to_virtual_key9_c ^ redist124_i_pivot79_obs_key_to_virtual_key55_c_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_770_obs_key_to_virtual_key327_delay ( .xin(i_acl_770_obs_key_to_virtual_key327_qi), .xout(i_acl_770_obs_key_to_virtual_key327_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist163_i_acl_770_obs_key_to_virtual_key327_q_5(DELAY,727)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_0 <= '0;
            redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_1 <= '0;
            redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_2 <= '0;
            redist163_i_acl_770_obs_key_to_virtual_key327_q_5_q <= '0;
        end
        else
        begin
            redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_0 <= $unsigned(i_acl_770_obs_key_to_virtual_key327_q);
            redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_1 <= redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_0;
            redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_2 <= redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_1;
            redist163_i_acl_770_obs_key_to_virtual_key327_q_5_q <= redist163_i_acl_770_obs_key_to_virtual_key327_q_5_delay_2;
        end
    end

    // i_acl_773_obs_key_to_virtual_key328(MUX,130)@12
    assign i_acl_773_obs_key_to_virtual_key328_s = redist163_i_acl_770_obs_key_to_virtual_key327_q_5_q;
    always @(i_acl_773_obs_key_to_virtual_key328_s or i_acl_767_obs_key_to_virtual_key326_q or redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_q)
    begin
        unique case (i_acl_773_obs_key_to_virtual_key328_s)
            1'b0 : i_acl_773_obs_key_to_virtual_key328_q = i_acl_767_obs_key_to_virtual_key326_q;
            1'b1 : i_acl_773_obs_key_to_virtual_key328_q = redist31_sync_together504_aunroll_x_in_c1_eni1_29_tpl_11_mem_q;
            default : i_acl_773_obs_key_to_virtual_key328_q = 64'b0;
        endcase
    end

    // c_i32_166439_recast_x(CONSTANT,446)
    assign c_i32_166439_recast_x_q = $unsigned(32'b00000000000000000000000010100110);

    // i_pivot67_obs_key_to_virtual_key97(COMPARE,248)@7
    assign i_pivot67_obs_key_to_virtual_key97_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot67_obs_key_to_virtual_key97_b = $unsigned({{2{c_i32_166439_recast_x_q[31]}}, c_i32_166439_recast_x_q});
    assign i_pivot67_obs_key_to_virtual_key97_o = $unsigned($signed(i_pivot67_obs_key_to_virtual_key97_a) - $signed(i_pivot67_obs_key_to_virtual_key97_b));
    assign i_pivot67_obs_key_to_virtual_key97_c[0] = i_pivot67_obs_key_to_virtual_key97_o[33];

    // i_acl_777_obs_key_to_virtual_key329(LOGICAL,131)@7 + 1
    assign i_acl_777_obs_key_to_virtual_key329_qi = i_pivot67_obs_key_to_virtual_key97_c ^ i_pivot105_obs_key_to_virtual_key9_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_777_obs_key_to_virtual_key329_delay ( .xin(i_acl_777_obs_key_to_virtual_key329_qi), .xout(i_acl_777_obs_key_to_virtual_key329_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist162_i_acl_777_obs_key_to_virtual_key329_q_5(DELAY,726)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_0 <= '0;
            redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_1 <= '0;
            redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_2 <= '0;
            redist162_i_acl_777_obs_key_to_virtual_key329_q_5_q <= '0;
        end
        else
        begin
            redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_0 <= $unsigned(i_acl_777_obs_key_to_virtual_key329_q);
            redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_1 <= redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_0;
            redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_2 <= redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_1;
            redist162_i_acl_777_obs_key_to_virtual_key329_q_5_q <= redist162_i_acl_777_obs_key_to_virtual_key329_q_5_delay_2;
        end
    end

    // i_acl_780_obs_key_to_virtual_key330(MUX,132)@12
    assign i_acl_780_obs_key_to_virtual_key330_s = redist162_i_acl_777_obs_key_to_virtual_key329_q_5_q;
    always @(i_acl_780_obs_key_to_virtual_key330_s or i_acl_773_obs_key_to_virtual_key328_q or redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_q)
    begin
        unique case (i_acl_780_obs_key_to_virtual_key330_s)
            1'b0 : i_acl_780_obs_key_to_virtual_key330_q = i_acl_773_obs_key_to_virtual_key328_q;
            1'b1 : i_acl_780_obs_key_to_virtual_key330_q = redist32_sync_together504_aunroll_x_in_c1_eni1_30_tpl_11_mem_q;
            default : i_acl_780_obs_key_to_virtual_key330_q = 64'b0;
        endcase
    end

    // c_i32_165417_recast_x(CONSTANT,445)
    assign c_i32_165417_recast_x_q = $unsigned(32'b00000000000000000000000010100101);

    // i_pivot69_obs_key_to_virtual_key53(COMPARE,249)@7
    assign i_pivot69_obs_key_to_virtual_key53_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot69_obs_key_to_virtual_key53_b = $unsigned({{2{c_i32_165417_recast_x_q[31]}}, c_i32_165417_recast_x_q});
    assign i_pivot69_obs_key_to_virtual_key53_o = $unsigned($signed(i_pivot69_obs_key_to_virtual_key53_a) - $signed(i_pivot69_obs_key_to_virtual_key53_b));
    assign i_pivot69_obs_key_to_virtual_key53_c[0] = i_pivot69_obs_key_to_virtual_key53_o[33];

    // i_acl_781_obs_key_to_virtual_key331(LOGICAL,133)@7 + 1
    assign i_acl_781_obs_key_to_virtual_key331_qi = i_pivot69_obs_key_to_virtual_key53_c ^ i_pivot67_obs_key_to_virtual_key97_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_781_obs_key_to_virtual_key331_delay ( .xin(i_acl_781_obs_key_to_virtual_key331_qi), .xout(i_acl_781_obs_key_to_virtual_key331_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist161_i_acl_781_obs_key_to_virtual_key331_q_5(DELAY,725)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_0 <= '0;
            redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_1 <= '0;
            redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_2 <= '0;
            redist161_i_acl_781_obs_key_to_virtual_key331_q_5_q <= '0;
        end
        else
        begin
            redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_0 <= $unsigned(i_acl_781_obs_key_to_virtual_key331_q);
            redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_1 <= redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_0;
            redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_2 <= redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_1;
            redist161_i_acl_781_obs_key_to_virtual_key331_q_5_q <= redist161_i_acl_781_obs_key_to_virtual_key331_q_5_delay_2;
        end
    end

    // i_acl_787_obs_key_to_virtual_key332(MUX,134)@12
    assign i_acl_787_obs_key_to_virtual_key332_s = redist161_i_acl_781_obs_key_to_virtual_key331_q_5_q;
    always @(i_acl_787_obs_key_to_virtual_key332_s or i_acl_780_obs_key_to_virtual_key330_q or redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_q)
    begin
        unique case (i_acl_787_obs_key_to_virtual_key332_s)
            1'b0 : i_acl_787_obs_key_to_virtual_key332_q = i_acl_780_obs_key_to_virtual_key330_q;
            1'b1 : i_acl_787_obs_key_to_virtual_key332_q = redist33_sync_together504_aunroll_x_in_c1_eni1_31_tpl_11_mem_q;
            default : i_acl_787_obs_key_to_virtual_key332_q = 64'b0;
        endcase
    end

    // c_i32_164438_recast_x(CONSTANT,444)
    assign c_i32_164438_recast_x_q = $unsigned(32'b00000000000000000000000010100100);

    // i_pivot65_obs_key_to_virtual_key95(COMPARE,247)@7
    assign i_pivot65_obs_key_to_virtual_key95_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot65_obs_key_to_virtual_key95_b = $unsigned({{2{c_i32_164438_recast_x_q[31]}}, c_i32_164438_recast_x_q});
    assign i_pivot65_obs_key_to_virtual_key95_o = $unsigned($signed(i_pivot65_obs_key_to_virtual_key95_a) - $signed(i_pivot65_obs_key_to_virtual_key95_b));
    assign i_pivot65_obs_key_to_virtual_key95_c[0] = i_pivot65_obs_key_to_virtual_key95_o[33];

    // i_acl_788_obs_key_to_virtual_key333(LOGICAL,135)@7 + 1
    assign i_acl_788_obs_key_to_virtual_key333_qi = i_pivot65_obs_key_to_virtual_key95_c ^ i_pivot69_obs_key_to_virtual_key53_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_788_obs_key_to_virtual_key333_delay ( .xin(i_acl_788_obs_key_to_virtual_key333_qi), .xout(i_acl_788_obs_key_to_virtual_key333_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist160_i_acl_788_obs_key_to_virtual_key333_q_5(DELAY,724)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_0 <= '0;
            redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_1 <= '0;
            redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_2 <= '0;
            redist160_i_acl_788_obs_key_to_virtual_key333_q_5_q <= '0;
        end
        else
        begin
            redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_0 <= $unsigned(i_acl_788_obs_key_to_virtual_key333_q);
            redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_1 <= redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_0;
            redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_2 <= redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_1;
            redist160_i_acl_788_obs_key_to_virtual_key333_q_5_q <= redist160_i_acl_788_obs_key_to_virtual_key333_q_5_delay_2;
        end
    end

    // i_acl_794_obs_key_to_virtual_key334(MUX,136)@12
    assign i_acl_794_obs_key_to_virtual_key334_s = redist160_i_acl_788_obs_key_to_virtual_key333_q_5_q;
    always @(i_acl_794_obs_key_to_virtual_key334_s or i_acl_787_obs_key_to_virtual_key332_q or redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_q)
    begin
        unique case (i_acl_794_obs_key_to_virtual_key334_s)
            1'b0 : i_acl_794_obs_key_to_virtual_key334_q = i_acl_787_obs_key_to_virtual_key332_q;
            1'b1 : i_acl_794_obs_key_to_virtual_key334_q = redist34_sync_together504_aunroll_x_in_c1_eni1_32_tpl_11_mem_q;
            default : i_acl_794_obs_key_to_virtual_key334_q = 64'b0;
        endcase
    end

    // c_i32_163404_recast_x(CONSTANT,443)
    assign c_i32_163404_recast_x_q = $unsigned(32'b00000000000000000000000010100011);

    // i_pivot71_obs_key_to_virtual_key27(COMPARE,250)@7
    assign i_pivot71_obs_key_to_virtual_key27_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot71_obs_key_to_virtual_key27_b = $unsigned({{2{c_i32_163404_recast_x_q[31]}}, c_i32_163404_recast_x_q});
    assign i_pivot71_obs_key_to_virtual_key27_o = $unsigned($signed(i_pivot71_obs_key_to_virtual_key27_a) - $signed(i_pivot71_obs_key_to_virtual_key27_b));
    assign i_pivot71_obs_key_to_virtual_key27_c[0] = i_pivot71_obs_key_to_virtual_key27_o[33];

    // i_acl_796_obs_key_to_virtual_key335(LOGICAL,137)@7 + 1
    assign i_acl_796_obs_key_to_virtual_key335_qi = i_pivot71_obs_key_to_virtual_key27_c ^ i_pivot65_obs_key_to_virtual_key95_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_796_obs_key_to_virtual_key335_delay ( .xin(i_acl_796_obs_key_to_virtual_key335_qi), .xout(i_acl_796_obs_key_to_virtual_key335_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist159_i_acl_796_obs_key_to_virtual_key335_q_5(DELAY,723)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_0 <= '0;
            redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_1 <= '0;
            redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_2 <= '0;
            redist159_i_acl_796_obs_key_to_virtual_key335_q_5_q <= '0;
        end
        else
        begin
            redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_0 <= $unsigned(i_acl_796_obs_key_to_virtual_key335_q);
            redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_1 <= redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_0;
            redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_2 <= redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_1;
            redist159_i_acl_796_obs_key_to_virtual_key335_q_5_q <= redist159_i_acl_796_obs_key_to_virtual_key335_q_5_delay_2;
        end
    end

    // i_acl_801_obs_key_to_virtual_key336(MUX,138)@12 + 1
    assign i_acl_801_obs_key_to_virtual_key336_s = redist159_i_acl_796_obs_key_to_virtual_key335_q_5_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_801_obs_key_to_virtual_key336_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_801_obs_key_to_virtual_key336_s)
                1'b0 : i_acl_801_obs_key_to_virtual_key336_q <= i_acl_794_obs_key_to_virtual_key334_q;
                1'b1 : i_acl_801_obs_key_to_virtual_key336_q <= redist35_sync_together504_aunroll_x_in_c1_eni1_33_tpl_11_mem_q;
                default : i_acl_801_obs_key_to_virtual_key336_q <= 64'b0;
            endcase
        end
    end

    // c_i32_162437_recast_x(CONSTANT,442)
    assign c_i32_162437_recast_x_q = $unsigned(32'b00000000000000000000000010100010);

    // i_pivot61_obs_key_to_virtual_key93(COMPARE,245)@7
    assign i_pivot61_obs_key_to_virtual_key93_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot61_obs_key_to_virtual_key93_b = $unsigned({{2{c_i32_162437_recast_x_q[31]}}, c_i32_162437_recast_x_q});
    assign i_pivot61_obs_key_to_virtual_key93_o = $unsigned($signed(i_pivot61_obs_key_to_virtual_key93_a) - $signed(i_pivot61_obs_key_to_virtual_key93_b));
    assign i_pivot61_obs_key_to_virtual_key93_c[0] = i_pivot61_obs_key_to_virtual_key93_o[33];

    // i_acl_803_obs_key_to_virtual_key337(LOGICAL,139)@7 + 1
    assign i_acl_803_obs_key_to_virtual_key337_qi = i_pivot61_obs_key_to_virtual_key93_c ^ i_pivot71_obs_key_to_virtual_key27_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_803_obs_key_to_virtual_key337_delay ( .xin(i_acl_803_obs_key_to_virtual_key337_qi), .xout(i_acl_803_obs_key_to_virtual_key337_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist158_i_acl_803_obs_key_to_virtual_key337_q_6(DELAY,722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_0 <= '0;
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_1 <= '0;
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_2 <= '0;
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_3 <= '0;
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_q <= '0;
        end
        else
        begin
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_0 <= $unsigned(i_acl_803_obs_key_to_virtual_key337_q);
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_1 <= redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_0;
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_2 <= redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_1;
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_3 <= redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_2;
            redist158_i_acl_803_obs_key_to_virtual_key337_q_6_q <= redist158_i_acl_803_obs_key_to_virtual_key337_q_6_delay_3;
        end
    end

    // i_acl_808_obs_key_to_virtual_key338(MUX,140)@13
    assign i_acl_808_obs_key_to_virtual_key338_s = redist158_i_acl_803_obs_key_to_virtual_key337_q_6_q;
    always @(i_acl_808_obs_key_to_virtual_key338_s or i_acl_801_obs_key_to_virtual_key336_q or redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_q)
    begin
        unique case (i_acl_808_obs_key_to_virtual_key338_s)
            1'b0 : i_acl_808_obs_key_to_virtual_key338_q = i_acl_801_obs_key_to_virtual_key336_q;
            1'b1 : i_acl_808_obs_key_to_virtual_key338_q = redist36_sync_together504_aunroll_x_in_c1_eni1_34_tpl_12_mem_q;
            default : i_acl_808_obs_key_to_virtual_key338_q = 64'b0;
        endcase
    end

    // c_i32_161416_recast_x(CONSTANT,441)
    assign c_i32_161416_recast_x_q = $unsigned(32'b00000000000000000000000010100001);

    // i_pivot63_obs_key_to_virtual_key51(COMPARE,246)@7
    assign i_pivot63_obs_key_to_virtual_key51_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot63_obs_key_to_virtual_key51_b = $unsigned({{2{c_i32_161416_recast_x_q[31]}}, c_i32_161416_recast_x_q});
    assign i_pivot63_obs_key_to_virtual_key51_o = $unsigned($signed(i_pivot63_obs_key_to_virtual_key51_a) - $signed(i_pivot63_obs_key_to_virtual_key51_b));
    assign i_pivot63_obs_key_to_virtual_key51_c[0] = i_pivot63_obs_key_to_virtual_key51_o[33];

    // i_acl_809_obs_key_to_virtual_key339(LOGICAL,141)@7 + 1
    assign i_acl_809_obs_key_to_virtual_key339_qi = i_pivot63_obs_key_to_virtual_key51_c ^ i_pivot61_obs_key_to_virtual_key93_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_809_obs_key_to_virtual_key339_delay ( .xin(i_acl_809_obs_key_to_virtual_key339_qi), .xout(i_acl_809_obs_key_to_virtual_key339_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist157_i_acl_809_obs_key_to_virtual_key339_q_6(DELAY,721)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_0 <= '0;
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_1 <= '0;
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_2 <= '0;
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_3 <= '0;
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_q <= '0;
        end
        else
        begin
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_0 <= $unsigned(i_acl_809_obs_key_to_virtual_key339_q);
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_1 <= redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_0;
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_2 <= redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_1;
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_3 <= redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_2;
            redist157_i_acl_809_obs_key_to_virtual_key339_q_6_q <= redist157_i_acl_809_obs_key_to_virtual_key339_q_6_delay_3;
        end
    end

    // i_acl_815_obs_key_to_virtual_key340(MUX,142)@13
    assign i_acl_815_obs_key_to_virtual_key340_s = redist157_i_acl_809_obs_key_to_virtual_key339_q_6_q;
    always @(i_acl_815_obs_key_to_virtual_key340_s or i_acl_808_obs_key_to_virtual_key338_q or redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_q)
    begin
        unique case (i_acl_815_obs_key_to_virtual_key340_s)
            1'b0 : i_acl_815_obs_key_to_virtual_key340_q = i_acl_808_obs_key_to_virtual_key338_q;
            1'b1 : i_acl_815_obs_key_to_virtual_key340_q = redist37_sync_together504_aunroll_x_in_c1_eni1_35_tpl_12_mem_q;
            default : i_acl_815_obs_key_to_virtual_key340_q = 64'b0;
        endcase
    end

    // c_i32_160398_recast_x(CONSTANT,440)
    assign c_i32_160398_recast_x_q = $unsigned(32'b00000000000000000000000010100000);

    // i_pivot73_obs_key_to_virtual_key15(COMPARE,251)@7
    assign i_pivot73_obs_key_to_virtual_key15_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot73_obs_key_to_virtual_key15_b = $unsigned({{2{c_i32_160398_recast_x_q[31]}}, c_i32_160398_recast_x_q});
    assign i_pivot73_obs_key_to_virtual_key15_o = $unsigned($signed(i_pivot73_obs_key_to_virtual_key15_a) - $signed(i_pivot73_obs_key_to_virtual_key15_b));
    assign i_pivot73_obs_key_to_virtual_key15_c[0] = i_pivot73_obs_key_to_virtual_key15_o[33];

    // i_acl_817_obs_key_to_virtual_key341(LOGICAL,143)@7 + 1
    assign i_acl_817_obs_key_to_virtual_key341_qi = i_pivot73_obs_key_to_virtual_key15_c ^ i_pivot63_obs_key_to_virtual_key51_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_817_obs_key_to_virtual_key341_delay ( .xin(i_acl_817_obs_key_to_virtual_key341_qi), .xout(i_acl_817_obs_key_to_virtual_key341_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist156_i_acl_817_obs_key_to_virtual_key341_q_6(DELAY,720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_0 <= '0;
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_1 <= '0;
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_2 <= '0;
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_3 <= '0;
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_q <= '0;
        end
        else
        begin
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_0 <= $unsigned(i_acl_817_obs_key_to_virtual_key341_q);
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_1 <= redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_0;
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_2 <= redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_1;
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_3 <= redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_2;
            redist156_i_acl_817_obs_key_to_virtual_key341_q_6_q <= redist156_i_acl_817_obs_key_to_virtual_key341_q_6_delay_3;
        end
    end

    // i_acl_821_obs_key_to_virtual_key342(MUX,144)@13
    assign i_acl_821_obs_key_to_virtual_key342_s = redist156_i_acl_817_obs_key_to_virtual_key341_q_6_q;
    always @(i_acl_821_obs_key_to_virtual_key342_s or i_acl_815_obs_key_to_virtual_key340_q or redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_q)
    begin
        unique case (i_acl_821_obs_key_to_virtual_key342_s)
            1'b0 : i_acl_821_obs_key_to_virtual_key342_q = i_acl_815_obs_key_to_virtual_key340_q;
            1'b1 : i_acl_821_obs_key_to_virtual_key342_q = redist38_sync_together504_aunroll_x_in_c1_eni1_36_tpl_12_mem_q;
            default : i_acl_821_obs_key_to_virtual_key342_q = 64'b0;
        endcase
    end

    // i_acl_824_obs_key_to_virtual_key343(LOGICAL,145)@7 + 1
    assign i_acl_824_obs_key_to_virtual_key343_qi = i_pivot55_obs_key_to_virtual_key91_c ^ i_pivot73_obs_key_to_virtual_key15_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_824_obs_key_to_virtual_key343_delay ( .xin(i_acl_824_obs_key_to_virtual_key343_qi), .xout(i_acl_824_obs_key_to_virtual_key343_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist155_i_acl_824_obs_key_to_virtual_key343_q_6(DELAY,719)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_0 <= '0;
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_1 <= '0;
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_2 <= '0;
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_3 <= '0;
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_q <= '0;
        end
        else
        begin
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_0 <= $unsigned(i_acl_824_obs_key_to_virtual_key343_q);
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_1 <= redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_0;
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_2 <= redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_1;
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_3 <= redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_2;
            redist155_i_acl_824_obs_key_to_virtual_key343_q_6_q <= redist155_i_acl_824_obs_key_to_virtual_key343_q_6_delay_3;
        end
    end

    // i_acl_828_obs_key_to_virtual_key344(MUX,146)@13
    assign i_acl_828_obs_key_to_virtual_key344_s = redist155_i_acl_824_obs_key_to_virtual_key343_q_6_q;
    always @(i_acl_828_obs_key_to_virtual_key344_s or i_acl_821_obs_key_to_virtual_key342_q or redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_q)
    begin
        unique case (i_acl_828_obs_key_to_virtual_key344_s)
            1'b0 : i_acl_828_obs_key_to_virtual_key344_q = i_acl_821_obs_key_to_virtual_key342_q;
            1'b1 : i_acl_828_obs_key_to_virtual_key344_q = redist39_sync_together504_aunroll_x_in_c1_eni1_37_tpl_12_mem_q;
            default : i_acl_828_obs_key_to_virtual_key344_q = 64'b0;
        endcase
    end

    // i_switchleaf75_obs_key_to_virtual_key143(LOGICAL,277)@6
    assign i_switchleaf75_obs_key_to_virtual_key143_q = $unsigned(redist5_sync_together504_aunroll_x_in_c1_eni1_1_tpl_5_q == c_i32_168418_recast_x_q ? 1'b1 : 1'b0);

    // redist119_i_switchleaf75_obs_key_to_virtual_key143_q_7(DELAY,683)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist119_i_switchleaf75_obs_key_to_virtual_key143_q_7 ( .xin(i_switchleaf75_obs_key_to_virtual_key143_q), .xout(redist119_i_switchleaf75_obs_key_to_virtual_key143_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_836_obs_key_to_virtual_key345(MUX,147)@13
    assign i_acl_836_obs_key_to_virtual_key345_s = redist119_i_switchleaf75_obs_key_to_virtual_key143_q_7_q;
    always @(i_acl_836_obs_key_to_virtual_key345_s or i_acl_828_obs_key_to_virtual_key344_q or redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_q)
    begin
        unique case (i_acl_836_obs_key_to_virtual_key345_s)
            1'b0 : i_acl_836_obs_key_to_virtual_key345_q = i_acl_828_obs_key_to_virtual_key344_q;
            1'b1 : i_acl_836_obs_key_to_virtual_key345_q = redist30_sync_together504_aunroll_x_in_c1_eni1_28_tpl_12_mem_q;
            default : i_acl_836_obs_key_to_virtual_key345_q = 64'b0;
        endcase
    end

    // i_acl_837_obs_key_to_virtual_key346(LOGICAL,148)@7 + 1
    assign i_acl_837_obs_key_to_virtual_key346_qi = i_pivot53_obs_key_to_virtual_key47_c ^ i_pivot51_obs_key_to_virtual_key89_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_837_obs_key_to_virtual_key346_delay ( .xin(i_acl_837_obs_key_to_virtual_key346_qi), .xout(i_acl_837_obs_key_to_virtual_key346_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist154_i_acl_837_obs_key_to_virtual_key346_q_6(DELAY,718)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_0 <= '0;
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_1 <= '0;
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_2 <= '0;
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_3 <= '0;
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_q <= '0;
        end
        else
        begin
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_0 <= $unsigned(i_acl_837_obs_key_to_virtual_key346_q);
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_1 <= redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_0;
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_2 <= redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_1;
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_3 <= redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_2;
            redist154_i_acl_837_obs_key_to_virtual_key346_q_6_q <= redist154_i_acl_837_obs_key_to_virtual_key346_q_6_delay_3;
        end
    end

    // i_acl_843_obs_key_to_virtual_key347(MUX,149)@13
    assign i_acl_843_obs_key_to_virtual_key347_s = redist154_i_acl_837_obs_key_to_virtual_key346_q_6_q;
    always @(i_acl_843_obs_key_to_virtual_key347_s or i_acl_836_obs_key_to_virtual_key345_q or redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_q)
    begin
        unique case (i_acl_843_obs_key_to_virtual_key347_s)
            1'b0 : i_acl_843_obs_key_to_virtual_key347_q = i_acl_836_obs_key_to_virtual_key345_q;
            1'b1 : i_acl_843_obs_key_to_virtual_key347_q = redist41_sync_together504_aunroll_x_in_c1_eni1_39_tpl_12_mem_q;
            default : i_acl_843_obs_key_to_virtual_key347_q = 64'b0;
        endcase
    end

    // i_acl_844_obs_key_to_virtual_key348(LOGICAL,150)@7 + 1
    assign i_acl_844_obs_key_to_virtual_key348_qi = i_pivot59_obs_key_to_virtual_key25_c ^ i_pivot57_obs_key_to_virtual_key49_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_844_obs_key_to_virtual_key348_delay ( .xin(i_acl_844_obs_key_to_virtual_key348_qi), .xout(i_acl_844_obs_key_to_virtual_key348_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist153_i_acl_844_obs_key_to_virtual_key348_q_6(DELAY,717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_0 <= '0;
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_1 <= '0;
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_2 <= '0;
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_3 <= '0;
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_q <= '0;
        end
        else
        begin
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_0 <= $unsigned(i_acl_844_obs_key_to_virtual_key348_q);
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_1 <= redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_0;
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_2 <= redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_1;
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_3 <= redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_2;
            redist153_i_acl_844_obs_key_to_virtual_key348_q_6_q <= redist153_i_acl_844_obs_key_to_virtual_key348_q_6_delay_3;
        end
    end

    // i_acl_849_obs_key_to_virtual_key349(MUX,151)@13 + 1
    assign i_acl_849_obs_key_to_virtual_key349_s = redist153_i_acl_844_obs_key_to_virtual_key348_q_6_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_849_obs_key_to_virtual_key349_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_849_obs_key_to_virtual_key349_s)
                1'b0 : i_acl_849_obs_key_to_virtual_key349_q <= i_acl_843_obs_key_to_virtual_key347_q;
                1'b1 : i_acl_849_obs_key_to_virtual_key349_q <= redist44_sync_together504_aunroll_x_in_c1_eni1_42_tpl_12_mem_q;
                default : i_acl_849_obs_key_to_virtual_key349_q <= 64'b0;
            endcase
        end
    end

    // c_i32_199409_recast_x(CONSTANT,477)
    assign c_i32_199409_recast_x_q = $unsigned(32'b00000000000000000000000011000111);

    // i_pivot141_obs_key_to_virtual_key37(COMPARE,213)@7
    assign i_pivot141_obs_key_to_virtual_key37_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot141_obs_key_to_virtual_key37_b = $unsigned({{2{c_i32_199409_recast_x_q[31]}}, c_i32_199409_recast_x_q});
    assign i_pivot141_obs_key_to_virtual_key37_o = $unsigned($signed(i_pivot141_obs_key_to_virtual_key37_a) - $signed(i_pivot141_obs_key_to_virtual_key37_b));
    assign i_pivot141_obs_key_to_virtual_key37_c[0] = i_pivot141_obs_key_to_virtual_key37_o[33];

    // i_acl_850_obs_key_to_virtual_key350(LOGICAL,152)@7 + 1
    assign i_acl_850_obs_key_to_virtual_key350_qi = i_pivot141_obs_key_to_virtual_key37_c ^ i_pivot139_obs_key_to_virtual_key73_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_850_obs_key_to_virtual_key350_delay ( .xin(i_acl_850_obs_key_to_virtual_key350_qi), .xout(i_acl_850_obs_key_to_virtual_key350_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist152_i_acl_850_obs_key_to_virtual_key350_q_7(DELAY,716)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist152_i_acl_850_obs_key_to_virtual_key350_q_7 ( .xin(i_acl_850_obs_key_to_virtual_key350_q), .xout(redist152_i_acl_850_obs_key_to_virtual_key350_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_855_obs_key_to_virtual_key351(MUX,153)@14
    assign i_acl_855_obs_key_to_virtual_key351_s = redist152_i_acl_850_obs_key_to_virtual_key350_q_7_q;
    always @(i_acl_855_obs_key_to_virtual_key351_s or i_acl_849_obs_key_to_virtual_key349_q or redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_outputreg0_q)
    begin
        unique case (i_acl_855_obs_key_to_virtual_key351_s)
            1'b0 : i_acl_855_obs_key_to_virtual_key351_q = i_acl_849_obs_key_to_virtual_key349_q;
            1'b1 : i_acl_855_obs_key_to_virtual_key351_q = redist81_sync_together504_aunroll_x_in_c1_eni1_79_tpl_13_outputreg0_q;
            default : i_acl_855_obs_key_to_virtual_key351_q = 64'b0;
        endcase
    end

    // c_i32_198451_recast_x(CONSTANT,476)
    assign c_i32_198451_recast_x_q = $unsigned(32'b00000000000000000000000011000110);

    // i_pivot133_obs_key_to_virtual_key121(COMPARE,209)@7
    assign i_pivot133_obs_key_to_virtual_key121_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot133_obs_key_to_virtual_key121_b = $unsigned({{2{c_i32_198451_recast_x_q[31]}}, c_i32_198451_recast_x_q});
    assign i_pivot133_obs_key_to_virtual_key121_o = $unsigned($signed(i_pivot133_obs_key_to_virtual_key121_a) - $signed(i_pivot133_obs_key_to_virtual_key121_b));
    assign i_pivot133_obs_key_to_virtual_key121_c[0] = i_pivot133_obs_key_to_virtual_key121_o[33];

    // i_acl_857_obs_key_to_virtual_key352(LOGICAL,154)@7 + 1
    assign i_acl_857_obs_key_to_virtual_key352_qi = i_pivot133_obs_key_to_virtual_key121_c ^ i_pivot141_obs_key_to_virtual_key37_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_857_obs_key_to_virtual_key352_delay ( .xin(i_acl_857_obs_key_to_virtual_key352_qi), .xout(i_acl_857_obs_key_to_virtual_key352_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist151_i_acl_857_obs_key_to_virtual_key352_q_7(DELAY,715)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist151_i_acl_857_obs_key_to_virtual_key352_q_7 ( .xin(i_acl_857_obs_key_to_virtual_key352_q), .xout(redist151_i_acl_857_obs_key_to_virtual_key352_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_862_obs_key_to_virtual_key353(MUX,155)@14
    assign i_acl_862_obs_key_to_virtual_key353_s = redist151_i_acl_857_obs_key_to_virtual_key352_q_7_q;
    always @(i_acl_862_obs_key_to_virtual_key353_s or i_acl_855_obs_key_to_virtual_key351_q or redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_outputreg0_q)
    begin
        unique case (i_acl_862_obs_key_to_virtual_key353_s)
            1'b0 : i_acl_862_obs_key_to_virtual_key353_q = i_acl_855_obs_key_to_virtual_key351_q;
            1'b1 : i_acl_862_obs_key_to_virtual_key353_q = redist82_sync_together504_aunroll_x_in_c1_eni1_80_tpl_13_outputreg0_q;
            default : i_acl_862_obs_key_to_virtual_key353_q = 64'b0;
        endcase
    end

    // c_i32_197426_recast_x(CONSTANT,475)
    assign c_i32_197426_recast_x_q = $unsigned(32'b00000000000000000000000011000101);

    // i_pivot135_obs_key_to_virtual_key71(COMPARE,210)@7
    assign i_pivot135_obs_key_to_virtual_key71_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot135_obs_key_to_virtual_key71_b = $unsigned({{2{c_i32_197426_recast_x_q[31]}}, c_i32_197426_recast_x_q});
    assign i_pivot135_obs_key_to_virtual_key71_o = $unsigned($signed(i_pivot135_obs_key_to_virtual_key71_a) - $signed(i_pivot135_obs_key_to_virtual_key71_b));
    assign i_pivot135_obs_key_to_virtual_key71_c[0] = i_pivot135_obs_key_to_virtual_key71_o[33];

    // i_acl_863_obs_key_to_virtual_key354(LOGICAL,156)@7 + 1
    assign i_acl_863_obs_key_to_virtual_key354_qi = i_pivot135_obs_key_to_virtual_key71_c ^ i_pivot133_obs_key_to_virtual_key121_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_863_obs_key_to_virtual_key354_delay ( .xin(i_acl_863_obs_key_to_virtual_key354_qi), .xout(i_acl_863_obs_key_to_virtual_key354_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist150_i_acl_863_obs_key_to_virtual_key354_q_7(DELAY,714)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist150_i_acl_863_obs_key_to_virtual_key354_q_7 ( .xin(i_acl_863_obs_key_to_virtual_key354_q), .xout(redist150_i_acl_863_obs_key_to_virtual_key354_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_869_obs_key_to_virtual_key355(MUX,157)@14
    assign i_acl_869_obs_key_to_virtual_key355_s = redist150_i_acl_863_obs_key_to_virtual_key354_q_7_q;
    always @(i_acl_869_obs_key_to_virtual_key355_s or i_acl_862_obs_key_to_virtual_key353_q or redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_outputreg0_q)
    begin
        unique case (i_acl_869_obs_key_to_virtual_key355_s)
            1'b0 : i_acl_869_obs_key_to_virtual_key355_q = i_acl_862_obs_key_to_virtual_key353_q;
            1'b1 : i_acl_869_obs_key_to_virtual_key355_q = redist83_sync_together504_aunroll_x_in_c1_eni1_81_tpl_13_outputreg0_q;
            default : i_acl_869_obs_key_to_virtual_key355_q = 64'b0;
        endcase
    end

    // c_i32_196396_recast_x(CONSTANT,474)
    assign c_i32_196396_recast_x_q = $unsigned(32'b00000000000000000000000011000100);

    // i_pivot157_obs_key_to_virtual_key11(COMPARE,221)@7
    assign i_pivot157_obs_key_to_virtual_key11_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot157_obs_key_to_virtual_key11_b = $unsigned({{2{c_i32_196396_recast_x_q[31]}}, c_i32_196396_recast_x_q});
    assign i_pivot157_obs_key_to_virtual_key11_o = $unsigned($signed(i_pivot157_obs_key_to_virtual_key11_a) - $signed(i_pivot157_obs_key_to_virtual_key11_b));
    assign i_pivot157_obs_key_to_virtual_key11_c[0] = i_pivot157_obs_key_to_virtual_key11_o[33];

    // i_acl_872_obs_key_to_virtual_key356(LOGICAL,158)@7 + 1
    assign i_acl_872_obs_key_to_virtual_key356_qi = i_pivot157_obs_key_to_virtual_key11_c ^ i_pivot135_obs_key_to_virtual_key71_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_872_obs_key_to_virtual_key356_delay ( .xin(i_acl_872_obs_key_to_virtual_key356_qi), .xout(i_acl_872_obs_key_to_virtual_key356_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist149_i_acl_872_obs_key_to_virtual_key356_q_7(DELAY,713)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist149_i_acl_872_obs_key_to_virtual_key356_q_7 ( .xin(i_acl_872_obs_key_to_virtual_key356_q), .xout(redist149_i_acl_872_obs_key_to_virtual_key356_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_875_obs_key_to_virtual_key357(MUX,159)@14
    assign i_acl_875_obs_key_to_virtual_key357_s = redist149_i_acl_872_obs_key_to_virtual_key356_q_7_q;
    always @(i_acl_875_obs_key_to_virtual_key357_s or i_acl_869_obs_key_to_virtual_key355_q or redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_outputreg0_q)
    begin
        unique case (i_acl_875_obs_key_to_virtual_key357_s)
            1'b0 : i_acl_875_obs_key_to_virtual_key357_q = i_acl_869_obs_key_to_virtual_key355_q;
            1'b1 : i_acl_875_obs_key_to_virtual_key357_q = redist84_sync_together504_aunroll_x_in_c1_eni1_82_tpl_13_outputreg0_q;
            default : i_acl_875_obs_key_to_virtual_key357_q = 64'b0;
        endcase
    end

    // c_i32_195450_recast_x(CONSTANT,473)
    assign c_i32_195450_recast_x_q = $unsigned(32'b00000000000000000000000011000011);

    // i_pivot125_obs_key_to_virtual_key119(COMPARE,205)@7
    assign i_pivot125_obs_key_to_virtual_key119_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot125_obs_key_to_virtual_key119_b = $unsigned({{2{c_i32_195450_recast_x_q[31]}}, c_i32_195450_recast_x_q});
    assign i_pivot125_obs_key_to_virtual_key119_o = $unsigned($signed(i_pivot125_obs_key_to_virtual_key119_a) - $signed(i_pivot125_obs_key_to_virtual_key119_b));
    assign i_pivot125_obs_key_to_virtual_key119_c[0] = i_pivot125_obs_key_to_virtual_key119_o[33];

    // i_acl_879_obs_key_to_virtual_key358(LOGICAL,160)@7 + 1
    assign i_acl_879_obs_key_to_virtual_key358_qi = i_pivot125_obs_key_to_virtual_key119_c ^ i_pivot157_obs_key_to_virtual_key11_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_879_obs_key_to_virtual_key358_delay ( .xin(i_acl_879_obs_key_to_virtual_key358_qi), .xout(i_acl_879_obs_key_to_virtual_key358_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist148_i_acl_879_obs_key_to_virtual_key358_q_7(DELAY,712)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist148_i_acl_879_obs_key_to_virtual_key358_q_7 ( .xin(i_acl_879_obs_key_to_virtual_key358_q), .xout(redist148_i_acl_879_obs_key_to_virtual_key358_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_882_obs_key_to_virtual_key359(MUX,161)@14
    assign i_acl_882_obs_key_to_virtual_key359_s = redist148_i_acl_879_obs_key_to_virtual_key358_q_7_q;
    always @(i_acl_882_obs_key_to_virtual_key359_s or i_acl_875_obs_key_to_virtual_key357_q or redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_outputreg0_q)
    begin
        unique case (i_acl_882_obs_key_to_virtual_key359_s)
            1'b0 : i_acl_882_obs_key_to_virtual_key359_q = i_acl_875_obs_key_to_virtual_key357_q;
            1'b1 : i_acl_882_obs_key_to_virtual_key359_q = redist85_sync_together504_aunroll_x_in_c1_eni1_83_tpl_13_outputreg0_q;
            default : i_acl_882_obs_key_to_virtual_key359_q = 64'b0;
        endcase
    end

    // c_i32_194425_recast_x(CONSTANT,472)
    assign c_i32_194425_recast_x_q = $unsigned(32'b00000000000000000000000011000010);

    // i_pivot127_obs_key_to_virtual_key69(COMPARE,206)@7
    assign i_pivot127_obs_key_to_virtual_key69_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot127_obs_key_to_virtual_key69_b = $unsigned({{2{c_i32_194425_recast_x_q[31]}}, c_i32_194425_recast_x_q});
    assign i_pivot127_obs_key_to_virtual_key69_o = $unsigned($signed(i_pivot127_obs_key_to_virtual_key69_a) - $signed(i_pivot127_obs_key_to_virtual_key69_b));
    assign i_pivot127_obs_key_to_virtual_key69_c[0] = i_pivot127_obs_key_to_virtual_key69_o[33];

    // i_acl_883_obs_key_to_virtual_key360(LOGICAL,162)@7 + 1
    assign i_acl_883_obs_key_to_virtual_key360_qi = i_pivot127_obs_key_to_virtual_key69_c ^ i_pivot125_obs_key_to_virtual_key119_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_883_obs_key_to_virtual_key360_delay ( .xin(i_acl_883_obs_key_to_virtual_key360_qi), .xout(i_acl_883_obs_key_to_virtual_key360_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist147_i_acl_883_obs_key_to_virtual_key360_q_7(DELAY,711)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist147_i_acl_883_obs_key_to_virtual_key360_q_7 ( .xin(i_acl_883_obs_key_to_virtual_key360_q), .xout(redist147_i_acl_883_obs_key_to_virtual_key360_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_889_obs_key_to_virtual_key361(MUX,163)@14
    assign i_acl_889_obs_key_to_virtual_key361_s = redist147_i_acl_883_obs_key_to_virtual_key360_q_7_q;
    always @(i_acl_889_obs_key_to_virtual_key361_s or i_acl_882_obs_key_to_virtual_key359_q or redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_q)
    begin
        unique case (i_acl_889_obs_key_to_virtual_key361_s)
            1'b0 : i_acl_889_obs_key_to_virtual_key361_q = i_acl_882_obs_key_to_virtual_key359_q;
            1'b1 : i_acl_889_obs_key_to_virtual_key361_q = redist86_sync_together504_aunroll_x_in_c1_eni1_84_tpl_13_mem_q;
            default : i_acl_889_obs_key_to_virtual_key361_q = 64'b0;
        endcase
    end

    // i_acl_890_obs_key_to_virtual_key362(LOGICAL,164)@7 + 1
    assign i_acl_890_obs_key_to_virtual_key362_qi = i_pivot123_obs_key_to_virtual_key117_c ^ i_pivot127_obs_key_to_virtual_key69_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_890_obs_key_to_virtual_key362_delay ( .xin(i_acl_890_obs_key_to_virtual_key362_qi), .xout(i_acl_890_obs_key_to_virtual_key362_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist146_i_acl_890_obs_key_to_virtual_key362_q_7(DELAY,710)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist146_i_acl_890_obs_key_to_virtual_key362_q_7 ( .xin(i_acl_890_obs_key_to_virtual_key362_q), .xout(redist146_i_acl_890_obs_key_to_virtual_key362_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_896_obs_key_to_virtual_key363(MUX,165)@14 + 1
    assign i_acl_896_obs_key_to_virtual_key363_s = redist146_i_acl_890_obs_key_to_virtual_key362_q_7_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_896_obs_key_to_virtual_key363_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_896_obs_key_to_virtual_key363_s)
                1'b0 : i_acl_896_obs_key_to_virtual_key363_q <= i_acl_889_obs_key_to_virtual_key361_q;
                1'b1 : i_acl_896_obs_key_to_virtual_key363_q <= redist87_sync_together504_aunroll_x_in_c1_eni1_85_tpl_13_mem_q;
                default : i_acl_896_obs_key_to_virtual_key363_q <= 64'b0;
            endcase
        end
    end

    // i_acl_898_obs_key_to_virtual_key364(LOGICAL,166)@7 + 1
    assign i_acl_898_obs_key_to_virtual_key364_qi = i_pivot119_obs_key_to_virtual_key115_c ^ i_pivot129_obs_key_to_virtual_key35_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_898_obs_key_to_virtual_key364_delay ( .xin(i_acl_898_obs_key_to_virtual_key364_qi), .xout(i_acl_898_obs_key_to_virtual_key364_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist145_i_acl_898_obs_key_to_virtual_key364_q_8(DELAY,709)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist145_i_acl_898_obs_key_to_virtual_key364_q_8 ( .xin(i_acl_898_obs_key_to_virtual_key364_q), .xout(redist145_i_acl_898_obs_key_to_virtual_key364_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_903_obs_key_to_virtual_key365(MUX,167)@15
    assign i_acl_903_obs_key_to_virtual_key365_s = redist145_i_acl_898_obs_key_to_virtual_key364_q_8_q;
    always @(i_acl_903_obs_key_to_virtual_key365_s or i_acl_896_obs_key_to_virtual_key363_q or redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_outputreg0_q)
    begin
        unique case (i_acl_903_obs_key_to_virtual_key365_s)
            1'b0 : i_acl_903_obs_key_to_virtual_key365_q = i_acl_896_obs_key_to_virtual_key363_q;
            1'b1 : i_acl_903_obs_key_to_virtual_key365_q = redist89_sync_together504_aunroll_x_in_c1_eni1_87_tpl_14_outputreg0_q;
            default : i_acl_903_obs_key_to_virtual_key365_q = 64'b0;
        endcase
    end

    // redist133_i_pivot163_obs_key_to_virtual_key133_c_6(DELAY,697)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist133_i_pivot163_obs_key_to_virtual_key133_c_6 ( .xin(i_pivot163_obs_key_to_virtual_key133_c), .xout(redist133_i_pivot163_obs_key_to_virtual_key133_c_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_906_obs_key_to_virtual_key366(LOGICAL,168)@7 + 1
    assign i_acl_906_obs_key_to_virtual_key366_qi = redist133_i_pivot163_obs_key_to_virtual_key133_c_6_q ^ i_pivot181_obs_key_to_virtual_key23_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_906_obs_key_to_virtual_key366_delay ( .xin(i_acl_906_obs_key_to_virtual_key366_qi), .xout(i_acl_906_obs_key_to_virtual_key366_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist144_i_acl_906_obs_key_to_virtual_key366_q_8(DELAY,708)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist144_i_acl_906_obs_key_to_virtual_key366_q_8 ( .xin(i_acl_906_obs_key_to_virtual_key366_q), .xout(redist144_i_acl_906_obs_key_to_virtual_key366_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_910_obs_key_to_virtual_key367(MUX,169)@15
    assign i_acl_910_obs_key_to_virtual_key367_s = redist144_i_acl_906_obs_key_to_virtual_key366_q_8_q;
    always @(i_acl_910_obs_key_to_virtual_key367_s or i_acl_903_obs_key_to_virtual_key365_q or redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_outputreg0_q)
    begin
        unique case (i_acl_910_obs_key_to_virtual_key367_s)
            1'b0 : i_acl_910_obs_key_to_virtual_key367_q = i_acl_903_obs_key_to_virtual_key365_q;
            1'b1 : i_acl_910_obs_key_to_virtual_key367_q = redist72_sync_together504_aunroll_x_in_c1_eni1_70_tpl_14_outputreg0_q;
            default : i_acl_910_obs_key_to_virtual_key367_q = 64'b0;
        endcase
    end

    // c_i32_139499_recast_x(CONSTANT,419)
    assign c_i32_139499_recast_x_q = $unsigned(32'b00000000000000000000000010001011);

    // i_unnamed_obs_key_to_virtual_key368(LOGICAL,304)@7 + 1
    assign i_unnamed_obs_key_to_virtual_key368_qi = $unsigned(redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_139499_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_to_virtual_key368_delay ( .xin(i_unnamed_obs_key_to_virtual_key368_qi), .xout(i_unnamed_obs_key_to_virtual_key368_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist112_i_unnamed_obs_key_to_virtual_key368_q_8(DELAY,676)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist112_i_unnamed_obs_key_to_virtual_key368_q_8 ( .xin(i_unnamed_obs_key_to_virtual_key368_q), .xout(redist112_i_unnamed_obs_key_to_virtual_key368_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_917_obs_key_to_virtual_key370(MUX,170)@15
    assign i_acl_917_obs_key_to_virtual_key370_s = redist112_i_unnamed_obs_key_to_virtual_key368_q_8_q;
    always @(i_acl_917_obs_key_to_virtual_key370_s or i_acl_910_obs_key_to_virtual_key367_q or redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_outputreg0_q)
    begin
        unique case (i_acl_917_obs_key_to_virtual_key370_s)
            1'b0 : i_acl_917_obs_key_to_virtual_key370_q = i_acl_910_obs_key_to_virtual_key367_q;
            1'b1 : i_acl_917_obs_key_to_virtual_key370_q = redist107_sync_together504_aunroll_x_in_c1_eni1_105_tpl_14_outputreg0_q;
            default : i_acl_917_obs_key_to_virtual_key370_q = 64'b0;
        endcase
    end

    // c_i32_225413_recast_x(CONSTANT,503)
    assign c_i32_225413_recast_x_q = $unsigned(32'b00000000000000000000000011100001);

    // i_pivot193_obs_key_to_virtual_key45(COMPARE,236)@1
    assign i_pivot193_obs_key_to_virtual_key45_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot193_obs_key_to_virtual_key45_b = $unsigned({{2{c_i32_225413_recast_x_q[31]}}, c_i32_225413_recast_x_q});
    assign i_pivot193_obs_key_to_virtual_key45_o = $unsigned($signed(i_pivot193_obs_key_to_virtual_key45_a) - $signed(i_pivot193_obs_key_to_virtual_key45_b));
    assign i_pivot193_obs_key_to_virtual_key45_c[0] = i_pivot193_obs_key_to_virtual_key45_o[33];

    // i_acl_919_obs_key_to_virtual_key371(LOGICAL,171)@1 + 1
    assign i_acl_919_obs_key_to_virtual_key371_qi = i_pivot183_obs_key_to_virtual_key141_c ^ i_pivot193_obs_key_to_virtual_key45_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_919_obs_key_to_virtual_key371_delay ( .xin(i_acl_919_obs_key_to_virtual_key371_qi), .xout(i_acl_919_obs_key_to_virtual_key371_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist143_i_acl_919_obs_key_to_virtual_key371_q_14(DELAY,707)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist143_i_acl_919_obs_key_to_virtual_key371_q_14 ( .xin(i_acl_919_obs_key_to_virtual_key371_q), .xout(redist143_i_acl_919_obs_key_to_virtual_key371_q_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_924_obs_key_to_virtual_key372(MUX,172)@15
    assign i_acl_924_obs_key_to_virtual_key372_s = redist143_i_acl_919_obs_key_to_virtual_key371_q_14_q;
    always @(i_acl_924_obs_key_to_virtual_key372_s or i_acl_917_obs_key_to_virtual_key370_q or redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_outputreg0_q)
    begin
        unique case (i_acl_924_obs_key_to_virtual_key372_s)
            1'b0 : i_acl_924_obs_key_to_virtual_key372_q = i_acl_917_obs_key_to_virtual_key370_q;
            1'b1 : i_acl_924_obs_key_to_virtual_key372_q = redist102_sync_together504_aunroll_x_in_c1_eni1_100_tpl_14_outputreg0_q;
            default : i_acl_924_obs_key_to_virtual_key372_q = 64'b0;
        endcase
    end

    // redist122_i_pivot87_obs_key_to_virtual_key57_c_4(DELAY,686)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_i_pivot87_obs_key_to_virtual_key57_c_4_delay_0 <= '0;
            redist122_i_pivot87_obs_key_to_virtual_key57_c_4_delay_1 <= '0;
            redist122_i_pivot87_obs_key_to_virtual_key57_c_4_q <= '0;
        end
        else
        begin
            redist122_i_pivot87_obs_key_to_virtual_key57_c_4_delay_0 <= $unsigned(i_pivot87_obs_key_to_virtual_key57_c);
            redist122_i_pivot87_obs_key_to_virtual_key57_c_4_delay_1 <= redist122_i_pivot87_obs_key_to_virtual_key57_c_4_delay_0;
            redist122_i_pivot87_obs_key_to_virtual_key57_c_4_q <= redist122_i_pivot87_obs_key_to_virtual_key57_c_4_delay_1;
        end
    end

    // i_acl_925_obs_key_to_virtual_key373(LOGICAL,173)@6 + 1
    assign i_acl_925_obs_key_to_virtual_key373_qi = i_pivot81_obs_key_to_virtual_key101_c ^ redist122_i_pivot87_obs_key_to_virtual_key57_c_4_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_925_obs_key_to_virtual_key373_delay ( .xin(i_acl_925_obs_key_to_virtual_key373_qi), .xout(i_acl_925_obs_key_to_virtual_key373_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist142_i_acl_925_obs_key_to_virtual_key373_q_9(DELAY,706)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist142_i_acl_925_obs_key_to_virtual_key373_q_9 ( .xin(i_acl_925_obs_key_to_virtual_key373_q), .xout(redist142_i_acl_925_obs_key_to_virtual_key373_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_931_obs_key_to_virtual_key374(MUX,174)@15
    assign i_acl_931_obs_key_to_virtual_key374_s = redist142_i_acl_925_obs_key_to_virtual_key373_q_9_q;
    always @(i_acl_931_obs_key_to_virtual_key374_s or i_acl_924_obs_key_to_virtual_key372_q or redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_outputreg0_q)
    begin
        unique case (i_acl_931_obs_key_to_virtual_key374_s)
            1'b0 : i_acl_931_obs_key_to_virtual_key374_q = i_acl_924_obs_key_to_virtual_key372_q;
            1'b1 : i_acl_931_obs_key_to_virtual_key374_q = redist71_sync_together504_aunroll_x_in_c1_eni1_69_tpl_14_outputreg0_q;
            default : i_acl_931_obs_key_to_virtual_key374_q = 64'b0;
        endcase
    end

    // c_i32_128500_recast_x(CONSTANT,408)
    assign c_i32_128500_recast_x_q = $unsigned(32'b00000000000000000000000010000000);

    // i_unnamed_obs_key_to_virtual_key375(COMPARE,305)@7
    assign i_unnamed_obs_key_to_virtual_key375_a = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_unnamed_obs_key_to_virtual_key375_b = $unsigned({{2{c_i32_128500_recast_x_q[31]}}, c_i32_128500_recast_x_q});
    assign i_unnamed_obs_key_to_virtual_key375_o = $unsigned($signed(i_unnamed_obs_key_to_virtual_key375_a) - $signed(i_unnamed_obs_key_to_virtual_key375_b));
    assign i_unnamed_obs_key_to_virtual_key375_c[0] = i_unnamed_obs_key_to_virtual_key375_o[33];

    // i_not_pivot105_obs_key_to_virtual_key382(LOGICAL,192)@7
    assign i_not_pivot105_obs_key_to_virtual_key382_q = i_pivot105_obs_key_to_virtual_key9_c ^ VCC_q;

    // redist125_i_pivot77_obs_key_to_virtual_key99_c_4(DELAY,689)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_i_pivot77_obs_key_to_virtual_key99_c_4_delay_0 <= '0;
            redist125_i_pivot77_obs_key_to_virtual_key99_c_4_delay_1 <= '0;
            redist125_i_pivot77_obs_key_to_virtual_key99_c_4_q <= '0;
        end
        else
        begin
            redist125_i_pivot77_obs_key_to_virtual_key99_c_4_delay_0 <= $unsigned(i_pivot77_obs_key_to_virtual_key99_c);
            redist125_i_pivot77_obs_key_to_virtual_key99_c_4_delay_1 <= redist125_i_pivot77_obs_key_to_virtual_key99_c_4_delay_0;
            redist125_i_pivot77_obs_key_to_virtual_key99_c_4_q <= redist125_i_pivot77_obs_key_to_virtual_key99_c_4_delay_1;
        end
    end

    // i_acl_936_obs_key_to_virtual_key377(LOGICAL,175)@6
    assign i_acl_936_obs_key_to_virtual_key377_q = i_switchleaf75_obs_key_to_virtual_key143_q ^ redist125_i_pivot77_obs_key_to_virtual_key99_c_4_q;

    // i_acl_937_obs_key_to_virtual_key378(LOGICAL,176)@6
    assign i_acl_937_obs_key_to_virtual_key378_q = i_pivot79_obs_key_to_virtual_key55_c ^ i_acl_936_obs_key_to_virtual_key377_q;

    // i_switchleaf83_not_obs_key_to_virtual_key147(LOGICAL,278)@6
    assign i_switchleaf83_not_obs_key_to_virtual_key147_q = i_switchleaf83_obs_key_to_virtual_key145_q ^ VCC_q;

    // redist123_i_pivot85_obs_key_to_virtual_key103_c_4(DELAY,687)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_i_pivot85_obs_key_to_virtual_key103_c_4_delay_0 <= '0;
            redist123_i_pivot85_obs_key_to_virtual_key103_c_4_delay_1 <= '0;
            redist123_i_pivot85_obs_key_to_virtual_key103_c_4_q <= '0;
        end
        else
        begin
            redist123_i_pivot85_obs_key_to_virtual_key103_c_4_delay_0 <= $unsigned(i_pivot85_obs_key_to_virtual_key103_c);
            redist123_i_pivot85_obs_key_to_virtual_key103_c_4_delay_1 <= redist123_i_pivot85_obs_key_to_virtual_key103_c_4_delay_0;
            redist123_i_pivot85_obs_key_to_virtual_key103_c_4_q <= redist123_i_pivot85_obs_key_to_virtual_key103_c_4_delay_1;
        end
    end

    // i_acl_938_obs_key_to_virtual_key379(LOGICAL,177)@6
    assign i_acl_938_obs_key_to_virtual_key379_q = redist123_i_pivot85_obs_key_to_virtual_key103_c_4_q ^ i_switchleaf83_not_obs_key_to_virtual_key147_q;

    // i_acl_940_obs_key_to_virtual_key380(MUX,178)@6
    assign i_acl_940_obs_key_to_virtual_key380_s = redist121_i_pivot89_obs_key_to_virtual_key29_c_4_q;
    always @(i_acl_940_obs_key_to_virtual_key380_s or i_acl_938_obs_key_to_virtual_key379_q or i_acl_937_obs_key_to_virtual_key378_q)
    begin
        unique case (i_acl_940_obs_key_to_virtual_key380_s)
            1'b0 : i_acl_940_obs_key_to_virtual_key380_q = i_acl_938_obs_key_to_virtual_key379_q;
            1'b1 : i_acl_940_obs_key_to_virtual_key380_q = i_acl_937_obs_key_to_virtual_key378_q;
            default : i_acl_940_obs_key_to_virtual_key380_q = 1'b0;
        endcase
    end

    // redist140_i_pivot103_obs_key_to_virtual_key17_c_4(DELAY,704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_i_pivot103_obs_key_to_virtual_key17_c_4_delay_0 <= '0;
            redist140_i_pivot103_obs_key_to_virtual_key17_c_4_delay_1 <= '0;
            redist140_i_pivot103_obs_key_to_virtual_key17_c_4_q <= '0;
        end
        else
        begin
            redist140_i_pivot103_obs_key_to_virtual_key17_c_4_delay_0 <= $unsigned(i_pivot103_obs_key_to_virtual_key17_c);
            redist140_i_pivot103_obs_key_to_virtual_key17_c_4_delay_1 <= redist140_i_pivot103_obs_key_to_virtual_key17_c_4_delay_0;
            redist140_i_pivot103_obs_key_to_virtual_key17_c_4_q <= redist140_i_pivot103_obs_key_to_virtual_key17_c_4_delay_1;
        end
    end

    // i_acl_941_obs_key_to_virtual_key381(LOGICAL,179)@6 + 1
    assign i_acl_941_obs_key_to_virtual_key381_qi = redist140_i_pivot103_obs_key_to_virtual_key17_c_4_q & i_acl_940_obs_key_to_virtual_key380_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_941_obs_key_to_virtual_key381_delay ( .xin(i_acl_941_obs_key_to_virtual_key381_qi), .xout(i_acl_941_obs_key_to_virtual_key381_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_942_obs_key_to_virtual_key383(LOGICAL,180)@7
    assign i_acl_942_obs_key_to_virtual_key383_q = i_acl_941_obs_key_to_virtual_key381_q & i_not_pivot105_obs_key_to_virtual_key382_q;

    // i_acl_943_obs_key_to_virtual_key384(MUX,181)@7
    assign i_acl_943_obs_key_to_virtual_key384_s = i_pivot107_obs_key_to_virtual_key5_c;
    always @(i_acl_943_obs_key_to_virtual_key384_s or i_acl_942_obs_key_to_virtual_key383_q or i_unnamed_obs_key_to_virtual_key375_c)
    begin
        unique case (i_acl_943_obs_key_to_virtual_key384_s)
            1'b0 : i_acl_943_obs_key_to_virtual_key384_q = i_acl_942_obs_key_to_virtual_key383_q;
            1'b1 : i_acl_943_obs_key_to_virtual_key384_q = i_unnamed_obs_key_to_virtual_key375_c;
            default : i_acl_943_obs_key_to_virtual_key384_q = 1'b0;
        endcase
    end

    // c_i32_235501_recast_x(CONSTANT,504)
    assign c_i32_235501_recast_x_q = $unsigned(32'b00000000000000000000000011101011);

    // i_unnamed_obs_key_to_virtual_key385(COMPARE,306)@7
    assign i_unnamed_obs_key_to_virtual_key385_a = $unsigned({{2{c_i32_235501_recast_x_q[31]}}, c_i32_235501_recast_x_q});
    assign i_unnamed_obs_key_to_virtual_key385_b = $unsigned({{2{redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together504_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_unnamed_obs_key_to_virtual_key385_o = $unsigned($signed(i_unnamed_obs_key_to_virtual_key385_a) - $signed(i_unnamed_obs_key_to_virtual_key385_b));
    assign i_unnamed_obs_key_to_virtual_key385_c[0] = i_unnamed_obs_key_to_virtual_key385_o[33];

    // redist126_i_pivot215_obs_key_to_virtual_key3_c_6(DELAY,690)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_0 <= '0;
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_1 <= '0;
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_2 <= '0;
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_3 <= '0;
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_q <= '0;
        end
        else
        begin
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_0 <= $unsigned(i_pivot215_obs_key_to_virtual_key3_c);
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_1 <= redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_0;
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_2 <= redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_1;
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_3 <= redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_2;
            redist126_i_pivot215_obs_key_to_virtual_key3_c_6_q <= redist126_i_pivot215_obs_key_to_virtual_key3_c_6_delay_3;
        end
    end

    // i_acl_950_obs_key_to_virtual_key387(MUX,182)@7 + 1
    assign i_acl_950_obs_key_to_virtual_key387_s = redist126_i_pivot215_obs_key_to_virtual_key3_c_6_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_950_obs_key_to_virtual_key387_q <= 1'b0;
        end
        else
        begin
            unique case (i_acl_950_obs_key_to_virtual_key387_s)
                1'b0 : i_acl_950_obs_key_to_virtual_key387_q <= i_unnamed_obs_key_to_virtual_key385_c;
                1'b1 : i_acl_950_obs_key_to_virtual_key387_q <= i_acl_943_obs_key_to_virtual_key384_q;
                default : i_acl_950_obs_key_to_virtual_key387_q <= 1'b0;
            endcase
        end
    end

    // redist141_i_acl_950_obs_key_to_virtual_key387_q_8(DELAY,705)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist141_i_acl_950_obs_key_to_virtual_key387_q_8 ( .xin(i_acl_950_obs_key_to_virtual_key387_q), .xout(redist141_i_acl_950_obs_key_to_virtual_key387_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_951_obs_key_to_virtual_key388(MUX,183)@15
    assign i_acl_951_obs_key_to_virtual_key388_s = redist141_i_acl_950_obs_key_to_virtual_key387_q_8_q;
    always @(i_acl_951_obs_key_to_virtual_key388_s or i_acl_931_obs_key_to_virtual_key374_q or redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_outputreg0_q)
    begin
        unique case (i_acl_951_obs_key_to_virtual_key388_s)
            1'b0 : i_acl_951_obs_key_to_virtual_key388_q = i_acl_931_obs_key_to_virtual_key374_q;
            1'b1 : i_acl_951_obs_key_to_virtual_key388_q = redist7_sync_together504_aunroll_x_in_c1_eni1_2_tpl_14_outputreg0_q;
            default : i_acl_951_obs_key_to_virtual_key388_q = 64'b0;
        endcase
    end

    // i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389(BLACKBOX,191)@15
    // in in_i_stall@20000000
    // out out_o_readdata@20
    // out out_o_stall@19
    // out out_o_valid@20
    // out out_retval_01_obs_key_to_virtual_key_avm_address@20000000
    // out out_retval_01_obs_key_to_virtual_key_avm_burstcount@20000000
    // out out_retval_01_obs_key_to_virtual_key_avm_byteenable@20000000
    // out out_retval_01_obs_key_to_virtual_key_avm_enable@20000000
    // out out_retval_01_obs_key_to_virtual_key_avm_read@20000000
    // out out_retval_01_obs_key_to_virtual_key_avm_write@20000000
    // out out_retval_01_obs_key_to_virtual_key_avm_writedata@20000000
    obs_key_to_virtual_key_i_llvm_fpga_mem_retval_01_0 thei_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389 (
        .in_flush(in_flush),
        .in_i_address(i_acl_951_obs_key_to_virtual_key388_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg1_q),
        .in_retval_01_obs_key_to_virtual_key_avm_readdata(in_retval_01_obs_key_to_virtual_key_avm_readdata),
        .in_retval_01_obs_key_to_virtual_key_avm_readdatavalid(in_retval_01_obs_key_to_virtual_key_avm_readdatavalid),
        .in_retval_01_obs_key_to_virtual_key_avm_waitrequest(in_retval_01_obs_key_to_virtual_key_avm_waitrequest),
        .in_retval_01_obs_key_to_virtual_key_avm_writeack(in_retval_01_obs_key_to_virtual_key_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .out_retval_01_obs_key_to_virtual_key_avm_address(i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_address),
        .out_retval_01_obs_key_to_virtual_key_avm_burstcount(i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_burstcount),
        .out_retval_01_obs_key_to_virtual_key_avm_byteenable(i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_byteenable),
        .out_retval_01_obs_key_to_virtual_key_avm_enable(i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_enable),
        .out_retval_01_obs_key_to_virtual_key_avm_read(i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_read),
        .out_retval_01_obs_key_to_virtual_key_avm_write(i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_write),
        .out_retval_01_obs_key_to_virtual_key_avm_writedata(i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,14)
    assign out_retval_01_obs_key_to_virtual_key_avm_address = i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_address;
    assign out_retval_01_obs_key_to_virtual_key_avm_enable = i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_enable;
    assign out_retval_01_obs_key_to_virtual_key_avm_read = i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_read;
    assign out_retval_01_obs_key_to_virtual_key_avm_write = i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_write;
    assign out_retval_01_obs_key_to_virtual_key_avm_writedata = i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_writedata;
    assign out_retval_01_obs_key_to_virtual_key_avm_byteenable = i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_byteenable;
    assign out_retval_01_obs_key_to_virtual_key_avm_burstcount = i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_retval_01_obs_key_to_virtual_key_avm_burstcount;

    // valid_fanout_reg0(REG,532)@14 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist111_sync_together504_aunroll_x_in_i_valid_13_q);
        end
    end

    // redist0_valid_fanout_reg0_q_5(DELAY,564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_valid_fanout_reg0_q_5_delay_0 <= '0;
            redist0_valid_fanout_reg0_q_5_delay_1 <= '0;
            redist0_valid_fanout_reg0_q_5_delay_2 <= '0;
            redist0_valid_fanout_reg0_q_5_delay_3 <= '0;
            redist0_valid_fanout_reg0_q_5_q <= '0;
        end
        else
        begin
            redist0_valid_fanout_reg0_q_5_delay_0 <= $unsigned(valid_fanout_reg0_q);
            redist0_valid_fanout_reg0_q_5_delay_1 <= redist0_valid_fanout_reg0_q_5_delay_0;
            redist0_valid_fanout_reg0_q_5_delay_2 <= redist0_valid_fanout_reg0_q_5_delay_1;
            redist0_valid_fanout_reg0_q_5_delay_3 <= redist0_valid_fanout_reg0_q_5_delay_2;
            redist0_valid_fanout_reg0_q_5_q <= redist0_valid_fanout_reg0_q_5_delay_3;
        end
    end

    // sync_out_aunroll_x(GPOUT,530)@20
    assign out_c1_exi1_0_tpl = GND_q;
    assign out_c1_exi1_1_tpl = i_llvm_fpga_mem_retval_01_obs_key_to_virtual_key389_out_o_readdata;
    assign out_o_valid = redist0_valid_fanout_reg0_q_5_q;
    assign out_unnamed_obs_key_to_virtual_key1 = GND_q;

endmodule
