module Test (
    address, 
    clock,   
    q        
);
    input [0:0] address;
    input clock;
    output [15:0] q;
endmodule 