GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\sdram.v'
Analyzing Verilog file 'C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\top.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top_138.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top_138.v":376)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top_138.v":376)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (SYS-1203) : Column %u exceeds maximum value %u("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":350)
WARN  (EX3073) : Port 'dout_full' remains unconnected for this instance("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\top.v":64)
Compiling module 'Gowin_OSC'("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\gowin_osc\gowin_osc.v":10)
Compiling module 'Gowin_PLL'("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\gowin_pll\gowin_pll.v":10)
Compiling module 'sdram'("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\sdram.v":37)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\sdram.v":228)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\sdram.v":285)
Compiling module 'top'("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\top.v":2)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\src\top.v":79)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top_138.v":376)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'internal_reg_init';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
WARN  (DI0003) : Latch inferred for net 'internal_reg_start';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9.01_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\impl\gwsynthesis\eda_proj.vg" completed
[100%] Generate report file "C:\Users\AlanC\Sipeed\TangMega-138K-example\sdram_test\eda_proj\impl\gwsynthesis\eda_proj_syn.rpt.html" completed
GowinSynthesis finish
