#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sun May 17 19:39:26 2015
# Process ID: 7672
# Log file: C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU/planAhead_run_1/planAhead.log
# Journal file: C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -562 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU/pa.fromNetlist.tcl
# create_project -name Project2-CPU -dir "C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU/planAhead_run_1" -part xc3s100ecp132-4
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU/CPU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU} {ipcore_dir} }
# add_files [list {ipcore_dir/Mem2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Memory.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "CPUucf.ucf" [current_fileset -constrset]
Adding file 'C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU/CPUucf.ucf' to fileset 'constrs_1'
# add_files [list {CPUucf.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design CPU.ngc ...
WARNING:NetListWriters:298 - No output is written to CPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file CPU.edif ...
ngc2edif: Total memory usage is 85616 kilobytes

Parsing EDIF File [./planAhead_run_1/Project2-CPU.data/cache/CPU_ngc_7d7542cc.edif]
Finished Parsing EDIF File [./planAhead_run_1/Project2-CPU.data/cache/CPU_ngc_7d7542cc.edif]
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Memory.ngc ...
WARNING:NetListWriters:298 - No output is written to Memory.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Memory.edif ...
ngc2edif: Total memory usage is 79344 kilobytes

Reading core file 'C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU/ipcore_dir/Memory.ngc' for (cell view 'Memory', library 'CPU_lib', file 'CPU.ngc')
Parsing EDIF File [./planAhead_run_1/Project2-CPU.data/cache/Memory_ngc_e88a1577.edif]
Finished Parsing EDIF File [./planAhead_run_1/Project2-CPU.data/cache/Memory_ngc_e88a1577.edif]
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Mem2.ngc ...
WARNING:NetListWriters:298 - No output is written to Mem2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Mem2.edif ...
ngc2edif: Total memory usage is 79408 kilobytes

Reading core file 'C:/Users/nesmabadr.AUC/Desktop/Project2-CPU/Project2-CPU/ipcore_dir/Mem2.ngc' for (cell view 'Mem2', library 'CPU_lib', file 'CPU.ngc')
Parsing EDIF File [./planAhead_run_1/Project2-CPU.data/cache/Mem2_ngc_e88a1577.edif]
ERROR: 'rdi::source' was cancelled
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
