Timing Analyzer report for lab_4s
Thu Nov 30 11:21:24 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Recovery: 'clk'
 15. Slow 1200mV 85C Model Removal: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Recovery: 'clk'
 26. Slow 1200mV 0C Model Removal: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Recovery: 'clk'
 36. Fast 1200mV 0C Model Removal: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab_4s                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 186.81 MHz ; 186.81 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.353 ; -251.510           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.414 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -0.227 ; -0.908                ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.687 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -157.875                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.353 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[1]             ; clk          ; clk         ; 1.000        ; -0.473     ; 4.881      ;
; -4.221 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[0]             ; clk          ; clk         ; 1.000        ; -0.473     ; 4.749      ;
; -4.110 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[2]             ; clk          ; clk         ; 1.000        ; -0.473     ; 4.638      ;
; -4.071 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[1]             ; clk          ; clk         ; 1.000        ; -0.473     ; 4.599      ;
; -4.069 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[3]             ; clk          ; clk         ; 1.000        ; -0.473     ; 4.597      ;
; -3.938 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; clk          ; clk         ; 1.000        ; -0.080     ; 4.859      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.914 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.834      ;
; -3.890 ; mult_SR_V1:UUT_mult_SR_V0|B_old[0]                                                                          ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; clk          ; clk         ; 1.000        ; -0.080     ; 4.811      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.884 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.804      ;
; -3.875 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[2]             ; clk          ; clk         ; 1.000        ; -0.477     ; 4.399      ;
; -3.868 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[2]             ; clk          ; clk         ; 1.000        ; -0.473     ; 4.396      ;
; -3.795 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; clk          ; clk         ; 1.000        ; -0.080     ; 4.716      ;
; -3.749 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[3]             ; clk          ; clk         ; 1.000        ; -0.473     ; 4.277      ;
; -3.747 ; mult_SR_V1:UUT_mult_SR_V0|B_old[0]                                                                          ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; clk          ; clk         ; 1.000        ; -0.080     ; 4.668      ;
; -3.716 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[0]             ; clk          ; clk         ; 1.000        ; -0.473     ; 4.244      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.636 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.556      ;
; -3.595 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; clk          ; clk         ; 1.000        ; -0.080     ; 4.516      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.594 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.514      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.569 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.489      ;
; -3.568 ; mult_SR_V1:UUT_mult_SR_V0|i[0]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; clk          ; clk         ; 1.000        ; -0.080     ; 4.489      ;
; -3.560 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.481      ;
; -3.560 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.481      ;
; -3.560 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.481      ;
; -3.560 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.481      ;
; -3.560 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.481      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[0]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.141      ;
; 0.427 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[1]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.154      ;
; 0.453 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[4]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.180      ;
; 0.453 ; mult_SR_V1:UUT_mult_SR_V0|ready                 ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mult_SR_V1:UUT_mult_SR_V0|i[2]                  ; mult_SR_V1:UUT_mult_SR_V0|i[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mult_SR_V1:UUT_mult_SR_V0|i[0]                  ; mult_SR_V1:UUT_mult_SR_V0|i[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                  ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.501 ; mult_SR_V1:UUT_mult_SR_V0|ready                 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_temp                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.528 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.537 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.829      ;
; 0.539 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1                                                                        ; clk          ; clk         ; 0.000        ; 0.101      ; 0.852      ;
; 0.543 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.835      ;
; 0.545 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.837      ;
; 0.657 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.949      ;
; 0.668 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.960      ;
; 0.707 ; mult_SR_V1:UUT_mult_SR_V0|A_new[1]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.999      ;
; 0.715 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.007      ;
; 0.727 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[3]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.470      ; 1.451      ;
; 0.733 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[7]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.470      ; 1.457      ;
; 0.734 ; mult_SR_V1:UUT_mult_SR_V0|A_new[3]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.027      ;
; 0.739 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2                                                                        ; clk          ; clk         ; 0.000        ; 0.101      ; 1.052      ;
; 0.760 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[1]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[7]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[2]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[8]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[8]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.773 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.065      ;
; 0.785 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[2]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.470      ; 1.509      ;
; 0.786 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[0]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.079      ;
; 0.794 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.086      ;
; 0.825 ; mult_SR_V1:UUT_mult_SR_V0|state.INIT            ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.117      ;
; 0.832 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.125      ;
; 0.861 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.567      ; 1.640      ;
; 0.881 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[6]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.003      ; 1.138      ;
; 0.907 ; mult_SR_V1:UUT_mult_SR_V0|B_new[1]              ; mult_SR_V1:UUT_mult_SR_V0|B_old[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.199      ;
; 0.913 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.078      ; 1.203      ;
; 0.919 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.570      ; 1.701      ;
; 0.921 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.570      ; 1.703      ;
; 0.927 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.570      ; 1.709      ;
; 0.930 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.222      ;
; 0.936 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.228      ;
; 0.948 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.240      ;
; 0.949 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.241      ;
; 0.949 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.241      ;
; 0.950 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.242      ;
; 0.950 ; mult_SR_V1:UUT_mult_SR_V0|B_new[2]              ; mult_SR_V1:UUT_mult_SR_V0|B_old[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.242      ;
; 0.952 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.244      ;
; 0.976 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.268      ;
; 0.985 ; mult_SR_V1:UUT_mult_SR_V0|A_old[2]              ; mult_SR_V1:UUT_mult_SR_V0|state.INIT                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.277      ;
; 0.985 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.278      ;
; 0.987 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.280      ;
; 0.988 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.280      ;
; 0.989 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[5]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.470      ; 1.713      ;
; 0.990 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|dig_rg:dig_rg|dig[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.282      ;
; 0.990 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|dig_rg:dig_rg|dig[3]                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.282      ;
; 1.036 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.328      ;
; 1.036 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.328      ;
; 1.037 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.329      ;
; 1.040 ; mult_SR_V1:UUT_mult_SR_V0|A_new[3]              ; mult_SR_V1:UUT_mult_SR_V0|state.INIT                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.332      ;
; 1.043 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.335      ;
; 1.043 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.335      ;
; 1.053 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.345      ;
; 1.055 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.347      ;
; 1.061 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.353      ;
; 1.064 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.078      ; 1.354      ;
; 1.082 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0                                                                        ; clk          ; clk         ; 0.000        ; 0.101      ; 1.395      ;
; 1.104 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.396      ;
; 1.115 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[2]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; mult_SR_V1:UUT_mult_SR_V0|A_new[2]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                           ;
+--------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.227 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1 ; clk          ; clk         ; 1.000        ; 0.397      ; 1.625      ;
; -0.227 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0 ; clk          ; clk         ; 1.000        ; 0.397      ; 1.625      ;
; -0.227 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3 ; clk          ; clk         ; 1.000        ; 0.397      ; 1.625      ;
; -0.227 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2 ; clk          ; clk         ; 1.000        ; 0.397      ; 1.625      ;
+--------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                           ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.687 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.477      ;
; 0.687 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.477      ;
; 0.687 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.477      ;
; 0.687 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2 ; clk          ; clk         ; 0.000        ; 0.578      ; 1.477      ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 203.67 MHz ; 203.67 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.910 ; -228.549          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.392 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.080 ; -0.320               ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.618 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -157.875                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.910 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[1]             ; clk          ; clk         ; 1.000        ; -0.418     ; 4.494      ;
; -3.785 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[0]             ; clk          ; clk         ; 1.000        ; -0.418     ; 4.369      ;
; -3.688 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[2]             ; clk          ; clk         ; 1.000        ; -0.418     ; 4.272      ;
; -3.648 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[1]             ; clk          ; clk         ; 1.000        ; -0.418     ; 4.232      ;
; -3.645 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[3]             ; clk          ; clk         ; 1.000        ; -0.418     ; 4.229      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.590 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.520      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.550 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.480      ;
; -3.540 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; clk          ; clk         ; 1.000        ; -0.072     ; 4.470      ;
; -3.486 ; mult_SR_V1:UUT_mult_SR_V0|B_old[0]                                                                          ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; clk          ; clk         ; 1.000        ; -0.072     ; 4.416      ;
; -3.456 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[2]             ; clk          ; clk         ; 1.000        ; -0.423     ; 4.035      ;
; -3.454 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[2]             ; clk          ; clk         ; 1.000        ; -0.418     ; 4.038      ;
; -3.416 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; clk          ; clk         ; 1.000        ; -0.072     ; 4.346      ;
; -3.362 ; mult_SR_V1:UUT_mult_SR_V0|B_old[0]                                                                          ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; clk          ; clk         ; 1.000        ; -0.072     ; 4.292      ;
; -3.348 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[3]             ; clk          ; clk         ; 1.000        ; -0.418     ; 3.932      ;
; -3.314 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[0]             ; clk          ; clk         ; 1.000        ; -0.418     ; 3.898      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[7]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[2]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[0]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.302 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[1]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.233      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.296 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.226      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.262 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.193      ;
; -3.262 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.193      ;
; -3.262 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.193      ;
; -3.262 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.193      ;
; -3.262 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.193      ;
; -3.262 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.193      ;
; -3.262 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 4.193      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[0]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 1.039      ;
; 0.401 ; mult_SR_V1:UUT_mult_SR_V0|ready                 ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mult_SR_V1:UUT_mult_SR_V0|i[2]                  ; mult_SR_V1:UUT_mult_SR_V0|i[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mult_SR_V1:UUT_mult_SR_V0|i[0]                  ; mult_SR_V1:UUT_mult_SR_V0|i[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                  ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[1]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 1.052      ;
; 0.428 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[4]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 1.075      ;
; 0.470 ; mult_SR_V1:UUT_mult_SR_V0|ready                 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_temp                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.485 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.752      ;
; 0.495 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1                                                                        ; clk          ; clk         ; 0.000        ; 0.091      ; 0.781      ;
; 0.503 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.770      ;
; 0.506 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.773      ;
; 0.507 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.774      ;
; 0.614 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.881      ;
; 0.620 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.887      ;
; 0.650 ; mult_SR_V1:UUT_mult_SR_V0|A_new[3]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.917      ;
; 0.654 ; mult_SR_V1:UUT_mult_SR_V0|A_new[1]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.921      ;
; 0.662 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.929      ;
; 0.668 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[3]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 1.315      ;
; 0.673 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[7]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 1.320      ;
; 0.686 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2                                                                        ; clk          ; clk         ; 0.000        ; 0.091      ; 0.972      ;
; 0.705 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[1]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[7]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[2]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[8]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[8]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.717 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.984      ;
; 0.720 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[2]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 1.367      ;
; 0.733 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[0]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.000      ;
; 0.740 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.007      ;
; 0.743 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.529      ; 1.467      ;
; 0.761 ; mult_SR_V1:UUT_mult_SR_V0|state.INIT            ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.028      ;
; 0.777 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.045      ;
; 0.799 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.530      ; 1.524      ;
; 0.800 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.530      ; 1.525      ;
; 0.806 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.530      ; 1.531      ;
; 0.828 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.095      ;
; 0.829 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[6]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 1.037      ;
; 0.847 ; mult_SR_V1:UUT_mult_SR_V0|B_new[1]              ; mult_SR_V1:UUT_mult_SR_V0|B_old[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.114      ;
; 0.858 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.125      ;
; 0.860 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.127      ;
; 0.872 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.140      ;
; 0.873 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.141      ;
; 0.876 ; mult_SR_V1:UUT_mult_SR_V0|B_new[2]              ; mult_SR_V1:UUT_mult_SR_V0|B_old[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.143      ;
; 0.879 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.146      ;
; 0.879 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|dig_rg:dig_rg|dig[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.146      ;
; 0.879 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|dig_rg:dig_rg|dig[3]                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.146      ;
; 0.890 ; mult_SR_V1:UUT_mult_SR_V0|A_old[2]              ; mult_SR_V1:UUT_mult_SR_V0|state.INIT                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.157      ;
; 0.895 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.162      ;
; 0.896 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.163      ;
; 0.896 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.163      ;
; 0.897 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.164      ;
; 0.897 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.164      ;
; 0.900 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[5]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 1.547      ;
; 0.900 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.167      ;
; 0.916 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.183      ;
; 0.921 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.188      ;
; 0.924 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.191      ;
; 0.924 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.191      ;
; 0.945 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.212      ;
; 0.946 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.213      ;
; 0.957 ; mult_SR_V1:UUT_mult_SR_V0|A_new[3]              ; mult_SR_V1:UUT_mult_SR_V0|state.INIT                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.224      ;
; 0.971 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.238      ;
; 0.972 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.239      ;
; 0.972 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0                                                                        ; clk          ; clk         ; 0.000        ; 0.091      ; 1.258      ;
; 0.974 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 1.241      ;
; 0.986 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.253      ;
; 1.010 ; mult_SR_V1:UUT_mult_SR_V0|A_new[2]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.277      ;
; 1.013 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|ena         ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1                                                                        ; clk          ; clk         ; 0.000        ; 0.543      ; 1.751      ;
; 1.013 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|ena         ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0                                                                        ; clk          ; clk         ; 0.000        ; 0.543      ; 1.751      ;
; 1.013 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|ena         ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3                                                                        ; clk          ; clk         ; 0.000        ; 0.543      ; 1.751      ;
; 1.013 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|ena         ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2                                                                        ; clk          ; clk         ; 0.000        ; 0.543      ; 1.751      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                            ;
+--------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.080 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1 ; clk          ; clk         ; 1.000        ; 0.380      ; 1.462      ;
; -0.080 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0 ; clk          ; clk         ; 1.000        ; 0.380      ; 1.462      ;
; -0.080 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3 ; clk          ; clk         ; 1.000        ; 0.380      ; 1.462      ;
; -0.080 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2 ; clk          ; clk         ; 1.000        ; 0.380      ; 1.462      ;
+--------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                            ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.618 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1 ; clk          ; clk         ; 0.000        ; 0.543      ; 1.356      ;
; 0.618 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0 ; clk          ; clk         ; 0.000        ; 0.543      ; 1.356      ;
; 0.618 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3 ; clk          ; clk         ; 0.000        ; 0.543      ; 1.356      ;
; 0.618 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2 ; clk          ; clk         ; 0.000        ; 0.543      ; 1.356      ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.099 ; -60.084           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.141 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.421 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.300 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -136.927                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.050      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.042      ;
; -1.070 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[1]             ; clk          ; clk         ; 1.000        ; -0.219     ; 1.838      ;
; -1.066 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.017      ;
; -1.055 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[0]             ; clk          ; clk         ; 1.000        ; -0.219     ; 1.823      ;
; -1.051 ; mult_SR_V1:UUT_mult_SR_V0|B_old[0]                                                                          ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.002      ;
; -1.003 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[2]             ; clk          ; clk         ; 1.000        ; -0.219     ; 1.771      ;
; -1.001 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; clk          ; clk         ; 1.000        ; -0.036     ; 1.952      ;
; -0.991 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; clk          ; clk         ; 1.000        ; -0.036     ; 1.942      ;
; -0.989 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[3]             ; clk          ; clk         ; 1.000        ; -0.219     ; 1.757      ;
; -0.986 ; mult_SR_V1:UUT_mult_SR_V0|B_old[0]                                                                          ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; clk          ; clk         ; 1.000        ; -0.036     ; 1.937      ;
; -0.980 ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[1]             ; clk          ; clk         ; 1.000        ; -0.219     ; 1.748      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.971 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.922      ;
; -0.969 ; mult_SR_V1:UUT_mult_SR_V0|B_old[0]                                                                          ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; clk          ; clk         ; 1.000        ; -0.036     ; 1.920      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.960 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.911      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.955 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.906      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.953 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[7]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[0]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.464      ;
; 0.147 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[1]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.470      ;
; 0.155 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[4]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.478      ;
; 0.186 ; mult_SR_V1:UUT_mult_SR_V0|ready                 ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mult_SR_V1:UUT_mult_SR_V0|i[2]                  ; mult_SR_V1:UUT_mult_SR_V0|i[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mult_SR_V1:UUT_mult_SR_V0|i[0]                  ; mult_SR_V1:UUT_mult_SR_V0|i[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mult_SR_V1:UUT_mult_SR_V0|i[1]                  ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; mult_SR_V1:UUT_mult_SR_V0|ready                 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_temp                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.212 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.218 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|i[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.338      ;
; 0.227 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.355      ;
; 0.261 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.264 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.384      ;
; 0.273 ; mult_SR_V1:UUT_mult_SR_V0|A_new[1]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[3]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.597      ;
; 0.276 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[7]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.598      ;
; 0.276 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[2]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.396      ;
; 0.280 ; mult_SR_V1:UUT_mult_SR_V0|A_new[3]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.400      ;
; 0.293 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[2]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.615      ;
; 0.293 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.421      ;
; 0.303 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[31]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[27]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[29]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[21]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[19]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[17]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[11]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[7]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[1]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[25]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[23]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[22]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[9]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[8]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[8]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[2]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[24]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[30]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[20]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[18]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[12]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[10]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[28]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[26]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.316 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[0]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.321 ; mult_SR_V1:UUT_mult_SR_V0|state.INIT            ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.329 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[6]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.031      ; 0.464      ;
; 0.333 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.454      ;
; 0.337 ; mult_SR_V1:UUT_mult_SR_V0|B_new[1]              ; mult_SR_V1:UUT_mult_SR_V0|B_old[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.457      ;
; 0.347 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.467      ;
; 0.347 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.467      ;
; 0.349 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.469      ;
; 0.352 ; mult_SR_V1:UUT_mult_SR_V0|B_new[2]              ; mult_SR_V1:UUT_mult_SR_V0|B_old[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.472      ;
; 0.363 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.483      ;
; 0.373 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[6]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.231      ; 0.688      ;
; 0.374 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.232      ; 0.691      ;
; 0.375 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.495      ;
; 0.375 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[1]                                                                         ; clk          ; clk         ; 0.000        ; 0.232      ; 0.693      ;
; 0.379 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[3]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.499      ;
; 0.382 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Di[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.232      ; 0.698      ;
; 0.387 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.507      ;
; 0.390 ; b2bd_ROM:UUT_b2bd_SR|rg_bc[5]                   ; b2bd_ROM:UUT_b2bd_SR|altsyncram:bd_ROM_rtl_0|altsyncram_0m61:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.712      ;
; 0.393 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.514      ;
; 0.394 ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A           ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.515      ;
; 0.397 ; mult_SR_V1:UUT_mult_SR_V0|A_old[2]              ; mult_SR_V1:UUT_mult_SR_V0|state.INIT                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.517      ;
; 0.398 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|dig_rg:dig_rg|dig[4]                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.518      ;
; 0.398 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|dig_rg:dig_rg|dig[3]                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.518      ;
; 0.400 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[3]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.520      ;
; 0.408 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.528      ;
; 0.412 ; mult_SR_V1:UUT_mult_SR_V0|state.END_MULT        ; mult_SR_V1:UUT_mult_SR_V0|ready                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.533      ;
; 0.413 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[5]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.533      ;
; 0.415 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]           ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[7]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.535      ;
; 0.416 ; mult_SR_V1:UUT_mult_SR_V0|A_new[3]              ; mult_SR_V1:UUT_mult_SR_V0|state.INIT                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.536      ;
; 0.421 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Ci[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.541      ;
; 0.423 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i       ; ss_cntr:UUT_ss_cntr|d_rg:d_rg|Bi[2]                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.543      ;
; 0.424 ; mult_SR_V1:UUT_mult_SR_V0|a_mult_b[1]           ; b2bd_ROM:UUT_b2bd_SR|rg_bc[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.544      ;
; 0.425 ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3            ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.553      ;
; 0.426 ; mult_SR_V1:UUT_mult_SR_V0|A_new[2]              ; mult_SR_V1:UUT_mult_SR_V0|A_old[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.546      ;
; 0.430 ; mult_SR_V1:UUT_mult_SR_V0|state.SHIFT_ANS       ; mult_SR_V1:UUT_mult_SR_V0|state.SUM_A                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.550      ;
; 0.453 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[6]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[16]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[13] ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[14]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT_ss_cntr|cnt_div:cnt_div|counter[4]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                           ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.421 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1 ; clk          ; clk         ; 1.000        ; 0.157      ; 0.723      ;
; 0.421 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0 ; clk          ; clk         ; 1.000        ; 0.157      ; 0.723      ;
; 0.421 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3 ; clk          ; clk         ; 1.000        ; 0.157      ; 0.723      ;
; 0.421 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2 ; clk          ; clk         ; 1.000        ; 0.157      ; 0.723      ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                            ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S1 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.621      ;
; 0.300 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S0 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.621      ;
; 0.300 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S3 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.621      ;
; 0.300 ; ss_cntr:UUT_ss_cntr|rst_rg:rst_rg|rst_n_i ; ss_cntr:UUT_ss_cntr|FSM:FSM|state.S2 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.621      ;
+-------+-------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.353   ; 0.141 ; -0.227   ; 0.300   ; -3.201              ;
;  clk             ; -4.353   ; 0.141 ; -0.227   ; 0.300   ; -3.201              ;
; Design-wide TNS  ; -251.51  ; 0.0   ; -0.908   ; 0.0     ; -157.875            ;
;  clk             ; -251.510 ; 0.000 ; -0.908   ; 0.000   ; -157.875            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ss[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[3]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[4]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[5]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[6]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; dA[0]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; dA[1]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; dA[2]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; dA[3]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; dB[1]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; dB[0]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; dB[2]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; dB[3]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ss[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ss[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ss[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ss[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ss[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ss[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ss[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; dig[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ss[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ss[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ss[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ss[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ss[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ss[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ss[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; dig[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ss[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ss[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ss[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ss[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ss[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ss[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ss[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; dig[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2313     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2313     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dA[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dA[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dA[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dA[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dB[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dB[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dB[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dB[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dA[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dA[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dA[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dA[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dB[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dB[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dB[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dB[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 30 11:21:23 2023
Info: Command: quartus_sta lab_4s -c lab_4s
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab_4s.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.353            -251.510 clk 
Info (332146): Worst-case hold slack is 0.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.414               0.000 clk 
Info (332146): Worst-case recovery slack is -0.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.227              -0.908 clk 
Info (332146): Worst-case removal slack is 0.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.687               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -157.875 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.910            -228.549 clk 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.392               0.000 clk 
Info (332146): Worst-case recovery slack is -0.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.080              -0.320 clk 
Info (332146): Worst-case removal slack is 0.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.618               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -157.875 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.099             -60.084 clk 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 clk 
Info (332146): Worst-case recovery slack is 0.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.421               0.000 clk 
Info (332146): Worst-case removal slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -136.927 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Thu Nov 30 11:21:24 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


