==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv_1/conv_1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.453 ; gain = 93.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.453 ; gain = 93.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.453 ; gain = 93.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.453 ; gain = 93.004
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_1/conv_1.cpp:15) in function 'conv_1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 4 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.453 ; gain = 93.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 184.453 ; gain = 93.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.851 seconds; current allocated memory: 128.136 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 98 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.352 seconds; current allocated memory: 135.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_1/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_3' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_4' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_5' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_6' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_7' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_8' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_9' to 'conv_1_conv_1_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_10' to 'conv_1_conv_1_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_11' to 'conv_1_conv_1_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_12' to 'conv_1_conv_1_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_13' to 'conv_1_conv_1_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_14' to 'conv_1_conv_1_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_15' to 'conv_1_conv_1_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_16' to 'conv_1_conv_1_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_17' to 'conv_1_conv_1_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_18' to 'conv_1_conv_1_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_19' to 'conv_1_conv_1_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_20' to 'conv_1_conv_1_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_21' to 'conv_1_conv_1_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_22' to 'conv_1_conv_1_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_23' to 'conv_1_conv_1_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_24' to 'conv_1_conv_1_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_25' to 'conv_1_conv_1_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_26' to 'conv_1_conv_1_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_27' to 'conv_1_conv_1_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_28' to 'conv_1_conv_1_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_29' to 'conv_1_conv_1_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_30' to 'conv_1_conv_1_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_31' to 'conv_1_conv_1_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_fadd_32ns_32ns_32_2_full_dsp_1' to 'conv_1_fadd_32ns_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_1_fmul_32ns_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_fcmp_32ns_32ns_1_1_1' to 'conv_1_fcmp_32ns_JfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_1_fadd_32ns_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_1_fcmp_32ns_JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_1_fmul_32ns_IfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 148.131 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiGfk_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 256.148 ; gain = 164.699
INFO: [VHDL 208-304] Generating VHDL RTL for conv_1.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_1.
INFO: [HLS 200-112] Total elapsed time: 24.572 seconds; peak allocated memory: 148.131 MB.
