Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 13:39:05 2022
| Host         : EECS-DIGITAL-43 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.qPn68e/obj/placerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 processor/fetch/inst_bank/BRAM_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/fetch/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.055ns (29.025%)  route 5.025ns (70.975%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        2.025     3.507    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=617, estimated)      1.732     5.335    processor/fetch/inst_bank/buf_clk_100mhz_BUFG
    RAMB36_X3Y24         RAMB36E1                                     r  processor/fetch/inst_bank/BRAM_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     6.363 r  processor/fetch/inst_bank/BRAM_reg_0_3/CASCADEOUTA
                         net (fo=1, estimated)        0.065     6.428    processor/fetch/inst_bank/BRAM_reg_0_3_n_0
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.853 r  processor/fetch/inst_bank/BRAM_reg_1_3/DOADO[0]
                         net (fo=2, estimated)        2.560     9.413    processor/fetch/inst_bank/fetch_inst[3]
    SLICE_X71Y90         LUT4 (Prop_lut4_I1_O)        0.124     9.537 r  processor/fetch/inst_bank/FSM_onehot_state[1]_i_8/O
                         net (fo=1, estimated)        1.396    10.933    processor/fetch/inst_bank/FSM_onehot_state[1]_i_8_n_0
    SLICE_X72Y80         LUT5 (Prop_lut5_I4_O)        0.152    11.085 r  processor/fetch/inst_bank/FSM_onehot_state[1]_i_4/O
                         net (fo=2, estimated)        1.004    12.089    processor/fetch/inst_bank/FSM_onehot_state[1]_i_4_n_0
    SLICE_X70Y88         LUT6 (Prop_lut6_I3_O)        0.326    12.415 r  processor/fetch/inst_bank/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.415    processor/fetch/inst_bank_n_1
    SLICE_X70Y88         FDRE                                         r  processor/fetch/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.924    13.335    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=617, estimated)      1.509    14.935    processor/fetch/buf_clk_100mhz_BUFG
    SLICE_X70Y88         FDRE                                         r  processor/fetch/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.177    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X70Y88         FDRE (Setup_fdre_C_D)        0.081    15.157    processor/fetch/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -12.415    
  -------------------------------------------------------------------
                         slack                                  2.742    




