
---------- Begin Simulation Statistics ----------
final_tick                               2542184717500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226913                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   226911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.50                       # Real time elapsed on the host
host_tick_rate                              658244782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196923                       # Number of instructions simulated
sim_ops                                       4196923                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012175                       # Number of seconds simulated
sim_ticks                                 12174872500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.857032                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  369303                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               740724                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2637                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114289                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            949556                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30889                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          211395                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           180506                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1155033                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71807                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30442                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196923                       # Number of instructions committed
system.cpu.committedOps                       4196923                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.798551                       # CPI: cycles per instruction
system.cpu.discardedOps                        316914                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619103                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479819                       # DTB hits
system.cpu.dtb.data_misses                       8381                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417036                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875365                       # DTB read hits
system.cpu.dtb.read_misses                       7493                       # DTB read misses
system.cpu.dtb.write_accesses                  202067                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604454                       # DTB write hits
system.cpu.dtb.write_misses                       888                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18260                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3688815                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163559                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688095                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17111373                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172457                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  987133                       # ITB accesses
system.cpu.itb.fetch_acv                          411                       # ITB acv
system.cpu.itb.fetch_hits                      981259                       # ITB hits
system.cpu.itb.fetch_misses                      5874                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2437     47.29%     47.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2698     52.36%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2424     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2424     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4866                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11220535000     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8837500      0.07%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19109000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930781500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12179263000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994666                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898443                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944304                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 874                      
system.cpu.kern.mode_good::user                   874                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 874                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.594154                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.745416                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8208055000     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3971208000     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24336072                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85411      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541919     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839566     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592728     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104960      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196923                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7224699                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22762456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22762456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22762456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22762456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116730.543590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116730.543590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116730.543590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116730.543590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13001481                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13001481                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13001481                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13001481                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66674.261538                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66674.261538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66674.261538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66674.261538                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22412959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22412959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116734.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116734.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12801984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12801984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide        66677                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total        66677                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282674                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539685756000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282674                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205167                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205167                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131034                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34944                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88867                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34661                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28984                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28984                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41471                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11408704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11408704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6733952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6734393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18154361                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160328                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002751                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052374                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159887     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160328                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837256028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          379059500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474318500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5721216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4508800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10230016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5721216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5721216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2236416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2236416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469919993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370336527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840256520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469919993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469919993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183691123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183691123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183691123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469919993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370336527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023947643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414725                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114174                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123593                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159844                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123593                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2027                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5957                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2046402500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848833750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13691.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32441.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159844                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123593                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.413826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.122668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.965305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35317     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24703     29.69%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10159     12.21%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4698      5.65%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2491      2.99%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1468      1.76%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          903      1.09%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          603      0.72%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2862      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83204                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.978078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.371589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.784340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1299     17.36%     17.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5700     76.19%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           302      4.04%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.07%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6661     89.04%     89.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.32%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              479      6.40%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.43%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.76%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9565632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10230016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12174867500                       # Total gap between requests
system.mem_ctrls.avgGap                      42954.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5087488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4478144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417867866.788748741150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367818554.157343327999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638913302.788181185722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123593                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582487500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2266346250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298644734500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28888.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32169.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2416356.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321549900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170877465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           571235700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315956160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5315694030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198777120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7854772695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.162624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    463672000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11304820500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272619480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144881715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495930120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318493080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5243919060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259219200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695744975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.100663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    619547250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11148945250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12167672500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704091                       # number of overall hits
system.cpu.icache.overall_hits::total         1704091                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89458                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89458                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89458                       # number of overall misses
system.cpu.icache.overall_misses::total         89458                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509180000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509180000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509180000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509180000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793549                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793549                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793549                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793549                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049878                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049878                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049878                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049878                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61583.983545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61583.983545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61583.983545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61583.983545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88867                       # number of writebacks
system.cpu.icache.writebacks::total             88867                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89458                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89458                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89458                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89458                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419723000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419723000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419723000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049878                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049878                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049878                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049878                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60583.994724                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60583.994724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60583.994724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60583.994724                       # average overall mshr miss latency
system.cpu.icache.replacements                  88867                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704091                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89458                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89458                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509180000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509180000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793549                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049878                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049878                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61583.983545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61583.983545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419723000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419723000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049878                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049878                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60583.994724                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60583.994724                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.846834                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.741008                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.846834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995795                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3676555                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3676555                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335853                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106227                       # number of overall misses
system.cpu.dcache.overall_misses::total        106227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6811109500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6811109500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6811109500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6811109500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442080                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442080                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442080                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442080                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073662                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073662                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073662                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64118.439756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64118.439756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64118.439756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64118.439756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34768                       # number of writebacks
system.cpu.dcache.writebacks::total             34768                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36641                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36641                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4433010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4433010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4433010000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4433010000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048254                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048254                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048254                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63705.486736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63705.486736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63705.486736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63705.486736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69426                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3333942500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3333942500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66976.224436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66976.224436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40588                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40588                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2711100000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2711100000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66795.604612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66795.604612                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61598.380839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61598.380839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721910000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721910000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59380.302090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59380.302090                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10309                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63594500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63594500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078813                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078813                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72102.607710                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72102.607710                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62712500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62712500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078813                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078813                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71102.607710                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71102.607710                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542184717500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.510513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.124147                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.510513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2999242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2999242                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3292866300500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240984                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   240984                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.12                       # Real time elapsed on the host
host_tick_rate                              421354429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   428016118                       # Number of instructions simulated
sim_ops                                     428016118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.748375                       # Number of seconds simulated
sim_ticks                                748375181000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.992158                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                61744649                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             88216524                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             196589                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          13113168                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          98756486                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3570917                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        13236414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9665497                       # Number of indirect misses.
system.cpu.branchPred.lookups               138245470                       # Number of BP lookups
system.cpu.branchPred.usedRAS                12092825                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       490006                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   423080169                       # Number of instructions committed
system.cpu.committedOps                     423080169                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.537381                       # CPI: cycles per instruction
system.cpu.discardedOps                      25427859                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                117338413                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    121199909                       # DTB hits
system.cpu.dtb.data_misses                    1370412                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 80691211                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     80942843                       # DTB read hits
system.cpu.dtb.read_misses                    1329266                       # DTB read misses
system.cpu.dtb.write_accesses                36647202                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    40257066                       # DTB write hits
system.cpu.dtb.write_misses                     41146                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              413159                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          347936026                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          98827245                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43608400                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       685362544                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.282695                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               234673765                       # ITB accesses
system.cpu.itb.fetch_acv                          580                       # ITB acv
system.cpu.itb.fetch_hits                   234671967                       # ITB hits
system.cpu.itb.fetch_misses                      1798                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25829      6.89%      6.94% # number of callpals executed
system.cpu.kern.callpal::rdps                    1718      0.46%      7.40% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.40% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.40% # number of callpals executed
system.cpu.kern.callpal::rti                     3854      1.03%      8.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  197      0.05%      8.48% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.49% # number of callpals executed
system.cpu.kern.callpal::rdunique              342963     91.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 374765                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1555153                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10887     35.69%     35.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     766      2.51%     38.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18796     61.62%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30501                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10886     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      766      3.39%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10886     48.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22590                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             731913116000     97.83%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                88017000      0.01%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1048204000      0.14%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15079141000      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         748128478000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999908                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.579166                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740631                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3758                      
system.cpu.kern.mode_good::user                  3758                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4042                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3758                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.929738                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.963590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        55829163500      7.46%      7.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         692299314500     92.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1496595580                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32648838      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               255305013     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 229244      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                240812      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 47792      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15936      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               82122477     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              40076037      9.47%     97.07% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             48895      0.01%     97.08% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            48915      0.01%     97.09% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12296210      2.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                423080169                       # Class of committed instruction
system.cpu.quiesceCycles                       154782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       811233036                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7102205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14204246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3859862118                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3859862118                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3859862118                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3859862118                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117973.657253                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117973.657253                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117973.657253                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117973.657253                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           137                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    17.125000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2222093599                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2222093599                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2222093599                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2222093599                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67916.547436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67916.547436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67916.547436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67916.547436                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      9036466                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      9036466                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115852.128205                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115852.128205                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5136466                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5136466                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65852.128205                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65852.128205                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3850825652                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3850825652                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117978.727083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117978.727083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2216957133                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2216957133                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67921.480790                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67921.480790                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6565627                       # Transaction distribution
system.membus.trans_dist::WriteReq               1717                       # Transaction distribution
system.membus.trans_dist::WriteResp              1717                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1083687                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4014135                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2004215                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq            504986                       # Transaction distribution
system.membus.trans_dist::ReadExResp           504986                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4014136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2550278                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12042407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12042407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9165565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9171433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21279276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    513809344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    513809344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    262798784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    262808342                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               778706646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7104985                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004595                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7104835    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7104985                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5472000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35976262261                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             424716                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16551321250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        20864490250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      256904704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      195531776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          452436480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    256904704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     256904704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     69355968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69355968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4014136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3055184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7069320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1083687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1083687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         343283303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261275068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604558371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    343283303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        343283303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92675398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92675398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92675398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        343283303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261275068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            697233769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4704725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2333887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3043243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154978500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       277754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       277754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15697401                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4432175                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7069320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5097783                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7069320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5097783                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1692190                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                393058                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            186827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            272531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            375436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            184729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            213577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            396433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            311642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            538887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            209087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            207316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           669228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           298446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           242921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           459777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           480695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            122422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            388802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            302698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            133682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            353792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            152130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            672778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           511759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           310248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           292476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           137165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           457748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           574077                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  73770747750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26885650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            174591935250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13719.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32469.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       156                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3384494                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3318033                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7069320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5097783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5191061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  180247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  97915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 105083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 264035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 284565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 281183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 279832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 283233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 297211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 281298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 281114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 280847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 278868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 277935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 278001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 277990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 277789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 277963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 278164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    547                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3379321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.937443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.995700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.373014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1269365     37.56%     37.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1329234     39.33%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       336096      9.95%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       170579      5.05%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       117145      3.47%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40483      1.20%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27243      0.81%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18030      0.53%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71146      2.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3379321                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       277754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.359325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.290758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15752      5.67%      5.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          88254     31.77%     37.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         99343     35.77%     73.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         41119     14.80%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         24815      8.93%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5624      2.02%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           950      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           547      0.20%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           391      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           225      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           190      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           140      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          134      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           92      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           53      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           50      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           51      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        277754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       277754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.938424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.890177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.310992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172450     62.09%     62.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4505      1.62%     63.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            63613     22.90%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            21952      7.90%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13837      4.98%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              995      0.36%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              214      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              101      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        277754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              344136320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               108300160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               301101760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               452436480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            326258112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       459.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       402.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    435.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  748374732000                       # Total gap between requests
system.mem_ctrls.avgGap                      61508.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    149368768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    194767552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    301101760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 199590755.803004115820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260253889.953627407551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 402340654.319480955601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4014136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3055184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5097783                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  73715820750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 100876114500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18086024582750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18364.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33018.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3547821.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12874840860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6843117435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20685401100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12842865180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     59076123600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     323421042090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15023881920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       450767272185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.327928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36239157250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24989900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 687152306250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11253968040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5981614485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17707921140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11716248240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     59076123600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     319375321170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18430871520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       443542068195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.673407                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45113938250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24989900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 678277699000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34357                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34357                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9558                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099142                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2126500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4147000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170518118                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1562000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1596500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    750599983000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    234194406                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        234194406                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    234194406                       # number of overall hits
system.cpu.icache.overall_hits::total       234194406                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4014135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4014135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4014135                       # number of overall misses
system.cpu.icache.overall_misses::total       4014135                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 191001311000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 191001311000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 191001311000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 191001311000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    238208541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    238208541                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    238208541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    238208541                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016851                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47582.184207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47582.184207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47582.184207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47582.184207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4014135                       # number of writebacks
system.cpu.icache.writebacks::total           4014135                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4014135                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4014135                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4014135                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4014135                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 186987175000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 186987175000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 186987175000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 186987175000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016851                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016851                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016851                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016851                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46582.183957                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46582.183957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46582.183957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46582.183957                       # average overall mshr miss latency
system.cpu.icache.replacements                4014135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    234194406                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       234194406                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4014135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4014135                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 191001311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 191001311000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    238208541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    238208541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47582.184207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47582.184207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4014135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4014135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 186987175000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 186987175000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016851                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46582.183957                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46582.183957                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           238265150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4014647                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.348966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         480431218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        480431218                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    113602738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113602738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    113602738                       # number of overall hits
system.cpu.dcache.overall_hits::total       113602738                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3452269                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3452269                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3452269                       # number of overall misses
system.cpu.dcache.overall_misses::total       3452269                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 226007226000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 226007226000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 226007226000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 226007226000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    117055007                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117055007                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    117055007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117055007                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029493                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029493                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65466.284927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65466.284927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65466.284927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65466.284927                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1051047                       # number of writebacks
system.cpu.dcache.writebacks::total           1051047                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       405466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       405466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       405466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       405466                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3046803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3046803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3046803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3046803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2932                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 197836081500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 197836081500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 197836081500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 197836081500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242944500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242944500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026029                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026029                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64932.350894                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64932.350894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64932.350894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64932.350894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 82859.652115                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 82859.652115                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3055184                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76135174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76135174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2548022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2548022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 170388688500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 170388688500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78683196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78683196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032383                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032383                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66870.964419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66870.964419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2541849                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2541849                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 167407297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 167407297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242944500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242944500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65860.441553                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65860.441553                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199954.320988                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199954.320988                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37467564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37467564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       904247                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       904247                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55618537500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55618537500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38371811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38371811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61508.124992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61508.124992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       399293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       399293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       504954                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       504954                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1717                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1717                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30428784000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30428784000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60260.506898                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60260.506898                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1721821                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1721821                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8398                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8398                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    621633000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    621633000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1730219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1730219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004854                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74021.552751                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74021.552751                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8396                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8396                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    613100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    613100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004853                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004853                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73022.868032                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73022.868032                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1729920                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1729920                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1729920                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1729920                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 750681583000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120141220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3056208                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.310551                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          598                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         244085476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        244085476                       # Number of data accesses

---------- End Simulation Statistics   ----------
