Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 24 16:43:57 2024
| Host         : DESKTOP-ThD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guess_number_pro_timing_summary_routed.rpt -pb guess_number_pro_timing_summary_routed.pb -rpx guess_number_pro_timing_summary_routed.rpx -warn_on_violation
| Design       : guess_number_pro
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.749        0.000                      0                   25        0.252        0.000                      0                   25       49.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.749        0.000                      0                   25        0.252        0.000                      0                   25       49.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.749ns  (required time - arrival time)
  Source:                 clk_cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.923ns (28.163%)  route 2.354ns (71.837%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.633     5.236    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clk_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clk_cnt_reg[24]/Q
                         net (fo=1, routed)           0.572     6.264    clk_div29
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.360 r  clk_div29_BUFG_inst/O
                         net (fo=34, routed)          1.782     8.142    clk_div29_BUFG
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.513 r  clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.513    clk_cnt_reg[24]_i_1_n_7
    SLICE_X51Y97         FDCE                                         r  clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clk_cnt_reg[24]/C
                         clock pessimism              0.301   105.236    
                         clock uncertainty           -0.035   105.200    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   105.262    clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        105.262    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 96.749    

Slack (MET) :             97.602ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clk_cnt_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clk_cnt_reg[16]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.634 r  clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.634    clk_cnt_reg[20]_i_1_n_6
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[21]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                 97.602    

Slack (MET) :             97.623ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clk_cnt_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clk_cnt_reg[16]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.613 r  clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.613    clk_cnt_reg[20]_i_1_n_4
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[23]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 97.623    

Slack (MET) :             97.697ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clk_cnt_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clk_cnt_reg[16]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.539 r  clk_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.539    clk_cnt_reg[20]_i_1_n_5
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[22]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 97.697    

Slack (MET) :             97.713ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clk_cnt_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clk_cnt_reg[16]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.523 r  clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.523    clk_cnt_reg[20]_i_1_n_7
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[20]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 97.713    

Slack (MET) :             97.716ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clk_cnt_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  clk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.520    clk_cnt_reg[16]_i_1_n_6
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[17]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y95         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 97.716    

Slack (MET) :             97.737ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clk_cnt_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.499 r  clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.499    clk_cnt_reg[16]_i_1_n_4
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[19]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y95         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 97.737    

Slack (MET) :             97.811ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clk_cnt_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.425 r  clk_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.425    clk_cnt_reg[16]_i_1_n_5
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[18]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y95         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 97.811    

Slack (MET) :             97.827ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clk_cnt_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.409 r  clk_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.409    clk_cnt_reg[16]_i_1_n_7
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[16]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y95         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                 97.827    

Slack (MET) :             97.830ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clk_cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clk_cnt_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clk_cnt_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clk_cnt_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clk_cnt_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.406 r  clk_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.406    clk_cnt_reg[12]_i_1_n_6
    SLICE_X51Y94         FDCE                                         r  clk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511   104.934    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clk_cnt_reg[13]/C
                         clock pessimism              0.276   105.210    
                         clock uncertainty           -0.035   105.174    
    SLICE_X51Y94         FDCE (Setup_fdce_C_D)        0.062   105.236    clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 97.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    clk_cnt_reg_n_0_[11]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_cnt_reg[8]_i_1_n_4
    SLICE_X51Y93         FDCE                                         r  clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  clk_cnt_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.105     1.589    clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.734    clk_cnt_reg_n_0_[15]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_cnt_reg[12]_i_1_n_4
    SLICE_X51Y94         FDCE                                         r  clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clk_cnt_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.105     1.589    clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     1.734    clk_cnt_reg_n_0_[19]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_cnt_reg[16]_i_1_n_4
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105     1.589    clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_cnt_reg[23]/Q
                         net (fo=1, routed)           0.108     1.734    clk_cnt_reg_n_0_[23]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_cnt_reg[20]_i_1_n_4
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.105     1.589    clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.733    clk_cnt_reg_n_0_[3]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clk_cnt_reg[0]_i_1_n_4
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.105     1.588    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.733    clk_cnt_reg_n_0_[7]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clk_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clk_cnt_reg[4]_i_1_n_4
    SLICE_X51Y92         FDCE                                         r  clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clk_cnt_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105     1.588    clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.731    clk_cnt_reg_n_0_[12]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clk_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    clk_cnt_reg[12]_i_1_n_7
    SLICE_X51Y94         FDCE                                         r  clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clk_cnt_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.105     1.589    clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.731    clk_cnt_reg_n_0_[16]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clk_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    clk_cnt_reg[16]_i_1_n_7
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clk_cnt_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105     1.589    clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_cnt_reg[20]/Q
                         net (fo=1, routed)           0.105     1.731    clk_cnt_reg_n_0_[20]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    clk_cnt_reg[20]_i_1_n_7
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clk_cnt_reg[20]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.105     1.589    clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.730    clk_cnt_reg_n_0_[4]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  clk_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    clk_cnt_reg[4]_i_1_n_7
    SLICE_X51Y92         FDCE                                         r  clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clk_cnt_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105     1.588    clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y91    clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y93    clk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y95    clk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y95    clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clk_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clk_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clk_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y93    clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clk_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clk_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clk_cnt_reg[18]/C



