CV
==

|               |              |
| :------------ |:-------------|
| **Name** 	    | Dmitry Murzinov |
| **Education** | M.Sc. in Radio Engineering at the Power Engineering Institute |
| **Residence** | EU |
| **Web**       | <http://idoka.ru> |
| **E-mail**    | <job@idoka.ru> |
  


PROFESSIONAL SKILLS
-------------------
***

### ASIC/VLSI

### FPGA

### Embedded



PROJECTS
--------
***

### OPENSOURCE

1. [ASIC Pinout Drawer](https://github.com/iDoka/asic-pinout-drawer) - This is easy to use pin assignment generator for IC case. Project is opensource (MIT license). Tool converting AsciiDoc pin description table to vector image (SVG format) that contains chip pinout with pin name and color coding (if needed) the type of pin for inserting into final documentation.
2. [Hamming and SECDED Verilog Generator](https://github.com/iDoka/hdl-secded-producer) - MATLAB/Octave generator of Hamming ECC coder/decoder. Output format is Verilog HDL. Optional adding atop Hamming Coding extra parity bit we have a Single Error Correction/Double Error Detection (SEC/DED) algorithm.
3. [EDA Scripts](https://github.com/iDoka/eda-scripts) - Collect of various scripts for helping work with EDA-tools (ASIC, Xilinx FPGA, etc)


### COMMERCIAL


PUBLICATIONS
------------
***

### PATENTS


1. [**US8509359B2** Multi-channel sequential Viterbi decoder](https://patents.google.com/patent/US8509359B2/); Inventor: Dmitry Murzinov, Timur Kelin, Dmitry Pyatkov; Priority 2010-02-27
2. [**US20150244416A1** Digital filter for narrowband interference rejection](https://patents.google.com/patent/US20150244416A1/); Inventor: Dmitry Murzinov, Victor Prasolov, Andrey Veitsel; Priority 2013-10-28
3. [**US9759753B2** Digital sweep type spectrum analyzer with up/down frequency conversion](https://patents.google.com/patent/US9759753B2/); Inventor: Dmitry Murzinov, Igor Orlovsky, Victor Prasolov, Andrey Veitsel; Priority 2014-11-18



### Comments

```markdown
[Link](url) and ![Image](src)
```
