Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 01:31:10 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        20          
SYNTH-16   Warning           Address collision                                                                                      2           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.772        0.000                      0                12714        0.036        0.000                      0                12714        0.264        0.000                       0                  4832  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.130        0.000                      0                    7        0.185        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.772        0.000                      0                12693        0.036        0.000                      0                12693       15.417        0.000                       0                  4727  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.215        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.518ns (39.394%)  route 0.797ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.651ns = ( 16.651 - 10.000 ) 
    Source Clock Delay      (SCD):    7.689ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           2.168     7.689    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.518     8.207 r  FDCE_1/Q
                         net (fo=1, routed)           0.797     9.004    soc_builder_basesoc_reset1
    SLICE_X57Y93         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.488    16.651    soc_crg_clkin
    SLICE_X57Y93         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.586    17.237    
                         clock uncertainty           -0.035    17.201    
    SLICE_X57Y93         FDCE (Setup_fdce_C_D)       -0.067    17.134    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.134    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.518ns (35.194%)  route 0.954ns (64.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 17.008 - 10.000 ) 
    Source Clock Delay      (SCD):    7.840ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           2.319     7.840    soc_crg_clkin
    SLICE_X66Y94         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDCE (Prop_fdce_C_Q)         0.518     8.358 r  FDCE/Q
                         net (fo=1, routed)           0.954     9.312    soc_builder_basesoc_reset0
    SLICE_X62Y94         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.846    17.008    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.638    17.646    
                         clock uncertainty           -0.035    17.611    
    SLICE_X62Y94         FDCE (Setup_fdce_C_D)       -0.063    17.548    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.694%)  route 0.641ns (55.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.651ns = ( 16.651 - 10.000 ) 
    Source Clock Delay      (SCD):    7.280ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.758     7.280    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDCE (Prop_fdce_C_Q)         0.518     7.798 r  FDCE_6/Q
                         net (fo=1, routed)           0.641     8.439    soc_builder_basesoc_reset6
    SLICE_X56Y93         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.488    16.651    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.629    17.280    
                         clock uncertainty           -0.035    17.244    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)       -0.028    17.216    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.171%)  route 0.625ns (57.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.651ns = ( 16.651 - 10.000 ) 
    Source Clock Delay      (SCD):    7.280ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.758     7.280    soc_crg_clkin
    SLICE_X57Y93         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.456     7.736 r  FDCE_2/Q
                         net (fo=1, routed)           0.625     8.361    soc_builder_basesoc_reset2
    SLICE_X57Y93         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.488    16.651    soc_crg_clkin
    SLICE_X57Y93         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.629    17.280    
                         clock uncertainty           -0.035    17.244    
    SLICE_X57Y93         FDCE (Setup_fdce_C_D)       -0.081    17.163    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.651ns = ( 16.651 - 10.000 ) 
    Source Clock Delay      (SCD):    7.280ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.758     7.280    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDCE (Prop_fdce_C_Q)         0.518     7.798 r  FDCE_4/Q
                         net (fo=1, routed)           0.520     8.318    soc_builder_basesoc_reset4
    SLICE_X56Y93         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.488    16.651    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.629    17.280    
                         clock uncertainty           -0.035    17.244    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)       -0.045    17.199    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.651ns = ( 16.651 - 10.000 ) 
    Source Clock Delay      (SCD):    7.280ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.758     7.280    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDCE (Prop_fdce_C_Q)         0.518     7.798 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     8.317    soc_builder_basesoc_reset5
    SLICE_X56Y93         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.488    16.651    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.629    17.280    
                         clock uncertainty           -0.035    17.244    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)       -0.028    17.216    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.651ns = ( 16.651 - 10.000 ) 
    Source Clock Delay      (SCD):    7.280ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.758     7.280    soc_crg_clkin
    SLICE_X57Y93         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.456     7.736 r  FDCE_3/Q
                         net (fo=1, routed)           0.379     8.115    soc_builder_basesoc_reset3
    SLICE_X56Y93         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.488    16.651    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.607    17.258    
                         clock uncertainty           -0.035    17.222    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)       -0.031    17.191    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.191    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  9.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.709     2.298    soc_crg_clkin
    SLICE_X57Y93         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.141     2.439 r  FDCE_3/Q
                         net (fo=1, routed)           0.116     2.555    soc_builder_basesoc_reset3
    SLICE_X56Y93         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.830     2.956    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.644     2.311    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.059     2.370    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.709     2.298    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDCE (Prop_fdce_C_Q)         0.164     2.462 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.633    soc_builder_basesoc_reset5
    SLICE_X56Y93         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.830     2.956    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.657     2.298    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.063     2.361    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.709     2.298    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDCE (Prop_fdce_C_Q)         0.164     2.462 r  FDCE_4/Q
                         net (fo=1, routed)           0.170     2.633    soc_builder_basesoc_reset4
    SLICE_X56Y93         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.830     2.956    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.657     2.298    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.052     2.350    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.388%)  route 0.226ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.709     2.298    soc_crg_clkin
    SLICE_X57Y93         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.141     2.439 r  FDCE_2/Q
                         net (fo=1, routed)           0.226     2.666    soc_builder_basesoc_reset2
    SLICE_X57Y93         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.830     2.956    soc_crg_clkin
    SLICE_X57Y93         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.657     2.298    
    SLICE_X57Y93         FDCE (Hold_fdce_C_D)         0.066     2.364    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.415%)  route 0.232ns (58.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.709     2.298    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDCE (Prop_fdce_C_Q)         0.164     2.462 r  FDCE_6/Q
                         net (fo=1, routed)           0.232     2.694    soc_builder_basesoc_reset6
    SLICE_X56Y93         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.830     2.956    soc_crg_clkin
    SLICE_X56Y93         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.657     2.298    
    SLICE_X56Y93         FDCE (Hold_fdce_C_D)         0.063     2.361    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.479%)  route 0.326ns (66.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.972     2.561    soc_crg_clkin
    SLICE_X66Y94         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDCE (Prop_fdce_C_Q)         0.164     2.725 r  FDCE/Q
                         net (fo=1, routed)           0.326     3.051    soc_builder_basesoc_reset0
    SLICE_X62Y94         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.052     3.177    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.657     2.520    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.087     2.607    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.407%)  route 0.327ns (66.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.910     2.499    soc_crg_clkin
    SLICE_X62Y94         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.164     2.663 r  FDCE_1/Q
                         net (fo=1, routed)           0.327     2.990    soc_builder_basesoc_reset1
    SLICE_X57Y93         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.830     2.956    soc_crg_clkin
    SLICE_X57Y93         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.636     2.319    
    SLICE_X57Y93         FDCE (Hold_fdce_C_D)         0.070     2.389    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.601    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X66Y94    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X62Y94    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y93    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y93    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y93    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y93    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y93    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y93    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y94    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y94    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y93    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y93    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y93    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y93    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y94    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X66Y94    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X62Y94    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y93    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y93    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y93    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y93    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.470ns  (logic 19.678ns (60.603%)  route 12.792ns (39.397%))
  Logic Levels:           54  (CARRY4=37 DSP48E1=3 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.315ns = ( 43.649 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.509 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[1]
                         net (fo=5, routed)           0.807    40.316    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[25]
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.306    40.622 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8/O
                         net (fo=1, routed)           0.000    40.622    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.154 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.180    42.334    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.124    42.458 f  Cfu/CONV_1D/QUANT/ret[0]_i_3/O
                         net (fo=1, routed)           0.433    42.891    VexRiscv/ret_reg[0]_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I0_O)        0.124    43.015 r  VexRiscv/ret[0]_i_2/O
                         net (fo=1, routed)           0.493    43.508    VexRiscv/ret[0]_i_2_n_0
    SLICE_X64Y67         LUT3 (Prop_lut3_I0_O)        0.124    43.632 r  VexRiscv/CONV_1D/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    43.632    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X64Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.501    43.649    Cfu/CONV_1D/out
    SLICE_X64Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.806    44.455    
                         clock uncertainty           -0.080    44.375    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)        0.029    44.404    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         44.404    
                         arrival time                         -43.632    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.411ns
    Source Clock Delay      (SCD):    11.258ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.717    11.258    sys_clk
    SLICE_X84Y68         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y68         FDPE (Prop_fdpe_C_Q)         0.518    11.776 r  FDPE/Q
                         net (fo=1, routed)           0.190    11.966    soc_builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X84Y68         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     7.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     7.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559     8.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.805 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    10.723    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.814 r  BUFG/O
                         net (fo=4732, routed)        1.597    12.411    sys_clk
    SLICE_X84Y68         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.846    13.258    
                         clock uncertainty           -0.080    13.178    
    SLICE_X84Y68         FDPE (Setup_fdpe_C_D)       -0.016    13.162    FDPE_1
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.804ns  (logic 19.533ns (61.418%)  route 12.271ns (38.582%))
  Logic Levels:           54  (CARRY4=38 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.315ns = ( 43.649 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.303 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.303    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.618 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[3]
                         net (fo=5, routed)           0.738    40.356    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[31]
    SLICE_X65Y69         LUT4 (Prop_lut4_I1_O)        0.307    40.663 r  Cfu/CONV_1D/QUANT/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.663    Cfu/CONV_1D/QUANT/i__carry__2_i_5_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.064 r  Cfu/CONV_1D/QUANT/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.172    42.235    Cfu/CONV_1D/QUANT/p_0_in
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.124    42.359 r  Cfu/CONV_1D/QUANT/ret[2]_i_2/O
                         net (fo=1, routed)           0.482    42.841    VexRiscv/ret_reg[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    42.965 r  VexRiscv/CONV_1D/ret[2]_i_1/O
                         net (fo=1, routed)           0.000    42.965    Cfu/CONV_1D/ret_reg[2]_0
    SLICE_X64Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.501    43.649    Cfu/CONV_1D/out
    SLICE_X64Y67         FDRE                                         r  Cfu/CONV_1D/ret_reg[2]/C
                         clock pessimism              0.806    44.455    
                         clock uncertainty           -0.080    44.375    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)        0.031    44.406    Cfu/CONV_1D/ret_reg[2]
  -------------------------------------------------------------------
                         required time                         44.406    
                         arrival time                         -42.965    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.439ns  (logic 19.430ns (61.802%)  route 12.009ns (38.198%))
  Logic Levels:           52  (CARRY4=37 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.316ns = ( 43.650 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.509 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[1]
                         net (fo=5, routed)           0.807    40.316    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[25]
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.306    40.622 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8/O
                         net (fo=1, routed)           0.000    40.622    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.154 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.323    42.477    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X67Y66         LUT6 (Prop_lut6_I2_O)        0.124    42.601 r  Cfu/CONV_1D/QUANT/ret[1]_i_1/O
                         net (fo=1, routed)           0.000    42.601    Cfu/CONV_1D/QUANT_n_30
    SLICE_X67Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.502    43.650    Cfu/CONV_1D/out
    SLICE_X67Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/C
                         clock pessimism              0.806    44.456    
                         clock uncertainty           -0.080    44.376    
    SLICE_X67Y66         FDRE (Setup_fdre_C_D)        0.029    44.405    Cfu/CONV_1D/ret_reg[1]
  -------------------------------------------------------------------
                         required time                         44.405    
                         arrival time                         -42.601    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.308ns  (logic 19.430ns (62.062%)  route 11.878ns (37.938%))
  Logic Levels:           52  (CARRY4=37 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.316ns = ( 43.650 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.509 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[1]
                         net (fo=5, routed)           0.807    40.316    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[25]
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.306    40.622 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8/O
                         net (fo=1, routed)           0.000    40.622    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.154 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.191    42.345    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X67Y66         LUT6 (Prop_lut6_I2_O)        0.124    42.469 r  Cfu/CONV_1D/QUANT/ret[5]_i_1/O
                         net (fo=1, routed)           0.000    42.469    Cfu/CONV_1D/QUANT_n_26
    SLICE_X67Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.502    43.650    Cfu/CONV_1D/out
    SLICE_X67Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/C
                         clock pessimism              0.806    44.456    
                         clock uncertainty           -0.080    44.376    
    SLICE_X67Y66         FDRE (Setup_fdre_C_D)        0.031    44.407    Cfu/CONV_1D/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         44.407    
                         arrival time                         -42.469    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.285ns  (logic 19.430ns (62.107%)  route 11.855ns (37.893%))
  Logic Levels:           52  (CARRY4=37 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.313ns = ( 43.647 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.509 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[1]
                         net (fo=5, routed)           0.807    40.316    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[25]
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.306    40.622 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8/O
                         net (fo=1, routed)           0.000    40.622    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.154 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.169    42.323    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X64Y68         LUT6 (Prop_lut6_I2_O)        0.124    42.447 r  Cfu/CONV_1D/QUANT/ret[8]_i_1/O
                         net (fo=1, routed)           0.000    42.447    Cfu/CONV_1D/QUANT_n_23
    SLICE_X64Y68         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.499    43.647    Cfu/CONV_1D/out
    SLICE_X64Y68         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/C
                         clock pessimism              0.806    44.453    
                         clock uncertainty           -0.080    44.373    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.031    44.404    Cfu/CONV_1D/ret_reg[8]
  -------------------------------------------------------------------
                         required time                         44.404    
                         arrival time                         -42.447    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.274ns  (logic 19.430ns (62.129%)  route 11.844ns (37.871%))
  Logic Levels:           52  (CARRY4=37 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.316ns = ( 43.650 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.509 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[1]
                         net (fo=5, routed)           0.807    40.316    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[25]
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.306    40.622 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8/O
                         net (fo=1, routed)           0.000    40.622    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.154 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.157    42.311    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X67Y66         LUT6 (Prop_lut6_I2_O)        0.124    42.435 r  Cfu/CONV_1D/QUANT/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    42.435    Cfu/CONV_1D/QUANT_n_25
    SLICE_X67Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.502    43.650    Cfu/CONV_1D/out
    SLICE_X67Y66         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C
                         clock pessimism              0.806    44.456    
                         clock uncertainty           -0.080    44.376    
    SLICE_X67Y66         FDRE (Setup_fdre_C_D)        0.031    44.407    Cfu/CONV_1D/ret_reg[6]
  -------------------------------------------------------------------
                         required time                         44.407    
                         arrival time                         -42.435    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.187ns  (logic 19.430ns (62.302%)  route 11.757ns (37.698%))
  Logic Levels:           52  (CARRY4=37 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.312ns = ( 43.646 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.509 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[1]
                         net (fo=5, routed)           0.807    40.316    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[25]
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.306    40.622 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8/O
                         net (fo=1, routed)           0.000    40.622    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.154 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.070    42.224    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    42.348 r  Cfu/CONV_1D/QUANT/ret[18]_i_1/O
                         net (fo=1, routed)           0.000    42.348    Cfu/CONV_1D/QUANT_n_13
    SLICE_X68Y69         FDRE                                         r  Cfu/CONV_1D/ret_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.498    43.646    Cfu/CONV_1D/out
    SLICE_X68Y69         FDRE                                         r  Cfu/CONV_1D/ret_reg[18]/C
                         clock pessimism              0.806    44.452    
                         clock uncertainty           -0.080    44.372    
    SLICE_X68Y69         FDRE (Setup_fdre_C_D)        0.029    44.401    Cfu/CONV_1D/ret_reg[18]
  -------------------------------------------------------------------
                         required time                         44.401    
                         arrival time                         -42.348    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.176ns  (logic 19.430ns (62.324%)  route 11.746ns (37.676%))
  Logic Levels:           52  (CARRY4=37 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.312ns = ( 43.646 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.509 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[1]
                         net (fo=5, routed)           0.807    40.316    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[25]
    SLICE_X67Y70         LUT4 (Prop_lut4_I1_O)        0.306    40.622 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8/O
                         net (fo=1, routed)           0.000    40.622    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_8_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.154 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.059    42.213    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X68Y69         LUT6 (Prop_lut6_I2_O)        0.124    42.337 r  Cfu/CONV_1D/QUANT/ret[21]_i_1/O
                         net (fo=1, routed)           0.000    42.337    Cfu/CONV_1D/QUANT_n_10
    SLICE_X68Y69         FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.498    43.646    Cfu/CONV_1D/out
    SLICE_X68Y69         FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/C
                         clock pessimism              0.806    44.452    
                         clock uncertainty           -0.080    44.372    
    SLICE_X68Y69         FDRE (Setup_fdre_C_D)        0.031    44.403    Cfu/CONV_1D/ret_reg[21]
  -------------------------------------------------------------------
                         required time                         44.403    
                         arrival time                         -42.337    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.220ns  (logic 19.409ns (62.168%)  route 11.811ns (37.832%))
  Logic Levels:           53  (CARRY4=38 DSP48E1=3 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.312ns = ( 43.646 - 33.333 ) 
    Source Clock Delay      (SCD):    11.162ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.621    11.162    Cfu/CONV_1D/out
    SLICE_X56Y61         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.518    11.680 f  Cfu/CONV_1D/output_shift_reg[0]/Q
                         net (fo=134, routed)         0.748    12.428    Cfu/CONV_1D/QUANT/op1_i_22_0[0]
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.552 r  Cfu/CONV_1D/QUANT/left_shift1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.552    Cfu/CONV_1D/QUANT/left_shift1_carry_i_8_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.065 r  Cfu/CONV_1D/QUANT/left_shift1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.065    Cfu/CONV_1D/QUANT/left_shift1_carry_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  Cfu/CONV_1D/QUANT/left_shift1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.182    Cfu/CONV_1D/QUANT/left_shift1_carry__0_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.299 r  Cfu/CONV_1D/QUANT/left_shift1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.299    Cfu/CONV_1D/QUANT/left_shift1_carry__1_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  Cfu/CONV_1D/QUANT/left_shift1_carry__2/CO[3]
                         net (fo=198, routed)         1.225    14.641    Cfu/CONV_1D/QUANT/left_shift1
    SLICE_X55Y62         LUT5 (Prop_lut5_I3_O)        0.118    14.759 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.787    15.545    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.318    15.863 r  Cfu/CONV_1D/QUANT/op1__3_i_6/O
                         net (fo=2, routed)           0.826    16.689    Cfu/CONV_1D/QUANT/op1__3_i_6_n_0
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.055    20.744 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.746    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.459 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.461    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    23.979 r  Cfu/CONV_1D/QUANT/op1__5/P[18]
                         net (fo=2, routed)           1.239    25.218    Cfu/CONV_1D/QUANT/p_2_in[35]
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.124    25.342 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_2/O
                         net (fo=1, routed)           0.000    25.342    Cfu/CONV_1D/QUANT/op1__1_carry_i_2_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.740 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    25.740    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.854 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.854    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.968 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.968    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.082 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.082    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.321 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/O[2]
                         net (fo=3, routed)           1.000    27.321    Cfu/CONV_1D/QUANT/a[19]
    SLICE_X60Y61         LUT4 (Prop_lut4_I3_O)        0.302    27.623 r  Cfu/CONV_1D/QUANT/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    27.623    Cfu/CONV_1D/QUANT/i__carry__3_i_3_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.156 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.156    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.313 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.974    29.286    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I2_O)        0.332    29.618 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_4/O
                         net (fo=1, routed)           0.000    29.618    Cfu/CONV_1D/QUANT/SRDHM_ret[0]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.150 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.150    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.264    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.378    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.492 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.492    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.606 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.606    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.720 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.720    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.834    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.147 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.884    32.032    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X66Y59         LUT2 (Prop_lut2_I1_O)        0.306    32.338 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.338    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.851 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.851    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.968 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.968    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.085 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.202 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.202    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.319 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.319    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.642 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.652    34.293    Cfu/CONV_1D/QUANT/RDBP/threshold__0[21]
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.306    34.599 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4/O
                         net (fo=1, routed)           0.000    34.599    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_4_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.149 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.149    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.263 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.263    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.377 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.858    36.235    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    36.359 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.359    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.872 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.872    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.989 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.989    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.106 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.106    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.223 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.223    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.340 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.340    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.663 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.684    38.347    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.306    38.653 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    38.653    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.186 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.186    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.303 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.303    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.618 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[3]
                         net (fo=5, routed)           0.738    40.356    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[31]
    SLICE_X65Y69         LUT4 (Prop_lut4_I1_O)        0.307    40.663 r  Cfu/CONV_1D/QUANT/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.663    Cfu/CONV_1D/QUANT/i__carry__2_i_5_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.064 r  Cfu/CONV_1D/QUANT/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.194    42.258    Cfu/CONV_1D/QUANT/p_0_in
    SLICE_X66Y70         LUT6 (Prop_lut6_I4_O)        0.124    42.382 r  Cfu/CONV_1D/QUANT/ret[30]_i_1/O
                         net (fo=1, routed)           0.000    42.382    Cfu/CONV_1D/QUANT_n_1
    SLICE_X66Y70         FDRE                                         r  Cfu/CONV_1D/ret_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.559    40.055    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.138 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.056    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.147 r  BUFG/O
                         net (fo=4732, routed)        1.498    43.646    Cfu/CONV_1D/out
    SLICE_X66Y70         FDRE                                         r  Cfu/CONV_1D/ret_reg[30]/C
                         clock pessimism              0.806    44.452    
                         clock uncertainty           -0.080    44.372    
    SLICE_X66Y70         FDRE (Setup_fdre_C_D)        0.079    44.451    Cfu/CONV_1D/ret_reg[30]
  -------------------------------------------------------------------
                         required time                         44.451    
                         arrival time                         -42.382    
  -------------------------------------------------------------------
                         slack                                  2.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_rx_phase_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_rx_phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.686ns
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.565     3.702    sys_clk
    SLICE_X59Y99         FDRE                                         r  soc_basesoc_rx_phase_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     3.843 r  soc_basesoc_rx_phase_reg[21]/Q
                         net (fo=2, routed)           0.067     3.910    soc_basesoc_rx_phase[21]
    SLICE_X59Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     4.057 r  soc_basesoc_rx_phase_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.058    soc_basesoc_rx_phase_reg[23]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.112 r  soc_basesoc_rx_phase_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.112    soc_basesoc_rx_phase0[24]
    SLICE_X59Y100        FDRE                                         r  soc_basesoc_rx_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.833     4.686    sys_clk
    SLICE_X59Y100        FDRE                                         r  soc_basesoc_rx_phase_reg[24]/C
                         clock pessimism             -0.715     3.971    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105     4.076    soc_basesoc_rx_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_tx_phase_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_tx_phase_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.686ns
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.565     3.702    sys_clk
    SLICE_X61Y99         FDSE                                         r  soc_basesoc_tx_phase_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.141     3.843 r  soc_basesoc_tx_phase_reg[17]/Q
                         net (fo=2, routed)           0.067     3.910    soc_basesoc_tx_phase[17]
    SLICE_X61Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     4.057 r  soc_basesoc_tx_phase_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.058    soc_basesoc_tx_phase_reg[19]_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.112 r  soc_basesoc_tx_phase_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.112    soc_basesoc_tx_phase0[20]
    SLICE_X61Y100        FDSE                                         r  soc_basesoc_tx_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.833     4.686    sys_clk
    SLICE_X61Y100        FDSE                                         r  soc_basesoc_tx_phase_reg[20]/C
                         clock pessimism             -0.715     3.971    
    SLICE_X61Y100        FDSE (Hold_fdse_C_D)         0.105     4.076    soc_basesoc_tx_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_rx_phase_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_rx_phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.686ns
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.565     3.702    sys_clk
    SLICE_X59Y99         FDRE                                         r  soc_basesoc_rx_phase_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     3.843 r  soc_basesoc_rx_phase_reg[21]/Q
                         net (fo=2, routed)           0.067     3.910    soc_basesoc_rx_phase[21]
    SLICE_X59Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     4.057 r  soc_basesoc_rx_phase_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.058    soc_basesoc_rx_phase_reg[23]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     4.123 r  soc_basesoc_rx_phase_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.123    soc_basesoc_rx_phase0[26]
    SLICE_X59Y100        FDRE                                         r  soc_basesoc_rx_phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.833     4.686    sys_clk
    SLICE_X59Y100        FDRE                                         r  soc_basesoc_rx_phase_reg[26]/C
                         clock pessimism             -0.715     3.971    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105     4.076    soc_basesoc_rx_phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_tx_phase_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_tx_phase_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.686ns
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.565     3.702    sys_clk
    SLICE_X61Y99         FDSE                                         r  soc_basesoc_tx_phase_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.141     3.843 r  soc_basesoc_tx_phase_reg[17]/Q
                         net (fo=2, routed)           0.067     3.910    soc_basesoc_tx_phase[17]
    SLICE_X61Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     4.057 r  soc_basesoc_tx_phase_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.058    soc_basesoc_tx_phase_reg[19]_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     4.123 r  soc_basesoc_tx_phase_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.123    soc_basesoc_tx_phase0[22]
    SLICE_X61Y100        FDRE                                         r  soc_basesoc_tx_phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.833     4.686    sys_clk
    SLICE_X61Y100        FDRE                                         r  soc_basesoc_tx_phase_reg[22]/C
                         clock pessimism             -0.715     3.971    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     4.076    soc_basesoc_tx_phase_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.566     3.703    sys_clk
    SLICE_X67Y96         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     3.844 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.073    storage_reg_0_15_6_9/ADDRD0
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.838     4.690    storage_reg_0_15_6_9/WCLK
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.974     3.716    
    SLICE_X66Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.026    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.566     3.703    sys_clk
    SLICE_X67Y96         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     3.844 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.073    storage_reg_0_15_6_9/ADDRD0
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.838     4.690    storage_reg_0_15_6_9/WCLK
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.974     3.716    
    SLICE_X66Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.026    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.566     3.703    sys_clk
    SLICE_X67Y96         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     3.844 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.073    storage_reg_0_15_6_9/ADDRD0
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.838     4.690    storage_reg_0_15_6_9/WCLK
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.974     3.716    
    SLICE_X66Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.026    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.566     3.703    sys_clk
    SLICE_X67Y96         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     3.844 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.073    storage_reg_0_15_6_9/ADDRD0
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.838     4.690    storage_reg_0_15_6_9/WCLK
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.974     3.716    
    SLICE_X66Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.026    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.566     3.703    sys_clk
    SLICE_X67Y96         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     3.844 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.073    storage_reg_0_15_6_9/ADDRD0
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.838     4.690    storage_reg_0_15_6_9/WCLK
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.974     3.716    
    SLICE_X66Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.026    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.566     3.703    sys_clk
    SLICE_X67Y96         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     3.844 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.229     4.073    storage_reg_0_15_6_9/ADDRD0
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.838     4.690    storage_reg_0_15_6_9/WCLK
    SLICE_X66Y96         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.974     3.716    
    SLICE_X66Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.026    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X1Y27     Cfu/CONV_1D/QUANT/ad_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y26     Cfu/CONV_1D/QUANT/bc_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y32     Cfu/CONV_1D/QUANT/ad_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y25     Cfu/CONV_1D/QUANT/bc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y28     Cfu/CONV_1D/QUANT/bd_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y23     Cfu/CONV_1D/QUANT/bd_r_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y16    Cfu/CONV_1D/filter_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y16    Cfu/CONV_1D/filter_buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y17    Cfu/CONV_1D/input_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y17    Cfu/CONV_1D/input_buffer_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y97    storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.413ns
    Source Clock Delay      (SCD):    11.260ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.719    11.260    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDPE (Prop_fdpe_C_Q)         0.518    11.778 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    11.968    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X84Y67         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     7.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     7.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559     8.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.814 r  BUFG_4/O
                         net (fo=8, routed)           1.599    12.413    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.846    13.260    
                         clock uncertainty           -0.061    13.198    
    SLICE_X84Y67         FDPE (Setup_fdpe_C_D)       -0.016    13.182    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.294%)  route 1.346ns (67.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.263ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.263    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.518    11.781 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.346    13.127    soc_crg_reset_counter[0]
    SLICE_X88Y66         LUT1 (Prop_lut1_I0_O)        0.124    13.251 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    13.251    soc_crg_reset_counter0[0]
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.846    16.263    
                         clock uncertainty           -0.061    16.201    
    SLICE_X88Y66         FDSE (Setup_fdse_C_D)        0.077    16.278    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.278    
                         arrival time                         -13.251    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.642ns (32.343%)  route 1.343ns (67.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.263ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.263    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.518    11.781 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.343    13.124    soc_crg_reset_counter[0]
    SLICE_X88Y66         LUT3 (Prop_lut3_I1_O)        0.124    13.248 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.248    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.846    16.263    
                         clock uncertainty           -0.061    16.201    
    SLICE_X88Y66         FDSE (Setup_fdse_C_D)        0.081    16.282    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.282    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.668ns (33.168%)  route 1.346ns (66.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.263ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.263    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.518    11.781 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.346    13.127    soc_crg_reset_counter[0]
    SLICE_X88Y66         LUT2 (Prop_lut2_I0_O)        0.150    13.277 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.277    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.846    16.263    
                         clock uncertainty           -0.061    16.201    
    SLICE_X88Y66         FDSE (Setup_fdse_C_D)        0.118    16.319    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.668ns (33.218%)  route 1.343ns (66.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.263ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.263    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.518    11.781 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.343    13.124    soc_crg_reset_counter[0]
    SLICE_X88Y66         LUT4 (Prop_lut4_I1_O)        0.150    13.274 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    13.274    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.846    16.263    
                         clock uncertainty           -0.061    16.201    
    SLICE_X88Y66         FDSE (Setup_fdse_C_D)        0.118    16.319    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.319    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.263ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.263    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.518    11.781 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    12.664    soc_crg_reset_counter[2]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.124    12.788 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.977    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.846    16.263    
                         clock uncertainty           -0.061    16.201    
    SLICE_X88Y66         FDSE (Setup_fdse_C_CE)      -0.169    16.032    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.263ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.263    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.518    11.781 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    12.664    soc_crg_reset_counter[2]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.124    12.788 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.977    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.846    16.263    
                         clock uncertainty           -0.061    16.201    
    SLICE_X88Y66         FDSE (Setup_fdse_C_CE)      -0.169    16.032    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.263ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.263    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.518    11.781 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    12.664    soc_crg_reset_counter[2]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.124    12.788 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.977    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.846    16.263    
                         clock uncertainty           -0.061    16.201    
    SLICE_X88Y66         FDSE (Setup_fdse_C_CE)      -0.169    16.032    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.642ns (37.441%)  route 1.073ns (62.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.263ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.263    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.518    11.781 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883    12.664    soc_crg_reset_counter[2]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.124    12.788 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    12.977    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.846    16.263    
                         clock uncertainty           -0.061    16.201    
    SLICE_X88Y66         FDSE (Setup_fdse_C_CE)      -0.169    16.032    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.032    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.478ns (42.851%)  route 0.637ns (57.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.416ns = ( 15.416 - 5.000 ) 
    Source Clock Delay      (SCD):    11.260ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_4/O
                         net (fo=8, routed)           1.719    11.260    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDPE (Prop_fdpe_C_Q)         0.478    11.738 r  FDPE_9/Q
                         net (fo=5, routed)           0.637    12.375    idelay_rst
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559    11.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.814 r  BUFG_4/O
                         net (fo=8, routed)           1.602    15.416    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.806    16.223    
                         clock uncertainty           -0.061    16.161    
    SLICE_X88Y66         FDSE (Setup_fdse_C_S)       -0.695    15.466    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.466    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  3.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.735    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDPE (Prop_fdpe_C_Q)         0.164     3.899 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.955    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X84Y67         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.720    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.985     3.735    
    SLICE_X84Y67         FDPE (Hold_fdpe_C_D)         0.060     3.795    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.425%)  route 0.130ns (34.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.735    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDPE (Prop_fdpe_C_Q)         0.148     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.130     4.013    idelay_rst
    SLICE_X88Y67         LUT6 (Prop_lut6_I5_O)        0.098     4.111 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.111    soc_crg_ic_reset_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.721    idelay_clk
    SLICE_X88Y67         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.949     3.772    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.120     3.892    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.781%)  route 0.175ns (45.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.737    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.164     3.901 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     4.076    soc_crg_reset_counter[2]
    SLICE_X88Y66         LUT4 (Prop_lut4_I0_O)        0.048     4.124 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.124    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.722    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.985     3.737    
    SLICE_X88Y66         FDSE (Hold_fdse_C_D)         0.131     3.868    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.428%)  route 0.175ns (45.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.737    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.164     3.901 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     4.076    soc_crg_reset_counter[2]
    SLICE_X88Y66         LUT3 (Prop_lut3_I2_O)        0.045     4.121 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.121    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.722    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.985     3.737    
    SLICE_X88Y66         FDSE (Hold_fdse_C_D)         0.121     3.858    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.858    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.423%)  route 0.247ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.735    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDPE (Prop_fdpe_C_Q)         0.148     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.247     4.130    idelay_rst
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.722    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.949     3.773    
    SLICE_X88Y66         FDSE (Hold_fdse_C_S)        -0.044     3.729    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.423%)  route 0.247ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.735    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDPE (Prop_fdpe_C_Q)         0.148     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.247     4.130    idelay_rst
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.722    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.949     3.773    
    SLICE_X88Y66         FDSE (Hold_fdse_C_S)        -0.044     3.729    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.423%)  route 0.247ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.735    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDPE (Prop_fdpe_C_Q)         0.148     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.247     4.130    idelay_rst
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.722    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.949     3.773    
    SLICE_X88Y66         FDSE (Hold_fdse_C_S)        -0.044     3.729    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.423%)  route 0.247ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.598     3.735    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDPE (Prop_fdpe_C_Q)         0.148     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.247     4.130    idelay_rst
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.722    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.949     3.773    
    SLICE_X88Y66         FDSE (Hold_fdse_C_S)        -0.044     3.729    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.737    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.148     3.885 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     4.009    soc_crg_reset_counter[3]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.099     4.108 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     4.163    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.722    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.985     3.737    
    SLICE_X88Y66         FDSE (Hold_fdse_C_CE)       -0.016     3.721    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.721    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.737ns
    Clock Pessimism Removal (CPR):    0.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.737    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDSE (Prop_fdse_C_Q)         0.148     3.885 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     4.009    soc_crg_reset_counter[3]
    SLICE_X88Y66         LUT4 (Prop_lut4_I3_O)        0.099     4.108 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     4.163    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.722    idelay_clk
    SLICE_X88Y66         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.985     3.737    
    SLICE_X88Y66         FDSE (Hold_fdse_C_CE)       -0.016     3.721    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.721    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X84Y67     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X84Y67     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y67     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y66     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y66     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y66     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y66     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y67     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y67     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y67     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y67     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y67     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y67     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y67     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X84Y67     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.442ns  (logic 0.580ns (40.226%)  route 0.862ns (59.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.135ns
    Source Clock Delay      (SCD):    11.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.631    11.172    sys_clk
    SLICE_X67Y94         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y94         FDRE (Prop_fdre_C_Q)         0.456    11.628 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.862    12.490    soc_basesoc_reset_re
    SLICE_X66Y94         LUT3 (Prop_lut3_I0_O)        0.124    12.614 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    12.614    soc_crg_reset
    SLICE_X66Y94         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.973     7.135    soc_crg_clkin
    SLICE_X66Y94         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.543%)  route 0.241ns (56.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.566     3.703    sys_clk
    SLICE_X68Y96         FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.141     3.844 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           0.241     4.085    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X66Y94         LUT3 (Prop_lut3_I1_O)        0.045     4.130 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.130    soc_crg_reset
    SLICE_X66Y94         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.125     3.250    soc_crg_clkin
    SLICE_X66Y94         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 0.124ns (3.030%)  route 3.969ns (96.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.995     2.995    PLLE2_ADV_n_8
    SLICE_X84Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.119 f  FDPE_i_1/O
                         net (fo=4, routed)           0.974     4.093    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y68         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559     6.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.805 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.723    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.814 r  BUFG/O
                         net (fo=4732, routed)        1.597    10.411    sys_clk
    SLICE_X84Y68         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 0.124ns (3.030%)  route 3.969ns (96.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.995     2.995    PLLE2_ADV_n_8
    SLICE_X84Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.119 f  FDPE_i_1/O
                         net (fo=4, routed)           0.974     4.093    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y68         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559     6.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.805 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.723    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.814 r  BUFG/O
                         net (fo=4732, routed)        1.597    10.411    sys_clk
    SLICE_X84Y68         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.045ns (2.560%)  route 1.713ns (97.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.345     1.345    PLLE2_ADV_n_8
    SLICE_X84Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.390 f  FDPE_i_1/O
                         net (fo=4, routed)           0.368     1.758    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y68         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.867     4.719    sys_clk
    SLICE_X84Y68         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.045ns (2.560%)  route 1.713ns (97.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.345     1.345    PLLE2_ADV_n_8
    SLICE_X84Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.390 f  FDPE_i_1/O
                         net (fo=4, routed)           0.368     1.758    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y68         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.867     4.719    sys_clk
    SLICE_X84Y68         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.306ns
    Source Clock Delay      (SCD):    11.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.612    11.152    sys_clk
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518    11.670 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    11.860    soc_builder_regs0
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559     6.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.805 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.723    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.814 r  BUFG/O
                         net (fo=4732, routed)        1.492    10.306    sys_clk
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.683ns
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.561     3.698    sys_clk
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     3.862 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     3.918    soc_builder_regs0
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.830     4.683    sys_clk
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 0.124ns (3.261%)  route 3.679ns (96.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.995     2.995    PLLE2_ADV_n_8
    SLICE_X84Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.119 f  FDPE_i_1/O
                         net (fo=4, routed)           0.684     3.803    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y67         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559     6.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.814 r  BUFG_4/O
                         net (fo=8, routed)           1.599    10.413    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.803ns  (logic 0.124ns (3.261%)  route 3.679ns (96.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.995     2.995    PLLE2_ADV_n_8
    SLICE_X84Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.119 f  FDPE_i_1/O
                         net (fo=4, routed)           0.684     3.803    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y67         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559     6.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.805 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.723    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.814 r  BUFG_4/O
                         net (fo=8, routed)           1.599    10.413    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.045ns (2.738%)  route 1.599ns (97.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.345     1.345    PLLE2_ADV_n_8
    SLICE_X84Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.390 f  FDPE_i_1/O
                         net (fo=4, routed)           0.254     1.644    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y67         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.720    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.045ns (2.738%)  route 1.599ns (97.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.345     1.345    PLLE2_ADV_n_8
    SLICE_X84Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.390 f  FDPE_i_1/O
                         net (fo=4, routed)           0.254     1.644    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X84Y67         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG_4/O
                         net (fo=8, routed)           0.868     4.720    idelay_clk
    SLICE_X84Y67         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.521 f  clk100_inst/O
                         net (fo=9, routed)           1.822    12.344    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.432 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.446    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.449 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.454    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 4.519ns (43.956%)  route 5.762ns (56.044%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.632    11.173    sys_clk
    SLICE_X65Y98         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.419    11.592 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.824    12.416    soc_mode
    SLICE_X65Y99         LUT3 (Prop_lut3_I2_O)        0.324    12.740 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.938    17.678    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.776    21.454 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    21.454    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.960ns  (logic 4.292ns (43.093%)  route 5.668ns (56.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.632    11.173    sys_clk
    SLICE_X65Y98         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.419    11.592 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.823    12.415    soc_mode
    SLICE_X65Y99         LUT3 (Prop_lut3_I2_O)        0.296    12.711 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.844    17.556    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.133 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    21.133    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.183ns  (logic 3.979ns (43.324%)  route 5.205ns (56.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.631    11.172    sys_clk
    SLICE_X63Y99         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDSE (Prop_fdse_C_Q)         0.456    11.628 r  serial_tx_reg/Q
                         net (fo=1, routed)           5.205    16.832    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    20.355 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    20.355    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.904ns  (logic 4.091ns (51.756%)  route 3.813ns (48.244%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.632    11.173    sys_clk
    SLICE_X65Y99         FDRE                                         r  soc_chaser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.456    11.629 r  soc_chaser_reg[1]/Q
                         net (fo=2, routed)           1.279    12.908    soc_chaser[1]
    SLICE_X65Y99         LUT3 (Prop_lut3_I1_O)        0.124    13.032 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.534    15.566    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    19.076 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    19.076    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 4.343ns (55.096%)  route 3.539ns (44.904%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.632    11.173    sys_clk
    SLICE_X65Y99         FDRE                                         r  soc_chaser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.456    11.629 r  soc_chaser_reg[0]/Q
                         net (fo=2, routed)           0.819    12.448    soc_chaser[0]
    SLICE_X65Y98         LUT3 (Prop_lut3_I1_O)        0.154    12.602 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.720    15.322    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.733    19.055 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    19.055    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 3.921ns (56.744%)  route 2.989ns (43.256%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.717    11.257    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.456    11.713 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.988    14.701    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.803 r  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    15.804    IOBUF_9/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.167 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    18.167    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 3.921ns (58.028%)  route 2.836ns (41.972%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.717    11.257    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.456    11.713 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.835    14.548    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.650 r  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    15.651    IOBUF_13/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.014 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    18.014    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 3.921ns (59.466%)  route 2.673ns (40.534%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.717    11.257    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.456    11.713 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.672    14.385    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.487 r  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001    15.488    IOBUF_15/T
    R3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.851 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    17.851    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.570ns  (logic 3.921ns (59.679%)  route 2.649ns (40.321%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.717    11.257    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.456    11.713 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.648    14.361    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.463 r  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    15.464    IOBUF_11/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.827 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    17.827    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.430ns  (logic 3.921ns (60.978%)  route 2.509ns (39.022%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG/O
                         net (fo=4732, routed)        1.717    11.257    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.456    11.713 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.508    14.221    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.323 r  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    15.324    IOBUF_8/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.687 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    17.687    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.697ns (64.688%)  route 0.380ns (35.312%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.379     4.260    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.610 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.611    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.817 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.817    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 0.696ns (64.552%)  route 0.382ns (35.448%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.381     4.262    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.612 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.613    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     4.818 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.818    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.089ns  (logic 0.708ns (64.940%)  route 0.382ns (35.060%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.381     4.262    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.612 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.613    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     4.830 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.830    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.121ns  (logic 0.688ns (61.336%)  route 0.433ns (38.664%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.432     4.313    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.663 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.664    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.861 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.861    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.136ns  (logic 0.687ns (60.485%)  route 0.449ns (39.515%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.448     4.329    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.679 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.680    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.876 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.876    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.696ns (54.290%)  route 0.586ns (45.710%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.585     4.466    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.816 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.817    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     5.022 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     5.022    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.326ns  (logic 0.676ns (51.032%)  route 0.649ns (48.968%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.648     4.529    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.879 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.880    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     5.066 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.066    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.333ns  (logic 0.692ns (51.891%)  route 0.641ns (48.109%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.640     4.521    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.871 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.872    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     5.073 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     5.073    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.391ns  (logic 0.731ns (52.530%)  route 0.660ns (47.470%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.659     4.540    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.890 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.891    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.131 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.131    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.391ns  (logic 0.731ns (52.540%)  route 0.660ns (47.459%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG/O
                         net (fo=4732, routed)        0.603     3.740    sys_clk
    SLICE_X82Y101        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141     3.881 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.659     4.540    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.890 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.891    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.131 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.131    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    25.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    25.521 f  clk100_inst/O
                         net (fo=9, routed)           1.822    27.344    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.432 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.444    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.540 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.555    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.099 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.099    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.892    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.136 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.136    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.276    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.828 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    11.829    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.192 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.192    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.275    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.827 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    11.828    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.191 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.191    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.275    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.827 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    11.828    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.191 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.191    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.274    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.826 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    11.827    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.190 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.190    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.274    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.826 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    11.827    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.190 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.190    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.273    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.825 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    11.826    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.189 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.189    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.273    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.825 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    11.826    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.189 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.189    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.273    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.825 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    11.826    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.189 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.189    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.270    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.822 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    11.823    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.186 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.186    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.822     7.344    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.432 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.444    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.540 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.269    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.821 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    11.822    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.185 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.185    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.733    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.925 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.926    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.111 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.111    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.733    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.925 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     3.926    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.122 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.122    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.734    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.926 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.927    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.123 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.123    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.734    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.926 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.927    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.123 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.123    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.733    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.925 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.926    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.124 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.124    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.733    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.925 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.926    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.127 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.127    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.733    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.925 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.926    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.131 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.131    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.735    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.927 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     3.928    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.134 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.134    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.727    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.919 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     3.920    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.144 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.144    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.727    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.919 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.920    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.145 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.145    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.481    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  clk100_inst/O
                         net (fo=9, routed)           1.822     9.427    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.515 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.528    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.624 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.357    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.909 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.910    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.273 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.273    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.481    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  clk100_inst/O
                         net (fo=9, routed)           1.822     9.427    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.515 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.528    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.624 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.357    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.909 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.910    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.272 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.272    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.481    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  clk100_inst/O
                         net (fo=9, routed)           1.822     9.427    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.515 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.528    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.624 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.350    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.902 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.903    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.266 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.266    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.481    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  clk100_inst/O
                         net (fo=9, routed)           1.822     9.427    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.515 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.528    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.624 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.350    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.902 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.903    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.265 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.265    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.809     4.482    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.532 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.195    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.221 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.816    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.008 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.009    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.214 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.214    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.809     4.482    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.532 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.195    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.221 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.816    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.008 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.009    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.226 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.226    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.809     4.482    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.532 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.195    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.221 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.813    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.005 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.006    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.246 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.246    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.809     4.482    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.532 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.195    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.221 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.813    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.005 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.006    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.246 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.246    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.897    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  clk100_inst/O
                         net (fo=9, routed)           1.822     9.844    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.932 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    11.944    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.040 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.449    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.809     2.399    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.449 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.111    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.137 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.642    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.631ns (38.463%)  route 2.610ns (61.537%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           2.610     4.117    cpu_reset_IBUF
    SLICE_X66Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.241 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.241    soc_crg_reset
    SLICE_X66Y94         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.973     7.135    soc_crg_clkin
    SLICE_X66Y94         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.320ns (21.687%)  route 1.155ns (78.313%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.155     1.430    cpu_reset_IBUF
    SLICE_X66Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.475 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.475    soc_crg_reset
    SLICE_X66Y94         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.125     3.250    soc_crg_clkin
    SLICE_X66Y94         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.526ns (26.956%)  route 4.136ns (73.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           4.136     5.663    serial_rx_IBUF
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.559     6.722    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.805 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.723    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.814 r  BUFG/O
                         net (fo=4732, routed)        1.492    10.306    sys_clk
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.294ns (14.186%)  route 1.777ns (85.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           1.777     2.071    serial_rx_IBUF
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.928     3.054    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.107 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.823    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.852 r  BUFG/O
                         net (fo=4732, routed)        0.830     4.683    sys_clk
    SLICE_X54Y102        FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.391ns = ( 14.557 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.557    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.397ns = ( 14.563 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.563    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.397ns = ( 14.563 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.563    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.398ns = ( 14.564 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.564    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.391ns = ( 14.557 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.557    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.388ns = ( 14.554 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.554    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.390ns = ( 14.556 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.556    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.390ns = ( 14.556 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.556    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.403ns = ( 14.569 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.569    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.401ns = ( 14.567 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.559    10.888    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.971 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.890    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.981 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.567    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 8.890 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.890    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 8.891 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.891    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 8.891 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.891    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 8.890 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.890    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 8.890 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.890    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 8.890 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.890    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 8.890 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.890    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 8.892 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.873     8.892    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 8.882 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.882    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 8.882 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.928     7.221    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.274 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.990    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.019 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.882    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





