{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368154834121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368154834123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 23:00:33 2013 " "Processing started: Thu May  9 23:00:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368154834123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368154834123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EISDSPProc -c EISDSPProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off EISDSPProc -c EISDSPProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368154834124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1368154834418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" { { "Info" "ISGN_ENTITY_NAME" "1 EISDSPProc " "Found entity 1: EISDSPProc" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368154834777 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(1244) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834782 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(1244) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834783 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(1244) " "Unrecognized synthesis attribute \"of\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834783 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(1244) " "Unrecognized synthesis attribute \"control\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834783 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(1244) " "Unrecognized synthesis attribute \"is\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834783 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(1924) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834786 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(1924) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834786 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(1924) " "Unrecognized synthesis attribute \"of\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834787 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(1924) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834787 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(1924) " "Unrecognized synthesis attribute \"is\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834787 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(2442) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834789 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(2442) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(2442) " "Unrecognized synthesis attribute \"of\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(2442) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(2442) " "Unrecognized synthesis attribute \"is\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(2962) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834793 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(2962) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834793 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(2962) " "Unrecognized synthesis attribute \"of\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834793 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(2962) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834793 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(2962) " "Unrecognized synthesis attribute \"is\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834793 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3480) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834796 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3480) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834796 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3480) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834796 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(3480) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834796 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3480) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834797 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3496) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834797 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(3496) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834797 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3496) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834797 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(3496) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834797 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3496) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834797 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block dft_top.v(3496) " "Unrecognized synthesis attribute \"block\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3520) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(3520) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3520) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(3520) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834798 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3520) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834799 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "distributed dft_top.v(3520) " "Unrecognized synthesis attribute \"distributed\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834799 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3721) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834800 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3721) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834800 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3721) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834800 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(3721) " "Unrecognized synthesis attribute \"control\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834800 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3721) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834800 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3891) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834801 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3891) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834801 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3891) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(3891) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3891) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3899) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3899) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3899) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(3899) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834803 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3899) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834803 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3909) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834803 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3909) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834803 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3909) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834803 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(3909) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834803 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3909) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3917) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3917) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3917) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(3917) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3917) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834804 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3982) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834805 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3982) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834805 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3982) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834805 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(3982) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834805 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3982) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834805 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4002) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834806 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4002) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834806 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4002) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834806 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4002) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834806 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4002) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834806 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4312) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4312) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4312) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(4312) " "Unrecognized synthesis attribute \"control\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4312) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4484) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834809 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4484) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834809 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4484) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834809 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(4484) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834810 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4484) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834810 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4494) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834810 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4494) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834810 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4494) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834810 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(4494) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834810 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4494) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4506) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4506) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4506) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(4506) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4506) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4516) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834812 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4516) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834812 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4516) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834812 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(4516) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834812 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4516) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834812 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4583) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4583) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4583) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4583) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4583) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4605) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4605) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4605) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4605) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4605) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834814 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4919) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4919) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4919) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(4919) " "Unrecognized synthesis attribute \"control\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4919) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834816 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5095) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834817 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5095) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834817 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5095) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834817 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(5095) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834817 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5095) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5109) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5109) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5109) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(5109) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834818 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5109) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5125) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5125) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5125) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(5125) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5125) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834819 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5139) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5139) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5139) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(5139) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5139) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834820 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5210) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5210) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5210) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5210) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834821 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5210) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5236) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5236) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5236) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5236) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5236) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834822 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5558) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5558) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5558) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(5558) " "Unrecognized synthesis attribute \"control\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5558) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834824 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5742) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834825 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5742) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834825 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5742) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(5742) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5742) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5764) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5764) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5764) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834826 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(5764) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834827 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5764) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834827 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5788) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834827 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5788) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834827 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5788) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834827 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(5788) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5788) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5810) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5810) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5810) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(5810) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834828 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5810) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5889) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5889) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5889) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834829 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5889) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5889) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5923) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5923) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5923) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5923) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834830 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5923) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834831 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6261) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6261) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6261) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834832 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(6261) " "Unrecognized synthesis attribute \"control\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6261) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834833 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6461) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6461) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6461) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(6461) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6461) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834834 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6499) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834835 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6499) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834835 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6499) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834835 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(6499) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834835 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6499) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834835 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6539) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6539) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6539) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(6539) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6539) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834836 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6577) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6577) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6577) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(6577) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6577) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834837 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6672) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6672) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6672) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(6672) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6672) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834838 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6722) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6722) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6722) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(6722) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6722) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834839 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7092) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834841 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7092) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834841 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7092) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834841 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(7092) " "Unrecognized synthesis attribute \"control\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834841 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7092) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834841 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7324) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834842 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7324) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7324) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(7324) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7324) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834843 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7394) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7394) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7394) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(7394) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7394) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7466) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7466) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7466) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(7466) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7466) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7536) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7536) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7536) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(7536) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7536) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7663) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7663) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7663) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834847 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(7663) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7663) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7745) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7745) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834848 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7745) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(7745) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7745) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834849 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8179) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8179) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8179) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(8179) " "Unrecognized synthesis attribute \"control\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8179) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834851 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8475) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8475) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8475) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(8475) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8475) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834853 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8609) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834854 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8609) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834855 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8609) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834855 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(8609) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834855 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8609) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834855 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8745) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834856 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8745) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834856 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8745) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834856 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(8745) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834856 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8745) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834857 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8879) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834857 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8879) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834858 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8879) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834858 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(8879) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834858 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8879) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834858 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9070) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834859 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9070) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834859 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9070) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834859 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(9070) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834859 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9070) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834859 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9216) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834860 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9216) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834860 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9216) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834860 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(9216) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834861 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9216) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834861 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9778) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834863 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9778) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834863 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9778) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834863 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(9778) " "Unrecognized synthesis attribute \"control\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834863 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9778) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834864 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10202) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834865 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10202) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834866 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10202) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834866 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(10202) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834866 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10202) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834866 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10464) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834868 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10464) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834868 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10464) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834868 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(10464) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834868 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10464) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834868 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10728) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834870 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10728) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834870 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10728) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834870 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(10728) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834870 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10728) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834870 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10990) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834872 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10990) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834872 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10990) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834872 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(10990) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834872 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10990) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834873 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(11309) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(11309) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(11309) " "Unrecognized synthesis attribute \"of\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(11309) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(11309) " "Unrecognized synthesis attribute \"is\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(11583) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834875 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(11583) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834875 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(11583) " "Unrecognized synthesis attribute \"of\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834876 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(11583) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834876 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(11583) " "Unrecognized synthesis attribute \"is\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834876 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(12401) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834879 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(12401) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834879 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(12401) " "Unrecognized synthesis attribute \"of\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834880 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(12401) " "Unrecognized synthesis attribute \"control\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834880 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(12401) " "Unrecognized synthesis attribute \"is\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834880 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(13081) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834883 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(13081) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834883 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(13081) " "Unrecognized synthesis attribute \"of\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834884 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(13081) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834884 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(13081) " "Unrecognized synthesis attribute \"is\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834884 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(13599) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(13599) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(13599) " "Unrecognized synthesis attribute \"of\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(13599) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(13599) " "Unrecognized synthesis attribute \"is\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834887 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(14119) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834890 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(14119) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834890 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(14119) " "Unrecognized synthesis attribute \"of\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834890 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(14119) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834890 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(14119) " "Unrecognized synthesis attribute \"is\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834890 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(14637) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834893 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(14637) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834893 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(14637) " "Unrecognized synthesis attribute \"of\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834893 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(14637) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834894 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(14637) " "Unrecognized synthesis attribute \"is\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834894 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(15212) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(15212) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(15212) " "Unrecognized synthesis attribute \"of\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(15212) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(15212) " "Unrecognized synthesis attribute \"is\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834896 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(15742) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834898 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(15742) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834898 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(15742) " "Unrecognized synthesis attribute \"of\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834898 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(15742) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834899 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(15742) " "Unrecognized synthesis attribute \"is\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834899 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(16560) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(16560) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(16560) " "Unrecognized synthesis attribute \"of\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834902 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(16560) " "Unrecognized synthesis attribute \"control\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834903 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(16560) " "Unrecognized synthesis attribute \"is\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834903 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(17240) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(17240) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(17240) " "Unrecognized synthesis attribute \"of\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(17240) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834906 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(17240) " "Unrecognized synthesis attribute \"is\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834907 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(17758) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834909 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(17758) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834909 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(17758) " "Unrecognized synthesis attribute \"of\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834909 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(17758) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834910 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(17758) " "Unrecognized synthesis attribute \"is\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834910 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(18278) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834912 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(18278) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834913 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(18278) " "Unrecognized synthesis attribute \"of\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834913 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(18278) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834913 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(18278) " "Unrecognized synthesis attribute \"is\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834913 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(18796) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834916 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(18796) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834916 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(18796) " "Unrecognized synthesis attribute \"of\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834916 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(18796) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834916 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(18796) " "Unrecognized synthesis attribute \"is\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154834916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_top.v 87 87 " "Found 87 design units, including 87 entities, in source file dft_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dft_top " "Found entity 1: dft_top" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "2 rc14469 " "Found entity 2: rc14469" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "3 swNet14467 " "Found entity 3: swNet14467" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "4 perm14467 " "Found entity 4: perm14467" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "5 memMod " "Found entity 5: memMod" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "6 memMod_dist " "Found entity 6: memMod_dist" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "7 shiftRegFIFO " "Found entity 7: shiftRegFIFO" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "8 nextReg " "Found entity 8: nextReg" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "9 codeBlock14471 " "Found entity 9: codeBlock14471" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "10 rc14551 " "Found entity 10: rc14551" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "11 swNet14549 " "Found entity 11: swNet14549" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "12 perm14549 " "Found entity 12: perm14549" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "13 DirSum_14726 " "Found entity 13: DirSum_14726" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "14 D36 " "Found entity 14: D36" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "15 D34 " "Found entity 15: D34" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "16 codeBlock14554 " "Found entity 16: codeBlock14554" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "17 codeBlock14729 " "Found entity 17: codeBlock14729" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "18 rc14809 " "Found entity 18: rc14809" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "19 swNet14807 " "Found entity 19: swNet14807" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "20 perm14807 " "Found entity 20: perm14807" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "21 DirSum_14992 " "Found entity 21: DirSum_14992" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "22 D32 " "Found entity 22: D32" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "23 D30 " "Found entity 23: D30" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "24 codeBlock14812 " "Found entity 24: codeBlock14812" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4612 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "25 codeBlock14995 " "Found entity 25: codeBlock14995" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "26 rc15075 " "Found entity 26: rc15075" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "27 swNet15073 " "Found entity 27: swNet15073" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "28 perm15073 " "Found entity 28: perm15073" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4938 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "29 DirSum_15274 " "Found entity 29: DirSum_15274" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "30 D28 " "Found entity 30: D28" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "31 D26 " "Found entity 31: D26" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "32 codeBlock15078 " "Found entity 32: codeBlock15078" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "33 codeBlock15277 " "Found entity 33: codeBlock15277" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "34 rc15357 " "Found entity 34: rc15357" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "35 swNet15355 " "Found entity 35: swNet15355" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "36 perm15355 " "Found entity 36: perm15355" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "37 DirSum_15588 " "Found entity 37: DirSum_15588" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5816 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "38 D24 " "Found entity 38: D24" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "39 D22 " "Found entity 39: D22" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "40 codeBlock15360 " "Found entity 40: codeBlock15360" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "41 codeBlock15591 " "Found entity 41: codeBlock15591" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "42 rc15671 " "Found entity 42: rc15671" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "43 swNet15669 " "Found entity 43: swNet15669" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "44 perm15669 " "Found entity 44: perm15669" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "45 DirSum_15966 " "Found entity 45: DirSum_15966" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "46 D20 " "Found entity 46: D20" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "47 D18 " "Found entity 47: D18" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "48 codeBlock15674 " "Found entity 48: codeBlock15674" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "49 codeBlock15969 " "Found entity 49: codeBlock15969" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6892 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "50 rc16049 " "Found entity 50: rc16049" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6965 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "51 swNet16047 " "Found entity 51: swNet16047" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "52 perm16047 " "Found entity 52: perm16047" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "53 DirSum_16472 " "Found entity 53: DirSum_16472" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "54 D16 " "Found entity 54: D16" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "55 D14 " "Found entity 55: D14" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "56 codeBlock16052 " "Found entity 56: codeBlock16052" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "57 codeBlock16475 " "Found entity 57: codeBlock16475" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "58 rc16555 " "Found entity 58: rc16555" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7988 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "59 swNet16553 " "Found entity 59: swNet16553" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "60 perm16553 " "Found entity 60: perm16553" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "61 DirSum_17234 " "Found entity 61: DirSum_17234" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "62 D10 " "Found entity 62: D10" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "63 D12 " "Found entity 63: D12" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "64 codeBlock16558 " "Found entity 64: codeBlock16558" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "65 codeBlock17237 " "Found entity 65: codeBlock17237" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "66 rc17317 " "Found entity 66: rc17317" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "67 swNet17315 " "Found entity 67: swNet17315" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "68 perm17315 " "Found entity 68: perm17315" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "69 DirSum_18508 " "Found entity 69: DirSum_18508" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "70 D8 " "Found entity 70: D8" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "71 D6 " "Found entity 71: D6" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "72 codeBlock17320 " "Found entity 72: codeBlock17320" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "73 codeBlock18511 " "Found entity 73: codeBlock18511" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "74 rc18591 " "Found entity 74: rc18591" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11826 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "75 swNet18589 " "Found entity 75: swNet18589" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "76 perm18589 " "Found entity 76: perm18589" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "77 DirSum_20805 " "Found entity 77: DirSum_20805" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "78 D4 " "Found entity 78: D4" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "79 D2 " "Found entity 79: D2" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "80 codeBlock18593 " "Found entity 80: codeBlock18593" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "81 codeBlock20808 " "Found entity 81: codeBlock20808" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "82 rc20888 " "Found entity 82: rc20888" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "83 swNet20886 " "Found entity 83: swNet20886" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "84 perm20886 " "Found entity 84: perm20886" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "85 multfix " "Found entity 85: multfix" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "86 addfxp " "Found entity 86: addfxp" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18827 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""} { "Info" "ISGN_ENTITY_NAME" "87 subfxp " "Found entity 87: subfxp" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368154834928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368154834935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/I2C_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368154834936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368154834938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368154834938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VOL EISDSP.v(103) " "Verilog HDL Implicit Net warning at EISDSP.v(103): created implicit net for \"VOL\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834939 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next EISDSP.v(113) " "Verilog HDL Implicit Net warning at EISDSP.v(113): created implicit net for \"next\"" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834939 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm0_d dft_top.v(1309) " "Verilog HDL Implicit Net warning at dft_top.v(1309): created implicit net for \"tm0_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834939 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm0_dd dft_top.v(1310) " "Verilog HDL Implicit Net warning at dft_top.v(1310): created implicit net for \"tm0_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1310 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm1_d dft_top.v(3786) " "Verilog HDL Implicit Net warning at dft_top.v(3786): created implicit net for \"tm1_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3786 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm1_dd dft_top.v(3787) " "Verilog HDL Implicit Net warning at dft_top.v(3787): created implicit net for \"tm1_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3787 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm6_d dft_top.v(4377) " "Verilog HDL Implicit Net warning at dft_top.v(4377): created implicit net for \"tm6_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm6_dd dft_top.v(4378) " "Verilog HDL Implicit Net warning at dft_top.v(4378): created implicit net for \"tm6_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834940 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm11_d dft_top.v(4984) " "Verilog HDL Implicit Net warning at dft_top.v(4984): created implicit net for \"tm11_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4984 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm11_dd dft_top.v(4985) " "Verilog HDL Implicit Net warning at dft_top.v(4985): created implicit net for \"tm11_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4985 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm16_d dft_top.v(5623) " "Verilog HDL Implicit Net warning at dft_top.v(5623): created implicit net for \"tm16_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5623 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm16_dd dft_top.v(5624) " "Verilog HDL Implicit Net warning at dft_top.v(5624): created implicit net for \"tm16_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5624 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm21_d dft_top.v(6326) " "Verilog HDL Implicit Net warning at dft_top.v(6326): created implicit net for \"tm21_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm21_dd dft_top.v(6327) " "Verilog HDL Implicit Net warning at dft_top.v(6327): created implicit net for \"tm21_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm26_d dft_top.v(7157) " "Verilog HDL Implicit Net warning at dft_top.v(7157): created implicit net for \"tm26_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm26_dd dft_top.v(7158) " "Verilog HDL Implicit Net warning at dft_top.v(7158): created implicit net for \"tm26_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm31_d dft_top.v(8244) " "Verilog HDL Implicit Net warning at dft_top.v(8244): created implicit net for \"tm31_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm31_dd dft_top.v(8245) " "Verilog HDL Implicit Net warning at dft_top.v(8245): created implicit net for \"tm31_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm36_d dft_top.v(9843) " "Verilog HDL Implicit Net warning at dft_top.v(9843): created implicit net for \"tm36_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9843 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834942 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm36_dd dft_top.v(9844) " "Verilog HDL Implicit Net warning at dft_top.v(9844): created implicit net for \"tm36_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9844 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm41_d dft_top.v(12466) " "Verilog HDL Implicit Net warning at dft_top.v(12466): created implicit net for \"tm41_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12466 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm41_dd dft_top.v(12467) " "Verilog HDL Implicit Net warning at dft_top.v(12467): created implicit net for \"tm41_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12467 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm46_d dft_top.v(16625) " "Verilog HDL Implicit Net warning at dft_top.v(16625): created implicit net for \"tm46_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16625 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm46_dd dft_top.v(16626) " "Verilog HDL Implicit Net warning at dft_top.v(16626): created implicit net for \"tm46_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16626 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1368154834943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EISDSPProc " "Elaborating entity \"EISDSPProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1368154835330 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 EISDSP.v(13) " "Output port \"HEX0\" at EISDSP.v(13) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835336 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 EISDSP.v(14) " "Output port \"HEX1\" at EISDSP.v(14) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835336 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 EISDSP.v(15) " "Output port \"HEX2\" at EISDSP.v(15) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835336 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 EISDSP.v(16) " "Output port \"HEX3\" at EISDSP.v(16) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835336 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG EISDSP.v(18) " "Output port \"LEDG\" at EISDSP.v(18) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR EISDSP.v(19) " "Output port \"LEDR\" at EISDSP.v(19) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR EISDSP.v(25) " "Output port \"DRAM_ADDR\" at EISDSP.v(25) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR EISDSP.v(38) " "Output port \"FL_ADDR\" at EISDSP.v(38) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR EISDSP.v(45) " "Output port \"SRAM_ADDR\" at EISDSP.v(45) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R EISDSP.v(70) " "Output port \"VGA_R\" at EISDSP.v(70) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G EISDSP.v(71) " "Output port \"VGA_G\" at EISDSP.v(71) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B EISDSP.v(72) " "Output port \"VGA_B\" at EISDSP.v(72) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD EISDSP.v(21) " "Output port \"UART_TXD\" at EISDSP.v(21) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM EISDSP.v(26) " "Output port \"DRAM_LDQM\" at EISDSP.v(26) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM EISDSP.v(27) " "Output port \"DRAM_UDQM\" at EISDSP.v(27) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N EISDSP.v(28) " "Output port \"DRAM_WE_N\" at EISDSP.v(28) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N EISDSP.v(29) " "Output port \"DRAM_CAS_N\" at EISDSP.v(29) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835337 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N EISDSP.v(30) " "Output port \"DRAM_RAS_N\" at EISDSP.v(30) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N EISDSP.v(31) " "Output port \"DRAM_CS_N\" at EISDSP.v(31) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 EISDSP.v(32) " "Output port \"DRAM_BA_0\" at EISDSP.v(32) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 EISDSP.v(33) " "Output port \"DRAM_BA_1\" at EISDSP.v(33) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK EISDSP.v(34) " "Output port \"DRAM_CLK\" at EISDSP.v(34) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE EISDSP.v(35) " "Output port \"DRAM_CKE\" at EISDSP.v(35) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N EISDSP.v(39) " "Output port \"FL_WE_N\" at EISDSP.v(39) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N EISDSP.v(40) " "Output port \"FL_RST_N\" at EISDSP.v(40) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N EISDSP.v(41) " "Output port \"FL_OE_N\" at EISDSP.v(41) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N EISDSP.v(42) " "Output port \"FL_CE_N\" at EISDSP.v(42) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N EISDSP.v(46) " "Output port \"SRAM_UB_N\" at EISDSP.v(46) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N EISDSP.v(47) " "Output port \"SRAM_LB_N\" at EISDSP.v(47) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N EISDSP.v(48) " "Output port \"SRAM_WE_N\" at EISDSP.v(48) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835338 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N EISDSP.v(49) " "Output port \"SRAM_CE_N\" at EISDSP.v(49) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835339 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N EISDSP.v(50) " "Output port \"SRAM_OE_N\" at EISDSP.v(50) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835339 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO EISDSP.v(66) " "Output port \"TDO\" at EISDSP.v(66) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835339 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS EISDSP.v(68) " "Output port \"VGA_HS\" at EISDSP.v(68) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835339 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS EISDSP.v(69) " "Output port \"VGA_VS\" at EISDSP.v(69) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835339 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACLRCK EISDSP.v(76) " "Output port \"AUD_DACLRCK\" at EISDSP.v(76) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835339 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT EISDSP.v(77) " "Output port \"AUD_DACDAT\" at EISDSP.v(77) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835339 "|EISDSPProc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK EISDSP.v(79) " "Output port \"AUD_XCK\" at EISDSP.v(79) has no driver" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1368154835339 "|EISDSPProc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "../ccorr/EISDSP.v" "u1" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368154835343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368154835345 "|EISDSPProc|I2C_AV_Config:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(103) " "Verilog HDL assignment warning at I2C_AV_Config.v(103): truncated value with size 32 to match size of target (4)" {  } { { "I2C_AV_Config.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/I2C_AV_Config.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368154835345 "|EISDSPProc|I2C_AV_Config:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368154835346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(37) " "Verilog HDL assignment warning at I2C_Controller.v(37): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/I2C_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368154835348 "|EISDSPProc|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(36) " "Verilog HDL assignment warning at I2C_Controller.v(36): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/I2C_Controller.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368154835348 "|EISDSPProc|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(49) " "Verilog HDL assignment warning at I2C_Controller.v(49): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/I2C_Controller.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368154835348 "|EISDSPProc|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:AC " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:AC\"" {  } { { "../ccorr/EISDSP.v" "AC" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368154835351 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "audio_codec.v(36) " "Verilog HDL Conditional Statement error at audio_codec.v(36): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 36 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "" 0 -1 1368154835353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_codec.v(59) " "Verilog HDL assignment warning at audio_codec.v(59): truncated value with size 32 to match size of target (6)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368154835354 "|EISDSPProc|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BIT_COUNTER audio_codec.v(34) " "Verilog HDL Always Construct warning at audio_codec.v(34): inferring latch(es) for variable \"BIT_COUNTER\", which holds its previous value in one or more paths through the always construct" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1368154835355 "|EISDSPProc|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mGO audio_codec.v(34) " "Verilog HDL Always Construct warning at audio_codec.v(34): inferring latch(es) for variable \"mGO\", which holds its previous value in one or more paths through the always construct" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1368154835355 "|EISDSPProc|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mRDY audio_codec.v(34) " "Verilog HDL Always Construct warning at audio_codec.v(34): inferring latch(es) for variable \"mRDY\", which holds its previous value in one or more paths through the always construct" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1368154835355 "|EISDSPProc|audio_codec:AC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oSAMPLE audio_codec.v(34) " "Verilog HDL Always Construct warning at audio_codec.v(34): inferring latch(es) for variable \"oSAMPLE\", which holds its previous value in one or more paths through the always construct" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1368154835356 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[47\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[47\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835366 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[46\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[46\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835366 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[45\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[45\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835366 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[44\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[44\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835367 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[43\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[43\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835367 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[42\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[42\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835367 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[41\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[41\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835367 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[40\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[40\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835367 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[39\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[39\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835368 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[38\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[38\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835368 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[37\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[37\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835368 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[36\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[36\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835368 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[35\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[35\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835369 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[34\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[34\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835369 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[33\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[33\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835369 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[32\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[32\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835369 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[31\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[31\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835369 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[30\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[30\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835370 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[29\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[29\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835370 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[28\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[28\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835370 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[27\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[27\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835370 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[26\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[26\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835370 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[25\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[25\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835371 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[24\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[24\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835371 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[23\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[23\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835371 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[22\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[22\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835371 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[21\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[21\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835371 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[20\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[20\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835372 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[19\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[19\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835372 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[18\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[18\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835372 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[17\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[17\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835372 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[16\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[16\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835373 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[15\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[15\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835373 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[14\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[14\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835373 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[13\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[13\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835373 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[12\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[12\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835373 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[11\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[11\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835374 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[10\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[10\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835374 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[9\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[9\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835374 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[8\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[8\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835374 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[7\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[7\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835375 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[6\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[6\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835375 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[5\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[5\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835375 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[4\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[4\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835375 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[3\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[3\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835375 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[2\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[2\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835376 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[1\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[1\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835376 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSAMPLE\[0\] audio_codec.v(34) " "Inferred latch for \"oSAMPLE\[0\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835376 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mRDY audio_codec.v(34) " "Inferred latch for \"mRDY\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835376 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mGO audio_codec.v(34) " "Inferred latch for \"mGO\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835377 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_COUNTER\[5\] audio_codec.v(34) " "Inferred latch for \"BIT_COUNTER\[5\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835377 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_COUNTER\[4\] audio_codec.v(34) " "Inferred latch for \"BIT_COUNTER\[4\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835377 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_COUNTER\[3\] audio_codec.v(34) " "Inferred latch for \"BIT_COUNTER\[3\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835377 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_COUNTER\[2\] audio_codec.v(34) " "Inferred latch for \"BIT_COUNTER\[2\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835378 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_COUNTER\[1\] audio_codec.v(34) " "Inferred latch for \"BIT_COUNTER\[1\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835378 "|EISDSPProc|audio_codec:AC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_COUNTER\[0\] audio_codec.v(34) " "Inferred latch for \"BIT_COUNTER\[0\]\" at audio_codec.v(34)" {  } { { "audio_codec.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/audio_codec.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368154835378 "|EISDSPProc|audio_codec:AC"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "audio_codec:AC " "Can't elaborate user hierarchy \"audio_codec:AC\"" {  } { { "../ccorr/EISDSP.v" "AC" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 114 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1368154835384 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 450 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 450 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368154835596 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May  9 23:00:35 2013 " "Processing ended: Thu May  9 23:00:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368154835596 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368154835596 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368154835596 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368154835596 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 450 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 450 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368154836293 ""}
