// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module addFloat64Sigs (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a,
        b,
        zSign,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] a;
input  [63:0] b;
input  [0:0] zSign;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] float_exception_flag;
wire   [10:0] aExp_fu_273_p4;
reg   [10:0] aExp_reg_1122;
wire   [11:0] aExp_cast_fu_285_p1;
wire   [10:0] bExp_fu_289_p4;
reg   [10:0] bExp_reg_1133;
wire   [11:0] expDiff_fu_303_p2;
reg   [11:0] expDiff_reg_1138;
wire   [51:0] tmp_27_fu_313_p1;
reg   [51:0] tmp_27_reg_1144;
wire   [61:0] aSig_cast2_cast_fu_325_p1;
reg   [61:0] aSig_cast2_cast_reg_1149;
wire   [61:0] bSig_cast1_cast_fu_345_p1;
reg   [61:0] bSig_cast1_cast_reg_1155;
wire   [0:0] tmp_fu_349_p2;
reg   [0:0] tmp_reg_1160;
wire   [0:0] tmp_34_fu_355_p3;
reg   [0:0] tmp_34_reg_1164;
wire   [0:0] grp_fu_215_p2;
reg   [0:0] tmp_17_reg_1168;
wire   [0:0] grp_fu_220_p2;
reg   [0:0] tmp_25_reg_1172;
wire   [63:0] zSig_fu_377_p2;
wire   [63:0] tmp_29_i_fu_403_p4;
wire   [63:0] b_assign_2_mux_fu_503_p3;
wire   [0:0] tmp_24_fu_419_p2;
wire   [63:0] a_assign_5_fu_511_p3;
wire   [0:0] tmp_28_fu_497_p2;
wire   [0:0] tmp_16_fu_519_p2;
reg   [0:0] tmp_16_reg_1202;
wire   [63:0] b_assign_1_mux_fu_609_p3;
wire   [0:0] tmp_20_fu_525_p2;
wire   [63:0] a_assign_4_fu_617_p3;
wire   [0:0] tmp_26_fu_603_p2;
wire   [63:0] tmp_30_i_fu_633_p2;
reg   [0:0] tmp_s_reg_1227;
wire   [61:0] bSig_2_fu_661_p3;
reg   [61:0] bSig_2_reg_1231;
wire   [10:0] expDiff_2_fu_669_p3;
reg   [10:0] expDiff_2_reg_1239;
wire   [0:0] icmp_fu_691_p2;
reg   [0:0] icmp_reg_1245;
wire   [5:0] tmp_8_i_fu_697_p2;
reg   [5:0] tmp_8_i_reg_1250;
wire   [63:0] b_assign_mux_fu_787_p3;
wire   [0:0] tmp_14_fu_703_p2;
wire   [63:0] a_assign_3_fu_795_p3;
wire   [0:0] tmp_19_fu_781_p2;
wire   [61:0] aSig_2_fu_817_p3;
reg   [61:0] aSig_2_reg_1271;
wire    ap_CS_fsm_state2;
wire   [11:0] count_assign_1_fu_839_p2;
reg   [11:0] count_assign_1_reg_1278;
wire   [0:0] tmp_i7_fu_845_p2;
reg   [0:0] tmp_i7_reg_1283;
wire   [0:0] icmp8_fu_861_p2;
reg   [0:0] icmp8_reg_1289;
wire   [0:0] tmp_2_i1_fu_877_p2;
reg   [0:0] tmp_2_i1_reg_1294;
wire   [61:0] z_5_fu_945_p3;
wire    ap_CS_fsm_state3;
wire   [61:0] z_4_fu_1038_p3;
wire    ap_CS_fsm_state4;
wire   [11:0] zExp_0_s_fu_1095_p3;
wire    ap_CS_fsm_state5;
wire   [63:0] p_s_fu_1103_p3;
wire   [63:0] grp_roundAndPackFloat64_fu_204_ap_return;
reg   [63:0] tmp_31_reg_1319;
wire    ap_CS_fsm_state7;
wire    grp_roundAndPackFloat64_fu_204_ap_ready;
wire    grp_roundAndPackFloat64_fu_204_ap_done;
wire    grp_roundAndPackFloat64_fu_204_ap_start;
wire    grp_roundAndPackFloat64_fu_204_ap_idle;
wire   [31:0] grp_roundAndPackFloat64_fu_204_float_exception_flag_o;
wire    grp_roundAndPackFloat64_fu_204_float_exception_flag_o_ap_vld;
reg   [61:0] bSig_s_reg_130;
reg   [61:0] aSig_s_reg_139;
reg   [10:0] zExp_3_reg_148;
reg   [11:0] zExp_2_reg_157;
reg   [63:0] zSig_1_reg_167;
reg   [63:0] ap_phi_mux_p_0_phi_fu_180_p22;
reg   [63:0] p_0_reg_177;
wire    ap_CS_fsm_state8;
reg    grp_roundAndPackFloat64_fu_204_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [31:0] grp_fu_261_p2;
reg   [10:0] grp_fu_220_p0;
wire   [11:0] bExp_cast_fu_299_p1;
wire   [60:0] aSig_fu_317_p3;
wire   [51:0] tmp_32_fu_329_p1;
wire   [60:0] bSig_fu_333_p3;
wire   [62:0] tmp_30_fu_363_p4;
wire   [63:0] bSig_cast1_fu_341_p1;
wire   [63:0] tmp_47_cast_fu_373_p1;
wire   [61:0] tmp_29_fu_383_p2;
wire   [52:0] zSig_assign_fu_389_p4;
wire   [61:0] tmp_43_fu_399_p1;
wire   [60:0] tmp_23_fu_413_p2;
wire   [11:0] grp_fu_225_p4;
wire   [62:0] tmp_i8_16_fu_425_p3;
wire   [50:0] tmp_54_fu_439_p1;
wire   [0:0] tmp_i10_fu_433_p2;
wire   [0:0] tmp_24_i4_fu_443_p2;
wire   [63:0] tmp_55_fu_455_p2;
wire   [11:0] grp_fu_235_p4;
wire   [62:0] tmp_i1_17_fu_467_p3;
wire   [50:0] tmp_56_fu_481_p1;
wire   [0:0] tmp_i11_fu_475_p2;
wire   [0:0] tmp_24_i5_fu_485_p2;
wire   [0:0] tmp_25_i5_fu_491_p2;
wire   [0:0] tmp_25_i4_fu_449_p2;
wire   [63:0] grp_fu_251_p2;
wire   [63:0] grp_fu_245_p2;
wire   [0:0] tmp_i4_fu_461_p2;
wire   [62:0] tmp_i2_fu_531_p3;
wire   [50:0] tmp_50_fu_545_p1;
wire   [0:0] tmp_i8_fu_539_p2;
wire   [0:0] tmp_24_i2_fu_549_p2;
wire   [63:0] tmp_51_fu_561_p2;
wire   [62:0] tmp_i6_12_fu_573_p3;
wire   [50:0] tmp_52_fu_587_p1;
wire   [0:0] tmp_i9_13_fu_581_p2;
wire   [0:0] tmp_24_i3_fu_591_p2;
wire   [0:0] tmp_25_i3_fu_597_p2;
wire   [0:0] tmp_25_i2_fu_555_p2;
wire   [0:0] tmp_i3_fu_567_p2;
wire   [63:0] tmp_i2_14_fu_625_p3;
wire   [10:0] tmp_22_fu_309_p1;
wire   [0:0] tmp_15_fu_639_p2;
wire   [61:0] bSig_1_fu_651_p4;
wire   [10:0] expDiff_2_cast_fu_645_p2;
wire   [4:0] tmp_38_fu_681_p4;
wire   [5:0] tmp_36_fu_677_p1;
wire   [62:0] tmp_i9_fu_709_p3;
wire   [50:0] tmp_42_fu_723_p1;
wire   [0:0] tmp_i5_fu_717_p2;
wire   [0:0] tmp_24_i_fu_727_p2;
wire   [63:0] tmp_45_fu_739_p2;
wire   [62:0] tmp_i5_10_fu_751_p3;
wire   [50:0] tmp_46_fu_765_p1;
wire   [0:0] tmp_i6_fu_759_p2;
wire   [0:0] tmp_24_i1_fu_769_p2;
wire   [0:0] tmp_25_i1_fu_775_p2;
wire   [0:0] tmp_25_i_fu_733_p2;
wire   [0:0] tmp_i1_fu_745_p2;
wire   [61:0] aSig_1_fu_808_p4;
wire   [11:0] expDiff_3_fu_803_p2;
wire   [11:0] expDiff_1_fu_828_p3;
wire   [5:0] tmp_48_fu_851_p4;
wire   [5:0] tmp_47_fu_835_p1;
wire   [63:0] aSig_2_cast_fu_824_p1;
wire   [63:0] tmp_i7_15_fu_867_p1;
wire   [63:0] tmp_1_i1_fu_871_p2;
wire   [61:0] tmp_6_i33_cast_fu_883_p1;
wire   [61:0] tmp_7_i1_fu_886_p2;
wire   [0:0] tmp_49_fu_891_p1;
wire   [60:0] tmp_5_fu_900_p4;
wire   [0:0] tmp_10_i1_fu_895_p2;
wire   [0:0] tmp_4_i1_fu_918_p2;
wire   [0:0] sel_tmp_i1_fu_927_p2;
wire   [0:0] sel_tmp1_i1_fu_932_p2;
wire   [61:0] tmp_6_fu_910_p3;
wire   [61:0] z_5_cast_fu_923_p1;
wire   [61:0] z_2_fu_937_p3;
wire   [61:0] tmp_6_i_cast_fu_959_p1;
wire   [63:0] bSig_2_cast_fu_951_p1;
wire   [63:0] tmp_i_11_fu_967_p1;
wire   [63:0] tmp_1_i_fu_970_p2;
wire   [61:0] tmp_7_i_fu_962_p2;
wire   [0:0] tmp_40_fu_982_p1;
wire   [0:0] tmp_2_i_fu_976_p2;
wire   [60:0] tmp_3_fu_992_p4;
wire   [0:0] tmp_10_i_fu_986_p2;
wire   [0:0] tmp_4_i_fu_1010_p2;
wire   [0:0] tmp_i_fu_954_p2;
wire   [0:0] sel_tmp_i_fu_1019_p2;
wire   [0:0] sel_tmp1_i_fu_1025_p2;
wire   [61:0] tmp_4_fu_1002_p3;
wire   [61:0] z_1_cast_fu_1015_p1;
wire   [61:0] z_fu_1030_p3;
wire   [61:0] aSig_4_fu_1053_p2;
wire   [62:0] aSig_4_cast_fu_1059_p1;
wire   [62:0] bSig_cast_fu_1045_p1;
wire   [62:0] zSig_2_fu_1063_p2;
wire   [11:0] zExp_3_cast_fu_1049_p1;
wire   [0:0] tmp_53_fu_1087_p3;
wire   [11:0] zExp_4_fu_1081_p2;
wire   [63:0] zSig_2_cast_fu_1069_p1;
wire   [63:0] zSig_3_fu_1073_p3;
reg   [63:0] ap_return_preg;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 float_exception_flag = 32'd0;
#0 grp_roundAndPackFloat64_fu_204_ap_start_reg = 1'b0;
#0 ap_return_preg = 64'd0;
end

roundAndPackFloat64 grp_roundAndPackFloat64_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_roundAndPackFloat64_fu_204_ap_start),
    .ap_done(grp_roundAndPackFloat64_fu_204_ap_done),
    .ap_idle(grp_roundAndPackFloat64_fu_204_ap_idle),
    .ap_ready(grp_roundAndPackFloat64_fu_204_ap_ready),
    .zSign(zSign),
    .zExp(zExp_2_reg_157),
    .zSig(zSig_1_reg_167),
    .float_exception_flag_i(float_exception_flag),
    .float_exception_flag_o(grp_roundAndPackFloat64_fu_204_float_exception_flag_o),
    .float_exception_flag_o_ap_vld(grp_roundAndPackFloat64_fu_204_float_exception_flag_o_ap_vld),
    .ap_return(grp_roundAndPackFloat64_fu_204_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_preg <= ap_phi_mux_p_0_phi_fu_180_p22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_roundAndPackFloat64_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_roundAndPackFloat64_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_roundAndPackFloat64_fu_204_ap_ready == 1'b1)) begin
            grp_roundAndPackFloat64_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        aSig_s_reg_139 <= z_5_fu_945_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aSig_s_reg_139 <= aSig_cast2_cast_reg_1149;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bSig_s_reg_130 <= bSig_cast1_cast_reg_1155;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        bSig_s_reg_130 <= z_4_fu_1038_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_19_fu_781_p2 == 1'd1) & (grp_fu_215_p2 == 1'd1) & (tmp_14_fu_703_p2 == 1'd0) & (tmp_fu_349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((tmp_16_fu_519_p2 == 1'd1) & (tmp_26_fu_603_p2 == 1'd1) & (tmp_20_fu_525_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd1) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((tmp_28_fu_497_p2 == 1'd1) & (grp_fu_215_p2 == 1'd1) & (tmp_24_fu_419_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        float_exception_flag <= grp_fu_261_p2;
    end else if (((grp_roundAndPackFloat64_fu_204_float_exception_flag_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        float_exception_flag <= grp_roundAndPackFloat64_fu_204_float_exception_flag_o;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_fu_497_p2 == 1'd1) & (grp_fu_215_p2 == 1'd1) & (tmp_24_fu_419_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_177 <= b_assign_2_mux_fu_503_p3;
    end else if (((tmp_16_fu_519_p2 == 1'd1) & (tmp_26_fu_603_p2 == 1'd1) & (tmp_20_fu_525_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd1) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_177 <= b_assign_1_mux_fu_609_p3;
    end else if (((tmp_19_fu_781_p2 == 1'd1) & (grp_fu_215_p2 == 1'd1) & (tmp_14_fu_703_p2 == 1'd0) & (tmp_fu_349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_177 <= b_assign_mux_fu_787_p3;
    end else if ((((tmp_14_fu_703_p2 == 1'd1) & (grp_fu_215_p2 == 1'd1) & (tmp_fu_349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((tmp_24_fu_419_p2 == 1'd1) & (grp_fu_215_p2 == 1'd1) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        p_0_reg_177 <= a;
    end else if (((grp_fu_215_p2 == 1'd1) & (tmp_28_fu_497_p2 == 1'd0) & (tmp_24_fu_419_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_177 <= a_assign_5_fu_511_p3;
    end else if (((tmp_16_fu_519_p2 == 1'd1) & (tmp_26_fu_603_p2 == 1'd0) & (tmp_20_fu_525_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd1) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_177 <= a_assign_4_fu_617_p3;
    end else if (((grp_fu_215_p2 == 1'd1) & (tmp_19_fu_781_p2 == 1'd0) & (tmp_14_fu_703_p2 == 1'd0) & (tmp_fu_349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_177 <= a_assign_3_fu_795_p3;
    end else if (((grp_fu_220_p2 == 1'd1) & (grp_fu_215_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_177 <= tmp_29_i_fu_403_p4;
    end else if (((tmp_16_fu_519_p2 == 1'd1) & (tmp_20_fu_525_p2 == 1'd1) & (tmp_34_fu_355_p3 == 1'd1) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_177 <= tmp_30_i_fu_633_p2;
    end else if (((1'b1 == ap_CS_fsm_state8) & ((((tmp_16_reg_1202 == 1'd0) & (tmp_34_reg_1164 == 1'd1) & (tmp_reg_1160 == 1'd0)) | ((tmp_s_reg_1227 == 1'd0) & (tmp_reg_1160 == 1'd1))) | ((tmp_25_reg_1172 == 1'd0) & (tmp_17_reg_1168 == 1'd0) & (tmp_34_reg_1164 == 1'd0) & (tmp_reg_1160 == 1'd0))))) begin
        p_0_reg_177 <= tmp_31_reg_1319;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zExp_2_reg_157 <= zExp_0_s_fu_1095_p3;
    end else if (((grp_fu_220_p2 == 1'd0) & (grp_fu_215_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        zExp_2_reg_157 <= aExp_cast_fu_285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zExp_3_reg_148 <= bExp_reg_1133;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        zExp_3_reg_148 <= aExp_reg_1122;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zSig_1_reg_167 <= p_s_fu_1103_p3;
    end else if (((grp_fu_220_p2 == 1'd0) & (grp_fu_215_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        zSig_1_reg_167 <= zSig_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        aExp_reg_1122 <= {{a[62:52]}};
        aSig_cast2_cast_reg_1149[60 : 9] <= aSig_cast2_cast_fu_325_p1[60 : 9];
        bExp_reg_1133 <= {{b[62:52]}};
        bSig_cast1_cast_reg_1155[60 : 9] <= bSig_cast1_cast_fu_345_p1[60 : 9];
        expDiff_reg_1138 <= expDiff_fu_303_p2;
        tmp_27_reg_1144 <= tmp_27_fu_313_p1;
        tmp_reg_1160 <= tmp_fu_349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        aSig_2_reg_1271[61 : 9] <= aSig_2_fu_817_p3[61 : 9];
        count_assign_1_reg_1278 <= count_assign_1_fu_839_p2;
        icmp8_reg_1289 <= icmp8_fu_861_p2;
        tmp_2_i1_reg_1294 <= tmp_2_i1_fu_877_p2;
        tmp_i7_reg_1283 <= tmp_i7_fu_845_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_215_p2 == 1'd0) & (tmp_fu_349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        bSig_2_reg_1231[61 : 9] <= bSig_2_fu_661_p3[61 : 9];
        expDiff_2_reg_1239 <= expDiff_2_fu_669_p3;
        icmp_reg_1245 <= icmp_fu_691_p2;
        tmp_8_i_reg_1250 <= tmp_8_i_fu_697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_34_fu_355_p3 == 1'd1) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_16_reg_1202 <= tmp_16_fu_519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_17_reg_1168 <= grp_fu_215_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_215_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_25_reg_1172 <= grp_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_roundAndPackFloat64_fu_204_ap_done == 1'b1))) begin
        tmp_31_reg_1319 <= grp_roundAndPackFloat64_fu_204_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_34_reg_1164 <= expDiff_fu_303_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_s_reg_1227 <= grp_fu_215_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & ((((tmp_16_reg_1202 == 1'd0) & (tmp_34_reg_1164 == 1'd1) & (tmp_reg_1160 == 1'd0)) | ((tmp_s_reg_1227 == 1'd0) & (tmp_reg_1160 == 1'd1))) | ((tmp_25_reg_1172 == 1'd0) & (tmp_17_reg_1168 == 1'd0) & (tmp_34_reg_1164 == 1'd0) & (tmp_reg_1160 == 1'd0))))) begin
        ap_phi_mux_p_0_phi_fu_180_p22 = tmp_31_reg_1319;
    end else begin
        ap_phi_mux_p_0_phi_fu_180_p22 = p_0_reg_177;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return = ap_phi_mux_p_0_phi_fu_180_p22;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_220_p0 = aExp_reg_1122;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_220_p0 = {{a[62:52]}};
    end else begin
        grp_fu_220_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((grp_fu_215_p2 == 1'd0) & (tmp_fu_349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((tmp_16_fu_519_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd1) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((((grp_fu_215_p2 == 1'd1) & (tmp_fu_349_p2 == 1'd1)) | ((tmp_16_fu_519_p2 == 1'd1) & (tmp_34_fu_355_p3 == 1'd1) & (tmp_fu_349_p2 == 1'd0))) | ((grp_fu_220_p2 == 1'd1) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0))) | ((grp_fu_215_p2 == 1'd1) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((grp_fu_220_p2 == 1'd0) & (grp_fu_215_p2 == 1'd0) & (tmp_34_fu_355_p3 == 1'd0) & (tmp_fu_349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_roundAndPackFloat64_fu_204_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign aExp_cast_fu_285_p1 = aExp_fu_273_p4;

assign aExp_fu_273_p4 = {{a[62:52]}};

assign aSig_1_fu_808_p4 = {{{{1'd1}, {tmp_27_reg_1144}}}, {9'd0}};

assign aSig_2_cast_fu_824_p1 = aSig_2_fu_817_p3;

assign aSig_2_fu_817_p3 = ((grp_fu_220_p2[0:0] === 1'b1) ? aSig_cast2_cast_reg_1149 : aSig_1_fu_808_p4);

assign aSig_4_cast_fu_1059_p1 = aSig_4_fu_1053_p2;

assign aSig_4_fu_1053_p2 = (62'd2305843009213693952 | aSig_s_reg_139);

assign aSig_cast2_cast_fu_325_p1 = aSig_fu_317_p3;

assign aSig_fu_317_p3 = {{tmp_27_fu_313_p1}, {9'd0}};

assign a_assign_3_fu_795_p3 = ((tmp_i1_fu_745_p2[0:0] === 1'b1) ? grp_fu_251_p2 : grp_fu_245_p2);

assign a_assign_4_fu_617_p3 = ((tmp_i3_fu_567_p2[0:0] === 1'b1) ? grp_fu_251_p2 : grp_fu_245_p2);

assign a_assign_5_fu_511_p3 = ((tmp_i4_fu_461_p2[0:0] === 1'b1) ? grp_fu_251_p2 : grp_fu_245_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign bExp_cast_fu_299_p1 = bExp_fu_289_p4;

assign bExp_fu_289_p4 = {{b[62:52]}};

assign bSig_1_fu_651_p4 = {{{{1'd1}, {tmp_32_fu_329_p1}}}, {9'd0}};

assign bSig_2_cast_fu_951_p1 = bSig_2_reg_1231;

assign bSig_2_fu_661_p3 = ((tmp_15_fu_639_p2[0:0] === 1'b1) ? bSig_cast1_cast_fu_345_p1 : bSig_1_fu_651_p4);

assign bSig_cast1_cast_fu_345_p1 = bSig_fu_333_p3;

assign bSig_cast1_fu_341_p1 = bSig_fu_333_p3;

assign bSig_cast_fu_1045_p1 = bSig_s_reg_130;

assign bSig_fu_333_p3 = {{tmp_32_fu_329_p1}, {9'd0}};

assign b_assign_1_mux_fu_609_p3 = ((tmp_25_i3_fu_597_p2[0:0] === 1'b1) ? grp_fu_251_p2 : grp_fu_245_p2);

assign b_assign_2_mux_fu_503_p3 = ((tmp_25_i5_fu_491_p2[0:0] === 1'b1) ? grp_fu_251_p2 : grp_fu_245_p2);

assign b_assign_mux_fu_787_p3 = ((tmp_25_i1_fu_775_p2[0:0] === 1'b1) ? grp_fu_251_p2 : grp_fu_245_p2);

assign count_assign_1_fu_839_p2 = (12'd0 - expDiff_1_fu_828_p3);

assign expDiff_1_fu_828_p3 = ((grp_fu_220_p2[0:0] === 1'b1) ? expDiff_3_fu_803_p2 : expDiff_reg_1138);

assign expDiff_2_cast_fu_645_p2 = ($signed(11'd2047) + $signed(tmp_22_fu_309_p1));

assign expDiff_2_fu_669_p3 = ((tmp_15_fu_639_p2[0:0] === 1'b1) ? expDiff_2_cast_fu_645_p2 : tmp_22_fu_309_p1);

assign expDiff_3_fu_803_p2 = (12'd1 + expDiff_reg_1138);

assign expDiff_fu_303_p2 = (aExp_cast_fu_285_p1 - bExp_cast_fu_299_p1);

assign grp_fu_215_p2 = ((aExp_fu_273_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign grp_fu_220_p2 = ((grp_fu_220_p0 == 11'd0) ? 1'b1 : 1'b0);

assign grp_fu_225_p4 = {{a[62:51]}};

assign grp_fu_235_p4 = {{b[62:51]}};

assign grp_fu_245_p2 = (64'd2251799813685248 | a);

assign grp_fu_251_p2 = (b | 64'd2251799813685248);

assign grp_fu_261_p2 = (float_exception_flag | 32'd16);

assign grp_roundAndPackFloat64_fu_204_ap_start = grp_roundAndPackFloat64_fu_204_ap_start_reg;

assign icmp8_fu_861_p2 = (($signed(tmp_48_fu_851_p4) < $signed(6'd1)) ? 1'b1 : 1'b0);

assign icmp_fu_691_p2 = ((tmp_38_fu_681_p4 == 5'd0) ? 1'b1 : 1'b0);

assign p_s_fu_1103_p3 = ((tmp_53_fu_1087_p3[0:0] === 1'b1) ? zSig_2_cast_fu_1069_p1 : zSig_3_fu_1073_p3);

assign sel_tmp1_i1_fu_932_p2 = (sel_tmp_i1_fu_927_p2 & icmp8_reg_1289);

assign sel_tmp1_i_fu_1025_p2 = (sel_tmp_i_fu_1019_p2 & icmp_reg_1245);

assign sel_tmp_i1_fu_927_p2 = (tmp_i7_reg_1283 ^ 1'd1);

assign sel_tmp_i_fu_1019_p2 = (tmp_i_fu_954_p2 ^ 1'd1);

assign tmp_10_i1_fu_895_p2 = (tmp_49_fu_891_p1 | tmp_2_i1_reg_1294);

assign tmp_10_i_fu_986_p2 = (tmp_40_fu_982_p1 | tmp_2_i_fu_976_p2);

assign tmp_14_fu_703_p2 = ((aSig_fu_317_p3 == 61'd0) ? 1'b1 : 1'b0);

assign tmp_15_fu_639_p2 = ((bExp_fu_289_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_16_fu_519_p2 = ((bExp_fu_289_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_19_fu_781_p2 = (tmp_25_i_fu_733_p2 | tmp_25_i1_fu_775_p2);

assign tmp_1_i1_fu_871_p2 = aSig_2_cast_fu_824_p1 << tmp_i7_15_fu_867_p1;

assign tmp_1_i_fu_970_p2 = bSig_2_cast_fu_951_p1 << tmp_i_11_fu_967_p1;

assign tmp_20_fu_525_p2 = ((bSig_fu_333_p3 == 61'd0) ? 1'b1 : 1'b0);

assign tmp_22_fu_309_p1 = expDiff_fu_303_p2[10:0];

assign tmp_23_fu_413_p2 = (bSig_fu_333_p3 | aSig_fu_317_p3);

assign tmp_24_fu_419_p2 = ((tmp_23_fu_413_p2 == 61'd0) ? 1'b1 : 1'b0);

assign tmp_24_i1_fu_769_p2 = ((tmp_46_fu_765_p1 != 51'd0) ? 1'b1 : 1'b0);

assign tmp_24_i2_fu_549_p2 = ((tmp_50_fu_545_p1 != 51'd0) ? 1'b1 : 1'b0);

assign tmp_24_i3_fu_591_p2 = ((tmp_52_fu_587_p1 != 51'd0) ? 1'b1 : 1'b0);

assign tmp_24_i4_fu_443_p2 = ((tmp_54_fu_439_p1 != 51'd0) ? 1'b1 : 1'b0);

assign tmp_24_i5_fu_485_p2 = ((tmp_56_fu_481_p1 != 51'd0) ? 1'b1 : 1'b0);

assign tmp_24_i_fu_727_p2 = ((tmp_42_fu_723_p1 != 51'd0) ? 1'b1 : 1'b0);

assign tmp_25_i1_fu_775_p2 = (tmp_i6_fu_759_p2 & tmp_24_i1_fu_769_p2);

assign tmp_25_i2_fu_555_p2 = (tmp_i8_fu_539_p2 & tmp_24_i2_fu_549_p2);

assign tmp_25_i3_fu_597_p2 = (tmp_i9_13_fu_581_p2 & tmp_24_i3_fu_591_p2);

assign tmp_25_i4_fu_449_p2 = (tmp_i10_fu_433_p2 & tmp_24_i4_fu_443_p2);

assign tmp_25_i5_fu_491_p2 = (tmp_i11_fu_475_p2 & tmp_24_i5_fu_485_p2);

assign tmp_25_i_fu_733_p2 = (tmp_i5_fu_717_p2 & tmp_24_i_fu_727_p2);

assign tmp_26_fu_603_p2 = (tmp_25_i3_fu_597_p2 | tmp_25_i2_fu_555_p2);

assign tmp_27_fu_313_p1 = a[51:0];

assign tmp_28_fu_497_p2 = (tmp_25_i5_fu_491_p2 | tmp_25_i4_fu_449_p2);

assign tmp_29_fu_383_p2 = (aSig_cast2_cast_fu_325_p1 + bSig_cast1_cast_fu_345_p1);

assign tmp_29_i_fu_403_p4 = {{{zSign}, {1'd0}}, {tmp_43_fu_399_p1}};

assign tmp_2_i1_fu_877_p2 = ((tmp_1_i1_fu_871_p2 != 64'd0) ? 1'b1 : 1'b0);

assign tmp_2_i_fu_976_p2 = ((tmp_1_i_fu_970_p2 != 64'd0) ? 1'b1 : 1'b0);

assign tmp_30_fu_363_p4 = {{{{2'd2}, {tmp_27_fu_313_p1}}}, {9'd0}};

assign tmp_30_i_fu_633_p2 = (tmp_i2_14_fu_625_p3 | 64'd9218868437227405312);

assign tmp_32_fu_329_p1 = b[51:0];

assign tmp_34_fu_355_p3 = expDiff_fu_303_p2[32'd11];

assign tmp_36_fu_677_p1 = expDiff_2_fu_669_p3[5:0];

assign tmp_38_fu_681_p4 = {{expDiff_2_fu_669_p3[10:6]}};

assign tmp_3_fu_992_p4 = {{tmp_7_i_fu_962_p2[61:1]}};

assign tmp_40_fu_982_p1 = tmp_7_i_fu_962_p2[0:0];

assign tmp_42_fu_723_p1 = a[50:0];

assign tmp_43_fu_399_p1 = zSig_assign_fu_389_p4;

assign tmp_45_fu_739_p2 = b << 64'd1;

assign tmp_46_fu_765_p1 = b[50:0];

assign tmp_47_cast_fu_373_p1 = tmp_30_fu_363_p4;

assign tmp_47_fu_835_p1 = expDiff_1_fu_828_p3[5:0];

assign tmp_48_fu_851_p4 = {{count_assign_1_fu_839_p2[11:6]}};

assign tmp_49_fu_891_p1 = tmp_7_i1_fu_886_p2[0:0];

assign tmp_4_fu_1002_p3 = {{tmp_3_fu_992_p4}, {tmp_10_i_fu_986_p2}};

assign tmp_4_i1_fu_918_p2 = ((aSig_2_reg_1271 != 62'd0) ? 1'b1 : 1'b0);

assign tmp_4_i_fu_1010_p2 = ((bSig_2_reg_1231 != 62'd0) ? 1'b1 : 1'b0);

assign tmp_50_fu_545_p1 = a[50:0];

assign tmp_51_fu_561_p2 = b << 64'd1;

assign tmp_52_fu_587_p1 = b[50:0];

assign tmp_53_fu_1087_p3 = zSig_2_fu_1063_p2[32'd62];

assign tmp_54_fu_439_p1 = a[50:0];

assign tmp_55_fu_455_p2 = b << 64'd1;

assign tmp_56_fu_481_p1 = b[50:0];

assign tmp_5_fu_900_p4 = {{tmp_7_i1_fu_886_p2[61:1]}};

assign tmp_6_fu_910_p3 = {{tmp_5_fu_900_p4}, {tmp_10_i1_fu_895_p2}};

assign tmp_6_i33_cast_fu_883_p1 = count_assign_1_reg_1278;

assign tmp_6_i_cast_fu_959_p1 = expDiff_2_reg_1239;

assign tmp_7_i1_fu_886_p2 = aSig_2_reg_1271 >> tmp_6_i33_cast_fu_883_p1;

assign tmp_7_i_fu_962_p2 = bSig_2_reg_1231 >> tmp_6_i_cast_fu_959_p1;

assign tmp_8_i_fu_697_p2 = (6'd0 - tmp_36_fu_677_p1);

assign tmp_fu_349_p2 = (($signed(expDiff_fu_303_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign tmp_i10_fu_433_p2 = ((tmp_i8_16_fu_425_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign tmp_i11_fu_475_p2 = ((tmp_i1_17_fu_467_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign tmp_i1_17_fu_467_p3 = {{grp_fu_235_p4}, {51'd0}};

assign tmp_i1_fu_745_p2 = ((tmp_45_fu_739_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign tmp_i2_14_fu_625_p3 = {{zSign}, {63'd0}};

assign tmp_i2_fu_531_p3 = {{grp_fu_225_p4}, {51'd0}};

assign tmp_i3_fu_567_p2 = ((tmp_51_fu_561_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign tmp_i4_fu_461_p2 = ((tmp_55_fu_455_p2 > 64'd18437736874454810624) ? 1'b1 : 1'b0);

assign tmp_i5_10_fu_751_p3 = {{grp_fu_235_p4}, {51'd0}};

assign tmp_i5_fu_717_p2 = ((tmp_i9_fu_709_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign tmp_i6_12_fu_573_p3 = {{grp_fu_235_p4}, {51'd0}};

assign tmp_i6_fu_759_p2 = ((tmp_i5_10_fu_751_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign tmp_i7_15_fu_867_p1 = tmp_47_fu_835_p1;

assign tmp_i7_fu_845_p2 = ((expDiff_1_fu_828_p3 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_i8_16_fu_425_p3 = {{grp_fu_225_p4}, {51'd0}};

assign tmp_i8_fu_539_p2 = ((tmp_i2_fu_531_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign tmp_i9_13_fu_581_p2 = ((tmp_i6_12_fu_573_p3 == 63'd9218868437227405312) ? 1'b1 : 1'b0);

assign tmp_i9_fu_709_p3 = {{grp_fu_225_p4}, {51'd0}};

assign tmp_i_11_fu_967_p1 = tmp_8_i_reg_1250;

assign tmp_i_fu_954_p2 = ((expDiff_2_reg_1239 == 11'd0) ? 1'b1 : 1'b0);

assign zExp_0_s_fu_1095_p3 = ((tmp_53_fu_1087_p3[0:0] === 1'b1) ? zExp_3_cast_fu_1049_p1 : zExp_4_fu_1081_p2);

assign zExp_3_cast_fu_1049_p1 = zExp_3_reg_148;

assign zExp_4_fu_1081_p2 = ($signed(12'd4095) + $signed(zExp_3_cast_fu_1049_p1));

assign zSig_2_cast_fu_1069_p1 = zSig_2_fu_1063_p2;

assign zSig_2_fu_1063_p2 = (aSig_4_cast_fu_1059_p1 + bSig_cast_fu_1045_p1);

assign zSig_3_fu_1073_p3 = {{zSig_2_fu_1063_p2}, {1'd0}};

assign zSig_assign_fu_389_p4 = {{tmp_29_fu_383_p2[61:9]}};

assign zSig_fu_377_p2 = (bSig_cast1_fu_341_p1 + tmp_47_cast_fu_373_p1);

assign z_1_cast_fu_1015_p1 = tmp_4_i_fu_1010_p2;

assign z_2_fu_937_p3 = ((sel_tmp1_i1_fu_932_p2[0:0] === 1'b1) ? tmp_6_fu_910_p3 : z_5_cast_fu_923_p1);

assign z_4_fu_1038_p3 = ((tmp_i_fu_954_p2[0:0] === 1'b1) ? bSig_2_reg_1231 : z_fu_1030_p3);

assign z_5_cast_fu_923_p1 = tmp_4_i1_fu_918_p2;

assign z_5_fu_945_p3 = ((tmp_i7_reg_1283[0:0] === 1'b1) ? aSig_2_reg_1271 : z_2_fu_937_p3);

assign z_fu_1030_p3 = ((sel_tmp1_i_fu_1025_p2[0:0] === 1'b1) ? tmp_4_fu_1002_p3 : z_1_cast_fu_1015_p1);

always @ (posedge ap_clk) begin
    aSig_cast2_cast_reg_1149[8:0] <= 9'b000000000;
    aSig_cast2_cast_reg_1149[61] <= 1'b0;
    bSig_cast1_cast_reg_1155[8:0] <= 9'b000000000;
    bSig_cast1_cast_reg_1155[61] <= 1'b0;
    bSig_2_reg_1231[8:0] <= 9'b000000000;
    aSig_2_reg_1271[8:0] <= 9'b000000000;
end

endmodule //addFloat64Sigs
