Add RISC-V V (vector) extension instruction encoding to the assembler.

The RISC-V kernel build fails because inline assembly in arch/riscv/include/asm/vector.h
and .S files in arch/riscv/lib/ use V extension instructions that our assembler doesn't support.

Minimum instructions needed for kernel build:
- vsetvli, vsetivli (vector configuration)
- vle8.v, vse8.v, vle32.v, vse32.v, vle64.v (vector load/store)
- vxor.vv (vector XOR)
- vadd.vv, vadd.vx (vector add)
- vmv.v.i, vmv.v.v, vmv.v.x (vector move)
- vid.v (vector index)
- vslidedown.vi, vslidedown.vx, vslideup.vi (vector slide)
- vsm.v (vector store mask)
- vsm3c.vi, vsm3me.vv, vsm4k.vi, vsm4r.vs (crypto)

Also need: vector register parsing (v0-v31), v0.t mask notation.
