---
hidden: true
title: "618 NCL LFSR"
weight: 157
---

## 618 : NCL LFSR

* Author: Tommy Thorn
* Description: A trivial little example to try out self-timed logic
* [GitHub repository](https://github.com/tommythorn/tt06-ncl-lfsr)
* [GDS submitted](https://github.com/tommythorn/tt06-ncl-lfsr/actions/runs/8744366614)
* HDL project
* [Extra docs](None)
* Clock: 0 Hz

<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->


### How it works

Logic is dual redundantly encoded so we can distingush data (DATAx)
and no data (NULL). ... to be filled in.

### How to test

You can't really test without a scope and a way to drive inputs

### External hardware

Scope


### IO

| # | Input          | Output         | Bidirectional   |
| - | -------------- | -------------- | --------------- |
| 0 |  |  |  |
| 1 |  |  |  |
| 2 |  |  |  |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 |  |  |  |
| 7 |  |  |  |

### Chip location

{{< shuttle-map "tt06" "618" >}}
