

================================================================
== Vitis HLS Report for 'mem_bottleneck'
================================================================
* Date:           Mon Nov 21 03:35:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        1115mem
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.959 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      255|      255|  2.550 us|  2.550 us|  256|  256|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SUM_LOOP  |      253|      253|         4|          2|          1|   126|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    163|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|     157|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     157|    254|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_150_p2  |         +|   0|  0|  14|           9|           5|
    |add_ln12_2_fu_180_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln12_3_fu_188_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln12_fu_129_p2    |         +|   0|  0|  14|           9|           4|
    |add_ln9_fu_170_p2     |         +|   0|  0|  15|           8|           1|
    |sum_1_fu_192_p2       |         +|   0|  0|  32|          32|          32|
    |ap_condition_239      |       and|   0|  0|   2|           1|           1|
    |ap_condition_94       |       and|   0|  0|   2|           1|           1|
    |icmp_ln9_fu_106_p2    |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 163|         133|         119|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    8|         16|
    |ap_sig_allocacmp_sum_load_1  |   9|          2|   32|         64|
    |i_fu_56                      |   9|          2|    8|         16|
    |mem_address0                 |  14|          3|    7|         21|
    |sum_fu_52                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  91|         20|   91|        190|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln12_2_reg_260           |  32|   0|   32|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_reg_221                  |   8|   0|    8|          0|
    |i_fu_56                      |   8|   0|    8|          0|
    |icmp_ln9_reg_226             |   1|   0|    1|          0|
    |lshr_ln12_1_reg_240          |   7|   0|    7|          0|
    |mem_load_1_reg_250           |  32|   0|   32|          0|
    |mem_load_reg_245             |  32|   0|   32|          0|
    |sum_fu_52                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 157|   0|  157|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mem_bottleneck|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mem_bottleneck|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mem_bottleneck|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mem_bottleneck|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mem_bottleneck|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mem_bottleneck|  return value|
|ap_return     |  out|   32|  ap_ctrl_hs|  mem_bottleneck|  return value|
|mem_address0  |  out|    7|   ap_memory|             mem|         array|
|mem_ce0       |  out|    1|   ap_memory|             mem|         array|
|mem_q0        |   in|   32|   ap_memory|             mem|         array|
|mem_address1  |  out|    7|   ap_memory|             mem|         array|
|mem_ce1       |  out|    1|   ap_memory|             mem|         array|
|mem_q1        |   in|   32|   ap_memory|             mem|         array|
+--------------+-----+-----+------------+----------------+--------------+

