# SIMPLE-EXAMPLE-IN-VHDL
The repository contain files of a workspace of active HDL the whose describe a simple circuit of gate with type bit 
the images contain the description of the circuit (INTRODUCTION TO LOGIC CIRCUITS & LOGIC DESIGN WITH VHDL, J. Lamares) and waveform from random values of the inputs
suscrbed to channel: https://www.youtube.com/channel/UCbblHimw2QuZsGb05cvjUCQ
