// Seed: 2785629427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  tri0 id_17 = {id_1{1}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge 1) begin
    wait (1 - 1);
  end
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2, id_3, id_5
  );
endmodule
