/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [40:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_6z[1] | ~(celloutsig_1_1z[3]);
  assign celloutsig_1_14z = celloutsig_1_7z | celloutsig_1_13z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 7'h00;
    else _00_ <= in_data[58:52];
  reg [6:0] _04_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_8z[6:2], celloutsig_0_9z, celloutsig_0_3z };
  assign out_data[38:32] = _04_;
  assign celloutsig_1_5z = { in_data[110:103], celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, in_data[149:147], celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[21:13] / { 1'h1, in_data[19:13], celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_14z } == { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_1_4z = celloutsig_1_1z[5:3] === { celloutsig_1_1z[4:3], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_1z } >= celloutsig_1_5z;
  assign celloutsig_0_4z = { in_data[33:21], celloutsig_0_1z, celloutsig_0_1z, _00_, celloutsig_0_2z } <= { celloutsig_0_2z[7:1], _00_, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, _00_, _00_ };
  assign celloutsig_1_13z = { in_data[190:189], celloutsig_1_7z } <= { celloutsig_1_1z[5], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_2z = { celloutsig_1_1z[5:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } < { in_data[144:133], celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[93] & ~(in_data[35]);
  assign celloutsig_1_1z = in_data[112:107] * { in_data[156:152], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_1z[3:0], celloutsig_1_1z } != { in_data[125:117], celloutsig_1_0z };
  assign celloutsig_0_5z = & { celloutsig_0_3z, in_data[66:63] };
  assign celloutsig_0_6z = ~^ { in_data[21:15], _00_, celloutsig_0_3z };
  assign celloutsig_1_0z = ~^ in_data[170:162];
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z } - { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_2z[5:0], celloutsig_0_5z } - { celloutsig_0_2z[4:3], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[93:65], celloutsig_0_6z, _00_, celloutsig_0_7z, celloutsig_0_3z } - { celloutsig_0_8z[5:2], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_2z } - celloutsig_1_5z[5:2];
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_2z[1]) | in_data[70]);
  assign celloutsig_0_9z = ~((celloutsig_0_8z[5] & celloutsig_0_5z) | celloutsig_0_3z);
  assign { out_data[128], out_data[96], out_data[31:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z[31:0] };
endmodule
