==============================================================
File generated on Mon Jan 13 21:07:52 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:12:33 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:17:37 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:19:42 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:21:25 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:22:18 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:23:01 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:27:23 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:29:42 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:35:17 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:37:56 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:39:31 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 21:58:53 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:02:19 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:08:13 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:09:06 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:09:59 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:12:06 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:15:18 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:18:23 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:23:12 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:24:10 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:25:49 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:27:29 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include/imgproc/xf_resize.hpp:87:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file xf_resize_accel.cpp
ERROR: [HLS 214-124] use of undeclared identifier 'src_rows': xf_resize_accel.cpp:66
ERROR: [HLS 214-124] use of undeclared identifier 'src_cols': xf_resize_accel.cpp:67
ERROR: [HLS 214-124] use of undeclared identifier 'dst_rows': xf_resize_accel.cpp:68
==============================================================
File generated on Mon Jan 13 22:29:56 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:30:57 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include/imgproc/xf_resize.hpp:87:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file xf_resize_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 104.527 ; gain = 19.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 104.527 ; gain = 19.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'process_block_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:159) in function 'DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name ProcessBlockArea<9, 1, 26, 640, 3>(ap_uint<13>*, unsigned short (*) [5], unsigned short*, unsigned short*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, ap_uint<13>, ap_uint<13>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Extract_pixels_loop' (./include/imgproc/../common/xf_utility.h:73) in function 'void xfExtractPixels<1, 26, 15>(PixelType<FORWARD_REFERENCE>::name*, StreamType<FORWARD_REFERENCE>::name&, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<9, 360, 640, 1>::init' into 'xf::Mat<9, 360, 640, 1>::Mat.1' (./include/common/xf_structs.h:581).
INFO: [XFORM 203-603] Inlining function 'ProcessBlockArea<9, 1, 26, 640, 3>' into 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:561).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 148.320 ; gain = 63.766
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include/imgproc/../imgproc/xf_resize_down_area.hpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 171.672 ; gain = 87.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data.V' (xf_resize_accel.cpp:62).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data.V' (xf_resize_accel.cpp:62).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:418) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:473) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53).
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:478:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:423) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Vweightsloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:464) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:486) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.2' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:500) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.3' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:509) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.4' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:524) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.5' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:543) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.6' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:141) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.7' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:174) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:582) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:584) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:86) in function 'CoreProcessDownArea<3>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'col_buf.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:479) automatically.
INFO: [XFORM 203-101] Partitioning array 'lbuf_in.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Hweight' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:241) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Hreq' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:250) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'D0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wy' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line0.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line1.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line2.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line3.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line4.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wx' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Pixel.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-0-0' (./include/imgproc/xf_resize.hpp:103:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'Loop-0' (./include/imgproc/xf_resize.hpp:100:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (./include/imgproc/xf_resize.hpp:98) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (./include/imgproc/xf_resize.hpp:113) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-713] All the elements of global array '_dst.data.V' should be updated in process function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', detected/extracted 3 process function(s): 
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc62'
	 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>63'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc64'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel', detected/extracted 6 process function(s): 
	 'Block_Mat.exit7_proc65'
	 'axis2xfMat'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'
	 'Block_Mat.exit710_proc'
	 'Block_Mat.exit711_proc'
	 'xfMat2axis'.
WARNING: [XFORM 203-124] Array  '_dst.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-2-0' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:421:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'outerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:435:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./include/imgproc/../core/xf_math.h:309:2) in function 'xf::Inverse'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:546:6) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:564:31) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:434:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:472:21) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:591:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:433:29) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:03 . Memory (MB): peak = 220.191 ; gain = 135.637
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:298:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:302:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-631] Renaming function 'xfExtractPixels<1, 26, 15>' to 'xfExtractPixels' (./include/imgproc/../common/xf_utility.h:75:1)
WARNING: [XFORM 203-631] Renaming function 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>63' to 'xFresize63' (./include/imgproc/xf_resize.hpp:56:1)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc64' to 'resize_Loop_2_proc64' (./include/imgproc/xf_resize.hpp:113:64)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc62' to 'resize_Loop_1_proc62' (./include/imgproc/xf_resize.hpp:98:63)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>' to 'resize' (./include/imgproc/xf_resize.hpp:86:3)
WARNING: [XFORM 203-631] Renaming function 'xf::Inverse' to 'Inverse' (./include/imgproc/../core/xf_math.h:224)
WARNING: [XFORM 203-631] Renaming function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' to 'xFResizeAreaDownScal' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:143:5)
WARNING: [XFORM 203-631] Renaming function 'CoreProcessDownArea<3>' to 'CoreProcessDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:85:1)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit7_proc65' to 'Block_Mat.exit7_proc' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit711_proc' to 'Block_Mat.exit711_pr' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit710_proc' to 'Block_Mat.exit710_pr' 
WARNING: [XFORM 203-561] Updating loop upper bound from 511 to 320 for loop 'Loop-0-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 180 for loop 'Loop-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 180 for loop 'Loop-0' in function 'xfMat2axis'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit7_proc' to 'Block_Mat.exit7_proc.1' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit711_pr' to 'Block_Mat.exit711_pr.1' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit710_pr' to 'Block_Mat.exit710_pr.1' 
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'xFUdivResizeDownArea' is missing or was optimized away (./include/imgproc/../imgproc/xf_resize_down_area.hpp:230:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:10 . Memory (MB): peak = 327.461 ; gain = 242.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.365 seconds; current allocated memory: 273.894 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 274.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_1_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 274.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 274.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 274.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 274.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 274.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 275.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CoreProcessDownArea'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CoreProcessDownArea' consists of the following:
	'mul' operation of DSP[236] ('tmp_170', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:102) [234]  (3.36 ns)
	'add' operation of DSP[236] ('tmp7', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [236]  (3.02 ns)
	'add' operation of DSP[237] ('tmp6', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [237]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 276.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 277.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'innerloop'.
WARNING: [SCHED 204-68] The II Violation in module 'xFResizeAreaDownScal': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('out_i.V') with incoming values : ('out_i.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:580) ('p_01080_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) and 'zext' operation ('tmp_105', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (9.099ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'xFResizeAreaDownScal' consists of the following:
	'load' operation ('Hstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537) on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [633]  (3.25 ns)
	'add' operation ('ret.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [640]  (1.68 ns)
	'icmp' operation ('tmp_107', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [643]  (2.21 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 280.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_5_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.124 seconds; current allocated memory: 285.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFresize63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.892 seconds; current allocated memory: 285.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 285.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_2_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.445 seconds; current allocated memory: 286.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 286.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 286.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.325 seconds; current allocated memory: 286.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 286.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 287.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 287.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.745 seconds; current allocated memory: 287.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 1.541 seconds; current allocated memory: 288.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_1_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_1_proc62'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 288.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Inverse_xf_division_lut' to 'Inverse_xf_divisibkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 289.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_83_24_1_1' to 'resize_accel_mux_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_cud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 289.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ic' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_16ns_8ns_24_1_1' to 'resize_accel_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_24ns_25_1_1' to 'resize_accel_mac_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_26ns_27_1_1' to 'resize_accel_mac_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_19ns_16ns_32_1_1' to 'resize_accel_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_19ns_16ns_32ns_32_1_1' to 'resize_accel_mac_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_eOg': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_fYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_hbi': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_g8j': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CoreProcessDownArea'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 293.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_0_V' to 'xFResizeAreaDownSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_1_V' to 'xFResizeAreaDownSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_2_V' to 'xFResizeAreaDownSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_3_V' to 'xFResizeAreaDownSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_4_V' to 'xFResizeAreaDownSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_5_V' to 'xFResizeAreaDownSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_0' to 'xFResizeAreaDownSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_1' to 'xFResizeAreaDownSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_2' to 'xFResizeAreaDownSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_3' to 'xFResizeAreaDownSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_4' to 'xFResizeAreaDownSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vweight' to 'xFResizeAreaDownStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hstart' to 'xFResizeAreaDownSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vstart' to 'xFResizeAreaDownSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_0' to 'xFResizeAreaDownSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_1' to 'xFResizeAreaDownSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_2' to 'xFResizeAreaDownSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_3' to 'xFResizeAreaDownSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_4' to 'xFResizeAreaDownSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_5' to 'xFResizeAreaDownSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_6' to 'xFResizeAreaDownSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_7' to 'xFResizeAreaDownSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vreq' to 'xFResizeAreaDownSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_sdiv_32ns_32ns_32_36_seq_1' to 'resize_accel_sdivFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_833_16_1_1' to 'resize_accel_mux_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_813_16_1_1' to 'resize_accel_mux_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_srem_32s_10ns_32_36_1' to 'resize_accel_sremIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sdivFfa': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sremIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFResizeAreaDownScal'.
INFO: [HLS 200-111]  Elapsed time: 4.896 seconds; current allocated memory: 300.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFresize63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFresize63'.
INFO: [HLS 200-111]  Elapsed time: 7.597 seconds; current allocated memory: 302.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_2_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_2_proc64'.
INFO: [HLS 200-111]  Elapsed time: 1.692 seconds; current allocated memory: 303.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_xFresize63_U0' to 'start_for_xFresizJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_Loop_2_proc64_U0' to 'start_for_resize_KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 303.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2axis'.
INFO: [HLS 200-111]  Elapsed time: 1.794 seconds; current allocated memory: 304.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/inval' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/xc_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/yc_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/anglexcomp' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/angleycomp' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2axis_U0' to 'start_for_xfMat2aLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'resize_accel/src_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resize_accel/inval' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 304.826 MB.
INFO: [RTMG 210-279] Implementing memory 'Inverse_xf_divisibkb_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sdivFfa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sremIfE_div'
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSibs_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSjbC_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSmb6_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownStde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFresizJfO_U(start_for_xFresizJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_KfY_U(start_for_resize_KfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_U0_U(start_for_resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2aLf8_U(start_for_xfMat2aLf8)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:02:04 . Memory (MB): peak = 393.066 ; gain = 308.512
INFO: [SYSC 207-301] Generating SystemC RTL for resize_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-112] Total elapsed time: 124.266 seconds; peak allocated memory: 304.826 MB.
==============================================================
File generated on Mon Jan 13 22:33:57 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:40:03 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Jan 13 22:40:23 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:42:53 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include/imgproc/xf_resize.hpp:87:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file xf_resize_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 104.484 ; gain = 19.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 104.484 ; gain = 19.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'process_block_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:159) in function 'DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name ProcessBlockArea<9, 1, 26, 640, 3>(ap_uint<13>*, unsigned short (*) [5], unsigned short*, unsigned short*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, ap_uint<13>, ap_uint<13>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Extract_pixels_loop' (./include/imgproc/../common/xf_utility.h:73) in function 'void xfExtractPixels<1, 26, 15>(PixelType<FORWARD_REFERENCE>::name*, StreamType<FORWARD_REFERENCE>::name&, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<9, 360, 640, 1>::init' into 'xf::Mat<9, 360, 640, 1>::Mat.1' (./include/common/xf_structs.h:581).
INFO: [XFORM 203-603] Inlining function 'ProcessBlockArea<9, 1, 26, 640, 3>' into 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:561).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 148.313 ; gain = 63.758
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include/imgproc/../imgproc/xf_resize_down_area.hpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 172.082 ; gain = 87.527
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data.V' (xf_resize_accel.cpp:62).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data.V' (xf_resize_accel.cpp:62).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:418) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:473) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53).
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:478:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:423) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Vweightsloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:464) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:486) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.2' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:500) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.3' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:509) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.4' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:524) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.5' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:543) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.6' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:141) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.7' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:174) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:582) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:584) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:86) in function 'CoreProcessDownArea<3>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'col_buf.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:479) automatically.
INFO: [XFORM 203-101] Partitioning array 'lbuf_in.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Hweight' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:241) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Hreq' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:250) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'D0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wy' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line0.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line1.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line2.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line3.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line4.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wx' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Pixel.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-0-0' (./include/imgproc/xf_resize.hpp:103:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'Loop-0' (./include/imgproc/xf_resize.hpp:100:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (./include/imgproc/xf_resize.hpp:98) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (./include/imgproc/xf_resize.hpp:113) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-713] All the elements of global array '_dst.data.V' should be updated in process function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', detected/extracted 3 process function(s): 
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc62'
	 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>63'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc64'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel', detected/extracted 6 process function(s): 
	 'Block_Mat.exit7_proc65'
	 'axis2xfMat'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'
	 'Block_Mat.exit710_proc'
	 'Block_Mat.exit711_proc'
	 'xfMat2axis'.
WARNING: [XFORM 203-124] Array  '_dst.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-2-0' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:421:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'outerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:435:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./include/imgproc/../core/xf_math.h:309:2) in function 'xf::Inverse'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:546:6) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:564:31) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:434:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:472:21) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:591:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:433:29) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 220.926 ; gain = 136.371
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:298:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:302:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-631] Renaming function 'xfExtractPixels<1, 26, 15>' to 'xfExtractPixels' (./include/imgproc/../common/xf_utility.h:75:1)
WARNING: [XFORM 203-631] Renaming function 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>63' to 'xFresize63' (./include/imgproc/xf_resize.hpp:56:1)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc64' to 'resize_Loop_2_proc64' (./include/imgproc/xf_resize.hpp:113:64)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc62' to 'resize_Loop_1_proc62' (./include/imgproc/xf_resize.hpp:98:63)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>' to 'resize' (./include/imgproc/xf_resize.hpp:86:3)
WARNING: [XFORM 203-631] Renaming function 'xf::Inverse' to 'Inverse' (./include/imgproc/../core/xf_math.h:224)
WARNING: [XFORM 203-631] Renaming function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' to 'xFResizeAreaDownScal' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:143:5)
WARNING: [XFORM 203-631] Renaming function 'CoreProcessDownArea<3>' to 'CoreProcessDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:85:1)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit7_proc65' to 'Block_Mat.exit7_proc' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit711_proc' to 'Block_Mat.exit711_pr' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit710_proc' to 'Block_Mat.exit710_pr' 
WARNING: [XFORM 203-561] Updating loop upper bound from 511 to 320 for loop 'Loop-0-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 180 for loop 'Loop-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 180 for loop 'Loop-0' in function 'xfMat2axis'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit7_proc' to 'Block_Mat.exit7_proc.1' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit711_pr' to 'Block_Mat.exit711_pr.1' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit710_pr' to 'Block_Mat.exit710_pr.1' 
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'xFUdivResizeDownArea' is missing or was optimized away (./include/imgproc/../imgproc/xf_resize_down_area.hpp:230:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 327.902 ; gain = 243.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.813 seconds; current allocated memory: 273.910 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 274.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_1_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 274.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 274.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 274.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 274.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 274.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 275.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CoreProcessDownArea'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CoreProcessDownArea' consists of the following:
	'mul' operation of DSP[236] ('tmp_170', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:102) [234]  (3.36 ns)
	'add' operation of DSP[236] ('tmp7', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [236]  (3.02 ns)
	'add' operation of DSP[237] ('tmp6', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [237]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 276.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 277.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'innerloop'.
WARNING: [SCHED 204-68] The II Violation in module 'xFResizeAreaDownScal': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('out_i.V') with incoming values : ('out_i.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:580) ('p_01080_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) and 'zext' operation ('tmp_105', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (9.099ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'xFResizeAreaDownScal' consists of the following:
	'load' operation ('Hstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537) on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [633]  (3.25 ns)
	'add' operation ('ret.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [640]  (1.68 ns)
	'icmp' operation ('tmp_107', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [643]  (2.21 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.412 seconds; current allocated memory: 280.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_5_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.082 seconds; current allocated memory: 285.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFresize63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.864 seconds; current allocated memory: 285.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 285.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_2_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.438 seconds; current allocated memory: 286.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 286.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 286.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.318 seconds; current allocated memory: 286.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.441 seconds; current allocated memory: 287.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 287.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 287.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.757 seconds; current allocated memory: 287.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 1.388 seconds; current allocated memory: 288.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_1_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_1_proc62'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 288.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Inverse_xf_division_lut' to 'Inverse_xf_divisibkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 289.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_83_24_1_1' to 'resize_accel_mux_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_cud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 289.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ic' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_16ns_8ns_24_1_1' to 'resize_accel_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_24ns_25_1_1' to 'resize_accel_mac_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_26ns_27_1_1' to 'resize_accel_mac_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_19ns_16ns_32_1_1' to 'resize_accel_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_19ns_16ns_32ns_32_1_1' to 'resize_accel_mac_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_eOg': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_fYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_hbi': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_g8j': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CoreProcessDownArea'.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 293.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_0_V' to 'xFResizeAreaDownSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_1_V' to 'xFResizeAreaDownSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_2_V' to 'xFResizeAreaDownSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_3_V' to 'xFResizeAreaDownSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_4_V' to 'xFResizeAreaDownSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_5_V' to 'xFResizeAreaDownSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_0' to 'xFResizeAreaDownSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_1' to 'xFResizeAreaDownSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_2' to 'xFResizeAreaDownSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_3' to 'xFResizeAreaDownSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_4' to 'xFResizeAreaDownSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vweight' to 'xFResizeAreaDownStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hstart' to 'xFResizeAreaDownSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vstart' to 'xFResizeAreaDownSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_0' to 'xFResizeAreaDownSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_1' to 'xFResizeAreaDownSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_2' to 'xFResizeAreaDownSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_3' to 'xFResizeAreaDownSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_4' to 'xFResizeAreaDownSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_5' to 'xFResizeAreaDownSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_6' to 'xFResizeAreaDownSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_7' to 'xFResizeAreaDownSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vreq' to 'xFResizeAreaDownSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_sdiv_32ns_32ns_32_36_seq_1' to 'resize_accel_sdivFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_833_16_1_1' to 'resize_accel_mux_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_813_16_1_1' to 'resize_accel_mux_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_srem_32s_10ns_32_36_1' to 'resize_accel_sremIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sdivFfa': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sremIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFResizeAreaDownScal'.
INFO: [HLS 200-111]  Elapsed time: 4.924 seconds; current allocated memory: 300.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFresize63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFresize63'.
INFO: [HLS 200-111]  Elapsed time: 7.568 seconds; current allocated memory: 302.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_2_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_2_proc64'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 303.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_xFresize63_U0' to 'start_for_xFresizJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_Loop_2_proc64_U0' to 'start_for_resize_KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 303.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2axis'.
INFO: [HLS 200-111]  Elapsed time: 1.742 seconds; current allocated memory: 304.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/inval' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/xc_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/yc_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/anglexcomp' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/angleycomp' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2axis_U0' to 'start_for_xfMat2aLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'resize_accel/src_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resize_accel/inval' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 304.841 MB.
INFO: [RTMG 210-279] Implementing memory 'Inverse_xf_divisibkb_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sdivFfa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sremIfE_div'
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSibs_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSjbC_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSmb6_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownStde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFresizJfO_U(start_for_xFresizJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_KfY_U(start_for_resize_KfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_U0_U(start_for_resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2aLf8_U(start_for_xfMat2aLf8)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:52 . Memory (MB): peak = 394.215 ; gain = 309.660
INFO: [SYSC 207-301] Generating SystemC RTL for resize_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-112] Total elapsed time: 112.473 seconds; peak allocated memory: 304.841 MB.
==============================================================
File generated on Mon Jan 13 22:45:19 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon Jan 13 22:47:47 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:49:14 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:49:37 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:51:30 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:53:07 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:54:11 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include/imgproc/xf_resize.hpp:87:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file xf_resize_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 104.816 ; gain = 20.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 104.816 ; gain = 20.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'process_block_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:159) in function 'DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name ProcessBlockArea<9, 1, 26, 640, 3>(ap_uint<13>*, unsigned short (*) [5], unsigned short*, unsigned short*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, ap_uint<13>, ap_uint<13>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Extract_pixels_loop' (./include/imgproc/../common/xf_utility.h:73) in function 'void xfExtractPixels<1, 26, 15>(PixelType<FORWARD_REFERENCE>::name*, StreamType<FORWARD_REFERENCE>::name&, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<9, 360, 640, 1>::init' into 'xf::Mat<9, 360, 640, 1>::Mat.1' (./include/common/xf_structs.h:581).
INFO: [XFORM 203-603] Inlining function 'ProcessBlockArea<9, 1, 26, 640, 3>' into 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:561).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 148.164 ; gain = 63.621
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include/imgproc/../imgproc/xf_resize_down_area.hpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 171.020 ; gain = 86.477
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data.V' (xf_resize_accel.cpp:62).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data.V' (xf_resize_accel.cpp:62).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:418) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:473) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53).
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:478:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:423) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Vweightsloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:464) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:486) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.2' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:500) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.3' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:509) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.4' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:524) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.5' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:543) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.6' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:141) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.7' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:174) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:582) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:584) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:86) in function 'CoreProcessDownArea<3>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'col_buf.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:479) automatically.
INFO: [XFORM 203-101] Partitioning array 'lbuf_in.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Hweight' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:241) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Hreq' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:250) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'D0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wy' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line0.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line1.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line2.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line3.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line4.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wx' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Pixel.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-0-0' (./include/imgproc/xf_resize.hpp:103:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'Loop-0' (./include/imgproc/xf_resize.hpp:100:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (./include/imgproc/xf_resize.hpp:98) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (./include/imgproc/xf_resize.hpp:113) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-713] All the elements of global array '_dst.data.V' should be updated in process function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', detected/extracted 3 process function(s): 
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc62'
	 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>63'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc64'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel', detected/extracted 6 process function(s): 
	 'Block_Mat.exit7_proc65'
	 'axis2xfMat'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'
	 'Block_Mat.exit710_proc'
	 'Block_Mat.exit711_proc'
	 'xfMat2axis'.
WARNING: [XFORM 203-124] Array  '_dst.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-2-0' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:421:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'outerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:435:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./include/imgproc/../core/xf_math.h:309:2) in function 'xf::Inverse'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:546:6) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:564:31) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:434:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:472:21) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:591:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:433:29) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 220.195 ; gain = 135.652
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:298:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:302:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-631] Renaming function 'xfExtractPixels<1, 26, 15>' to 'xfExtractPixels' (./include/imgproc/../common/xf_utility.h:75:1)
WARNING: [XFORM 203-631] Renaming function 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>63' to 'xFresize63' (./include/imgproc/xf_resize.hpp:56:1)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc64' to 'resize_Loop_2_proc64' (./include/imgproc/xf_resize.hpp:113:64)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc62' to 'resize_Loop_1_proc62' (./include/imgproc/xf_resize.hpp:98:63)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>' to 'resize' (./include/imgproc/xf_resize.hpp:86:3)
WARNING: [XFORM 203-631] Renaming function 'xf::Inverse' to 'Inverse' (./include/imgproc/../core/xf_math.h:224)
WARNING: [XFORM 203-631] Renaming function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' to 'xFResizeAreaDownScal' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:143:5)
WARNING: [XFORM 203-631] Renaming function 'CoreProcessDownArea<3>' to 'CoreProcessDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:85:1)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit7_proc65' to 'Block_Mat.exit7_proc' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit711_proc' to 'Block_Mat.exit711_pr' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit710_proc' to 'Block_Mat.exit710_pr' 
WARNING: [XFORM 203-561] Updating loop upper bound from 511 to 320 for loop 'Loop-0-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 180 for loop 'Loop-0' in function 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 180 for loop 'Loop-0' in function 'xfMat2axis'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit7_proc' to 'Block_Mat.exit7_proc.1' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit711_pr' to 'Block_Mat.exit711_pr.1' 
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit710_pr' to 'Block_Mat.exit710_pr.1' 
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'xFUdivResizeDownArea' is missing or was optimized away (./include/imgproc/../imgproc/xf_resize_down_area.hpp:230:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 327.453 ; gain = 242.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.419 seconds; current allocated memory: 273.926 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 274.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_1_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 274.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 274.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 274.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 274.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 274.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 275.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CoreProcessDownArea'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CoreProcessDownArea' consists of the following:
	'mul' operation of DSP[236] ('tmp_170', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:102) [234]  (3.36 ns)
	'add' operation of DSP[236] ('tmp7', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [236]  (3.02 ns)
	'add' operation of DSP[237] ('tmp6', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [237]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 276.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 277.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'innerloop'.
WARNING: [SCHED 204-68] The II Violation in module 'xFResizeAreaDownScal': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('out_i.V') with incoming values : ('out_i.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:580) ('p_01080_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) and 'zext' operation ('tmp_105', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (9.099ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'xFResizeAreaDownScal' consists of the following:
	'load' operation ('Hstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537) on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [633]  (3.25 ns)
	'add' operation ('ret.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [640]  (1.68 ns)
	'icmp' operation ('tmp_107', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [643]  (2.21 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.284 seconds; current allocated memory: 280.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_5_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.827 seconds; current allocated memory: 285.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFresize63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.718 seconds; current allocated memory: 285.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 285.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_2_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 286.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 286.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 286.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.258 seconds; current allocated memory: 286.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 286.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 287.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 287.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.671 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 1.323 seconds; current allocated memory: 288.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_1_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_1_proc62'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 288.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Inverse_xf_division_lut' to 'Inverse_xf_divisibkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 289.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_83_24_1_1' to 'resize_accel_mux_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_cud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 289.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ic' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_16ns_8ns_24_1_1' to 'resize_accel_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_24ns_25_1_1' to 'resize_accel_mac_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_26ns_27_1_1' to 'resize_accel_mac_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_19ns_16ns_32_1_1' to 'resize_accel_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_19ns_16ns_32ns_32_1_1' to 'resize_accel_mac_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_eOg': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_fYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_hbi': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_g8j': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CoreProcessDownArea'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 293.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_0_V' to 'xFResizeAreaDownSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_1_V' to 'xFResizeAreaDownSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_2_V' to 'xFResizeAreaDownSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_3_V' to 'xFResizeAreaDownSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_4_V' to 'xFResizeAreaDownSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_5_V' to 'xFResizeAreaDownSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_0' to 'xFResizeAreaDownSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_1' to 'xFResizeAreaDownSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_2' to 'xFResizeAreaDownSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_3' to 'xFResizeAreaDownSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_4' to 'xFResizeAreaDownSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vweight' to 'xFResizeAreaDownStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hstart' to 'xFResizeAreaDownSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vstart' to 'xFResizeAreaDownSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_0' to 'xFResizeAreaDownSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_1' to 'xFResizeAreaDownSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_2' to 'xFResizeAreaDownSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_3' to 'xFResizeAreaDownSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_4' to 'xFResizeAreaDownSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_5' to 'xFResizeAreaDownSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_6' to 'xFResizeAreaDownSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_7' to 'xFResizeAreaDownSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vreq' to 'xFResizeAreaDownSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_sdiv_32ns_32ns_32_36_seq_1' to 'resize_accel_sdivFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_833_16_1_1' to 'resize_accel_mux_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_813_16_1_1' to 'resize_accel_mux_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_srem_32s_10ns_32_36_1' to 'resize_accel_sremIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sdivFfa': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sremIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFResizeAreaDownScal'.
INFO: [HLS 200-111]  Elapsed time: 4.463 seconds; current allocated memory: 300.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFresize63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFresize63'.
INFO: [HLS 200-111]  Elapsed time: 7.308 seconds; current allocated memory: 302.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_2_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_2_proc64'.
INFO: [HLS 200-111]  Elapsed time: 1.529 seconds; current allocated memory: 303.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_xFresize63_U0' to 'start_for_xFresizJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_Loop_2_proc64_U0' to 'start_for_resize_KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 303.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2axis'.
INFO: [HLS 200-111]  Elapsed time: 1.579 seconds; current allocated memory: 304.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/inval' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/xc_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/yc_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/anglexcomp' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/angleycomp' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2axis_U0' to 'start_for_xfMat2aLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'resize_accel/src_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resize_accel/inval' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 304.857 MB.
INFO: [RTMG 210-279] Implementing memory 'Inverse_xf_divisibkb_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sdivFfa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sremIfE_div'
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSibs_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSjbC_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSmb6_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownStde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFresizJfO_U(start_for_xFresizJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_KfY_U(start_for_resize_KfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_U0_U(start_for_resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2aLf8_U(start_for_xfMat2aLf8)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:45 . Memory (MB): peak = 393.012 ; gain = 308.469
INFO: [SYSC 207-301] Generating SystemC RTL for resize_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-112] Total elapsed time: 105.077 seconds; peak allocated memory: 304.857 MB.
==============================================================
File generated on Mon Jan 13 22:56:42 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon Jan 13 22:58:29 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 22:59:19 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include/imgproc/xf_resize.hpp:87:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file xf_resize_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 104.809 ; gain = 20.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 104.809 ; gain = 20.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'process_block_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:159) in function 'DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name ProcessBlockArea<9, 1, 26, 640, 3>(ap_uint<13>*, unsigned short (*) [5], unsigned short*, unsigned short*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, ap_uint<13>, ap_uint<13>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Extract_pixels_loop' (./include/imgproc/../common/xf_utility.h:73) in function 'void xfExtractPixels<1, 26, 15>(PixelType<FORWARD_REFERENCE>::name*, StreamType<FORWARD_REFERENCE>::name&, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<9, 360, 640, 1>::init' into 'xf::Mat<9, 360, 640, 1>::Mat.1' (./include/common/xf_structs.h:581).
INFO: [XFORM 203-603] Inlining function 'ProcessBlockArea<9, 1, 26, 640, 3>' into 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:561).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 148.016 ; gain = 63.477
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include/imgproc/../imgproc/xf_resize_down_area.hpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 171.348 ; gain = 86.809
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data.V' (xf_resize_accel.cpp:62).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data.V' (xf_resize_accel.cpp:62).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:418) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:473) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53).
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:478:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:423) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Vweightsloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:464) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:486) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.2' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:500) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.3' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:509) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.4' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:524) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.5' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:543) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.6' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:141) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.7' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:174) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:582) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:584) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:86) in function 'CoreProcessDownArea<3>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'col_buf.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:479) automatically.
INFO: [XFORM 203-101] Partitioning array 'lbuf_in.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Hweight' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:241) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Hreq' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:250) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'D0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wy' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line0.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line1.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line2.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line3.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line4.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wx' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Pixel.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-0-0' (./include/imgproc/xf_resize.hpp:103:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'Loop-0' (./include/imgproc/xf_resize.hpp:100:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (./include/imgproc/xf_resize.hpp:98) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (./include/imgproc/xf_resize.hpp:113) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-713] All the elements of global array '_dst.data.V' should be updated in process function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', detected/extracted 3 process function(s): 
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc59'
	 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>60'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc61'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel', detected/extracted 3 process function(s): 
	 'axis2xfMat'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'
	 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-2-0' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:421:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'outerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:435:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./include/imgproc/../core/xf_math.h:309:2) in function 'xf::Inverse'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:546:6) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:564:31) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:434:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:472:21) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:591:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:433:29) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:53 . Memory (MB): peak = 220.930 ; gain = 136.391
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:298:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:302:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-631] Renaming function 'xfExtractPixels<1, 26, 15>' to 'xfExtractPixels' (./include/imgproc/../common/xf_utility.h:75:1)
WARNING: [XFORM 203-631] Renaming function 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>60' to 'xFresize60' (./include/imgproc/xf_resize.hpp:56:1)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc61' to 'resize_Loop_2_proc61' (./include/imgproc/xf_resize.hpp:113:64)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc59' to 'resize_Loop_1_proc59' (./include/imgproc/xf_resize.hpp:98:63)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>' to 'resize' (./include/imgproc/xf_resize.hpp:86:3)
WARNING: [XFORM 203-631] Renaming function 'xf::Inverse' to 'Inverse' (./include/imgproc/../core/xf_math.h:224)
WARNING: [XFORM 203-631] Renaming function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' to 'xFResizeAreaDownScal' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:143:5)
WARNING: [XFORM 203-631] Renaming function 'CoreProcessDownArea<3>' to 'CoreProcessDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:85:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'xFUdivResizeDownArea' is missing or was optimized away (./include/imgproc/../imgproc/xf_resize_down_area.hpp:230:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 328.539 ; gain = 244.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.181 seconds; current allocated memory: 274.577 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 274.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_1_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 274.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 274.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 275.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 275.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 275.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 275.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CoreProcessDownArea'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CoreProcessDownArea' consists of the following:
	'mul' operation of DSP[236] ('tmp_170', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:102) [234]  (3.36 ns)
	'add' operation of DSP[236] ('tmp7', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [236]  (3.02 ns)
	'add' operation of DSP[237] ('tmp6', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [237]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 277.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 278.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'innerloop'.
WARNING: [SCHED 204-68] The II Violation in module 'xFResizeAreaDownScal': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('out_i.V') with incoming values : ('out_i.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:580) ('p_01080_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) and 'zext' operation ('tmp_105', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (9.099ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'xFResizeAreaDownScal' consists of the following:
	'load' operation ('Hstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537) on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [633]  (3.25 ns)
	'add' operation ('ret.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [640]  (1.68 ns)
	'icmp' operation ('tmp_107', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [643]  (2.21 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.435 seconds; current allocated memory: 281.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_5_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 285.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFresize60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.882 seconds; current allocated memory: 286.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 286.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_2_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.449 seconds; current allocated memory: 286.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 286.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 286.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.323 seconds; current allocated memory: 287.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.435 seconds; current allocated memory: 287.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 287.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 287.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.733 seconds; current allocated memory: 288.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 1.393 seconds; current allocated memory: 289.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_1_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_1_proc59'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 289.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Inverse_xf_division_lut' to 'Inverse_xf_divisibkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 289.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_83_24_1_1' to 'resize_accel_mux_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_cud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 290.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ic' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_16ns_8ns_24_1_1' to 'resize_accel_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_24ns_25_1_1' to 'resize_accel_mac_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_26ns_27_1_1' to 'resize_accel_mac_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_19ns_16ns_32_1_1' to 'resize_accel_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_19ns_16ns_32ns_32_1_1' to 'resize_accel_mac_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_eOg': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_fYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_hbi': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_g8j': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CoreProcessDownArea'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 293.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_0_V' to 'xFResizeAreaDownSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_1_V' to 'xFResizeAreaDownSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_2_V' to 'xFResizeAreaDownSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_3_V' to 'xFResizeAreaDownSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_4_V' to 'xFResizeAreaDownSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_5_V' to 'xFResizeAreaDownSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_0' to 'xFResizeAreaDownSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_1' to 'xFResizeAreaDownSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_2' to 'xFResizeAreaDownSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_3' to 'xFResizeAreaDownSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_4' to 'xFResizeAreaDownSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vweight' to 'xFResizeAreaDownStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hstart' to 'xFResizeAreaDownSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vstart' to 'xFResizeAreaDownSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_0' to 'xFResizeAreaDownSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_1' to 'xFResizeAreaDownSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_2' to 'xFResizeAreaDownSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_3' to 'xFResizeAreaDownSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_4' to 'xFResizeAreaDownSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_5' to 'xFResizeAreaDownSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_6' to 'xFResizeAreaDownSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_7' to 'xFResizeAreaDownSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vreq' to 'xFResizeAreaDownSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_sdiv_32ns_32ns_32_36_seq_1' to 'resize_accel_sdivFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_833_16_1_1' to 'resize_accel_mux_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_813_16_1_1' to 'resize_accel_mux_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_srem_32s_10ns_32_36_1' to 'resize_accel_sremIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sdivFfa': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sremIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFResizeAreaDownScal'.
INFO: [HLS 200-111]  Elapsed time: 4.946 seconds; current allocated memory: 301.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFresize60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFresize60'.
INFO: [HLS 200-111]  Elapsed time: 7.556 seconds; current allocated memory: 303.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_2_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_2_proc61'.
INFO: [HLS 200-111]  Elapsed time: 1.702 seconds; current allocated memory: 303.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_xFresize60_U0' to 'start_for_xFresizJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_Loop_2_proc61_U0' to 'start_for_resize_KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 304.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2axis'.
INFO: [HLS 200-111]  Elapsed time: 1.722 seconds; current allocated memory: 305.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/inval' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/xc_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/yc_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/anglexcomp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/angleycomp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xc_out', 'yc_out', 'anglexcomp' and 'angleycomp' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2axis_U0' to 'start_for_xfMat2aLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'resize_accel/src_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'resize_accel/inval' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.102 seconds; current allocated memory: 305.517 MB.
INFO: [RTMG 210-279] Implementing memory 'Inverse_xf_divisibkb_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sdivFfa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sremIfE_div'
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSibs_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSjbC_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSmb6_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownStde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFresizJfO_U(start_for_xFresizJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_KfY_U(start_for_resize_KfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_U0_U(start_for_resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2aLf8_U(start_for_xfMat2aLf8)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:01:53 . Memory (MB): peak = 393.652 ; gain = 309.113
INFO: [SYSC 207-301] Generating SystemC RTL for resize_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-112] Total elapsed time: 113.143 seconds; peak allocated memory: 305.517 MB.
==============================================================
File generated on Mon Jan 13 23:01:40 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon Jan 13 23:43:49 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Jan 13 23:44:35 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include/imgproc/xf_resize.hpp:87:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file xf_resize_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 104.910 ; gain = 20.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 104.910 ; gain = 20.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'process_block_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:159) in function 'DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name ProcessBlockArea<9, 1, 26, 640, 3>(ap_uint<13>*, unsigned short (*) [5], unsigned short*, unsigned short*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, ap_uint<13>, ap_uint<13>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Extract_pixels_loop' (./include/imgproc/../common/xf_utility.h:73) in function 'void xfExtractPixels<1, 26, 15>(PixelType<FORWARD_REFERENCE>::name*, StreamType<FORWARD_REFERENCE>::name&, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<9, 360, 640, 1>::init' into 'xf::Mat<9, 360, 640, 1>::Mat.1' (./include/common/xf_structs.h:581).
INFO: [XFORM 203-603] Inlining function 'ProcessBlockArea<9, 1, 26, 640, 3>' into 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:561).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 148.250 ; gain = 63.742
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include/imgproc/../imgproc/xf_resize_down_area.hpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 171.816 ; gain = 87.309
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data.V' (xf_resize_accel.cpp:62).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data.V' (xf_resize_accel.cpp:62).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:418) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:473) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53).
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:478:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:423) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Vweightsloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:464) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:486) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.2' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:500) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.3' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:509) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.4' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:524) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.5' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:543) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.6' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:141) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.7' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:174) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:582) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:584) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:86) in function 'CoreProcessDownArea<3>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'col_buf.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:479) automatically.
INFO: [XFORM 203-101] Partitioning array 'lbuf_in.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Hweight' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:241) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Hreq' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:250) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'D0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wy' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line0.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line1.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line2.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line3.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line4.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wx' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Pixel.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-0-0' (./include/imgproc/xf_resize.hpp:103:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'Loop-0' (./include/imgproc/xf_resize.hpp:100:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (./include/imgproc/xf_resize.hpp:98) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (./include/imgproc/xf_resize.hpp:113) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-713] All the elements of global array '_dst.data.V' should be updated in process function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', detected/extracted 3 process function(s): 
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc59'
	 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>60'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc61'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel', detected/extracted 3 process function(s): 
	 'axis2xfMat'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'
	 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-2-0' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:421:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'outerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:435:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./include/imgproc/../core/xf_math.h:309:2) in function 'xf::Inverse'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:546:6) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:564:31) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:434:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:472:21) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:591:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:433:29) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 220.363 ; gain = 135.855
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:298:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:302:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-631] Renaming function 'xfExtractPixels<1, 26, 15>' to 'xfExtractPixels' (./include/imgproc/../common/xf_utility.h:75:1)
WARNING: [XFORM 203-631] Renaming function 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>60' to 'xFresize60' (./include/imgproc/xf_resize.hpp:56:1)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc61' to 'resize_Loop_2_proc61' (./include/imgproc/xf_resize.hpp:113:64)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc59' to 'resize_Loop_1_proc59' (./include/imgproc/xf_resize.hpp:98:63)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>' to 'resize' (./include/imgproc/xf_resize.hpp:86:3)
WARNING: [XFORM 203-631] Renaming function 'xf::Inverse' to 'Inverse' (./include/imgproc/../core/xf_math.h:224)
WARNING: [XFORM 203-631] Renaming function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' to 'xFResizeAreaDownScal' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:143:5)
WARNING: [XFORM 203-631] Renaming function 'CoreProcessDownArea<3>' to 'CoreProcessDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:85:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'xFUdivResizeDownArea' is missing or was optimized away (./include/imgproc/../imgproc/xf_resize_down_area.hpp:230:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:01 . Memory (MB): peak = 328.211 ; gain = 243.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.764 seconds; current allocated memory: 274.531 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 274.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_1_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 274.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 274.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 275.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 275.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 275.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 275.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CoreProcessDownArea'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CoreProcessDownArea' consists of the following:
	'mul' operation of DSP[236] ('tmp_170', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:102) [234]  (3.36 ns)
	'add' operation of DSP[236] ('tmp7', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [236]  (3.02 ns)
	'add' operation of DSP[237] ('tmp6', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [237]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 276.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.146 seconds; current allocated memory: 278.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'innerloop'.
WARNING: [SCHED 204-68] The II Violation in module 'xFResizeAreaDownScal': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('out_i.V') with incoming values : ('out_i.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:580) ('p_01080_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) and 'zext' operation ('tmp_105', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (9.099ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'xFResizeAreaDownScal' consists of the following:
	'load' operation ('Hstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537) on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [633]  (3.25 ns)
	'add' operation ('ret.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [640]  (1.68 ns)
	'icmp' operation ('tmp_107', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [643]  (2.21 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.531 seconds; current allocated memory: 281.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_5_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.098 seconds; current allocated memory: 285.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFresize60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.871 seconds; current allocated memory: 286.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 286.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_2_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.497 seconds; current allocated memory: 286.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 286.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 286.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.333 seconds; current allocated memory: 287.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.456 seconds; current allocated memory: 287.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 287.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 287.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.747 seconds; current allocated memory: 288.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 1.398 seconds; current allocated memory: 288.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_1_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_1_proc59'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 289.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Inverse_xf_division_lut' to 'Inverse_xf_divisibkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 289.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_83_24_1_1' to 'resize_accel_mux_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_cud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 290.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ic' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_16ns_8ns_24_1_1' to 'resize_accel_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_24ns_25_1_1' to 'resize_accel_mac_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_26ns_27_1_1' to 'resize_accel_mac_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_19ns_16ns_32_1_1' to 'resize_accel_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_19ns_16ns_32ns_32_1_1' to 'resize_accel_mac_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_eOg': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_fYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_hbi': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_g8j': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CoreProcessDownArea'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 293.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_0_V' to 'xFResizeAreaDownSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_1_V' to 'xFResizeAreaDownSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_2_V' to 'xFResizeAreaDownSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_3_V' to 'xFResizeAreaDownSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_4_V' to 'xFResizeAreaDownSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_5_V' to 'xFResizeAreaDownSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_0' to 'xFResizeAreaDownSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_1' to 'xFResizeAreaDownSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_2' to 'xFResizeAreaDownSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_3' to 'xFResizeAreaDownSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_4' to 'xFResizeAreaDownSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vweight' to 'xFResizeAreaDownStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hstart' to 'xFResizeAreaDownSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vstart' to 'xFResizeAreaDownSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_0' to 'xFResizeAreaDownSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_1' to 'xFResizeAreaDownSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_2' to 'xFResizeAreaDownSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_3' to 'xFResizeAreaDownSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_4' to 'xFResizeAreaDownSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_5' to 'xFResizeAreaDownSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_6' to 'xFResizeAreaDownSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_7' to 'xFResizeAreaDownSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vreq' to 'xFResizeAreaDownSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_sdiv_32ns_32ns_32_36_seq_1' to 'resize_accel_sdivFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_833_16_1_1' to 'resize_accel_mux_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_813_16_1_1' to 'resize_accel_mux_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_srem_32s_10ns_32_36_1' to 'resize_accel_sremIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sdivFfa': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sremIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFResizeAreaDownScal'.
INFO: [HLS 200-111]  Elapsed time: 4.734 seconds; current allocated memory: 301.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFresize60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFresize60'.
INFO: [HLS 200-111]  Elapsed time: 7.295 seconds; current allocated memory: 303.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_2_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_2_proc61'.
INFO: [HLS 200-111]  Elapsed time: 1.688 seconds; current allocated memory: 303.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_xFresize60_U0' to 'start_for_xFresizJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_Loop_2_proc61_U0' to 'start_for_resize_KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 304.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2axis'.
INFO: [HLS 200-111]  Elapsed time: 1.739 seconds; current allocated memory: 304.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/inval' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/xc_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/yc_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/anglexcomp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/angleycomp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inval', 'xc_out', 'yc_out', 'anglexcomp' and 'angleycomp' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2axis_U0' to 'start_for_xfMat2aLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'resize_accel/src_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 305.343 MB.
INFO: [RTMG 210-279] Implementing memory 'Inverse_xf_divisibkb_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sdivFfa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sremIfE_div'
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSibs_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSjbC_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSmb6_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownStde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFresizJfO_U(start_for_xFresizJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_KfY_U(start_for_resize_KfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_U0_U(start_for_resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2aLf8_U(start_for_xfMat2aLf8)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:55 . Memory (MB): peak = 392.934 ; gain = 308.426
INFO: [SYSC 207-301] Generating SystemC RTL for resize_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-112] Total elapsed time: 115.062 seconds; peak allocated memory: 305.343 MB.
==============================================================
File generated on Mon Jan 13 23:50:04 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon Jan 13 23:50:39 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Jan 31 22:31:53 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jan 31 22:33:46 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jan 31 22:57:20 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jan 31 23:01:28 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jan 31 23:04:28 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include/imgproc/xf_resize.hpp:87:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file xf_resize_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 104.953 ; gain = 20.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 104.953 ; gain = 20.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'process_block_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:159) in function 'DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name ProcessBlockArea<9, 1, 26, 640, 3>(ap_uint<13>*, unsigned short (*) [5], unsigned short*, unsigned short*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, DataType<FORWARD_REFERENCE, FORWARD_REFERENCE>::name*, ap_uint<13>, ap_uint<13>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Extract_pixels_loop' (./include/imgproc/../common/xf_utility.h:73) in function 'void xfExtractPixels<1, 26, 15>(PixelType<FORWARD_REFERENCE>::name*, StreamType<FORWARD_REFERENCE>::name&, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<9, 360, 640, 1>::init' into 'xf::Mat<9, 360, 640, 1>::Mat.1' (./include/common/xf_structs.h:581).
INFO: [XFORM 203-603] Inlining function 'ProcessBlockArea<9, 1, 26, 640, 3>' into 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:561).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 148.430 ; gain = 63.945
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include/imgproc/../imgproc/xf_resize_down_area.hpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 171.676 ; gain = 87.191
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data.V' (xf_resize_accel.cpp:62).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data.V' (xf_resize_accel.cpp:62).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:418) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:473) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53).
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'innerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:478:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:423) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Vweightsloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:464) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:486) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.2' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:500) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.3' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:509) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.4' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:524) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.5' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:543) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.6' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:141) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.7' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:174) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:582) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2.8.1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:584) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:86) in function 'CoreProcessDownArea<3>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'col_buf.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:479) automatically.
INFO: [XFORM 203-101] Partitioning array 'lbuf_in.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Hweight' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:241) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Hreq' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:250) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'D0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'D4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:253) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wy' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line0.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line1.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line2.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line3.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line4.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data0.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data1.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data2.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data3.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data4.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wx' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Pixel.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_read_area_win.V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:430) in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-0-0' (./include/imgproc/xf_resize.hpp:103:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'Loop-0' (./include/imgproc/xf_resize.hpp:100:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Loop-1-0' (./include/imgproc/xf_resize.hpp:118:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Loop-1' (./include/imgproc/xf_resize.hpp:115:1) in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (./include/imgproc/xf_resize.hpp:98) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (./include/imgproc/xf_resize.hpp:113) to a process function for dataflow in function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'.
WARNING: [XFORM 203-713] All the elements of global array '_dst.data.V' should be updated in process function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>', detected/extracted 3 process function(s): 
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc59'
	 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>60'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc61'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel', detected/extracted 3 process function(s): 
	 'axis2xfMat'
	 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>'
	 'xfMat2axis'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 320 for loop 'Hoffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:309:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 360 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 180 for loop 'Voffset_loop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:366:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 640 for loop 'Loop-2-0' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:421:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 360 for loop 'outerloop' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:435:1) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./include/imgproc/../core/xf_math.h:309:2) in function 'xf::Inverse'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:527:5) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:546:6) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:564:31) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:434:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:472:21) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./include/imgproc/../imgproc/xf_resize_down_area.hpp:591:3) to (./include/imgproc/../imgproc/xf_resize_down_area.hpp:433:29) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CoreProcessDownArea<3>' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:53)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:04 . Memory (MB): peak = 220.367 ; gain = 135.883
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:298:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'xFUdivResizeDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:302:11) in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 645 for loop 'innerloop' in function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>'.
WARNING: [XFORM 203-631] Renaming function 'xfExtractPixels<1, 26, 15>' to 'xfExtractPixels' (./include/imgproc/../common/xf_utility.h:75:1)
WARNING: [XFORM 203-631] Renaming function 'xf::xFresize<360, 640, 3, 9, 1, 26, 360, 640>60' to 'xFresize60' (./include/imgproc/xf_resize.hpp:56:1)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_2_proc61' to 'resize_Loop_2_proc61' (./include/imgproc/xf_resize.hpp:113:64)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>_Loop_1_proc59' to 'resize_Loop_1_proc59' (./include/imgproc/xf_resize.hpp:98:63)
WARNING: [XFORM 203-631] Renaming function 'xf::resize<1, 9, 360, 640, 360, 640, 1, 2>' to 'resize' (./include/imgproc/xf_resize.hpp:86:3)
WARNING: [XFORM 203-631] Renaming function 'xf::Inverse' to 'Inverse' (./include/imgproc/../core/xf_math.h:224)
WARNING: [XFORM 203-631] Renaming function 'xFResizeAreaDownScale<360, 640, 3, 9, 1, 26, 360, 640, 640, 640>' to 'xFResizeAreaDownScal' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:143:5)
WARNING: [XFORM 203-631] Renaming function 'CoreProcessDownArea<3>' to 'CoreProcessDownArea' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:85:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[4].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[5].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[0].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[1].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[2].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lbuf_in[3].V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:232).
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'xFUdivResizeDownArea' is missing or was optimized away (./include/imgproc/../imgproc/xf_resize_down_area.hpp:230:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:11 . Memory (MB): peak = 328.496 ; gain = 244.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.265 seconds; current allocated memory: 274.531 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 274.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_1_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 274.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 274.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 275.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 275.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xfExtractPixels'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 275.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 275.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CoreProcessDownArea'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CoreProcessDownArea' consists of the following:
	'mul' operation of DSP[236] ('tmp_170', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:102) [234]  (3.36 ns)
	'add' operation of DSP[236] ('tmp7', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [236]  (3.02 ns)
	'add' operation of DSP[237] ('tmp6', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:105) [237]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 276.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 278.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'innerloop'.
WARNING: [SCHED 204-68] The II Violation in module 'xFResizeAreaDownScal': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('out_i.V') with incoming values : ('out_i.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:580) ('p_01080_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) and 'zext' operation ('tmp_105', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (9.099ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'xFResizeAreaDownScal' consists of the following:
	'load' operation ('Hstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537) on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [633]  (3.25 ns)
	'add' operation ('ret.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [640]  (1.68 ns)
	'icmp' operation ('tmp_107', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [643]  (2.21 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.493 seconds; current allocated memory: 281.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lbuf_in_5_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.079 seconds; current allocated memory: 285.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFresize60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.862 seconds; current allocated memory: 286.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 286.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_Loop_2_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.435 seconds; current allocated memory: 286.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 286.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 286.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.331 seconds; current allocated memory: 287.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.432 seconds; current allocated memory: 287.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 287.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 287.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.736 seconds; current allocated memory: 288.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axis2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axis2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 1.385 seconds; current allocated memory: 288.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_1_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_1_proc59'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 289.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Inverse_xf_division_lut' to 'Inverse_xf_divisibkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 289.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_83_24_1_1' to 'resize_accel_mux_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_cud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 290.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CoreProcessDownArea' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ic' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_16ns_8ns_24_1_1' to 'resize_accel_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_24ns_25_1_1' to 'resize_accel_mac_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_16ns_8ns_26ns_27_1_1' to 'resize_accel_mac_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mul_mul_19ns_16ns_32_1_1' to 'resize_accel_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mac_muladd_19ns_16ns_32ns_32_1_1' to 'resize_accel_mac_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_eOg': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_fYi': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mac_hbi': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_dEe': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mul_g8j': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CoreProcessDownArea'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 293.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFResizeAreaDownScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_0_V' to 'xFResizeAreaDownSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_1_V' to 'xFResizeAreaDownSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_2_V' to 'xFResizeAreaDownSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_3_V' to 'xFResizeAreaDownSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_4_V' to 'xFResizeAreaDownSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_lbuf_in_5_V' to 'xFResizeAreaDownSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_0' to 'xFResizeAreaDownSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_1' to 'xFResizeAreaDownSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_2' to 'xFResizeAreaDownSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_3' to 'xFResizeAreaDownSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hweight_4' to 'xFResizeAreaDownSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vweight' to 'xFResizeAreaDownStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hstart' to 'xFResizeAreaDownSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vstart' to 'xFResizeAreaDownSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_0' to 'xFResizeAreaDownSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_1' to 'xFResizeAreaDownSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_2' to 'xFResizeAreaDownSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_3' to 'xFResizeAreaDownSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_4' to 'xFResizeAreaDownSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_5' to 'xFResizeAreaDownSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_6' to 'xFResizeAreaDownSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Hreq_7' to 'xFResizeAreaDownSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xFResizeAreaDownScal_Vreq' to 'xFResizeAreaDownSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_sdiv_32ns_32ns_32_36_seq_1' to 'resize_accel_sdivFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_833_16_1_1' to 'resize_accel_mux_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_mux_813_16_1_1' to 'resize_accel_mux_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'resize_accel_srem_32s_10ns_32_36_1' to 'resize_accel_sremIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_mux_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sdivFfa': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resize_accel_sremIfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFResizeAreaDownScal'.
INFO: [HLS 200-111]  Elapsed time: 4.757 seconds; current allocated memory: 301.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFresize60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFresize60'.
INFO: [HLS 200-111]  Elapsed time: 7.275 seconds; current allocated memory: 303.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_Loop_2_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_Loop_2_proc61'.
INFO: [HLS 200-111]  Elapsed time: 1.661 seconds; current allocated memory: 303.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_xFresize60_U0' to 'start_for_xFresizJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_Loop_2_proc61_U0' to 'start_for_resize_KfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 304.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2axis'.
INFO: [HLS 200-111]  Elapsed time: 1.727 seconds; current allocated memory: 304.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/src_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/dst_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/inval' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/xc_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/yc_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/anglexcomp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/angleycomp' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inval', 'xc_out', 'yc_out', 'anglexcomp' and 'angleycomp' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2axis_U0' to 'start_for_xfMat2aLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'resize_accel/src_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 305.406 MB.
INFO: [RTMG 210-279] Implementing memory 'Inverse_xf_divisibkb_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sdivFfa_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resize_accel_sremIfE_div'
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSibs_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSjbC_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSmb6_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownStde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xFResizeAreaDownSEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_image_V_V_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFresizJfO_U(start_for_xFresizJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_KfY_U(start_for_resize_KfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_V_U(fifo_w24_d150_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_U0_U(start_for_resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2aLf8_U(start_for_xfMat2aLf8)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:02:04 . Memory (MB): peak = 392.684 ; gain = 308.199
INFO: [SYSC 207-301] Generating SystemC RTL for resize_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-112] Total elapsed time: 124.054 seconds; peak allocated memory: 305.406 MB.
==============================================================
File generated on Fri Jan 31 23:06:43 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sat Feb 01 01:13:28 +0100 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
