#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026c0de6c090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026c0de38a70 .scope module, "gan_serial_1_neuron_tb" "gan_serial_1_neuron_tb" 3 10;
 .timescale -9 -12;
P_0000026c0dec2280 .param/l "FRAME_BITS" 1 3 11, +C4<00000000000000000000001100010000>;
v0000026c0df8b180_0 .net "busy", 0 0, v0000026c0df84e40_0;  1 drivers
v0000026c0df8b4a0_0 .var "clk", 0 0;
v0000026c0df8bc20_0 .net "disc_fake_is_real", 0 0, v0000026c0df85660_0;  1 drivers
v0000026c0df8bd60_0 .net/s "disc_fake_score", 15 0, v0000026c0df857a0_0;  1 drivers
v0000026c0df8be00_0 .net "disc_real_is_real", 0 0, v0000026c0df85840_0;  1 drivers
v0000026c0df8b2c0_0 .net/s "disc_real_score", 15 0, v0000026c0df85ac0_0;  1 drivers
v0000026c0df8ab40_0 .net "done", 0 0, v0000026c0df89a60_0;  1 drivers
v0000026c0df8af00_0 .net "frame_ready", 0 0, L_0000026c0deb4a20;  1 drivers
v0000026c0df8abe0_0 .net "generated_frame_flat", 12543 0, v0000026c0df88e80_0;  1 drivers
v0000026c0df8b0e0_0 .net "generated_frame_valid", 0 0, v0000026c0df89060_0;  1 drivers
v0000026c0df8b360_0 .var "pixel_bit", 0 0;
v0000026c0df8bfe0_0 .net "pixel_ready", 0 0, L_0000026c0df8b400;  1 drivers
v0000026c0df8b680_0 .var "pixel_valid", 0 0;
v0000026c0df8bae0_0 .var "rst", 0 0;
v0000026c0df8a960_0 .var "start", 0 0;
E_0000026c0dec26c0 .event anyedge, v0000026c0df89a60_0;
E_0000026c0dec2080 .event anyedge, v0000026c0df89880_0;
S_0000026c0de51510 .scope module, "dut" "gan_serial_top" 3 39, 4 10 0, S_0000026c0de38a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "disc_fake_is_real";
    .port_info 9 /OUTPUT 1 "disc_real_is_real";
    .port_info 10 /OUTPUT 16 "disc_fake_score";
    .port_info 11 /OUTPUT 16 "disc_real_score";
    .port_info 12 /OUTPUT 12544 "generated_frame_flat";
    .port_info 13 /OUTPUT 1 "generated_frame_valid";
    .port_info 14 /OUTPUT 1 "frame_ready";
P_0000026c0de3d120 .param/l "S_DISC_FAKE" 1 4 402, C4<100>;
P_0000026c0de3d158 .param/l "S_DISC_REAL" 1 4 404, C4<110>;
P_0000026c0de3d190 .param/l "S_DONE" 1 4 405, C4<111>;
P_0000026c0de3d1c8 .param/l "S_FAKE_LOAD" 1 4 401, C4<011>;
P_0000026c0de3d200 .param/l "S_GEN" 1 4 400, C4<010>;
P_0000026c0de3d238 .param/l "S_IDLE" 1 4 398, C4<000>;
P_0000026c0de3d270 .param/l "S_REAL_LOAD" 1 4 403, C4<101>;
P_0000026c0de3d2a8 .param/l "S_SEED" 1 4 399, C4<001>;
L_0000026c0deb4a20 .functor BUFZ 1, v0000026c0df82aa0_0, C4<0>, C4<0>, C4<0>;
v0000026c0df84e40_0 .var "busy", 0 0;
v0000026c0df855c0_0 .var "clear_gen_features_ready", 0 0;
v0000026c0df85d40_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  1 drivers
v0000026c0df84ee0_0 .net "disc_busy", 0 0, v0000026c0df3cbf0_0;  1 drivers
v0000026c0df85b60_0 .net "disc_done", 0 0, v0000026c0df3daf0_0;  1 drivers
v0000026c0df85660_0 .var "disc_fake_is_real", 0 0;
v0000026c0df857a0_0 .var/s "disc_fake_score", 15 0;
v0000026c0df853e0_0 .net "disc_real_flag", 0 0, v0000026c0df3d050_0;  1 drivers
v0000026c0df85840_0 .var "disc_real_is_real", 0 0;
v0000026c0df85ac0_0 .var/s "disc_real_score", 15 0;
v0000026c0df85de0_0 .var "disc_result_is_real", 0 0;
v0000026c0df858e0_0 .var "disc_run_is_real", 0 0;
v0000026c0df849e0_0 .net "disc_sample_full", 0 0, L_0000026c0deb4be0;  1 drivers
v0000026c0df85980_0 .net "disc_sample_level", 8 0, L_0000026c0deb4fd0;  1 drivers
v0000026c0df85fc0_0 .var "disc_sample_wr_data", 15 0;
v0000026c0df85c00_0 .var "disc_sample_wr_en", 0 0;
v0000026c0df85ca0_0 .net "disc_score_empty", 0 0, L_0000026c0deb5040;  1 drivers
v0000026c0df84a80_0 .var "disc_score_fetch_active", 0 0;
v0000026c0df84b20_0 .net "disc_score_level", 2 0, L_0000026c0deb4080;  1 drivers
v0000026c0df84bc0_0 .net "disc_score_rd_data", 15 0, L_0000026c0deb4c50;  1 drivers
v0000026c0df88980_0 .var "disc_score_rd_en", 0 0;
v0000026c0df897e0_0 .net "disc_score_rd_valid", 0 0, L_0000026c0deb5190;  1 drivers
v0000026c0df89600_0 .var "disc_start_pulse", 0 0;
v0000026c0df899c0_0 .var "disc_stream_active", 0 0;
v0000026c0df88ac0_0 .var "disc_stream_done", 0 0;
v0000026c0df88a20_0 .var "disc_stream_idx", 8 0;
v0000026c0df88b60_0 .var "disc_stream_mode_real", 0 0;
v0000026c0df89b00_0 .var "disc_stream_start_fake", 0 0;
v0000026c0df89240_0 .var "disc_stream_start_real", 0 0;
v0000026c0df89a60_0 .var "done", 0 0;
v0000026c0df89740_0 .net "expander_busy", 0 0, v0000026c0df83400_0;  1 drivers
v0000026c0df88520_0 .net "expander_done", 0 0, v0000026c0df82dc0_0;  1 drivers
v0000026c0df89560_0 .var "expander_job_launched", 0 0;
v0000026c0df894c0_0 .var "expander_start_pulse", 0 0;
v0000026c0df88c00_0 .net "fake_disc_vec", 4095 0, v0000026c0df825a0_0;  1 drivers
v0000026c0df896a0_0 .var "frame_buffer", 12543 0;
v0000026c0df88660_0 .var "frame_consume_pulse", 0 0;
v0000026c0df89880_0 .net "frame_ready", 0 0, L_0000026c0deb4a20;  alias, 1 drivers
v0000026c0df88fc0_0 .net "frame_sample_done", 0 0, v0000026c0df704a0_0;  1 drivers
v0000026c0df88200_0 .var "frame_sample_start_pulse", 0 0;
v0000026c0df89ba0_0 .net "gen_busy", 0 0, v0000026c0df80ed0_0;  1 drivers
v0000026c0df89c40_0 .net "gen_done", 0 0, v0000026c0df81ab0_0;  1 drivers
v0000026c0df88700_0 .var "gen_feature_collect_active", 0 0;
v0000026c0df885c0_0 .var "gen_feature_collect_idx", 7 0;
v0000026c0df89920_0 .net "gen_feature_empty", 0 0, L_0000026c0deb48d0;  1 drivers
v0000026c0df88ca0_0 .net "gen_feature_level", 7 0, L_0000026c0deb4a90;  1 drivers
v0000026c0df887a0_0 .net "gen_feature_rd_data", 15 0, L_0000026c0deb46a0;  1 drivers
v0000026c0df8a1e0_0 .var "gen_feature_rd_en", 0 0;
v0000026c0df89420_0 .net "gen_feature_rd_valid", 0 0, L_0000026c0deb45c0;  1 drivers
v0000026c0df8a000_0 .var "gen_features", 2047 0;
v0000026c0df88340_0 .var "gen_features_ready", 0 0;
v0000026c0df89ce0_0 .net "gen_frame_pixels", 12543 0, v0000026c0df84940_0;  1 drivers
v0000026c0df8a640_0 .net "gen_seed_full", 0 0, L_0000026c0deb5270;  1 drivers
v0000026c0df89d80_0 .net "gen_seed_level", 6 0, L_0000026c0deb4ef0;  1 drivers
v0000026c0df88d40_0 .var "gen_seed_wr_data", 15 0;
v0000026c0df8a0a0_0 .var "gen_seed_wr_en", 0 0;
v0000026c0df89e20_0 .net "gen_sigmoid_busy", 0 0, v0000026c0df82be0_0;  1 drivers
v0000026c0df8a8c0_0 .net "gen_sigmoid_done", 0 0, v0000026c0df832c0_0;  1 drivers
v0000026c0df89ec0_0 .net "gen_sigmoid_features", 2047 0, v0000026c0df835e0_0;  1 drivers
v0000026c0df89380_0 .var "gen_sigmoid_ready", 0 0;
v0000026c0df88480_0 .var "gen_sigmoid_start_pulse", 0 0;
v0000026c0df88de0_0 .var "gen_start_pulse", 0 0;
v0000026c0df88e80_0 .var "generated_frame_flat", 12543 0;
v0000026c0df89060_0 .var "generated_frame_valid", 0 0;
v0000026c0df8a6e0_0 .net "loader_frame_flat", 12543 0, v0000026c0df7e130_0;  1 drivers
v0000026c0df88840_0 .net "loader_frame_valid", 0 0, v0000026c0df82aa0_0;  1 drivers
v0000026c0df89100_0 .var "pending_disc_flag", 0 0;
v0000026c0df8a500_0 .net "pixel_bit", 0 0, v0000026c0df8b360_0;  1 drivers
v0000026c0df882a0_0 .net "pixel_bit_ready", 0 0, L_0000026c0df8b400;  alias, 1 drivers
v0000026c0df89f60_0 .net "pixel_bit_valid", 0 0, v0000026c0df8b680_0;  1 drivers
v0000026c0df883e0_0 .var "real_stream_start_sent", 0 0;
v0000026c0df88160_0 .net "rst", 0 0, v0000026c0df8bae0_0;  1 drivers
v0000026c0df88f20_0 .net "sampled_real_vec", 4095 0, v0000026c0df70860_0;  1 drivers
v0000026c0df891a0_0 .var "sampled_real_vec_ready", 0 0;
v0000026c0df888e0_0 .net "seed_bank_flat", 1023 0, v0000026c0df83d60_0;  1 drivers
v0000026c0df892e0_0 .net "seed_ready", 0 0, v0000026c0df846c0_0;  1 drivers
v0000026c0df8a780_0 .var "seed_start_pulse", 0 0;
v0000026c0df8a820_0 .var "seed_stream_active", 0 0;
v0000026c0df8a140_0 .var "seed_stream_done", 0 0;
v0000026c0df8a280_0 .var "seed_stream_idx", 6 0;
v0000026c0df8a320_0 .var "sigmoid_run_active", 0 0;
v0000026c0df8a3c0_0 .net "start", 0 0, v0000026c0df8a960_0;  1 drivers
v0000026c0df8a460_0 .var "state", 2 0;
v0000026c0df8a5a0_0 .net "upsampler_busy", 0 0, v0000026c0df85160_0;  1 drivers
v0000026c0df8bcc0_0 .net "upsampler_done", 0 0, v0000026c0df84c60_0;  1 drivers
v0000026c0df8bea0_0 .var "upsampler_job_launched", 0 0;
v0000026c0df8b220_0 .var "upsampler_start_pulse", 0 0;
S_0000026c0de44f20 .scope module, "u_discriminator" "discriminator_pipeline" 4 305, 5 9 0, S_0000026c0de51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "sample_wr_en";
    .port_info 4 /INPUT 16 "sample_wr_data";
    .port_info 5 /OUTPUT 1 "sample_full";
    .port_info 6 /OUTPUT 9 "sample_level";
    .port_info 7 /INPUT 1 "score_rd_en";
    .port_info 8 /OUTPUT 16 "score_rd_data";
    .port_info 9 /OUTPUT 1 "score_rd_valid";
    .port_info 10 /OUTPUT 1 "score_empty";
    .port_info 11 /OUTPUT 3 "score_level";
    .port_info 12 /OUTPUT 1 "disc_real_flag";
    .port_info 13 /OUTPUT 1 "busy";
    .port_info 14 /OUTPUT 1 "done";
P_0000026c0de6b640 .param/l "FIN" 1 5 35, C4<110>;
P_0000026c0de6b678 .param/l "IDLE" 1 5 29, C4<000>;
P_0000026c0de6b6b0 .param/l "L1" 1 5 31, C4<010>;
P_0000026c0de6b6e8 .param/l "L2" 1 5 32, C4<011>;
P_0000026c0de6b720 .param/l "L3" 1 5 33, C4<100>;
P_0000026c0de6b758 .param/l "LOAD" 1 5 30, C4<001>;
P_0000026c0de6b790 .param/l "OUTPUT" 1 5 34, C4<101>;
P_0000026c0de6b7c8 .param/l "SAMPLE_COUNT" 1 5 27, +C4<00000000000000000000000100000000>;
L_0000026c0deb4be0 .functor BUFZ 1, v0000026c0df39b70_0, C4<0>, C4<0>, C4<0>;
L_0000026c0deb4fd0 .functor BUFZ 9, v0000026c0df3a2f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000026c0deb4c50 .functor BUFZ 16, v0000026c0df3cc90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000026c0deb5190 .functor BUFZ 1, v0000026c0df3e590_0, C4<0>, C4<0>, C4<0>;
L_0000026c0deb5040 .functor BUFZ 1, v0000026c0df3dc30_0, C4<0>, C4<0>, C4<0>;
L_0000026c0deb4080 .functor BUFZ 3, v0000026c0df3d910_0, C4<000>, C4<000>, C4<000>;
v0000026c0df3cbf0_0 .var "busy", 0 0;
v0000026c0df3da50_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df3d050_0 .var "disc_real_flag", 0 0;
v0000026c0df3daf0_0 .var "done", 0 0;
v0000026c0df3e4f0_0 .net "l1_done", 0 0, v0000026c0dee8560_0;  1 drivers
v0000026c0df3db90_0 .net "l1_out", 2047 0, v0000026c0dee84c0_0;  1 drivers
v0000026c0df3cb50_0 .net "l2_done", 0 0, v0000026c0de5a390_0;  1 drivers
v0000026c0df3ce70_0 .net "l2_out", 511 0, v0000026c0de59cb0_0;  1 drivers
v0000026c0df3de10_0 .net "l3_decision", 0 0, v0000026c0df38a90_0;  1 drivers
v0000026c0df3e6d0_0 .net "l3_done", 0 0, v0000026c0df39990_0;  1 drivers
v0000026c0df3dd70_0 .net/s "l3_score", 15 0, v0000026c0df39170_0;  1 drivers
v0000026c0df3cfb0_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df3d410_0 .var "sample_buffer", 4095 0;
v0000026c0df3e090_0 .net "sample_fifo_empty", 0 0, v0000026c0df39ad0_0;  1 drivers
v0000026c0df3deb0_0 .net "sample_fifo_full", 0 0, v0000026c0df39b70_0;  1 drivers
v0000026c0df3cf10_0 .net "sample_fifo_level_int", 8 0, v0000026c0df3a2f0_0;  1 drivers
v0000026c0df3df50_0 .net "sample_fifo_rd_data", 15 0, v0000026c0df3a070_0;  1 drivers
v0000026c0df3d0f0_0 .var "sample_fifo_rd_en", 0 0;
v0000026c0df3d190_0 .net "sample_fifo_rd_valid", 0 0, v0000026c0df39f30_0;  1 drivers
v0000026c0df3d2d0_0 .net "sample_full", 0 0, L_0000026c0deb4be0;  alias, 1 drivers
v0000026c0df3e310_0 .net "sample_level", 8 0, L_0000026c0deb4fd0;  alias, 1 drivers
v0000026c0df3dff0_0 .var "sample_load_idx", 8 0;
v0000026c0df3d4b0_0 .net "sample_wr_data", 15 0, v0000026c0df85fc0_0;  1 drivers
v0000026c0df3d370_0 .net "sample_wr_en", 0 0, v0000026c0df85c00_0;  1 drivers
v0000026c0df3e1d0_0 .net "score_empty", 0 0, L_0000026c0deb5040;  alias, 1 drivers
v0000026c0df3e3b0_0 .net "score_fifo_empty", 0 0, v0000026c0df3dc30_0;  1 drivers
v0000026c0df3e450_0 .net "score_fifo_full", 0 0, v0000026c0df3cab0_0;  1 drivers
v0000026c0df3e770_0 .net "score_fifo_level_int", 2 0, v0000026c0df3d910_0;  1 drivers
v0000026c0df3c8d0_0 .net "score_fifo_rd_data", 15 0, v0000026c0df3cc90_0;  1 drivers
v0000026c0df70fe0_0 .net "score_fifo_rd_valid", 0 0, v0000026c0df3e590_0;  1 drivers
v0000026c0df71f80_0 .var "score_fifo_wr_data", 15 0;
v0000026c0df71da0_0 .var "score_fifo_wr_en", 0 0;
v0000026c0df70cc0_0 .net "score_level", 2 0, L_0000026c0deb4080;  alias, 1 drivers
v0000026c0df71580_0 .net "score_rd_data", 15 0, L_0000026c0deb4c50;  alias, 1 drivers
v0000026c0df71a80_0 .net "score_rd_en", 0 0, v0000026c0df88980_0;  1 drivers
v0000026c0df71bc0_0 .net "score_rd_valid", 0 0, L_0000026c0deb5190;  alias, 1 drivers
v0000026c0df702c0_0 .net "start", 0 0, v0000026c0df89600_0;  1 drivers
v0000026c0df71e40_0 .var "start_l1", 0 0;
v0000026c0df71c60_0 .var "start_l2", 0 0;
v0000026c0df711c0_0 .var "start_l3", 0 0;
v0000026c0df71d00_0 .var "state", 2 0;
S_0000026c0de90f00 .scope module, "u_l1" "layer1_discriminator" 5 109, 6 1 0, S_0000026c0de44f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000026c0dee9a00_0 .net *"_ivl_0", 31 0, L_0000026c0dfe4370;  1 drivers
v0000026c0dee8f60_0 .net *"_ivl_11", 31 0, L_0000026c0dfe60d0;  1 drivers
L_0000026c0df8ca60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0dee8600_0 .net/2u *"_ivl_12", 31 0, L_0000026c0df8ca60;  1 drivers
v0000026c0dee8740_0 .net *"_ivl_14", 31 0, L_0000026c0dfe5c70;  1 drivers
v0000026c0dee8ce0_0 .net *"_ivl_16", 33 0, L_0000026c0dfe4af0;  1 drivers
L_0000026c0df8caa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c0dee89c0_0 .net *"_ivl_19", 1 0, L_0000026c0df8caa8;  1 drivers
L_0000026c0df8caf0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000026c0dee7fc0_0 .net/2s *"_ivl_20", 33 0, L_0000026c0df8caf0;  1 drivers
v0000026c0dee9640_0 .net/s *"_ivl_22", 33 0, L_0000026c0dfe5ef0;  1 drivers
v0000026c0dee8060_0 .net/s *"_ivl_26", 31 0, L_0000026c0dfe4410;  1 drivers
v0000026c0dee96e0_0 .net *"_ivl_28", 15 0, L_0000026c0dfe4b90;  1 drivers
L_0000026c0df8c988 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0dee9780_0 .net *"_ivl_3", 22 0, L_0000026c0df8c988;  1 drivers
v0000026c0dee8d80_0 .net *"_ivl_30", 31 0, L_0000026c0dfe42d0;  1 drivers
L_0000026c0df8cb38 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0dee9960_0 .net *"_ivl_33", 23 0, L_0000026c0df8cb38;  1 drivers
L_0000026c0df8cb80 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000026c0dee9000_0 .net/2u *"_ivl_34", 31 0, L_0000026c0df8cb80;  1 drivers
v0000026c0dee7d40_0 .net *"_ivl_37", 31 0, L_0000026c0dfe67b0;  1 drivers
v0000026c0dee87e0_0 .net *"_ivl_38", 31 0, L_0000026c0dfe5d10;  1 drivers
L_0000026c0df8c9d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0dee8e20_0 .net/2u *"_ivl_4", 31 0, L_0000026c0df8c9d0;  1 drivers
L_0000026c0df8cbc8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0dee9aa0_0 .net *"_ivl_41", 22 0, L_0000026c0df8cbc8;  1 drivers
v0000026c0dee8880_0 .net *"_ivl_42", 31 0, L_0000026c0dfe44b0;  1 drivers
v0000026c0dee7ca0_0 .net/s *"_ivl_44", 31 0, L_0000026c0dfe6850;  1 drivers
v0000026c0dee8920_0 .net *"_ivl_6", 31 0, L_0000026c0dfe5090;  1 drivers
L_0000026c0df8ca18 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000026c0dee8ec0_0 .net/2u *"_ivl_8", 31 0, L_0000026c0df8ca18;  1 drivers
v0000026c0dee8100_0 .var/s "accumulator", 31 0;
v0000026c0dee8a60_0 .var/s "bias_shifted", 31 0;
v0000026c0dee9500_0 .var "busy", 0 0;
v0000026c0dee81a0_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0dee7e80_0 .net/s "current_input", 15 0, L_0000026c0dfe6530;  1 drivers
v0000026c0dee8b00_0 .net/s "current_product", 31 0, L_0000026c0dfe51d0;  1 drivers
v0000026c0dee8560_0 .var "done", 0 0;
v0000026c0dee90a0_0 .net/s "flat_input_flat", 4095 0, v0000026c0df3d410_0;  1 drivers
v0000026c0dee84c0_0 .var/s "flat_output_flat", 2047 0;
v0000026c0dee8240_0 .var "input_idx", 8 0;
v0000026c0dee8ba0 .array/s "layer1_disc_bias", 127 0, 15 0;
v0000026c0dee9140 .array/s "layer1_disc_weights", 32767 0, 15 0;
v0000026c0dee86a0_0 .var "neuron_idx", 7 0;
v0000026c0dee7de0_0 .net/s "next_acc", 31 0, L_0000026c0dfe4ff0;  1 drivers
v0000026c0dee91e0_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0dee82e0_0 .net "start", 0 0, v0000026c0df71e40_0;  1 drivers
E_0000026c0dec1e00 .event posedge, v0000026c0dee91e0_0, v0000026c0dee81a0_0;
L_0000026c0dfe4370 .concat [ 9 23 0 0], v0000026c0dee8240_0, L_0000026c0df8c988;
L_0000026c0dfe5090 .arith/sum 32, L_0000026c0dfe4370, L_0000026c0df8c9d0;
L_0000026c0dfe60d0 .arith/mult 32, L_0000026c0dfe5090, L_0000026c0df8ca18;
L_0000026c0dfe5c70 .arith/sub 32, L_0000026c0dfe60d0, L_0000026c0df8ca60;
L_0000026c0dfe4af0 .concat [ 32 2 0 0], L_0000026c0dfe5c70, L_0000026c0df8caa8;
L_0000026c0dfe5ef0 .arith/sub 34, L_0000026c0dfe4af0, L_0000026c0df8caf0;
L_0000026c0dfe6530 .part/v.s v0000026c0df3d410_0, L_0000026c0dfe5ef0, 16;
L_0000026c0dfe4410 .extend/s 32, L_0000026c0dfe6530;
L_0000026c0dfe4b90 .array/port v0000026c0dee9140, L_0000026c0dfe44b0;
L_0000026c0dfe42d0 .concat [ 8 24 0 0], v0000026c0dee86a0_0, L_0000026c0df8cb38;
L_0000026c0dfe67b0 .arith/mult 32, L_0000026c0dfe42d0, L_0000026c0df8cb80;
L_0000026c0dfe5d10 .concat [ 9 23 0 0], v0000026c0dee8240_0, L_0000026c0df8cbc8;
L_0000026c0dfe44b0 .arith/sum 32, L_0000026c0dfe67b0, L_0000026c0dfe5d10;
L_0000026c0dfe6850 .extend/s 32, L_0000026c0dfe4b90;
L_0000026c0dfe51d0 .arith/mult 32, L_0000026c0dfe4410, L_0000026c0dfe6850;
L_0000026c0dfe4ff0 .arith/sum 32, v0000026c0dee8100_0, L_0000026c0dfe51d0;
S_0000026c0df07c20 .scope module, "u_l2" "layer2_discriminator" 5 118, 7 1 0, S_0000026c0de44f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000026c0dee9280_0 .net *"_ivl_0", 31 0, L_0000026c0dfe4550;  1 drivers
v0000026c0dee8380_0 .net *"_ivl_11", 31 0, L_0000026c0dfe5f90;  1 drivers
L_0000026c0df8cce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0dee9320_0 .net/2u *"_ivl_12", 31 0, L_0000026c0df8cce8;  1 drivers
v0000026c0dee93c0_0 .net *"_ivl_14", 31 0, L_0000026c0dfe45f0;  1 drivers
v0000026c0dee9460_0 .net *"_ivl_16", 33 0, L_0000026c0dfe4730;  1 drivers
L_0000026c0df8cd30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c0dee95a0_0 .net *"_ivl_19", 1 0, L_0000026c0df8cd30;  1 drivers
L_0000026c0df8cd78 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000026c0dee9820_0 .net/2s *"_ivl_20", 33 0, L_0000026c0df8cd78;  1 drivers
v0000026c0dee8420_0 .net/s *"_ivl_22", 33 0, L_0000026c0dfe5450;  1 drivers
v0000026c0dee98c0_0 .net/s *"_ivl_26", 31 0, L_0000026c0dfe5130;  1 drivers
v0000026c0de827b0_0 .net *"_ivl_28", 15 0, L_0000026c0dfe56d0;  1 drivers
L_0000026c0df8cc10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0de82b70_0 .net *"_ivl_3", 23 0, L_0000026c0df8cc10;  1 drivers
v0000026c0de81590_0 .net *"_ivl_30", 31 0, L_0000026c0dfe53b0;  1 drivers
L_0000026c0df8cdc0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0de82c10_0 .net *"_ivl_33", 25 0, L_0000026c0df8cdc0;  1 drivers
L_0000026c0df8ce08 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000026c0de831b0_0 .net/2u *"_ivl_34", 31 0, L_0000026c0df8ce08;  1 drivers
v0000026c0de81630_0 .net *"_ivl_37", 31 0, L_0000026c0dfe5270;  1 drivers
v0000026c0de816d0_0 .net *"_ivl_38", 31 0, L_0000026c0dfe6030;  1 drivers
L_0000026c0df8cc58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0de82850_0 .net/2u *"_ivl_4", 31 0, L_0000026c0df8cc58;  1 drivers
L_0000026c0df8ce50 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0de82990_0 .net *"_ivl_41", 23 0, L_0000026c0df8ce50;  1 drivers
v0000026c0de81d10_0 .net *"_ivl_42", 31 0, L_0000026c0dfe68f0;  1 drivers
v0000026c0de818b0_0 .net/s *"_ivl_44", 31 0, L_0000026c0dfe47d0;  1 drivers
v0000026c0de82cb0_0 .net *"_ivl_6", 31 0, L_0000026c0dfe5630;  1 drivers
L_0000026c0df8cca0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000026c0de81950_0 .net/2u *"_ivl_8", 31 0, L_0000026c0df8cca0;  1 drivers
v0000026c0de819f0_0 .var/s "accumulator", 31 0;
v0000026c0de593f0_0 .var/s "bias_shifted", 31 0;
v0000026c0de59b70_0 .var "busy", 0 0;
v0000026c0de59a30_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0de58c70_0 .net/s "current_input", 15 0, L_0000026c0dfe63f0;  1 drivers
v0000026c0de58db0_0 .net/s "current_product", 31 0, L_0000026c0dfe6170;  1 drivers
v0000026c0de5a390_0 .var "done", 0 0;
v0000026c0de5a6b0_0 .net/s "flat_input_flat", 2047 0, v0000026c0dee84c0_0;  alias, 1 drivers
v0000026c0de59cb0_0 .var/s "flat_output_flat", 511 0;
v0000026c0de58810_0 .var "input_idx", 7 0;
v0000026c0de58e50 .array/s "layer2_disc_bias", 31 0, 15 0;
v0000026c0de588b0 .array/s "layer2_disc_weights", 4095 0, 15 0;
v0000026c0de52460_0 .var "neuron_idx", 5 0;
v0000026c0de51ba0_0 .net/s "next_acc", 31 0, L_0000026c0dfe5770;  1 drivers
v0000026c0de51b00_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0de52640_0 .net "start", 0 0, v0000026c0df71c60_0;  1 drivers
L_0000026c0dfe4550 .concat [ 8 24 0 0], v0000026c0de58810_0, L_0000026c0df8cc10;
L_0000026c0dfe5630 .arith/sum 32, L_0000026c0dfe4550, L_0000026c0df8cc58;
L_0000026c0dfe5f90 .arith/mult 32, L_0000026c0dfe5630, L_0000026c0df8cca0;
L_0000026c0dfe45f0 .arith/sub 32, L_0000026c0dfe5f90, L_0000026c0df8cce8;
L_0000026c0dfe4730 .concat [ 32 2 0 0], L_0000026c0dfe45f0, L_0000026c0df8cd30;
L_0000026c0dfe5450 .arith/sub 34, L_0000026c0dfe4730, L_0000026c0df8cd78;
L_0000026c0dfe63f0 .part/v.s v0000026c0dee84c0_0, L_0000026c0dfe5450, 16;
L_0000026c0dfe5130 .extend/s 32, L_0000026c0dfe63f0;
L_0000026c0dfe56d0 .array/port v0000026c0de588b0, L_0000026c0dfe68f0;
L_0000026c0dfe53b0 .concat [ 6 26 0 0], v0000026c0de52460_0, L_0000026c0df8cdc0;
L_0000026c0dfe5270 .arith/mult 32, L_0000026c0dfe53b0, L_0000026c0df8ce08;
L_0000026c0dfe6030 .concat [ 8 24 0 0], v0000026c0de58810_0, L_0000026c0df8ce50;
L_0000026c0dfe68f0 .arith/sum 32, L_0000026c0dfe5270, L_0000026c0dfe6030;
L_0000026c0dfe47d0 .extend/s 32, L_0000026c0dfe56d0;
L_0000026c0dfe6170 .arith/mult 32, L_0000026c0dfe5130, L_0000026c0dfe47d0;
L_0000026c0dfe5770 .arith/sum 32, v0000026c0de819f0_0, L_0000026c0dfe6170;
S_0000026c0dd0f240 .scope module, "u_l3" "layer3_discriminator" 5 127, 8 1 0, S_0000026c0de44f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "flat_input_flat";
    .port_info 4 /OUTPUT 16 "score_out";
    .port_info 5 /OUTPUT 1 "decision_real";
    .port_info 6 /OUTPUT 1 "done";
v0000026c0df395d0 .array/s "b", 0 0, 15 0;
v0000026c0df39d50_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df38a90_0 .var "decision_real", 0 0;
v0000026c0df39990_0 .var "done", 0 0;
v0000026c0df38e50_0 .net/s "flat_input_flat", 511 0, v0000026c0de59cb0_0;  alias, 1 drivers
v0000026c0df38bd0_0 .net "mac_done", 0 0, v0000026c0df39490_0;  1 drivers
v0000026c0df38f90_0 .net/s "mac_result", 15 0, v0000026c0df39710_0;  1 drivers
v0000026c0df39030_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df39170_0 .var/s "score_out", 15 0;
v0000026c0df398f0_0 .net "start", 0 0, v0000026c0df711c0_0;  1 drivers
v0000026c0df39210 .array/s "w", 31 0, 15 0;
v0000026c0df39a30_0 .net/s "weights_flat", 511 0, L_0000026c0dfe4c30;  1 drivers
v0000026c0df39210_0 .array/port v0000026c0df39210, 0;
v0000026c0df39210_1 .array/port v0000026c0df39210, 1;
v0000026c0df39210_2 .array/port v0000026c0df39210, 2;
v0000026c0df39210_3 .array/port v0000026c0df39210, 3;
LS_0000026c0dfe4c30_0_0 .concat [ 16 16 16 16], v0000026c0df39210_0, v0000026c0df39210_1, v0000026c0df39210_2, v0000026c0df39210_3;
v0000026c0df39210_4 .array/port v0000026c0df39210, 4;
v0000026c0df39210_5 .array/port v0000026c0df39210, 5;
v0000026c0df39210_6 .array/port v0000026c0df39210, 6;
v0000026c0df39210_7 .array/port v0000026c0df39210, 7;
LS_0000026c0dfe4c30_0_4 .concat [ 16 16 16 16], v0000026c0df39210_4, v0000026c0df39210_5, v0000026c0df39210_6, v0000026c0df39210_7;
v0000026c0df39210_8 .array/port v0000026c0df39210, 8;
v0000026c0df39210_9 .array/port v0000026c0df39210, 9;
v0000026c0df39210_10 .array/port v0000026c0df39210, 10;
v0000026c0df39210_11 .array/port v0000026c0df39210, 11;
LS_0000026c0dfe4c30_0_8 .concat [ 16 16 16 16], v0000026c0df39210_8, v0000026c0df39210_9, v0000026c0df39210_10, v0000026c0df39210_11;
v0000026c0df39210_12 .array/port v0000026c0df39210, 12;
v0000026c0df39210_13 .array/port v0000026c0df39210, 13;
v0000026c0df39210_14 .array/port v0000026c0df39210, 14;
v0000026c0df39210_15 .array/port v0000026c0df39210, 15;
LS_0000026c0dfe4c30_0_12 .concat [ 16 16 16 16], v0000026c0df39210_12, v0000026c0df39210_13, v0000026c0df39210_14, v0000026c0df39210_15;
v0000026c0df39210_16 .array/port v0000026c0df39210, 16;
v0000026c0df39210_17 .array/port v0000026c0df39210, 17;
v0000026c0df39210_18 .array/port v0000026c0df39210, 18;
v0000026c0df39210_19 .array/port v0000026c0df39210, 19;
LS_0000026c0dfe4c30_0_16 .concat [ 16 16 16 16], v0000026c0df39210_16, v0000026c0df39210_17, v0000026c0df39210_18, v0000026c0df39210_19;
v0000026c0df39210_20 .array/port v0000026c0df39210, 20;
v0000026c0df39210_21 .array/port v0000026c0df39210, 21;
v0000026c0df39210_22 .array/port v0000026c0df39210, 22;
v0000026c0df39210_23 .array/port v0000026c0df39210, 23;
LS_0000026c0dfe4c30_0_20 .concat [ 16 16 16 16], v0000026c0df39210_20, v0000026c0df39210_21, v0000026c0df39210_22, v0000026c0df39210_23;
v0000026c0df39210_24 .array/port v0000026c0df39210, 24;
v0000026c0df39210_25 .array/port v0000026c0df39210, 25;
v0000026c0df39210_26 .array/port v0000026c0df39210, 26;
v0000026c0df39210_27 .array/port v0000026c0df39210, 27;
LS_0000026c0dfe4c30_0_24 .concat [ 16 16 16 16], v0000026c0df39210_24, v0000026c0df39210_25, v0000026c0df39210_26, v0000026c0df39210_27;
v0000026c0df39210_28 .array/port v0000026c0df39210, 28;
v0000026c0df39210_29 .array/port v0000026c0df39210, 29;
v0000026c0df39210_30 .array/port v0000026c0df39210, 30;
v0000026c0df39210_31 .array/port v0000026c0df39210, 31;
LS_0000026c0dfe4c30_0_28 .concat [ 16 16 16 16], v0000026c0df39210_28, v0000026c0df39210_29, v0000026c0df39210_30, v0000026c0df39210_31;
LS_0000026c0dfe4c30_1_0 .concat [ 64 64 64 64], LS_0000026c0dfe4c30_0_0, LS_0000026c0dfe4c30_0_4, LS_0000026c0dfe4c30_0_8, LS_0000026c0dfe4c30_0_12;
LS_0000026c0dfe4c30_1_4 .concat [ 64 64 64 64], LS_0000026c0dfe4c30_0_16, LS_0000026c0dfe4c30_0_20, LS_0000026c0dfe4c30_0_24, LS_0000026c0dfe4c30_0_28;
L_0000026c0dfe4c30 .concat [ 256 256 0 0], LS_0000026c0dfe4c30_1_0, LS_0000026c0dfe4c30_1_4;
S_0000026c0dd0f3d0 .scope module, "mac_unit" "pipelined_mac" 8 49, 9 1 0, S_0000026c0dd0f240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
v0000026c0de52500_0 .net/s "a_flat", 511 0, v0000026c0de59cb0_0;  alias, 1 drivers
v0000026c0de51c40_0 .net/s "b_flat", 511 0, L_0000026c0dfe4c30;  alias, 1 drivers
v0000026c0df395d0_0 .array/port v0000026c0df395d0, 0;
v0000026c0df39fd0_0 .net/s "bias", 15 0, v0000026c0df395d0_0;  1 drivers
v0000026c0df3a570_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df3a110_0 .var "d0", 0 0;
v0000026c0df390d0_0 .var "d1", 0 0;
v0000026c0df388b0_0 .var "d2", 0 0;
v0000026c0df392b0_0 .var "d3", 0 0;
v0000026c0df38d10_0 .var "d4", 0 0;
v0000026c0df38950_0 .var "d5", 0 0;
v0000026c0df3a610_0 .var "d6", 0 0;
v0000026c0df39490_0 .var "done", 0 0;
v0000026c0df38ef0 .array/s "p", 31 0, 31 0;
v0000026c0df38db0 .array/s "ra", 31 0, 15 0;
v0000026c0df39e90 .array/s "rb", 31 0, 15 0;
v0000026c0df39710_0 .var/s "result", 15 0;
v0000026c0df38c70_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df38b30 .array/s "s1", 15 0, 31 0;
v0000026c0df3a6b0 .array/s "s2", 7 0, 31 0;
v0000026c0df389f0 .array/s "s3", 3 0, 31 0;
v0000026c0df397b0 .array/s "s4", 1 0, 31 0;
v0000026c0df3a750_0 .net "start", 0 0, v0000026c0df711c0_0;  alias, 1 drivers
v0000026c0df393f0_0 .var/s "total_sum", 31 0;
S_0000026c0dcff130 .scope module, "u_sample_fifo" "sync_fifo" 5 79, 10 6 0, S_0000026c0de44f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 9 "level";
P_0000026c0dd43790 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000001000>;
P_0000026c0dd437c8 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_0000026c0dd43800 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000000100000000>;
L_0000026c0deb50b0 .functor AND 1, v0000026c0df85c00_0, L_0000026c0dfe4190, C4<1>, C4<1>;
L_0000026c0deb40f0 .functor AND 1, v0000026c0df3d0f0_0, L_0000026c0dfe4690, C4<1>, C4<1>;
v0000026c0df3a430_0 .net *"_ivl_1", 0 0, L_0000026c0dfe4190;  1 drivers
v0000026c0df39350_0 .net *"_ivl_5", 0 0, L_0000026c0dfe4690;  1 drivers
v0000026c0df39530_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df39670_0 .var "count", 8 0;
v0000026c0df39850_0 .var "count_next", 8 0;
v0000026c0df39ad0_0 .var "empty", 0 0;
v0000026c0df39b70_0 .var "full", 0 0;
v0000026c0df3a2f0_0 .var "level", 8 0;
v0000026c0df39c10 .array "mem", 255 0, 15 0;
v0000026c0df3a070_0 .var "rd_data", 15 0;
v0000026c0df39cb0_0 .net "rd_do", 0 0, L_0000026c0deb40f0;  1 drivers
v0000026c0df3a1b0_0 .net "rd_en", 0 0, v0000026c0df3d0f0_0;  1 drivers
v0000026c0df39df0_0 .var "rd_ptr", 7 0;
v0000026c0df39f30_0 .var "rd_valid", 0 0;
v0000026c0df3a250_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df3a390_0 .net "wr_data", 15 0, v0000026c0df85fc0_0;  alias, 1 drivers
v0000026c0df3a4d0_0 .net "wr_do", 0 0, L_0000026c0deb50b0;  1 drivers
v0000026c0df3e270_0 .net "wr_en", 0 0, v0000026c0df85c00_0;  alias, 1 drivers
v0000026c0df3d690_0 .var "wr_ptr", 7 0;
E_0000026c0dec2bc0 .event anyedge, v0000026c0df39670_0, v0000026c0df3a4d0_0, v0000026c0df39cb0_0;
L_0000026c0dfe4190 .reduce/nor v0000026c0df39b70_0;
L_0000026c0dfe4690 .reduce/nor v0000026c0df39ad0_0;
S_0000026c0dcff2c0 .scope module, "u_score_fifo" "sync_fifo" 5 96, 10 6 0, S_0000026c0de44f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 3 "level";
P_0000026c0dd43c60 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000000010>;
P_0000026c0dd43c98 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_0000026c0dd43cd0 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000000000000100>;
L_0000026c0deb5120 .functor AND 1, v0000026c0df71da0_0, L_0000026c0dfe4f50, C4<1>, C4<1>;
L_0000026c0deb5200 .functor AND 1, v0000026c0df88980_0, L_0000026c0dfe5590, C4<1>, C4<1>;
v0000026c0df3ca10_0 .net *"_ivl_1", 0 0, L_0000026c0dfe4f50;  1 drivers
v0000026c0df3c970_0 .net *"_ivl_5", 0 0, L_0000026c0dfe5590;  1 drivers
v0000026c0df3d550_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df3cd30_0 .var "count", 2 0;
v0000026c0df3d730_0 .var "count_next", 2 0;
v0000026c0df3dc30_0 .var "empty", 0 0;
v0000026c0df3cab0_0 .var "full", 0 0;
v0000026c0df3d910_0 .var "level", 2 0;
v0000026c0df3d870 .array "mem", 3 0, 15 0;
v0000026c0df3cc90_0 .var "rd_data", 15 0;
v0000026c0df3d5f0_0 .net "rd_do", 0 0, L_0000026c0deb5200;  1 drivers
v0000026c0df3dcd0_0 .net "rd_en", 0 0, v0000026c0df88980_0;  alias, 1 drivers
v0000026c0df3d9b0_0 .var "rd_ptr", 1 0;
v0000026c0df3e590_0 .var "rd_valid", 0 0;
v0000026c0df3e130_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df3d7d0_0 .net "wr_data", 15 0, v0000026c0df71f80_0;  1 drivers
v0000026c0df3e630_0 .net "wr_do", 0 0, L_0000026c0deb5120;  1 drivers
v0000026c0df3d230_0 .net "wr_en", 0 0, v0000026c0df71da0_0;  1 drivers
v0000026c0df3cdd0_0 .var "wr_ptr", 1 0;
E_0000026c0dec20c0 .event anyedge, v0000026c0df3cd30_0, v0000026c0df3e630_0, v0000026c0df3d5f0_0;
L_0000026c0dfe4f50 .reduce/nor v0000026c0df3cab0_0;
L_0000026c0dfe5590 .reduce/nor v0000026c0df3dc30_0;
S_0000026c0dcee230 .scope module, "u_frame_sampler" "frame_sampler" 4 61, 11 11 0, S_0000026c0de51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 12544 "frame_flat";
    .port_info 4 /OUTPUT 4096 "sampled_flat";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000026c0de80a50 .param/l "BASE_STEP" 1 11 33, +C4<00000000000000000000000000000011>;
P_0000026c0de80a88 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000000010000>;
P_0000026c0de80ac0 .param/l "INPUT_COUNT" 0 11 12, +C4<00000000000000000000001100010000>;
P_0000026c0de80af8 .param/l "OUTPUT_COUNT" 0 11 13, +C4<00000000000000000000000100000000>;
P_0000026c0de80b30 .param/l "STEP_REM" 1 11 34, +C4<00000000000000000000000000010000>;
v0000026c0df70360_0 .var "active", 0 0;
v0000026c0df70ae0_0 .var "busy", 0 0;
v0000026c0df71800_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df704a0_0 .var "done", 0 0;
v0000026c0df70180_0 .net "frame_flat", 12543 0, v0000026c0df896a0_0;  1 drivers
v0000026c0df70720_0 .var/i "out_idx", 31 0;
v0000026c0df707c0_0 .var/i "rem_accum", 31 0;
v0000026c0df71260_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df70860_0 .var "sampled_flat", 4095 0;
v0000026c0df716c0_0 .var/i "src_index", 31 0;
v0000026c0df71080_0 .net "start", 0 0, v0000026c0df88200_0;  1 drivers
v0000026c0df70900_0 .var/i "tmp_rem", 31 0;
v0000026c0df700e0_0 .var/i "tmp_src", 31 0;
S_0000026c0dc9fb90 .scope module, "u_generator" "generator_pipeline" 4 110, 12 10 0, S_0000026c0de51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "seed_wr_en";
    .port_info 4 /INPUT 16 "seed_wr_data";
    .port_info 5 /OUTPUT 1 "seed_full";
    .port_info 6 /OUTPUT 7 "seed_level";
    .port_info 7 /INPUT 1 "feature_rd_en";
    .port_info 8 /OUTPUT 16 "feature_rd_data";
    .port_info 9 /OUTPUT 1 "feature_rd_valid";
    .port_info 10 /OUTPUT 1 "feature_empty";
    .port_info 11 /OUTPUT 8 "feature_level";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "done";
P_0000026c0dc9fd20 .param/l "FEATURE_COUNT" 1 12 28, +C4<00000000000000000000000010000000>;
P_0000026c0dc9fd58 .param/l "FIN" 1 12 36, C4<110>;
P_0000026c0dc9fd90 .param/l "IDLE" 1 12 30, C4<000>;
P_0000026c0dc9fdc8 .param/l "L1" 1 12 32, C4<010>;
P_0000026c0dc9fe00 .param/l "L2" 1 12 33, C4<011>;
P_0000026c0dc9fe38 .param/l "L3" 1 12 34, C4<100>;
P_0000026c0dc9fe70 .param/l "LOAD" 1 12 31, C4<001>;
P_0000026c0dc9fea8 .param/l "OUTPUT" 1 12 35, C4<101>;
P_0000026c0dc9fee0 .param/l "SEED_COUNT" 1 12 27, +C4<00000000000000000000000001000000>;
L_0000026c0deb5270 .functor BUFZ 1, v0000026c0df80d90_0, C4<0>, C4<0>, C4<0>;
L_0000026c0deb4ef0 .functor BUFZ 7, v0000026c0df81b50_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000026c0deb46a0 .functor BUFZ 16, v0000026c0df718a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000026c0deb45c0 .functor BUFZ 1, v0000026c0df713a0_0, C4<0>, C4<0>, C4<0>;
L_0000026c0deb48d0 .functor BUFZ 1, v0000026c0df70540_0, C4<0>, C4<0>, C4<0>;
L_0000026c0deb4a90 .functor BUFZ 8, v0000026c0df70b80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026c0df80ed0_0 .var "busy", 0 0;
v0000026c0df81d30_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df81ab0_0 .var "done", 0 0;
v0000026c0df81f10_0 .net "feature_empty", 0 0, L_0000026c0deb48d0;  alias, 1 drivers
v0000026c0df810b0_0 .net "feature_fifo_empty", 0 0, v0000026c0df70540_0;  1 drivers
v0000026c0df81fb0_0 .net "feature_fifo_full", 0 0, v0000026c0df70a40_0;  1 drivers
v0000026c0df81790_0 .net "feature_fifo_level_int", 7 0, v0000026c0df70b80_0;  1 drivers
v0000026c0df81150_0 .net "feature_fifo_rd_data", 15 0, v0000026c0df718a0_0;  1 drivers
v0000026c0df81290_0 .net "feature_fifo_rd_valid", 0 0, v0000026c0df713a0_0;  1 drivers
v0000026c0df81330_0 .var "feature_fifo_wr_data", 15 0;
v0000026c0df7e3b0_0 .var "feature_fifo_wr_en", 0 0;
v0000026c0df80430_0 .net "feature_level", 7 0, L_0000026c0deb4a90;  alias, 1 drivers
v0000026c0df7e450_0 .net "feature_rd_data", 15 0, L_0000026c0deb46a0;  alias, 1 drivers
v0000026c0df7e6d0_0 .net "feature_rd_en", 0 0, v0000026c0df8a1e0_0;  1 drivers
v0000026c0df7e4f0_0 .net "feature_rd_valid", 0 0, L_0000026c0deb45c0;  alias, 1 drivers
v0000026c0df7e1d0_0 .var "feature_store_idx", 7 0;
v0000026c0df80110_0 .net "layer1_done", 0 0, v0000026c0df7a380_0;  1 drivers
v0000026c0df7e630_0 .net "layer1_out", 4095 0, v0000026c0df7a9c0_0;  1 drivers
v0000026c0df7ea90_0 .net "layer2_done", 0 0, v0000026c0df7d830_0;  1 drivers
v0000026c0df7f170_0 .net "layer2_out", 4095 0, v0000026c0df7c430_0;  1 drivers
v0000026c0df7eb30_0 .net "layer3_done", 0 0, v0000026c0df7dd30_0;  1 drivers
v0000026c0df7f3f0_0 .net "layer3_out", 2047 0, v0000026c0df816f0_0;  1 drivers
v0000026c0df7ebd0_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df801b0_0 .var "seed_buffer", 1023 0;
v0000026c0df7e590_0 .net "seed_fifo_empty", 0 0, v0000026c0df813d0_0;  1 drivers
v0000026c0df7eef0_0 .net "seed_fifo_full", 0 0, v0000026c0df80d90_0;  1 drivers
v0000026c0df7f5d0_0 .net "seed_fifo_level_int", 6 0, v0000026c0df81b50_0;  1 drivers
v0000026c0df7e770_0 .net "seed_fifo_rd_data", 15 0, v0000026c0df81c90_0;  1 drivers
v0000026c0df7f210_0 .var "seed_fifo_rd_en", 0 0;
v0000026c0df7f990_0 .net "seed_fifo_rd_valid", 0 0, v0000026c0df81e70_0;  1 drivers
v0000026c0df7f710_0 .net "seed_full", 0 0, L_0000026c0deb5270;  alias, 1 drivers
v0000026c0df7e810_0 .net "seed_level", 6 0, L_0000026c0deb4ef0;  alias, 1 drivers
v0000026c0df80070_0 .var "seed_load_idx", 6 0;
v0000026c0df7ec70_0 .net "seed_wr_data", 15 0, v0000026c0df88d40_0;  1 drivers
v0000026c0df7f670_0 .net "seed_wr_en", 0 0, v0000026c0df8a0a0_0;  1 drivers
v0000026c0df7e8b0_0 .net "start", 0 0, v0000026c0df88de0_0;  1 drivers
v0000026c0df7e950_0 .var "start_l1", 0 0;
v0000026c0df7e270_0 .var "start_l2", 0 0;
v0000026c0df804d0_0 .var "start_l3", 0 0;
v0000026c0df7f7b0_0 .var "state", 2 0;
S_0000026c0dcea6e0 .scope module, "u_feature_fifo" "sync_fifo" 12 101, 10 6 0, S_0000026c0dc9fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 8 "level";
P_0000026c0dd43dc0 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000000111>;
P_0000026c0dd43df8 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_0000026c0dd43e30 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000000010000000>;
L_0000026c0deb41d0 .functor AND 1, v0000026c0df7e3b0_0, L_0000026c0df8b540, C4<1>, C4<1>;
L_0000026c0deb56d0 .functor AND 1, v0000026c0df8a1e0_0, L_0000026c0df8adc0, C4<1>, C4<1>;
v0000026c0df71120_0 .net *"_ivl_1", 0 0, L_0000026c0df8b540;  1 drivers
v0000026c0df709a0_0 .net *"_ivl_5", 0 0, L_0000026c0df8adc0;  1 drivers
v0000026c0df71b20_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df70f40_0 .var "count", 7 0;
v0000026c0df71760_0 .var "count_next", 7 0;
v0000026c0df70540_0 .var "empty", 0 0;
v0000026c0df70a40_0 .var "full", 0 0;
v0000026c0df70b80_0 .var "level", 7 0;
v0000026c0df70d60 .array "mem", 127 0, 15 0;
v0000026c0df718a0_0 .var "rd_data", 15 0;
v0000026c0df70c20_0 .net "rd_do", 0 0, L_0000026c0deb56d0;  1 drivers
v0000026c0df71940_0 .net "rd_en", 0 0, v0000026c0df8a1e0_0;  alias, 1 drivers
v0000026c0df70e00_0 .var "rd_ptr", 6 0;
v0000026c0df713a0_0 .var "rd_valid", 0 0;
v0000026c0df70220_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df70400_0 .net "wr_data", 15 0, v0000026c0df81330_0;  1 drivers
v0000026c0df71ee0_0 .net "wr_do", 0 0, L_0000026c0deb41d0;  1 drivers
v0000026c0df70ea0_0 .net "wr_en", 0 0, v0000026c0df7e3b0_0;  1 drivers
v0000026c0df714e0_0 .var "wr_ptr", 6 0;
E_0000026c0dec2880 .event anyedge, v0000026c0df70f40_0, v0000026c0df71ee0_0, v0000026c0df70c20_0;
L_0000026c0df8b540 .reduce/nor v0000026c0df70a40_0;
L_0000026c0df8adc0 .reduce/nor v0000026c0df70540_0;
S_0000026c0dcea870 .scope module, "u_l1" "layer1_generator" 12 114, 13 1 0, S_0000026c0dc9fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000026c0df71300_0 .net *"_ivl_0", 31 0, L_0000026c0df8b5e0;  1 drivers
v0000026c0df705e0_0 .net *"_ivl_11", 31 0, L_0000026c0df8b860;  1 drivers
L_0000026c0df8c280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0df70680_0 .net/2u *"_ivl_12", 31 0, L_0000026c0df8c280;  1 drivers
v0000026c0df71440_0 .net *"_ivl_14", 31 0, L_0000026c0df8b900;  1 drivers
v0000026c0df71620_0 .net *"_ivl_16", 33 0, L_0000026c0df8bb80;  1 drivers
L_0000026c0df8c2c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c0df719e0_0 .net *"_ivl_19", 1 0, L_0000026c0df8c2c8;  1 drivers
L_0000026c0df8c310 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000026c0df7a600_0 .net/2s *"_ivl_20", 33 0, L_0000026c0df8c310;  1 drivers
v0000026c0df7b500_0 .net/s *"_ivl_22", 33 0, L_0000026c0dfe7c50;  1 drivers
v0000026c0df7a920_0 .net/s *"_ivl_26", 31 0, L_0000026c0dfe74d0;  1 drivers
v0000026c0df7be60_0 .net *"_ivl_28", 15 0, L_0000026c0dfe72f0;  1 drivers
L_0000026c0df8c1a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7b6e0_0 .net *"_ivl_3", 24 0, L_0000026c0df8c1a8;  1 drivers
v0000026c0df7ae20_0 .net *"_ivl_30", 31 0, L_0000026c0dfe7e30;  1 drivers
L_0000026c0df8c358 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7a100_0 .net *"_ivl_33", 22 0, L_0000026c0df8c358;  1 drivers
L_0000026c0df8c3a0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7aec0_0 .net/2u *"_ivl_34", 31 0, L_0000026c0df8c3a0;  1 drivers
v0000026c0df7a4c0_0 .net *"_ivl_37", 31 0, L_0000026c0dfe7cf0;  1 drivers
v0000026c0df7bb40_0 .net *"_ivl_38", 31 0, L_0000026c0dfe7110;  1 drivers
L_0000026c0df8c1f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0df7a560_0 .net/2u *"_ivl_4", 31 0, L_0000026c0df8c1f0;  1 drivers
L_0000026c0df8c3e8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7bbe0_0 .net *"_ivl_41", 24 0, L_0000026c0df8c3e8;  1 drivers
v0000026c0df7bc80_0 .net *"_ivl_42", 31 0, L_0000026c0dfe7430;  1 drivers
v0000026c0df7b280_0 .net/s *"_ivl_44", 31 0, L_0000026c0dfe6df0;  1 drivers
v0000026c0df7bf00_0 .net *"_ivl_6", 31 0, L_0000026c0df8b7c0;  1 drivers
L_0000026c0df8c238 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7b0a0_0 .net/2u *"_ivl_8", 31 0, L_0000026c0df8c238;  1 drivers
v0000026c0df7b000_0 .var/s "accumulator", 31 0;
v0000026c0df7a740_0 .var/s "bias_shifted", 31 0;
v0000026c0df7b1e0_0 .var "busy", 0 0;
v0000026c0df7a6a0_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df7ace0_0 .net/s "current_input", 15 0, L_0000026c0dfe7a70;  1 drivers
v0000026c0df7a7e0_0 .net/s "current_product", 31 0, L_0000026c0dfe79d0;  1 drivers
v0000026c0df7a380_0 .var "done", 0 0;
v0000026c0df7af60_0 .net/s "flat_input_flat", 1023 0, v0000026c0df801b0_0;  1 drivers
v0000026c0df7a9c0_0 .var/s "flat_output_flat", 4095 0;
v0000026c0df7b320_0 .var "input_idx", 6 0;
v0000026c0df7a1a0 .array/s "layer1_gen_bias", 255 0, 15 0;
v0000026c0df7b140 .array/s "layer1_gen_weights", 16383 0, 15 0;
v0000026c0df7bd20_0 .var "neuron_idx", 8 0;
v0000026c0df7a420_0 .net/s "next_acc", 31 0, L_0000026c0dfe6b70;  1 drivers
v0000026c0df7bdc0_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df7ba00_0 .net "start", 0 0, v0000026c0df7e950_0;  1 drivers
L_0000026c0df8b5e0 .concat [ 7 25 0 0], v0000026c0df7b320_0, L_0000026c0df8c1a8;
L_0000026c0df8b7c0 .arith/sum 32, L_0000026c0df8b5e0, L_0000026c0df8c1f0;
L_0000026c0df8b860 .arith/mult 32, L_0000026c0df8b7c0, L_0000026c0df8c238;
L_0000026c0df8b900 .arith/sub 32, L_0000026c0df8b860, L_0000026c0df8c280;
L_0000026c0df8bb80 .concat [ 32 2 0 0], L_0000026c0df8b900, L_0000026c0df8c2c8;
L_0000026c0dfe7c50 .arith/sub 34, L_0000026c0df8bb80, L_0000026c0df8c310;
L_0000026c0dfe7a70 .part/v.s v0000026c0df801b0_0, L_0000026c0dfe7c50, 16;
L_0000026c0dfe74d0 .extend/s 32, L_0000026c0dfe7a70;
L_0000026c0dfe72f0 .array/port v0000026c0df7b140, L_0000026c0dfe7430;
L_0000026c0dfe7e30 .concat [ 9 23 0 0], v0000026c0df7bd20_0, L_0000026c0df8c358;
L_0000026c0dfe7cf0 .arith/mult 32, L_0000026c0dfe7e30, L_0000026c0df8c3a0;
L_0000026c0dfe7110 .concat [ 7 25 0 0], v0000026c0df7b320_0, L_0000026c0df8c3e8;
L_0000026c0dfe7430 .arith/sum 32, L_0000026c0dfe7cf0, L_0000026c0dfe7110;
L_0000026c0dfe6df0 .extend/s 32, L_0000026c0dfe72f0;
L_0000026c0dfe79d0 .arith/mult 32, L_0000026c0dfe74d0, L_0000026c0dfe6df0;
L_0000026c0dfe6b70 .arith/sum 32, v0000026c0df7b000_0, L_0000026c0dfe79d0;
S_0000026c0dcd79e0 .scope module, "u_l2" "layer2_generator" 12 123, 14 1 0, S_0000026c0dc9fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000026c0df7a240_0 .net *"_ivl_0", 31 0, L_0000026c0dfe7070;  1 drivers
v0000026c0df7b3c0_0 .net *"_ivl_11", 31 0, L_0000026c0dfe7ed0;  1 drivers
L_0000026c0df8c508 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0df7aa60_0 .net/2u *"_ivl_12", 31 0, L_0000026c0df8c508;  1 drivers
v0000026c0df7aba0_0 .net *"_ivl_14", 31 0, L_0000026c0dfe6cb0;  1 drivers
v0000026c0df7bfa0_0 .net *"_ivl_16", 33 0, L_0000026c0dfe7b10;  1 drivers
L_0000026c0df8c550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c0df7ab00_0 .net *"_ivl_19", 1 0, L_0000026c0df8c550;  1 drivers
L_0000026c0df8c598 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000026c0df7a2e0_0 .net/2s *"_ivl_20", 33 0, L_0000026c0df8c598;  1 drivers
v0000026c0df7a880_0 .net/s *"_ivl_22", 33 0, L_0000026c0dfe6d50;  1 drivers
v0000026c0df7ac40_0 .net/s *"_ivl_26", 31 0, L_0000026c0dfe6c10;  1 drivers
v0000026c0df7baa0_0 .net *"_ivl_28", 15 0, L_0000026c0dfe7bb0;  1 drivers
L_0000026c0df8c430 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7ad80_0 .net *"_ivl_3", 22 0, L_0000026c0df8c430;  1 drivers
v0000026c0df7b460_0 .net *"_ivl_30", 31 0, L_0000026c0dfe6990;  1 drivers
L_0000026c0df8c5e0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7b5a0_0 .net *"_ivl_33", 22 0, L_0000026c0df8c5e0;  1 drivers
L_0000026c0df8c628 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7b640_0 .net/2u *"_ivl_34", 31 0, L_0000026c0df8c628;  1 drivers
v0000026c0df7b780_0 .net *"_ivl_37", 31 0, L_0000026c0dfe77f0;  1 drivers
v0000026c0df7b820_0 .net *"_ivl_38", 31 0, L_0000026c0dfe7610;  1 drivers
L_0000026c0df8c478 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0df7b8c0_0 .net/2u *"_ivl_4", 31 0, L_0000026c0df8c478;  1 drivers
L_0000026c0df8c670 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7b960_0 .net *"_ivl_41", 22 0, L_0000026c0df8c670;  1 drivers
v0000026c0df7ddd0_0 .net *"_ivl_42", 31 0, L_0000026c0dfe7f70;  1 drivers
v0000026c0df7d330_0 .net/s *"_ivl_44", 31 0, L_0000026c0dfe8010;  1 drivers
v0000026c0df7d010_0 .net *"_ivl_6", 31 0, L_0000026c0dfe7d90;  1 drivers
L_0000026c0df8c4c0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7c890_0 .net/2u *"_ivl_8", 31 0, L_0000026c0df8c4c0;  1 drivers
v0000026c0df7d5b0_0 .var/s "accumulator", 31 0;
v0000026c0df7d510_0 .var/s "bias_shifted", 31 0;
v0000026c0df7c610_0 .var "busy", 0 0;
v0000026c0df7ce30_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df7d650_0 .net/s "current_input", 15 0, L_0000026c0dfe6f30;  1 drivers
v0000026c0df7c930_0 .net/s "current_product", 31 0, L_0000026c0dfe71b0;  1 drivers
v0000026c0df7d830_0 .var "done", 0 0;
v0000026c0df7ca70_0 .net/s "flat_input_flat", 4095 0, v0000026c0df7a9c0_0;  alias, 1 drivers
v0000026c0df7c430_0 .var/s "flat_output_flat", 4095 0;
v0000026c0df7d6f0_0 .var "input_idx", 8 0;
v0000026c0df7da10 .array/s "layer2_gen_bias", 255 0, 15 0;
v0000026c0df7ced0 .array/s "layer2_gen_weights", 65535 0, 15 0;
v0000026c0df7cd90_0 .var "neuron_idx", 8 0;
v0000026c0df7c4d0_0 .net/s "next_acc", 31 0, L_0000026c0dfe7250;  1 drivers
v0000026c0df7df10_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df7c570_0 .net "start", 0 0, v0000026c0df7e270_0;  1 drivers
L_0000026c0dfe7070 .concat [ 9 23 0 0], v0000026c0df7d6f0_0, L_0000026c0df8c430;
L_0000026c0dfe7d90 .arith/sum 32, L_0000026c0dfe7070, L_0000026c0df8c478;
L_0000026c0dfe7ed0 .arith/mult 32, L_0000026c0dfe7d90, L_0000026c0df8c4c0;
L_0000026c0dfe6cb0 .arith/sub 32, L_0000026c0dfe7ed0, L_0000026c0df8c508;
L_0000026c0dfe7b10 .concat [ 32 2 0 0], L_0000026c0dfe6cb0, L_0000026c0df8c550;
L_0000026c0dfe6d50 .arith/sub 34, L_0000026c0dfe7b10, L_0000026c0df8c598;
L_0000026c0dfe6f30 .part/v.s v0000026c0df7a9c0_0, L_0000026c0dfe6d50, 16;
L_0000026c0dfe6c10 .extend/s 32, L_0000026c0dfe6f30;
L_0000026c0dfe7bb0 .array/port v0000026c0df7ced0, L_0000026c0dfe7f70;
L_0000026c0dfe6990 .concat [ 9 23 0 0], v0000026c0df7cd90_0, L_0000026c0df8c5e0;
L_0000026c0dfe77f0 .arith/mult 32, L_0000026c0dfe6990, L_0000026c0df8c628;
L_0000026c0dfe7610 .concat [ 9 23 0 0], v0000026c0df7d6f0_0, L_0000026c0df8c670;
L_0000026c0dfe7f70 .arith/sum 32, L_0000026c0dfe77f0, L_0000026c0dfe7610;
L_0000026c0dfe8010 .extend/s 32, L_0000026c0dfe7bb0;
L_0000026c0dfe71b0 .arith/mult 32, L_0000026c0dfe6c10, L_0000026c0dfe8010;
L_0000026c0dfe7250 .arith/sum 32, v0000026c0df7d5b0_0, L_0000026c0dfe71b0;
S_0000026c0dd3e9d0 .scope module, "u_l3" "layer3_generator" 12 132, 15 1 0, S_0000026c0dc9fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000026c0df7cbb0_0 .net *"_ivl_0", 31 0, L_0000026c0dfe7390;  1 drivers
v0000026c0df7d0b0_0 .net *"_ivl_11", 31 0, L_0000026c0dfe6fd0;  1 drivers
L_0000026c0df8c790 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0df7cf70_0 .net/2u *"_ivl_12", 31 0, L_0000026c0df8c790;  1 drivers
v0000026c0df7c750_0 .net *"_ivl_14", 31 0, L_0000026c0dfe6a30;  1 drivers
v0000026c0df7c6b0_0 .net *"_ivl_16", 33 0, L_0000026c0dfe7570;  1 drivers
L_0000026c0df8c7d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c0df7c7f0_0 .net *"_ivl_19", 1 0, L_0000026c0df8c7d8;  1 drivers
L_0000026c0df8c820 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000026c0df7c2f0_0 .net/2s *"_ivl_20", 33 0, L_0000026c0df8c820;  1 drivers
v0000026c0df7cb10_0 .net/s *"_ivl_22", 33 0, L_0000026c0dfe76b0;  1 drivers
v0000026c0df7dfb0_0 .net/s *"_ivl_26", 31 0, L_0000026c0dfe7750;  1 drivers
v0000026c0df7c390_0 .net *"_ivl_28", 15 0, L_0000026c0dfe7890;  1 drivers
L_0000026c0df8c6b8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7cc50_0 .net *"_ivl_3", 22 0, L_0000026c0df8c6b8;  1 drivers
v0000026c0df7d8d0_0 .net *"_ivl_30", 31 0, L_0000026c0dfe7930;  1 drivers
L_0000026c0df8c868 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7c110_0 .net *"_ivl_33", 23 0, L_0000026c0df8c868;  1 drivers
L_0000026c0df8c8b0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7d790_0 .net/2u *"_ivl_34", 31 0, L_0000026c0df8c8b0;  1 drivers
v0000026c0df7c9d0_0 .net *"_ivl_37", 31 0, L_0000026c0dfe5db0;  1 drivers
v0000026c0df7d150_0 .net *"_ivl_38", 31 0, L_0000026c0dfe5e50;  1 drivers
L_0000026c0df8c700 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c0df7ccf0_0 .net/2u *"_ivl_4", 31 0, L_0000026c0df8c700;  1 drivers
L_0000026c0df8c8f8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7d1f0_0 .net *"_ivl_41", 22 0, L_0000026c0df8c8f8;  1 drivers
v0000026c0df7d290_0 .net *"_ivl_42", 31 0, L_0000026c0dfe4230;  1 drivers
v0000026c0df7d3d0_0 .net/s *"_ivl_44", 31 0, L_0000026c0dfe4eb0;  1 drivers
v0000026c0df7c1b0_0 .net *"_ivl_6", 31 0, L_0000026c0dfe6e90;  1 drivers
L_0000026c0df8c748 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7d970_0 .net/2u *"_ivl_8", 31 0, L_0000026c0df8c748;  1 drivers
v0000026c0df7dab0_0 .var/s "accumulator", 31 0;
v0000026c0df7d470_0 .var/s "bias_shifted", 31 0;
v0000026c0df7db50_0 .var "busy", 0 0;
v0000026c0df7c250_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df7dbf0_0 .net/s "current_input", 15 0, L_0000026c0dfe6ad0;  1 drivers
v0000026c0df7dc90_0 .net/s "current_product", 31 0, L_0000026c0dfe54f0;  1 drivers
v0000026c0df7dd30_0 .var "done", 0 0;
v0000026c0df7de70_0 .net/s "flat_input_flat", 4095 0, v0000026c0df7c430_0;  alias, 1 drivers
v0000026c0df816f0_0 .var/s "flat_output_flat", 2047 0;
v0000026c0df81470_0 .var "input_idx", 8 0;
v0000026c0df80bb0 .array/s "layer3_gen_bias", 127 0, 15 0;
v0000026c0df81dd0 .array/s "layer3_gen_weights", 32767 0, 15 0;
v0000026c0df809d0_0 .var "neuron_idx", 7 0;
v0000026c0df80a70_0 .net/s "next_acc", 31 0, L_0000026c0dfe6670;  1 drivers
v0000026c0df80930_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df81010_0 .net "start", 0 0, v0000026c0df804d0_0;  1 drivers
L_0000026c0dfe7390 .concat [ 9 23 0 0], v0000026c0df81470_0, L_0000026c0df8c6b8;
L_0000026c0dfe6e90 .arith/sum 32, L_0000026c0dfe7390, L_0000026c0df8c700;
L_0000026c0dfe6fd0 .arith/mult 32, L_0000026c0dfe6e90, L_0000026c0df8c748;
L_0000026c0dfe6a30 .arith/sub 32, L_0000026c0dfe6fd0, L_0000026c0df8c790;
L_0000026c0dfe7570 .concat [ 32 2 0 0], L_0000026c0dfe6a30, L_0000026c0df8c7d8;
L_0000026c0dfe76b0 .arith/sub 34, L_0000026c0dfe7570, L_0000026c0df8c820;
L_0000026c0dfe6ad0 .part/v.s v0000026c0df7c430_0, L_0000026c0dfe76b0, 16;
L_0000026c0dfe7750 .extend/s 32, L_0000026c0dfe6ad0;
L_0000026c0dfe7890 .array/port v0000026c0df81dd0, L_0000026c0dfe4230;
L_0000026c0dfe7930 .concat [ 8 24 0 0], v0000026c0df809d0_0, L_0000026c0df8c868;
L_0000026c0dfe5db0 .arith/mult 32, L_0000026c0dfe7930, L_0000026c0df8c8b0;
L_0000026c0dfe5e50 .concat [ 9 23 0 0], v0000026c0df81470_0, L_0000026c0df8c8f8;
L_0000026c0dfe4230 .arith/sum 32, L_0000026c0dfe5db0, L_0000026c0dfe5e50;
L_0000026c0dfe4eb0 .extend/s 32, L_0000026c0dfe7890;
L_0000026c0dfe54f0 .arith/mult 32, L_0000026c0dfe7750, L_0000026c0dfe4eb0;
L_0000026c0dfe6670 .arith/sum 32, v0000026c0df7dab0_0, L_0000026c0dfe54f0;
S_0000026c0dd3dd40 .scope module, "u_seed_fifo" "sync_fifo" 12 84, 10 6 0, S_0000026c0dc9fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 7 "level";
P_0000026c0dd42240 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000000110>;
P_0000026c0dd42278 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_0000026c0dd422b0 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000000001000000>;
L_0000026c0deb4550 .functor AND 1, v0000026c0df8a0a0_0, L_0000026c0df8ac80, C4<1>, C4<1>;
L_0000026c0deb4f60 .functor AND 1, v0000026c0df7f210_0, L_0000026c0df8ad20, C4<1>, C4<1>;
v0000026c0df80b10_0 .net *"_ivl_1", 0 0, L_0000026c0df8ac80;  1 drivers
v0000026c0df81bf0_0 .net *"_ivl_5", 0 0, L_0000026c0df8ad20;  1 drivers
v0000026c0df81510_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df815b0_0 .var "count", 6 0;
v0000026c0df81830_0 .var "count_next", 6 0;
v0000026c0df813d0_0 .var "empty", 0 0;
v0000026c0df80d90_0 .var "full", 0 0;
v0000026c0df81b50_0 .var "level", 6 0;
v0000026c0df80f70 .array "mem", 63 0, 15 0;
v0000026c0df81c90_0 .var "rd_data", 15 0;
v0000026c0df811f0_0 .net "rd_do", 0 0, L_0000026c0deb4f60;  1 drivers
v0000026c0df80c50_0 .net "rd_en", 0 0, v0000026c0df7f210_0;  1 drivers
v0000026c0df80cf0_0 .var "rd_ptr", 5 0;
v0000026c0df81e70_0 .var "rd_valid", 0 0;
v0000026c0df81650_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df818d0_0 .net "wr_data", 15 0, v0000026c0df88d40_0;  alias, 1 drivers
v0000026c0df80e30_0 .net "wr_do", 0 0, L_0000026c0deb4550;  1 drivers
v0000026c0df81970_0 .net "wr_en", 0 0, v0000026c0df8a0a0_0;  alias, 1 drivers
v0000026c0df81a10_0 .var "wr_ptr", 5 0;
E_0000026c0dec2980 .event anyedge, v0000026c0df815b0_0, v0000026c0df80e30_0, v0000026c0df811f0_0;
L_0000026c0df8ac80 .reduce/nor v0000026c0df80d90_0;
L_0000026c0df8ad20 .reduce/nor v0000026c0df813d0_0;
S_0000026c0deea700 .scope module, "u_loader" "pixel_serial_loader" 4 40, 16 14 0, S_0000026c0de51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pixel_bit";
    .port_info 3 /INPUT 1 "pixel_bit_valid";
    .port_info 4 /OUTPUT 1 "pixel_bit_ready";
    .port_info 5 /INPUT 1 "frame_consume";
    .port_info 6 /OUTPUT 1 "frame_valid";
    .port_info 7 /OUTPUT 12544 "frame_flat";
P_0000026c0dd3d6a0 .param/l "COLLECT" 1 16 98, C4<00>;
P_0000026c0dd3d6d8 .param/l "DATA_WIDTH" 0 16 16, +C4<00000000000000000000000000010000>;
P_0000026c0dd3d710 .param/l "FIFO_ADDR_W" 0 16 19, +C4<00000000000000000000000000001010>;
P_0000026c0dd3d748 .param/l "FIFO_DEPTH" 0 16 18, +C4<00000000000000000000010000000000>;
P_0000026c0dd3d780 .param/l "FRAME_SLOT_W" 0 16 20, +C4<00000000000000000000000000000100>;
P_0000026c0dd3d7b8 .param/l "LOAD_CAP" 1 16 100, C4<10>;
P_0000026c0dd3d7f0 .param/l "LOAD_REQ" 1 16 99, C4<01>;
P_0000026c0dd3d828 .param/l "PIXEL_COUNT" 0 16 15, +C4<00000000000000000000001100010000>;
P_0000026c0dd3d860 .param/l "PIXEL_SCALE" 0 16 17, +C4<00000000000000000000000000001000>;
P_0000026c0dd3d898 .param/l "READY" 1 16 101, C4<11>;
L_0000026c0deb4cc0 .functor AND 1, v0000026c0df8b680_0, L_0000026c0df8b400, C4<1>, C4<1>;
L_0000026c0df8c118 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7fcb0_0 .net/2u *"_ivl_4", 15 0, L_0000026c0df8c118;  1 drivers
L_0000026c0df8c160 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df7fd50_0 .net/2u *"_ivl_6", 15 0, L_0000026c0df8c160;  1 drivers
v0000026c0df80570_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df7fdf0_0 .net "fifo_din", 15 0, L_0000026c0df8aa00;  1 drivers
v0000026c0df7fe90_0 .net "fifo_empty", 0 0, v0000026c0df7e9f0_0;  1 drivers
v0000026c0df7ffd0_0 .net "fifo_full", 0 0, v0000026c0df7f350_0;  1 drivers
v0000026c0df7e310_0 .net "fifo_level", 10 0, v0000026c0df7f530_0;  1 drivers
v0000026c0df80250_0 .net "fifo_rd_data", 15 0, v0000026c0df7f490_0;  1 drivers
v0000026c0df802f0_0 .net "fifo_rd_en", 0 0, v0000026c0df80390_0;  1 drivers
v0000026c0df80390_0 .var "fifo_rd_en_r", 0 0;
v0000026c0df80610_0 .net "fifo_rd_valid", 0 0, v0000026c0df7f030_0;  1 drivers
v0000026c0df80750_0 .net "frame_consume", 0 0, v0000026c0df88660_0;  1 drivers
v0000026c0df807f0_0 .var "frame_dequeue_flag", 0 0;
v0000026c0df7e130_0 .var "frame_flat", 12543 0;
v0000026c0df80890_0 .var "frame_slots", 4 0;
v0000026c0df82aa0_0 .var "frame_valid", 0 0;
v0000026c0df82960_0 .var "load_idx", 15 0;
v0000026c0df82640_0 .net "pixel_accept", 0 0, L_0000026c0deb4cc0;  1 drivers
v0000026c0df82140_0 .net "pixel_bit", 0 0, v0000026c0df8b360_0;  alias, 1 drivers
v0000026c0df843a0_0 .net "pixel_bit_ready", 0 0, L_0000026c0df8b400;  alias, 1 drivers
v0000026c0df83ea0_0 .net "pixel_bit_valid", 0 0, v0000026c0df8b680_0;  alias, 1 drivers
v0000026c0df83fe0_0 .var "pixel_count", 15 0;
v0000026c0df83540_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df84080_0 .var "state", 1 0;
L_0000026c0df8b400 .reduce/nor v0000026c0df7f350_0;
L_0000026c0df8aa00 .functor MUXZ 16, L_0000026c0df8c160, L_0000026c0df8c118, v0000026c0df8b360_0, C4<>;
S_0000026c0deea890 .scope module, "u_pixel_fifo" "sync_fifo" 16 53, 10 6 0, S_0000026c0deea700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "wr_data";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 11 "level";
P_0000026c0dd43a50 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000001010>;
P_0000026c0dd43a88 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000010000>;
P_0000026c0dd43ac0 .param/l "DEPTH" 0 10 8, +C4<00000000000000000000010000000000>;
L_0000026c0deb4da0 .functor AND 1, L_0000026c0deb4cc0, L_0000026c0df8b9a0, C4<1>, C4<1>;
L_0000026c0deb4e10 .functor AND 1, v0000026c0df80390_0, L_0000026c0df8b720, C4<1>, C4<1>;
v0000026c0df7f850_0 .net *"_ivl_1", 0 0, L_0000026c0df8b9a0;  1 drivers
v0000026c0df7f2b0_0 .net *"_ivl_5", 0 0, L_0000026c0df8b720;  1 drivers
v0000026c0df7ed10_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df7fa30_0 .var "count", 10 0;
v0000026c0df806b0_0 .var "count_next", 10 0;
v0000026c0df7e9f0_0 .var "empty", 0 0;
v0000026c0df7f350_0 .var "full", 0 0;
v0000026c0df7f530_0 .var "level", 10 0;
v0000026c0df7edb0 .array "mem", 1023 0, 15 0;
v0000026c0df7f490_0 .var "rd_data", 15 0;
v0000026c0df7ee50_0 .net "rd_do", 0 0, L_0000026c0deb4e10;  1 drivers
v0000026c0df7f8f0_0 .net "rd_en", 0 0, v0000026c0df80390_0;  alias, 1 drivers
v0000026c0df7ef90_0 .var "rd_ptr", 9 0;
v0000026c0df7f030_0 .var "rd_valid", 0 0;
v0000026c0df7f0d0_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df7fad0_0 .net "wr_data", 15 0, L_0000026c0df8aa00;  alias, 1 drivers
v0000026c0df7fb70_0 .net "wr_do", 0 0, L_0000026c0deb4da0;  1 drivers
v0000026c0df7fc10_0 .net "wr_en", 0 0, L_0000026c0deb4cc0;  alias, 1 drivers
v0000026c0df7ff30_0 .var "wr_ptr", 9 0;
E_0000026c0dec1e40 .event anyedge, v0000026c0df7fa30_0, v0000026c0df7fb70_0, v0000026c0df7ee50_0;
L_0000026c0df8b9a0 .reduce/nor v0000026c0df7f350_0;
L_0000026c0df8b720 .reduce/nor v0000026c0df7e9f0_0;
S_0000026c0dee9c10 .scope module, "u_seed_bank" "seed_lfsr_bank" 4 89, 17 10 0, S_0000026c0de51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1024 "seed_flat";
    .port_info 4 /OUTPUT 1 "done";
P_0000026c0dd420e0 .param/l "DATA_WIDTH" 0 17 12, +C4<00000000000000000000000000010000>;
P_0000026c0dd42118 .param/l "INDEX_WIDTH" 1 17 31, +C4<00000000000000000000000000000110>;
P_0000026c0dd42150 .param/l "SEED_COUNT" 0 17 11, +C4<00000000000000000000000001000000>;
L_0000026c0deb3d00 .functor XOR 1, L_0000026c0df8aaa0, L_0000026c0df8ae60, C4<0>, C4<0>;
L_0000026c0deb3fa0 .functor XOR 1, L_0000026c0deb3d00, L_0000026c0df8ba40, C4<0>, C4<0>;
L_0000026c0deb4010 .functor XOR 1, L_0000026c0deb3fa0, L_0000026c0df8afa0, C4<0>, C4<0>;
v0000026c0df83c20_0 .net *"_ivl_1", 0 0, L_0000026c0df8aaa0;  1 drivers
v0000026c0df84620_0 .net *"_ivl_11", 0 0, L_0000026c0df8afa0;  1 drivers
v0000026c0df83b80_0 .net *"_ivl_3", 0 0, L_0000026c0df8ae60;  1 drivers
v0000026c0df84260_0 .net *"_ivl_4", 0 0, L_0000026c0deb3d00;  1 drivers
v0000026c0df83220_0 .net *"_ivl_7", 0 0, L_0000026c0df8ba40;  1 drivers
v0000026c0df83360_0 .net *"_ivl_8", 0 0, L_0000026c0deb3fa0;  1 drivers
v0000026c0df82460_0 .var "busy", 0 0;
v0000026c0df82b40_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df846c0_0 .var "done", 0 0;
v0000026c0df82d20_0 .net "feedback", 0 0, L_0000026c0deb4010;  1 drivers
v0000026c0df84300_0 .var "lfsr", 15 0;
v0000026c0df83e00_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df826e0_0 .var "sample_idx", 6 0;
v0000026c0df83d60_0 .var "seed_flat", 1023 0;
v0000026c0df82280_0 .net "start", 0 0, v0000026c0df8a780_0;  1 drivers
L_0000026c0df8aaa0 .part v0000026c0df84300_0, 15, 1;
L_0000026c0df8ae60 .part v0000026c0df84300_0, 13, 1;
L_0000026c0df8ba40 .part v0000026c0df84300_0, 12, 1;
L_0000026c0df8afa0 .part v0000026c0df84300_0, 10, 1;
S_0000026c0dee9da0 .scope function.vec4.u32, "calc_width" "calc_width" 17 21, 17 21 0, S_0000026c0dee9c10;
 .timescale -9 -12;
; Variable calc_width is vec4 return value of scope S_0000026c0dee9da0
v0000026c0df841c0_0 .var/i "i", 31 0;
v0000026c0df84120_0 .var/i "value", 31 0;
TD_gan_serial_1_neuron_tb.dut.u_seed_bank.calc_width ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v0000026c0df84120_0;
    %subi 1, 0, 32;
    %store/vec4 v0000026c0df841c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000026c0df841c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load calc_width (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_width (store_vec4_to_lval)
    %load/vec4 v0000026c0df841c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026c0df841c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000026c0deea570 .scope module, "u_vector_expander" "vector_expander" 4 181, 18 11 0, S_0000026c0de51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 4096 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000026c0de7f3d0 .param/l "DATA_WIDTH" 0 18 14, +C4<00000000000000000000000000010000>;
P_0000026c0de7f408 .param/l "INPUT_COUNT" 0 18 12, +C4<00000000000000000000000010000000>;
P_0000026c0de7f440 .param/l "IN_IDX_WIDTH" 1 18 43, +C4<00000000000000000000000000000111>;
P_0000026c0de7f478 .param/l "OUTPUT_COUNT" 0 18 13, +C4<00000000000000000000000100000000>;
P_0000026c0de7f4b0 .param/l "OUT_IDX_WIDTH" 1 18 42, +C4<00000000000000000000000000001000>;
v0000026c0df83400_0 .var "busy", 0 0;
v0000026c0df844e0_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df82dc0_0 .var "done", 0 0;
v0000026c0df83cc0_0 .var "input_buffer", 2047 0;
v0000026c0df84760_0 .var/i "lut_idx", 31 0;
v0000026c0df83f40_0 .var "out_idx", 7 0;
v0000026c0df84800_0 .var "processing", 0 0;
v0000026c0df84580_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df839a0 .array "src_index_lut", 255 0, 6 0;
v0000026c0df823c0_0 .net "start", 0 0, v0000026c0df894c0_0;  1 drivers
v0000026c0df834a0_0 .net "vector_in", 2047 0, v0000026c0df835e0_0;  alias, 1 drivers
v0000026c0df825a0_0 .var "vector_out", 4095 0;
S_0000026c0deeaa20 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 18 32, 18 32 0, S_0000026c0deea570;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000026c0deeaa20
v0000026c0df84440_0 .var/i "i", 31 0;
v0000026c0df83040_0 .var/i "value", 31 0;
TD_gan_serial_1_neuron_tb.dut.u_vector_expander.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000026c0df83040_0;
    %subi 1, 0, 32;
    %store/vec4 v0000026c0df84440_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000026c0df84440_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000026c0df84440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026c0df84440_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000026c0dee9f30 .scope module, "u_vector_sigmoid" "vector_sigmoid" 4 142, 19 12 0, S_0000026c0de51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "data_in";
    .port_info 4 /OUTPUT 2048 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000026c0de516a0 .param/l "DATA_WIDTH" 0 19 14, +C4<00000000000000000000000000010000>;
P_0000026c0de516d8 .param/l "ELEMENT_COUNT" 0 19 13, +C4<00000000000000000000000010000000>;
P_0000026c0de51710 .param/l "INDEX_WIDTH" 1 19 43, +C4<00000000000000000000000000000111>;
P_0000026c0de51748 .param/l "Q_FRAC" 0 19 15, +C4<00000000000000000000000000001000>;
v0000026c0df82be0_0 .var "busy", 0 0;
v0000026c0df83180_0 .var "capture_idx", 7 0;
v0000026c0df82c80_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df830e0_0 .net "data_in", 2047 0, v0000026c0df8a000_0;  1 drivers
v0000026c0df835e0_0 .var "data_out", 2047 0;
v0000026c0df832c0_0 .var "done", 0 0;
v0000026c0df83680_0 .var "feed_idx", 7 0;
v0000026c0df83720_0 .var "feed_pending", 0 0;
v0000026c0df837c0_0 .var "processing", 0 0;
v0000026c0df83900_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df83a40_0 .var/s "sigmoid_in", 15 0;
v0000026c0df83ae0_0 .net/s "sigmoid_out", 15 0, v0000026c0df82a00_0;  1 drivers
v0000026c0df85700_0 .var "stage_valid", 0 0;
v0000026c0df85520_0 .net "start", 0 0, v0000026c0df88480_0;  1 drivers
S_0000026c0deea0c0 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 19 33, 19 33 0, S_0000026c0dee9f30;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000026c0deea0c0
v0000026c0df848a0_0 .var/i "i", 31 0;
v0000026c0df821e0_0 .var/i "value", 31 0;
TD_gan_serial_1_neuron_tb.dut.u_vector_sigmoid.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000026c0df821e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000026c0df848a0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000026c0df848a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000026c0df848a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026c0df848a0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000026c0deea250 .scope module, "shared_sigmoid" "sigmoid_approx" 19 57, 20 10 0, S_0000026c0dee9f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_0000026c0de80c90 .param/l "DATA_WIDTH" 0 20 11, +C4<00000000000000000000000000010000>;
P_0000026c0de80cc8 .param/l "HALF_Q" 1 20 20, +C4<0000000010000000>;
P_0000026c0de80d00 .param/l "ONE_Q" 1 20 19, +C4<0000000100000000>;
P_0000026c0de80d38 .param/l "Q_FRAC" 0 20 12, +C4<00000000000000000000000000001000>;
P_0000026c0de80d70 .param/l "SAT_LIMIT" 0 20 13, +C4<00000000000000000000010000000000>;
v0000026c0df82f00_0 .net/s *"_ivl_0", 17 0, L_0000026c0dfe4d70;  1 drivers
v0000026c0df82820_0 .net *"_ivl_4", 15 0, L_0000026c0dfe6490;  1 drivers
L_0000026c0df8c940 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000026c0df83860_0 .net/2s *"_ivl_6", 17 0, L_0000026c0df8c940;  1 drivers
v0000026c0df82e60_0 .net/s "approx", 17 0, L_0000026c0dfe4a50;  1 drivers
v0000026c0df828c0_0 .net/s "data_in", 15 0, v0000026c0df83a40_0;  1 drivers
v0000026c0df82a00_0 .var/s "data_out", 15 0;
v0000026c0df82fa0_0 .net/s "scaled", 17 0, L_0000026c0dfe6710;  1 drivers
E_0000026c0dec1e80 .event anyedge, v0000026c0df828c0_0, v0000026c0df82e60_0;
L_0000026c0dfe4d70 .extend/s 18, v0000026c0df83a40_0;
L_0000026c0dfe6490 .part L_0000026c0dfe4d70, 2, 16;
L_0000026c0dfe6710 .extend/s 18, L_0000026c0dfe6490;
L_0000026c0dfe4a50 .arith/sum 18, L_0000026c0df8c940, L_0000026c0dfe6710;
S_0000026c0deea3e0 .scope module, "u_vector_upsampler" "vector_upsampler" 4 195, 21 13 0, S_0000026c0de51510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "vector_in";
    .port_info 4 /OUTPUT 12544 "vector_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_0000026c0de7f610 .param/l "DATA_WIDTH" 0 21 16, +C4<00000000000000000000000000010000>;
P_0000026c0de7f648 .param/l "INPUT_COUNT" 0 21 14, +C4<00000000000000000000000010000000>;
P_0000026c0de7f680 .param/l "IN_IDX_WIDTH" 1 21 45, +C4<00000000000000000000000000000111>;
P_0000026c0de7f6b8 .param/l "OUTPUT_COUNT" 0 21 15, +C4<00000000000000000000001100010000>;
P_0000026c0de7f6f0 .param/l "OUT_IDX_WIDTH" 1 21 44, +C4<00000000000000000000000000001010>;
v0000026c0df85160_0 .var "busy", 0 0;
v0000026c0df85020_0 .net "clk", 0 0, v0000026c0df8b4a0_0;  alias, 1 drivers
v0000026c0df84c60_0 .var "done", 0 0;
v0000026c0df852a0_0 .var "input_buffer", 2047 0;
v0000026c0df85a20_0 .var/i "lut_idx", 31 0;
v0000026c0df85e80_0 .var "out_idx", 9 0;
v0000026c0df85480_0 .var "processing", 0 0;
v0000026c0df84f80_0 .net "rst", 0 0, v0000026c0df8bae0_0;  alias, 1 drivers
v0000026c0df85f20 .array "src_index_lut", 783 0, 6 0;
v0000026c0df850c0_0 .net "start", 0 0, v0000026c0df8b220_0;  1 drivers
v0000026c0df84d00_0 .net "vector_in", 2047 0, v0000026c0df835e0_0;  alias, 1 drivers
v0000026c0df84940_0 .var "vector_out", 12543 0;
S_0000026c0df86780 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 21 34, 21 34 0, S_0000026c0deea3e0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_0000026c0df86780
v0000026c0df85340_0 .var/i "i", 31 0;
v0000026c0df85200_0 .var/i "value", 31 0;
TD_gan_serial_1_neuron_tb.dut.u_vector_upsampler.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000026c0df85200_0;
    %subi 1, 0, 32;
    %store/vec4 v0000026c0df85340_0, 0, 32;
T_3.6 ;
    %load/vec4 v0000026c0df85340_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v0000026c0df85340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000026c0df85340_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000026c0df86dc0 .scope task, "send_frame_pattern" "send_frame_pattern" 3 86, 3 86 0, S_0000026c0de38a70;
 .timescale -9 -12;
v0000026c0df8bf40_0 .var/2u "bias_bit", 0 0;
v0000026c0df8b040_0 .var/i "idx", 31 0;
E_0000026c0dec2140 .event posedge, v0000026c0dee81a0_0;
TD_gan_serial_1_neuron_tb.send_frame_pattern ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c0df8b040_0, 0, 32;
T_4.8 ;
    %load/vec4 v0000026c0df8b040_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000026c0df8b040_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0000026c0df8bf40_0;
    %inv;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0000026c0df8bf40_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0000026c0df8b360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c0df8b680_0, 0, 1;
    %wait E_0000026c0dec2140;
T_4.12 ;
    %load/vec4 v0000026c0df8bfe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.13, 8;
    %wait E_0000026c0dec2140;
    %jmp T_4.12;
T_4.13 ;
    %load/vec4 v0000026c0df8b040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c0df8b040_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c0df8b680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c0df8b360_0, 0, 1;
    %end;
    .scope S_0000026c0deea890;
T_5 ;
    %end;
    .thread T_5;
    .scope S_0000026c0deea890;
T_6 ;
    %wait E_0000026c0dec1e40;
    %load/vec4 v0000026c0df7fa30_0;
    %store/vec4 v0000026c0df806b0_0, 0, 11;
    %load/vec4 v0000026c0df7fb70_0;
    %load/vec4 v0000026c0df7ee50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0000026c0df7fa30_0;
    %store/vec4 v0000026c0df806b0_0, 0, 11;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0000026c0df7fa30_0;
    %addi 1, 0, 11;
    %store/vec4 v0000026c0df806b0_0, 0, 11;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0000026c0df7fa30_0;
    %subi 1, 0, 11;
    %store/vec4 v0000026c0df806b0_0, 0, 11;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026c0deea890;
T_7 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df7f0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df7f490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7f030_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026c0df7ff30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026c0df7ef90_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000026c0df7fa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7f350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7e9f0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000026c0df7f530_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7f030_0, 0;
    %load/vec4 v0000026c0df7fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026c0df7fad0_0;
    %load/vec4 v0000026c0df7ff30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df7edb0, 0, 4;
    %load/vec4 v0000026c0df7ff30_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026c0df7ff30_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000026c0df7ff30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000026c0df7ff30_0, 0;
T_7.5 ;
T_7.2 ;
    %load/vec4 v0000026c0df7ee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0000026c0df7ef90_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026c0df7edb0, 4;
    %assign/vec4 v0000026c0df7f490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7f030_0, 0;
    %load/vec4 v0000026c0df7ef90_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026c0df7ef90_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000026c0df7ef90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000026c0df7ef90_0, 0;
T_7.9 ;
T_7.6 ;
    %load/vec4 v0000026c0df806b0_0;
    %assign/vec4 v0000026c0df7fa30_0, 0;
    %load/vec4 v0000026c0df806b0_0;
    %assign/vec4 v0000026c0df7f530_0, 0;
    %load/vec4 v0000026c0df806b0_0;
    %pad/u 32;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df7f350_0, 0;
    %load/vec4 v0000026c0df806b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df7e9f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026c0deea700;
T_8 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df83540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df83fe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c0df80890_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026c0df82640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000026c0df83fe0_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df83fe0_0, 0;
    %load/vec4 v0000026c0df80890_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026c0df80890_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000026c0df83fe0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026c0df83fe0_0, 0;
T_8.5 ;
T_8.2 ;
    %load/vec4 v0000026c0df807f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.8, 9;
    %load/vec4 v0000026c0df80890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0000026c0df80890_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000026c0df80890_0, 0;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026c0deea700;
T_9 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df83540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c0df84080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df82960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df80390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82aa0_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000026c0df7e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df807f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df807f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df80390_0, 0;
    %load/vec4 v0000026c0df84080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c0df84080_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82aa0_0, 0;
    %load/vec4 v0000026c0df80890_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026c0df84080_0, 0;
T_9.8 ;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0000026c0df7fe90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df80390_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026c0df84080_0, 0;
T_9.10 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0000026c0df80610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0000026c0df80250_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df82960_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df7e130_0, 4, 5;
    %load/vec4 v0000026c0df82960_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026c0df84080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df82aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df82960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df807f0_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0000026c0df82960_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000026c0df82960_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026c0df84080_0, 0;
T_9.15 ;
T_9.12 ;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0000026c0df80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82aa0_0, 0;
    %load/vec4 v0000026c0df80890_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.19, 8;
T_9.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.19, 8;
 ; End of false expr.
    %blend;
T_9.19;
    %assign/vec4 v0000026c0df84080_0, 0;
T_9.16 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026c0dcee230;
T_10 ;
    %end;
    .thread T_10;
    .scope S_0000026c0dcee230;
T_11 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df71260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df70360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df70ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df704a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df70720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df716c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df707c0_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v0000026c0df70860_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df704a0_0, 0;
    %load/vec4 v0000026c0df71080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0000026c0df70360_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df70360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df70ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df70720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df716c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df707c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000026c0df70360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0000026c0df70180_0;
    %load/vec4 v0000026c0df716c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df70720_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df70860_0, 4, 5;
    %load/vec4 v0000026c0df70720_0;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_11.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df70360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df70ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df704a0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0000026c0df70720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026c0df70720_0, 0;
    %load/vec4 v0000026c0df707c0_0;
    %addi 16, 0, 32;
    %store/vec4 v0000026c0df70900_0, 0, 32;
    %load/vec4 v0000026c0df716c0_0;
    %addi 3, 0, 32;
    %store/vec4 v0000026c0df700e0_0, 0, 32;
    %load/vec4 v0000026c0df70900_0;
    %cmpi/s 256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.9, 5;
    %load/vec4 v0000026c0df70900_0;
    %subi 256, 0, 32;
    %store/vec4 v0000026c0df70900_0, 0, 32;
    %load/vec4 v0000026c0df700e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c0df700e0_0, 0, 32;
T_11.9 ;
    %load/vec4 v0000026c0df700e0_0;
    %cmpi/s 784, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.11, 5;
    %pushi/vec4 783, 0, 32;
    %store/vec4 v0000026c0df700e0_0, 0, 32;
T_11.11 ;
    %load/vec4 v0000026c0df70900_0;
    %assign/vec4 v0000026c0df707c0_0, 0;
    %load/vec4 v0000026c0df700e0_0;
    %assign/vec4 v0000026c0df716c0_0, 0;
T_11.8 ;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df70ae0_0, 0;
T_11.6 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026c0dee9c10;
T_12 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df83e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0000026c0df84300_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df826e0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0000026c0df83d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df846c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df846c0_0, 0;
    %load/vec4 v0000026c0df82280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0000026c0df82460_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df82460_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df826e0_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0000026c0df84300_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000026c0df82460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0000026c0df84300_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df826e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df83d60_0, 4, 5;
    %load/vec4 v0000026c0df84300_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000026c0df82d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000026c0df84300_0, 0;
    %load/vec4 v0000026c0df826e0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_12.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df846c0_0, 0;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0000026c0df826e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000026c0df826e0_0, 0;
T_12.8 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026c0dd3dd40;
T_13 ;
    %end;
    .thread T_13;
    .scope S_0000026c0dd3dd40;
T_14 ;
    %wait E_0000026c0dec2980;
    %load/vec4 v0000026c0df815b0_0;
    %store/vec4 v0000026c0df81830_0, 0, 7;
    %load/vec4 v0000026c0df80e30_0;
    %load/vec4 v0000026c0df811f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v0000026c0df815b0_0;
    %store/vec4 v0000026c0df81830_0, 0, 7;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0000026c0df815b0_0;
    %addi 1, 0, 7;
    %store/vec4 v0000026c0df81830_0, 0, 7;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0000026c0df815b0_0;
    %subi 1, 0, 7;
    %store/vec4 v0000026c0df81830_0, 0, 7;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026c0dd3dd40;
T_15 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df81650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df81c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df81e70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026c0df81a10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026c0df80cf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df815b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df80d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df813d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df81b50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df81e70_0, 0;
    %load/vec4 v0000026c0df80e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000026c0df818d0_0;
    %load/vec4 v0000026c0df81a10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df80f70, 0, 4;
    %load/vec4 v0000026c0df81a10_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026c0df81a10_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000026c0df81a10_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026c0df81a10_0, 0;
T_15.5 ;
T_15.2 ;
    %load/vec4 v0000026c0df811f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0000026c0df80cf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000026c0df80f70, 4;
    %assign/vec4 v0000026c0df81c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df81e70_0, 0;
    %load/vec4 v0000026c0df80cf0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026c0df80cf0_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0000026c0df80cf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026c0df80cf0_0, 0;
T_15.9 ;
T_15.6 ;
    %load/vec4 v0000026c0df81830_0;
    %assign/vec4 v0000026c0df815b0_0, 0;
    %load/vec4 v0000026c0df81830_0;
    %assign/vec4 v0000026c0df81b50_0, 0;
    %load/vec4 v0000026c0df81830_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df80d90_0, 0;
    %load/vec4 v0000026c0df81830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df813d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026c0dcea6e0;
T_16 ;
    %end;
    .thread T_16;
    .scope S_0000026c0dcea6e0;
T_17 ;
    %wait E_0000026c0dec2880;
    %load/vec4 v0000026c0df70f40_0;
    %store/vec4 v0000026c0df71760_0, 0, 8;
    %load/vec4 v0000026c0df71ee0_0;
    %load/vec4 v0000026c0df70c20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %load/vec4 v0000026c0df70f40_0;
    %store/vec4 v0000026c0df71760_0, 0, 8;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v0000026c0df70f40_0;
    %addi 1, 0, 8;
    %store/vec4 v0000026c0df71760_0, 0, 8;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v0000026c0df70f40_0;
    %subi 1, 0, 8;
    %store/vec4 v0000026c0df71760_0, 0, 8;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000026c0dcea6e0;
T_18 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df70220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df718a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df713a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df714e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df70e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df70f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df70a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df70540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df70b80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df713a0_0, 0;
    %load/vec4 v0000026c0df71ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000026c0df70400_0;
    %load/vec4 v0000026c0df714e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df70d60, 0, 4;
    %load/vec4 v0000026c0df714e0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df714e0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0000026c0df714e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000026c0df714e0_0, 0;
T_18.5 ;
T_18.2 ;
    %load/vec4 v0000026c0df70c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0000026c0df70e00_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000026c0df70d60, 4;
    %assign/vec4 v0000026c0df718a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df713a0_0, 0;
    %load/vec4 v0000026c0df70e00_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df70e00_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0000026c0df70e00_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000026c0df70e00_0, 0;
T_18.9 ;
T_18.6 ;
    %load/vec4 v0000026c0df71760_0;
    %assign/vec4 v0000026c0df70f40_0, 0;
    %load/vec4 v0000026c0df71760_0;
    %assign/vec4 v0000026c0df70b80_0, 0;
    %load/vec4 v0000026c0df71760_0;
    %pad/u 32;
    %pushi/vec4 128, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df70a40_0, 0;
    %load/vec4 v0000026c0df71760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df70540_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000026c0dcea870;
T_19 ;
    %vpi_call/w 13 21 "$readmemh", "src/layers/hex_data/layer1_gen_weights.hex", v0000026c0df7b140 {0 0 0};
    %vpi_call/w 13 22 "$readmemh", "src/layers/hex_data/layer1_gen_bias.hex", v0000026c0df7a1a0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000026c0dcea870;
T_20 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df7bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df7bd20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df7b320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df7b000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df7a740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7b1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7a380_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026c0df7ba00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0000026c0df7b1e0_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df7bd20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df7b320_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df7a1a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7a740_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df7a1a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7b000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7b1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7a380_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000026c0df7b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v0000026c0df7a420_0;
    %assign/vec4 v0000026c0df7b000_0, 0;
    %load/vec4 v0000026c0df7b320_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_20.7, 4;
    %load/vec4 v0000026c0df7a420_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df7bd20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df7a9c0_0, 4, 5;
    %load/vec4 v0000026c0df7bd20_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_20.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7b1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7a380_0, 0;
    %jmp T_20.10;
T_20.9 ;
    %load/vec4 v0000026c0df7bd20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026c0df7bd20_0, 0;
    %load/vec4 v0000026c0df7bd20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0df7a1a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7a740_0, 0;
    %load/vec4 v0000026c0df7bd20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0df7a1a0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7b000_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df7b320_0, 0;
T_20.10 ;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0000026c0df7b320_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000026c0df7b320_0, 0;
T_20.8 ;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0000026c0df7a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7a380_0, 0;
T_20.11 ;
T_20.6 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026c0dcd79e0;
T_21 ;
    %vpi_call/w 14 21 "$readmemh", "src/layers/hex_data/Generator_Layer2_Weights_All.hex", v0000026c0df7ced0 {0 0 0};
    %vpi_call/w 14 22 "$readmemh", "src/layers/hex_data/Generator_Layer2_Biases_All.hex", v0000026c0df7da10 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0000026c0dcd79e0;
T_22 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df7df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df7cd90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df7d6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df7d5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df7d510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7c610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7d830_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000026c0df7c570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0000026c0df7c610_0;
    %nor/r;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df7cd90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df7d6f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df7da10, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7d510_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df7da10, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7d5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7c610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7d830_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0000026c0df7c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0000026c0df7c4d0_0;
    %assign/vec4 v0000026c0df7d5b0_0, 0;
    %load/vec4 v0000026c0df7d6f0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v0000026c0df7c4d0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df7cd90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df7c430_0, 4, 5;
    %load/vec4 v0000026c0df7cd90_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7c610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7d830_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0000026c0df7cd90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026c0df7cd90_0, 0;
    %load/vec4 v0000026c0df7cd90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0df7da10, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7d510_0, 0;
    %load/vec4 v0000026c0df7cd90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0df7da10, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7d5b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df7d6f0_0, 0;
T_22.10 ;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0000026c0df7d6f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026c0df7d6f0_0, 0;
T_22.8 ;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v0000026c0df7d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7d830_0, 0;
T_22.11 ;
T_22.6 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000026c0dd3e9d0;
T_23 ;
    %vpi_call/w 15 21 "$readmemh", "src/layers/hex_data/Generator_Layer3_Weights_All.hex", v0000026c0df81dd0 {0 0 0};
    %vpi_call/w 15 22 "$readmemh", "src/layers/hex_data/Generator_Layer3_Biases_All.hex", v0000026c0df80bb0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000026c0dd3e9d0;
T_24 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df80930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df809d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df81470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df7dab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df7d470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7db50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7dd30_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000026c0df81010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.4, 9;
    %load/vec4 v0000026c0df7db50_0;
    %nor/r;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df809d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df81470_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df80bb0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7d470_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df80bb0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7dab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7db50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7dd30_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0000026c0df7db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %load/vec4 v0000026c0df80a70_0;
    %assign/vec4 v0000026c0df7dab0_0, 0;
    %load/vec4 v0000026c0df81470_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_24.7, 4;
    %load/vec4 v0000026c0df80a70_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df809d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df816f0_0, 4, 5;
    %load/vec4 v0000026c0df809d0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_24.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7db50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7dd30_0, 0;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v0000026c0df809d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0df809d0_0, 0;
    %load/vec4 v0000026c0df809d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0df80bb0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7d470_0, 0;
    %load/vec4 v0000026c0df809d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0df80bb0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0df7dab0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df81470_0, 0;
T_24.10 ;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0000026c0df81470_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026c0df81470_0, 0;
T_24.8 ;
    %jmp T_24.6;
T_24.5 ;
    %load/vec4 v0000026c0df7dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7dd30_0, 0;
T_24.11 ;
T_24.6 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000026c0dc9fb90;
T_25 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df7ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7e950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7e270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df804d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df81ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7f210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7e3b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df80070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df7e1d0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0000026c0df801b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7e950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7e270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df804d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7f210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df7e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df81ab0_0, 0;
    %load/vec4 v0000026c0df7f7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
    %jmp T_25.10;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %load/vec4 v0000026c0df7e8b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.14, 10;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0000026c0df7f5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.13, 9;
    %load/vec4 v0000026c0df810b0_0;
    %and;
T_25.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df80070_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
T_25.11 ;
    %jmp T_25.10;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %load/vec4 v0000026c0df7e590_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.17, 9;
    %load/vec4 v0000026c0df80070_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7f210_0, 0;
T_25.15 ;
    %load/vec4 v0000026c0df7f990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %load/vec4 v0000026c0df7e770_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df80070_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df801b0_0, 4, 5;
    %load/vec4 v0000026c0df80070_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_25.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7e950_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
    %jmp T_25.21;
T_25.20 ;
    %load/vec4 v0000026c0df80070_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000026c0df80070_0, 0;
T_25.21 ;
T_25.18 ;
    %jmp T_25.10;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %load/vec4 v0000026c0df80110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7e270_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
T_25.22 ;
    %jmp T_25.10;
T_25.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %load/vec4 v0000026c0df7ea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df804d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
T_25.24 ;
    %jmp T_25.10;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %load/vec4 v0000026c0df7eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.26, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df7e1d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
T_25.26 ;
    %jmp T_25.10;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %load/vec4 v0000026c0df81fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df7e3b0_0, 0;
    %load/vec4 v0000026c0df7f3f0_0;
    %load/vec4 v0000026c0df7e1d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v0000026c0df81330_0, 0;
    %load/vec4 v0000026c0df7e1d0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_25.30, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
    %jmp T_25.31;
T_25.30 ;
    %load/vec4 v0000026c0df7e1d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0df7e1d0_0, 0;
T_25.31 ;
T_25.28 ;
    %jmp T_25.10;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df80ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df81ab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df7f7b0_0, 0;
    %jmp T_25.10;
T_25.10 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000026c0deea250;
T_26 ;
    %wait E_0000026c0dec1e80;
    %load/vec4 v0000026c0df828c0_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000026c0df82a00_0, 0, 16;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000026c0df828c0_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026c0df82a00_0, 0, 16;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0000026c0df82e60_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_26.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000026c0df82a00_0, 0, 16;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0000026c0df82e60_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000026c0df82a00_0, 0, 16;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0000026c0df82e60_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000026c0df82a00_0, 0, 16;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000026c0dee9f30;
T_27 ;
    %end;
    .thread T_27;
    .scope S_0000026c0dee9f30;
T_28 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df83900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df832c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df837c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df83720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df83680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df83180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df83a40_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000026c0df835e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df832c0_0, 0;
    %load/vec4 v0000026c0df85520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v0000026c0df837c0_0;
    %nor/r;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df837c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df82be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df83180_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000026c0df83680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df83720_0, 0;
    %load/vec4 v0000026c0df830e0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000026c0df83a40_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0000026c0df837c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.5, 8;
    %load/vec4 v0000026c0df85700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %load/vec4 v0000026c0df83ae0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df83180_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000026c0df835e0_0, 4, 5;
    %load/vec4 v0000026c0df83180_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_28.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df837c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df832c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85700_0, 0;
    %jmp T_28.10;
T_28.9 ;
    %load/vec4 v0000026c0df83180_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0df83180_0, 0;
T_28.10 ;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df85700_0, 0;
T_28.8 ;
    %load/vec4 v0000026c0df83720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.13, 9;
    %load/vec4 v0000026c0df85700_0;
    %and;
T_28.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %load/vec4 v0000026c0df830e0_0;
    %load/vec4 v0000026c0df83680_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v0000026c0df83a40_0, 0;
    %load/vec4 v0000026c0df83680_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_28.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df83720_0, 0;
    %jmp T_28.15;
T_28.14 ;
    %load/vec4 v0000026c0df83680_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0df83680_0, 0;
T_28.15 ;
T_28.11 ;
    %jmp T_28.6;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82be0_0, 0;
T_28.6 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000026c0deea570;
T_29 ;
    %end;
    .thread T_29;
    .scope S_0000026c0deea570;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c0df84760_0, 0, 32;
T_30.0 ;
    %load/vec4 v0000026c0df84760_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_30.1, 5;
    %load/vec4 v0000026c0df84760_0;
    %muli 128, 0, 32;
    %pushi/vec4 256, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v0000026c0df84760_0;
    %store/vec4a v0000026c0df839a0, 4, 0;
    %load/vec4 v0000026c0df84760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c0df84760_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .thread T_30;
    .scope S_0000026c0deea570;
T_31 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df84580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v0000026c0df825a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df83400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df83f40_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000026c0df83cc0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df82dc0_0, 0;
    %load/vec4 v0000026c0df823c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0000026c0df84800_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df83400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df83f40_0, 0;
    %load/vec4 v0000026c0df834a0_0;
    %assign/vec4 v0000026c0df83cc0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000026c0df84800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v0000026c0df83cc0_0;
    %load/vec4 v0000026c0df83f40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026c0df839a0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df83f40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df825a0_0, 4, 5;
    %load/vec4 v0000026c0df83f40_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_31.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df83400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df82dc0_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0000026c0df83f40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0df83f40_0, 0;
T_31.8 ;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df83400_0, 0;
T_31.6 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000026c0deea3e0;
T_32 ;
    %end;
    .thread T_32;
    .scope S_0000026c0deea3e0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c0df85a20_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000026c0df85a20_0;
    %cmpi/s 784, 0, 32;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0000026c0df85a20_0;
    %muli 128, 0, 32;
    %pushi/vec4 784, 0, 32;
    %div/s;
    %pad/s 7;
    %ix/getv/s 4, v0000026c0df85a20_0;
    %store/vec4a v0000026c0df85f20, 4, 0;
    %load/vec4 v0000026c0df85a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c0df85a20_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_0000026c0deea3e0;
T_34 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df84f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000026c0df84940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85480_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026c0df85e80_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000026c0df852a0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84c60_0, 0;
    %load/vec4 v0000026c0df850c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.4, 9;
    %load/vec4 v0000026c0df85480_0;
    %nor/r;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df85480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df85160_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000026c0df85e80_0, 0;
    %load/vec4 v0000026c0df84d00_0;
    %assign/vec4 v0000026c0df852a0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0000026c0df85480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.5, 8;
    %load/vec4 v0000026c0df852a0_0;
    %load/vec4 v0000026c0df85e80_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0000026c0df85f20, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df85e80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df84940_0, 4, 5;
    %load/vec4 v0000026c0df85e80_0;
    %pad/u 32;
    %cmpi/e 783, 0, 32;
    %jmp/0xz  T_34.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84c60_0, 0;
    %jmp T_34.8;
T_34.7 ;
    %load/vec4 v0000026c0df85e80_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000026c0df85e80_0, 0;
T_34.8 ;
    %jmp T_34.6;
T_34.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85160_0, 0;
T_34.6 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000026c0dcff130;
T_35 ;
    %end;
    .thread T_35;
    .scope S_0000026c0dcff130;
T_36 ;
    %wait E_0000026c0dec2bc0;
    %load/vec4 v0000026c0df39670_0;
    %store/vec4 v0000026c0df39850_0, 0, 9;
    %load/vec4 v0000026c0df3a4d0_0;
    %load/vec4 v0000026c0df39cb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %load/vec4 v0000026c0df39670_0;
    %store/vec4 v0000026c0df39850_0, 0, 9;
    %jmp T_36.3;
T_36.0 ;
    %load/vec4 v0000026c0df39670_0;
    %addi 1, 0, 9;
    %store/vec4 v0000026c0df39850_0, 0, 9;
    %jmp T_36.3;
T_36.1 ;
    %load/vec4 v0000026c0df39670_0;
    %subi 1, 0, 9;
    %store/vec4 v0000026c0df39850_0, 0, 9;
    %jmp T_36.3;
T_36.3 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000026c0dcff130;
T_37 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df3a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df3a070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df39f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df3d690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df39df0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df39670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df39b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df39ad0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df3a2f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df39f30_0, 0;
    %load/vec4 v0000026c0df3a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000026c0df3a390_0;
    %load/vec4 v0000026c0df3d690_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39c10, 0, 4;
    %load/vec4 v0000026c0df3d690_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df3d690_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0000026c0df3d690_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0df3d690_0, 0;
T_37.5 ;
T_37.2 ;
    %load/vec4 v0000026c0df39cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0000026c0df39df0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000026c0df39c10, 4;
    %assign/vec4 v0000026c0df3a070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df39f30_0, 0;
    %load/vec4 v0000026c0df39df0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df39df0_0, 0;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0000026c0df39df0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0df39df0_0, 0;
T_37.9 ;
T_37.6 ;
    %load/vec4 v0000026c0df39850_0;
    %assign/vec4 v0000026c0df39670_0, 0;
    %load/vec4 v0000026c0df39850_0;
    %assign/vec4 v0000026c0df3a2f0_0, 0;
    %load/vec4 v0000026c0df39850_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df39b70_0, 0;
    %load/vec4 v0000026c0df39850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df39ad0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000026c0dcff2c0;
T_38 ;
    %end;
    .thread T_38;
    .scope S_0000026c0dcff2c0;
T_39 ;
    %wait E_0000026c0dec20c0;
    %load/vec4 v0000026c0df3cd30_0;
    %store/vec4 v0000026c0df3d730_0, 0, 3;
    %load/vec4 v0000026c0df3e630_0;
    %load/vec4 v0000026c0df3d5f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %load/vec4 v0000026c0df3cd30_0;
    %store/vec4 v0000026c0df3d730_0, 0, 3;
    %jmp T_39.3;
T_39.0 ;
    %load/vec4 v0000026c0df3cd30_0;
    %addi 1, 0, 3;
    %store/vec4 v0000026c0df3d730_0, 0, 3;
    %jmp T_39.3;
T_39.1 ;
    %load/vec4 v0000026c0df3cd30_0;
    %subi 1, 0, 3;
    %store/vec4 v0000026c0df3d730_0, 0, 3;
    %jmp T_39.3;
T_39.3 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000026c0dcff2c0;
T_40 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df3e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df3cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3e590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c0df3cdd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c0df3d9b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df3cd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3dc30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df3d910_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3e590_0, 0;
    %load/vec4 v0000026c0df3e630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0000026c0df3d7d0_0;
    %load/vec4 v0000026c0df3cdd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3d870, 0, 4;
    %load/vec4 v0000026c0df3cdd0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c0df3cdd0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0000026c0df3cdd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000026c0df3cdd0_0, 0;
T_40.5 ;
T_40.2 ;
    %load/vec4 v0000026c0df3d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0000026c0df3d9b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000026c0df3d870, 4;
    %assign/vec4 v0000026c0df3cc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3e590_0, 0;
    %load/vec4 v0000026c0df3d9b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c0df3d9b0_0, 0;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000026c0df3d9b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000026c0df3d9b0_0, 0;
T_40.9 ;
T_40.6 ;
    %load/vec4 v0000026c0df3d730_0;
    %assign/vec4 v0000026c0df3cd30_0, 0;
    %load/vec4 v0000026c0df3d730_0;
    %assign/vec4 v0000026c0df3d910_0, 0;
    %load/vec4 v0000026c0df3d730_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df3cab0_0, 0;
    %load/vec4 v0000026c0df3d730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000026c0df3dc30_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000026c0de90f00;
T_41 ;
    %vpi_call/w 6 21 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Weights_All.hex", v0000026c0dee9140 {0 0 0};
    %vpi_call/w 6 22 "$readmemh", "src/layers/hex_data/Discriminator_Layer1_Biases_All.hex", v0000026c0dee8ba0 {0 0 0};
    %end;
    .thread T_41;
    .scope S_0000026c0de90f00;
T_42 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0dee91e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0dee86a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0dee8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0dee8100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0dee8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0dee9500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0dee8560_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000026c0dee82e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.4, 9;
    %load/vec4 v0000026c0dee9500_0;
    %nor/r;
    %and;
T_42.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0dee86a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0dee8240_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0dee8ba0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0dee8a60_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0dee8ba0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0dee8100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0dee9500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0dee8560_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0000026c0dee9500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %load/vec4 v0000026c0dee7de0_0;
    %assign/vec4 v0000026c0dee8100_0, 0;
    %load/vec4 v0000026c0dee8240_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_42.7, 4;
    %load/vec4 v0000026c0dee7de0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0dee86a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0dee84c0_0, 4, 5;
    %load/vec4 v0000026c0dee86a0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_42.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0dee9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0dee8560_0, 0;
    %jmp T_42.10;
T_42.9 ;
    %load/vec4 v0000026c0dee86a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0dee86a0_0, 0;
    %load/vec4 v0000026c0dee86a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0dee8ba0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0dee8a60_0, 0;
    %load/vec4 v0000026c0dee86a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0dee8ba0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0dee8100_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0dee8240_0, 0;
T_42.10 ;
    %jmp T_42.8;
T_42.7 ;
    %load/vec4 v0000026c0dee8240_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026c0dee8240_0, 0;
T_42.8 ;
    %jmp T_42.6;
T_42.5 ;
    %load/vec4 v0000026c0dee8560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0dee8560_0, 0;
T_42.11 ;
T_42.6 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000026c0df07c20;
T_43 ;
    %vpi_call/w 7 21 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v0000026c0de588b0 {0 0 0};
    %vpi_call/w 7 22 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v0000026c0de58e50 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0000026c0df07c20;
T_44 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0de51b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026c0de52460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0de58810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0de819f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0de593f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0de59b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0de5a390_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000026c0de52640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.4, 9;
    %load/vec4 v0000026c0de59b70_0;
    %nor/r;
    %and;
T_44.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000026c0de52460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0de58810_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0de58e50, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0de593f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0de58e50, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0de819f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0de59b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0de5a390_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0000026c0de59b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.5, 8;
    %load/vec4 v0000026c0de51ba0_0;
    %assign/vec4 v0000026c0de819f0_0, 0;
    %load/vec4 v0000026c0de58810_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_44.7, 4;
    %load/vec4 v0000026c0de51ba0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0de52460_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0de59cb0_0, 4, 5;
    %load/vec4 v0000026c0de52460_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_44.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0de59b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0de5a390_0, 0;
    %jmp T_44.10;
T_44.9 ;
    %load/vec4 v0000026c0de52460_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000026c0de52460_0, 0;
    %load/vec4 v0000026c0de52460_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0de58e50, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0de593f0_0, 0;
    %load/vec4 v0000026c0de52460_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c0de58e50, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000026c0de819f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0de58810_0, 0;
T_44.10 ;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v0000026c0de58810_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0de58810_0, 0;
T_44.8 ;
    %jmp T_44.6;
T_44.5 ;
    %load/vec4 v0000026c0de5a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0de5a390_0, 0;
T_44.11 ;
T_44.6 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000026c0dd0f3d0;
T_45 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df38c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df390d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df388b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df392b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df38d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df38950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df39490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df39710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c0df393f0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000026c0df3a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
    %load/vec4 v0000026c0de52500_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38db0, 0, 4;
    %load/vec4 v0000026c0de51c40_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df39e90, 0, 4;
T_45.2 ;
    %load/vec4 v0000026c0df3a750_0;
    %assign/vec4 v0000026c0df3a110_0, 0;
    %load/vec4 v0000026c0df3a110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38db0, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df39e90, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38ef0, 0, 4;
T_45.4 ;
    %load/vec4 v0000026c0df3a110_0;
    %assign/vec4 v0000026c0df390d0_0, 0;
    %load/vec4 v0000026c0df390d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38ef0, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df38b30, 0, 4;
T_45.6 ;
    %load/vec4 v0000026c0df390d0_0;
    %assign/vec4 v0000026c0df388b0_0, 0;
    %load/vec4 v0000026c0df388b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3a6b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3a6b0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3a6b0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3a6b0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3a6b0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3a6b0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3a6b0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df38b30, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df3a6b0, 0, 4;
T_45.8 ;
    %load/vec4 v0000026c0df388b0_0;
    %assign/vec4 v0000026c0df392b0_0, 0;
    %load/vec4 v0000026c0df392b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df3a6b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df3a6b0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df389f0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df3a6b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df3a6b0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df389f0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df3a6b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df3a6b0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df389f0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df3a6b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df3a6b0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df389f0, 0, 4;
T_45.10 ;
    %load/vec4 v0000026c0df392b0_0;
    %assign/vec4 v0000026c0df38d10_0, 0;
    %load/vec4 v0000026c0df38d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df389f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df389f0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df397b0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df389f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df389f0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c0df397b0, 0, 4;
T_45.12 ;
    %load/vec4 v0000026c0df38d10_0;
    %assign/vec4 v0000026c0df38950_0, 0;
    %load/vec4 v0000026c0df38950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df397b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026c0df397b0, 4;
    %add;
    %load/vec4 v0000026c0df39fd0_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0000026c0df393f0_0, 0;
T_45.14 ;
    %load/vec4 v0000026c0df38950_0;
    %assign/vec4 v0000026c0df3a610_0, 0;
    %load/vec4 v0000026c0df3a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.16, 8;
    %load/vec4 v0000026c0df393f0_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v0000026c0df39710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df39490_0, 0;
    %jmp T_45.17;
T_45.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df39490_0, 0;
T_45.17 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000026c0dd0f240;
T_46 ;
    %vpi_call/w 8 22 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Weights_All.hex", v0000026c0df39210 {0 0 0};
    %vpi_call/w 8 23 "$readmemh", "src/layers/hex_data/Discriminator_Layer3_Biases_All.hex", v0000026c0df395d0 {0 0 0};
    %end;
    .thread T_46;
    .scope S_0000026c0dd0f240;
T_47 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df39030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df39170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df38a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df39990_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000026c0df38bd0_0;
    %assign/vec4 v0000026c0df39990_0, 0;
    %load/vec4 v0000026c0df38bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000026c0df38f90_0;
    %assign/vec4 v0000026c0df39170_0, 0;
    %load/vec4 v0000026c0df38f90_0;
    %cmpi/s 0, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_47.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df38a90_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df38a90_0, 0;
T_47.5 ;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000026c0de44f20;
T_48 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df3cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df71e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df71c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df711c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3daf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3d0f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df3dff0_0, 0;
    %pushi/vec4 0, 0, 4096;
    %assign/vec4 v0000026c0df3d410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df71da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df71f80_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df71e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df71c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df711c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3d0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df71da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3daf0_0, 0;
    %load/vec4 v0000026c0df71d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
    %jmp T_48.10;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %load/vec4 v0000026c0df702c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_48.14, 10;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0000026c0df3cf10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_48.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.13, 9;
    %load/vec4 v0000026c0df3e450_0;
    %nor/r;
    %and;
T_48.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df3dff0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
T_48.11 ;
    %jmp T_48.10;
T_48.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %load/vec4 v0000026c0df3e090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.17, 9;
    %load/vec4 v0000026c0df3dff0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_48.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3d0f0_0, 0;
T_48.15 ;
    %load/vec4 v0000026c0df3d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.18, 8;
    %load/vec4 v0000026c0df3df50_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df3dff0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df3d410_0, 4, 5;
    %load/vec4 v0000026c0df3dff0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_48.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df71e40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
    %jmp T_48.21;
T_48.20 ;
    %load/vec4 v0000026c0df3dff0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026c0df3dff0_0, 0;
T_48.21 ;
T_48.18 ;
    %jmp T_48.10;
T_48.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %load/vec4 v0000026c0df3e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df71c60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
T_48.22 ;
    %jmp T_48.10;
T_48.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %load/vec4 v0000026c0df3cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df711c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
T_48.24 ;
    %jmp T_48.10;
T_48.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %load/vec4 v0000026c0df3e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.26, 8;
    %load/vec4 v0000026c0df3de10_0;
    %assign/vec4 v0000026c0df3d050_0, 0;
    %load/vec4 v0000026c0df3dd70_0;
    %assign/vec4 v0000026c0df71f80_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
T_48.26 ;
    %jmp T_48.10;
T_48.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %load/vec4 v0000026c0df3e450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df71da0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
T_48.28 ;
    %jmp T_48.10;
T_48.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df3cbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df3daf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df71d00_0, 0;
    %jmp T_48.10;
T_48.10 ;
    %pop/vec4 1;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000026c0de51510;
T_49 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df88160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df891a0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000026c0df88200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df891a0_0, 0;
T_49.2 ;
    %load/vec4 v0000026c0df88fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df891a0_0, 0;
T_49.4 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000026c0de51510;
T_50 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df88160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a320_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88480_0, 0;
    %load/vec4 v0000026c0df88340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.4, 9;
    %load/vec4 v0000026c0df8a320_0;
    %nor/r;
    %and;
T_50.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000026c0df89e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8a320_0, 0;
T_50.5 ;
T_50.2 ;
    %load/vec4 v0000026c0df8a8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df89380_0, 0;
T_50.7 ;
    %load/vec4 v0000026c0df855c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a320_0, 0;
T_50.9 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000026c0de51510;
T_51 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df88160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a0a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df88d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a140_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df8a280_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a0a0_0, 0;
    %load/vec4 v0000026c0df892e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a140_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000026c0df8a280_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0000026c0df8a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v0000026c0df8a640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8a0a0_0, 0;
    %load/vec4 v0000026c0df888e0_0;
    %load/vec4 v0000026c0df8a280_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %assign/vec4 v0000026c0df88d40_0, 0;
    %load/vec4 v0000026c0df8a280_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_51.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8a140_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %load/vec4 v0000026c0df8a280_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000026c0df8a280_0, 0;
T_51.9 ;
T_51.6 ;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0000026c0df88de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a140_0, 0;
T_51.10 ;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000026c0de51510;
T_52 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df88160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df885c0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000026c0df8a000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88340_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a1e0_0, 0;
    %load/vec4 v0000026c0df89c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026c0df885c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88340_0, 0;
T_52.2 ;
    %load/vec4 v0000026c0df88700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.6, 9;
    %load/vec4 v0000026c0df89920_0;
    %nor/r;
    %and;
T_52.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8a1e0_0, 0;
T_52.4 ;
    %load/vec4 v0000026c0df89420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.7, 8;
    %load/vec4 v0000026c0df887a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000026c0df885c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000026c0df8a000_0, 4, 5;
    %load/vec4 v0000026c0df885c0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_52.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88340_0, 0;
    %jmp T_52.10;
T_52.9 ;
    %load/vec4 v0000026c0df885c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000026c0df885c0_0, 0;
T_52.10 ;
T_52.7 ;
    %load/vec4 v0000026c0df855c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88340_0, 0;
T_52.11 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000026c0de51510;
T_53 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df88160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85c00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df85fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df899c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88b60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df88a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88ac0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85c00_0, 0;
    %load/vec4 v0000026c0df89b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df899c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88b60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df88a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88ac0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0000026c0df89240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df899c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88b60_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026c0df88a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88ac0_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0000026c0df899c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v0000026c0df849e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df85c00_0, 0;
    %load/vec4 v0000026c0df88b60_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %load/vec4 v0000026c0df88f20_0;
    %load/vec4 v0000026c0df88a20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %load/vec4 v0000026c0df88c00_0;
    %load/vec4 v0000026c0df88a20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %part/s 16;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %assign/vec4 v0000026c0df85fc0_0, 0;
    %load/vec4 v0000026c0df88a20_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_53.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df899c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88ac0_0, 0;
    %jmp T_53.13;
T_53.12 ;
    %load/vec4 v0000026c0df88a20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026c0df88a20_0, 0;
T_53.13 ;
T_53.8 ;
    %jmp T_53.7;
T_53.6 ;
    %load/vec4 v0000026c0df88ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.16, 9;
    %load/vec4 v0000026c0df89600_0;
    %and;
T_53.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88ac0_0, 0;
T_53.14 ;
T_53.7 ;
T_53.5 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000026c0de51510;
T_54 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df88160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89100_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88980_0, 0;
    %load/vec4 v0000026c0df85b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000026c0df853e0_0;
    %assign/vec4 v0000026c0df89100_0, 0;
    %load/vec4 v0000026c0df858e0_0;
    %assign/vec4 v0000026c0df85de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84a80_0, 0;
T_54.2 ;
    %load/vec4 v0000026c0df84a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.6, 9;
    %load/vec4 v0000026c0df85ca0_0;
    %nor/r;
    %and;
T_54.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88980_0, 0;
T_54.4 ;
    %load/vec4 v0000026c0df897e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.7, 8;
    %load/vec4 v0000026c0df85de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.9, 8;
    %load/vec4 v0000026c0df84bc0_0;
    %assign/vec4 v0000026c0df85ac0_0, 0;
    %load/vec4 v0000026c0df89100_0;
    %assign/vec4 v0000026c0df85840_0, 0;
    %jmp T_54.10;
T_54.9 ;
    %load/vec4 v0000026c0df84bc0_0;
    %assign/vec4 v0000026c0df857a0_0, 0;
    %load/vec4 v0000026c0df89100_0;
    %assign/vec4 v0000026c0df85660_0, 0;
T_54.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84a80_0, 0;
T_54.7 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000026c0de51510;
T_55 ;
    %wait E_0000026c0dec1e00;
    %load/vec4 v0000026c0df88160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000026c0df896a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df858e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df857a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000026c0df85ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df85840_0, 0;
    %pushi/vec4 0, 0, 12544;
    %assign/vec4 v0000026c0df88e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df855c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df883e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8b220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df894c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8bea0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df855c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df88200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8b220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df894c0_0, 0;
    %load/vec4 v0000026c0df8bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000026c0df89ce0_0;
    %assign/vec4 v0000026c0df88e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df89060_0, 0;
T_55.2 ;
    %load/vec4 v0000026c0df855c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8bea0_0, 0;
T_55.4 ;
    %load/vec4 v0000026c0df8a460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
    %jmp T_55.15;
T_55.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %load/vec4 v0000026c0df8a3c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.18, 9;
    %load/vec4 v0000026c0df88840_0;
    %and;
T_55.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %load/vec4 v0000026c0df8a6e0_0;
    %assign/vec4 v0000026c0df896a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df89060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8a780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df883e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
T_55.16 ;
    %jmp T_55.15;
T_55.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %load/vec4 v0000026c0df8a140_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_55.22, 10;
    %pushi/vec4 64, 0, 7;
    %load/vec4 v0000026c0df89d80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_55.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.21, 9;
    %load/vec4 v0000026c0df89920_0;
    %and;
T_55.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df88de0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
T_55.19 ;
    %jmp T_55.15;
T_55.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %load/vec4 v0000026c0df89380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.23, 8;
    %load/vec4 v0000026c0df89560_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.27, 9;
    %load/vec4 v0000026c0df89740_0;
    %nor/r;
    %and;
T_55.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df894c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df89560_0, 0;
T_55.25 ;
    %load/vec4 v0000026c0df8bea0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.30, 9;
    %load/vec4 v0000026c0df8a5a0_0;
    %nor/r;
    %and;
T_55.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8bea0_0, 0;
T_55.28 ;
    %load/vec4 v0000026c0df88520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.33, 9;
    %load/vec4 v0000026c0df8bcc0_0;
    %and;
T_55.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df89b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df855c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
T_55.31 ;
T_55.23 ;
    %jmp T_55.15;
T_55.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %load/vec4 v0000026c0df88ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.36, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v0000026c0df85980_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_55.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df89600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df858e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
T_55.34 ;
    %jmp T_55.15;
T_55.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %load/vec4 v0000026c0df85b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df883e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
T_55.37 ;
    %jmp T_55.15;
T_55.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %load/vec4 v0000026c0df883e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.41, 9;
    %load/vec4 v0000026c0df891a0_0;
    %and;
T_55.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df89240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df883e0_0, 0;
T_55.39 ;
    %load/vec4 v0000026c0df883e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_55.45, 10;
    %load/vec4 v0000026c0df88ac0_0;
    %and;
T_55.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.44, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v0000026c0df85980_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_55.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df89600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df858e0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
T_55.42 ;
    %jmp T_55.15;
T_55.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %load/vec4 v0000026c0df85b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.46, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
T_55.46 ;
    %jmp T_55.15;
T_55.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df84e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df89a60_0, 0;
    %load/vec4 v0000026c0df8a3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.48, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026c0df8a460_0, 0;
T_55.48 ;
    %jmp T_55.15;
T_55.15 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000026c0de38a70;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c0df8b4a0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0000026c0de38a70;
T_57 ;
    %delay 5000, 0;
    %load/vec4 v0000026c0df8b4a0_0;
    %inv;
    %store/vec4 v0000026c0df8b4a0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0000026c0de38a70;
T_58 ;
    %vpi_call/w 3 35 "$dumpfile", "vcd/gan_serial_1_neuron_tb.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026c0de38a70 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0000026c0de38a70;
T_59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c0df8bae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c0df8a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c0df8b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c0df8b680_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_59.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_59.1, 5;
    %jmp/1 T_59.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026c0dec2140;
    %jmp T_59.0;
T_59.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c0df8bae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c0df8bf40_0, 0, 1;
    %fork TD_gan_serial_1_neuron_tb.send_frame_pattern, S_0000026c0df86dc0;
    %join;
T_59.2 ;
    %load/vec4 v0000026c0df8af00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.3, 6;
    %wait E_0000026c0dec2080;
    %jmp T_59.2;
T_59.3 ;
    %wait E_0000026c0dec2140;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c0df8a960_0, 0;
    %wait E_0000026c0dec2140;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c0df8a960_0, 0;
T_59.4 ;
    %load/vec4 v0000026c0df8ab40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_59.5, 6;
    %wait E_0000026c0dec26c0;
    %jmp T_59.4;
T_59.5 ;
    %pushi/vec4 4, 0, 32;
T_59.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_59.7, 5;
    %jmp/1 T_59.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026c0dec2140;
    %jmp T_59.6;
T_59.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 76 "$display", "\012=== gan_serial_top Sanity ===" {0 0 0};
    %vpi_call/w 3 77 "$display", "busy=%0b done=%0b frame_ready=%0b", v0000026c0df8b180_0, v0000026c0df8ab40_0, v0000026c0df8af00_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "D(G(z)) score = %0d | real? %0b", v0000026c0df8bd60_0, v0000026c0df8bc20_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "D(x)    score = %0d | real? %0b", v0000026c0df8b2c0_0, v0000026c0df8be00_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "Generated frame valid: %0b", v0000026c0df8b0e0_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 83 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "tb\gan_serial_1_neuron_tb.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\top\gan_serial_top.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\discriminator\discriminator_pipeline.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer1_discriminator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer2_discriminator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer3_discriminator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\pipelined_mac.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\fifo\sync_fifo.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\frame_sampler.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\generator\generator_pipeline.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer1_generator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer2_generator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\layers\layer3_generator.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\pixel_serial_loader.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\generator\seed_lfsr_bank.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\vector_expander.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\vector_sigmoid.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\sigmoid_approx.v";
    "D:\GANMIND\GANMIND\Willthon\GANMIND_v0.1\src\interfaces\vector_upsampler.v";
