#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 13 12:35:23 2023
# Process ID: 10284
# Current directory: C:/Users/accha/Desktop/Nanoprocessor_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5096 C:\Users\accha\Desktop\Nanoprocessor_Design\Nanoprocessor_Design.xpr
# Log file: C:/Users/accha/Desktop/Nanoprocessor_Design/vivado.log
# Journal file: C:/Users/accha/Desktop/Nanoprocessor_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jun 13 12:35:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.runs/synth_1/runme.log
launch_runs impl_2 -jobs 8
[Tue Jun 13 12:36:26 2023] Launched impl_2...
Run output will be captured here: C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1742.277 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1742.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1883.789 ; gain = 931.738
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Nanoprocessor_Design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Nanoprocessor_Design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Adder_3_Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Mux_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Mux_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Nanoprocessor_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor_Design
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Program_Counter_3_bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_3_bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/mux_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/register_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sim_1/new/TB_Nanoprocessor_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Nanoprocessor_Design
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto db8dbc8aa46e4a369ee0672df2e8ddf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Nanoprocessor_Design_behav xil_defaultlib.TB_Nanoprocessor_Design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter_3_bits [program_counter_3_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_Unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_Bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor_Design [nanoprocessor_design_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor_design
Built simulation snapshot TB_Nanoprocessor_Design_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Nanoprocessor_Design_behav -key {Behavioral:sim_1:Functional:TB_Nanoprocessor_Design} -tclbatch {TB_Nanoprocessor_Design.tcl} -view {C:/Users/accha/Desktop/Nanoprocessor_Design/TB_Nanoprocessor_Design_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/accha/Desktop/Nanoprocessor_Design/TB_Nanoprocessor_Design_behav.wcfg
source TB_Nanoprocessor_Design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Nanoprocessor_Design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.773 ; gain = 27.352
open_hw
launch_runs impl_2 -to_step write_bitstream -jobs 8
[Tue Jun 13 12:39:30 2023] Launched impl_2...
Run output will be captured here: C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.runs/impl_2/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AC41A
set_property PROGRAM.FILE {C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.runs/impl_2/Nanoprocessor_Design.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/accha/Desktop/Nanoprocessor_Design/Nanoprocessor_Design.runs/impl_2/Nanoprocessor_Design.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8AC41A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 12:49:18 2023...
