{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1476980234113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto_final EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Proyecto_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1476980234163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476980234282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1476980234282 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 151 -1 0 } } { "" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1361 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1476980234692 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 151 -1 0 } } { "" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1362 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1476980234692 ""}  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 151 -1 0 } } { "" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1361 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1476980234692 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1476980235279 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1476980235315 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476980236359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476980236359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1476980236359 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1476980236359 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 10777 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1476980236418 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1476980236418 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1476980236419 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1476980236419 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1476980236419 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1476980236419 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1476980236438 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1476980236822 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1476980239410 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1476980239410 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_final.SDC " "Synopsys Design Constraints File file not found: 'Proyecto_final.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1476980239494 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1476980239494 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1476980239502 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.sdc " "Reading SDC File: '/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1476980239522 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register nios2:u0\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476980239573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1476980239573 "|Proyecto_final|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Node: caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[1\] caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " "Register caja_negra_teclado:caja_negra_teclado_u\|driver_teclado_barrido:driver_teclado_barrido_u\|contador_reg\[1\] is being clocked by caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1476980239573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1476980239573 "|Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u|reloj_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476980239686 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1476980239686 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1476980239686 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476980239686 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476980239686 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1476980239686 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1476980239686 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1476980239687 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1476980239687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1476980239687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1476980239687 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1476980239687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240937 ""}  } { { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 10761 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240937 ""}  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1361 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240937 ""}  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1361 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240937 ""}  } { { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 10197 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out  " "Automatically promoted node caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out~3 " "Destination node caja_negra_teclado:caja_negra_teclado_u\|reductor:reductor_u\|reloj_out~3" {  } { { "reductor.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/reductor.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5431 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240937 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476980240937 ""}  } { { "reductor.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/reductor.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 561 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|active_rnw~1 " "Destination node nios2:u0\|nios2_sdram:sdram\|active_rnw~1" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5521 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|active_cs_n~1 " "Destination node nios2:u0\|nios2_sdram:sdram\|active_cs_n~1" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5584 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios2:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5596 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|i_refs\[0\] " "Destination node nios2:u0\|nios2_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1576 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|i_refs\[2\] " "Destination node nios2:u0\|nios2_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1574 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sdram:sdram\|i_refs\[1\] " "Destination node nios2:u0\|nios2_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/nios2/submodules/nios2_sdram.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1575 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_rf_wren " "Destination node nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|W_rf_wren" {  } { { "db/ip/nios2/submodules/nios2_cpu_cpu.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 3533 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios2:u0\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 2750 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476980240938 ""}  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 597 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios2:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~0 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~0" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6169 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~1 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~1" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6172 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~2 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~2" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6173 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~3 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~3" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6174 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~4 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~4" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6175 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~5 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~5" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6176 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~6 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~6" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6177 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~7 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~7" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6178 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~8 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~8" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6179 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~9 " "Destination node nios2:u0\|nios2_parallel_port_0:parallel_port_0\|direction~9" {  } { { "db/ip/nios2/submodules/nios2_parallel_port_0.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 6180 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1476980240938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476980240938 ""}  } { { "db/ip/nios2/submodules/altera_reset_synchronizer.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 3666 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node nios2:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node nios2:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 5640 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476980240938 ""}  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 575 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios2:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240938 ""}  } { { "db/ip/nios2/submodules/altera_reset_controller.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 7477 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:u0\|nios2_sys_pll:sys_pll\|prev_reset  " "Automatically promoted node nios2:u0\|nios2_sys_pll:sys_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1476980240938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:u0\|nios2_sys_pll:sys_pll\|readdata\[0\]~2 " "Destination node nios2:u0\|nios2_sys_pll:sys_pll\|readdata\[0\]~2" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 7949 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1476980240938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1476980240938 ""}  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 251 -1 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 1392 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1476980240938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1476980242636 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476980242668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1476980242670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476980242694 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1476980242769 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1476980242770 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1476980242770 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1476980242770 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1476980242809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1476980242809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1476980242830 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1476980244457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1476980244478 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1476980244478 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1476980244478 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1476980244478 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1476980244478 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"nios2:u0\|nios2_sys_pll:sys_pll\|nios2_sys_pll_altpll_8ra2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 151 -1 0 } } { "db/ip/nios2/submodules/nios2_sys_pll.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v" 271 0 0 } } { "db/ip/nios2/nios2.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v" 258 0 0 } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 123 0 0 } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 73 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1476980244725 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476980245199 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1476980245400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1476980247997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476980250931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1476980251030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1476980258277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476980258278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1476980259955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1476980263736 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1476980263736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1476980264571 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1476980264571 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1476980264571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476980264573 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.18 " "Total time spent on timing analysis during the Fitter is 1.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1476980264854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476980265036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476980266892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1476980266968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1476980268871 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1476980270974 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1476980271952 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 438 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1476980272020 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "95 Cyclone IV E " "95 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 325 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 326 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 327 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 328 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO1_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1_IN[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_IN\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO1_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1_IN[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_IN\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO2_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2_IN[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2_IN\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 428 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO2_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2_IN[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2_IN\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 429 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[8\] 3.3-V LVTTL A5 " "Pin GPIO1\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[8] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[8\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[9\] 3.3-V LVTTL D5 " "Pin GPIO1\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[9] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[9\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[10\] 3.3-V LVTTL B6 " "Pin GPIO1\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[10] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[10\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[11\] 3.3-V LVTTL A6 " "Pin GPIO1\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[11] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[11\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[12\] 3.3-V LVTTL B7 " "Pin GPIO1\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[12] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[12\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[13\] 3.3-V LVTTL D6 " "Pin GPIO1\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[13] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[13\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[14\] 3.3-V LVTTL A7 " "Pin GPIO1\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[14] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[14\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[15\] 3.3-V LVTTL C6 " "Pin GPIO1\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[15] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[15\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[16\] 3.3-V LVTTL C8 " "Pin GPIO1\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[16] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[17\] 3.3-V LVTTL E6 " "Pin GPIO1\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[17] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[18\] 3.3-V LVTTL E7 " "Pin GPIO1\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[18] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[19\] 3.3-V LVTTL D8 " "Pin GPIO1\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[19] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[20\] 3.3-V LVTTL E8 " "Pin GPIO1\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[20] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[21\] 3.3-V LVTTL F8 " "Pin GPIO1\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[21] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[22\] 3.3-V LVTTL F9 " "Pin GPIO1\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[22] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[23\] 3.3-V LVTTL E9 " "Pin GPIO1\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[23] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[24\] 3.3-V LVTTL C9 " "Pin GPIO1\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[24] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[25\] 3.3-V LVTTL D9 " "Pin GPIO1\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[25] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[26\] 3.3-V LVTTL E11 " "Pin GPIO1\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[26] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[26\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[27\] 3.3-V LVTTL E10 " "Pin GPIO1\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[27] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[27\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[28\] 3.3-V LVTTL C11 " "Pin GPIO1\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[28] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[28\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[29\] 3.3-V LVTTL B11 " "Pin GPIO1\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[29] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[29\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[30\] 3.3-V LVTTL A12 " "Pin GPIO1\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[30] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[30\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[31\] 3.3-V LVTTL D11 " "Pin GPIO1\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[31] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[31\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[32\] 3.3-V LVTTL D12 " "Pin GPIO1\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[32] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[32\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[33\] 3.3-V LVTTL B12 " "Pin GPIO1\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[33] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[33\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 347 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 348 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 349 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 350 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 351 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 352 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 353 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 354 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 356 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 357 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 358 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 359 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[0\] 3.3-V LVTTL D3 " "Pin GPIO1\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[1\] 3.3-V LVTTL C3 " "Pin GPIO1\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[2\] 3.3-V LVTTL A2 " "Pin GPIO1\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[3\] 3.3-V LVTTL A3 " "Pin GPIO1\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 311 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[4\] 3.3-V LVTTL B3 " "Pin GPIO1\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[4] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[4\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[5\] 3.3-V LVTTL B4 " "Pin GPIO1\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[5] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[5\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[6\] 3.3-V LVTTL A4 " "Pin GPIO1\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[6] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[6\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[7\] 3.3-V LVTTL B5 " "Pin GPIO1\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[7] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[7\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[0\] 3.3-V LVTTL F13 " "Pin GPIO2\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[1\] 3.3-V LVTTL T15 " "Pin GPIO2\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[2\] 3.3-V LVTTL T14 " "Pin GPIO2\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[3\] 3.3-V LVTTL T13 " "Pin GPIO2\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[4\] 3.3-V LVTTL R13 " "Pin GPIO2\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[4] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[4\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[5\] 3.3-V LVTTL T12 " "Pin GPIO2\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[5] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[5\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[6\] 3.3-V LVTTL R12 " "Pin GPIO2\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[6] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[6\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[7\] 3.3-V LVTTL T11 " "Pin GPIO2\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[7] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[7\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[8\] 3.3-V LVTTL T10 " "Pin GPIO2\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[8] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[8\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[9\] 3.3-V LVTTL R11 " "Pin GPIO2\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[9] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[9\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[10\] 3.3-V LVTTL P11 " "Pin GPIO2\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[10] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[10\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 404 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[11\] 3.3-V LVTTL R10 " "Pin GPIO2\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[11] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[11\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[12\] 3.3-V LVTTL N12 " "Pin GPIO2\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[12] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[12\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[13\] 3.3-V LVTTL P9 " "Pin GPIO2\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[13] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[13\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[14\] 3.3-V LVTTL N9 " "Pin GPIO2\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[14] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[14\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[15\] 3.3-V LVTTL N11 " "Pin GPIO2\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[15] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[15\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[16\] 3.3-V LVTTL L16 " "Pin GPIO2\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[16] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[16\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[17\] 3.3-V LVTTL K16 " "Pin GPIO2\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[17] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[17\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[18\] 3.3-V LVTTL R16 " "Pin GPIO2\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[18] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[18\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[19\] 3.3-V LVTTL L15 " "Pin GPIO2\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[19] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[19\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[20\] 3.3-V LVTTL P15 " "Pin GPIO2\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[20] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[20\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[21\] 3.3-V LVTTL P16 " "Pin GPIO2\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[21] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[21\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[22\] 3.3-V LVTTL R14 " "Pin GPIO2\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[22] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[22\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[23\] 3.3-V LVTTL N16 " "Pin GPIO2\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[23] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[23\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[24\] 3.3-V LVTTL N15 " "Pin GPIO2\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[24] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[24\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[25\] 3.3-V LVTTL P14 " "Pin GPIO2\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[25] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[25\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[26\] 3.3-V LVTTL L14 " "Pin GPIO2\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[26] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[26\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[27\] 3.3-V LVTTL N14 " "Pin GPIO2\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[27] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[27\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[28\] 3.3-V LVTTL M10 " "Pin GPIO2\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[28] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[28\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[29\] 3.3-V LVTTL L13 " "Pin GPIO2\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[29] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[29\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 423 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[30\] 3.3-V LVTTL J16 " "Pin GPIO2\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[30] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[30\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[31\] 3.3-V LVTTL K15 " "Pin GPIO2\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[31] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[31\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 425 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[32\] 3.3-V LVTTL J13 " "Pin GPIO2\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[32] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[32\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO2\[33\] 3.3-V LVTTL J14 " "Pin GPIO2\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[33] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[33\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 430 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 323 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 324 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272020 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1476980272020 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 438 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1476980272026 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1476980272026 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[8\] a permanently disabled " "Pin GPIO1\[8\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[8] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[8\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[9\] a permanently disabled " "Pin GPIO1\[9\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[9] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[9\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[10\] a permanently disabled " "Pin GPIO1\[10\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[10] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[10\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[11\] a permanently disabled " "Pin GPIO1\[11\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[11] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[11\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[12\] a permanently disabled " "Pin GPIO1\[12\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[12] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[12\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[13\] a permanently disabled " "Pin GPIO1\[13\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[13] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[13\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[14\] a permanently disabled " "Pin GPIO1\[14\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[14] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[14\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[15\] a permanently disabled " "Pin GPIO1\[15\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[15] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[15\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[16\] a permanently disabled " "Pin GPIO1\[16\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[16] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[17\] a permanently disabled " "Pin GPIO1\[17\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[17] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[18\] a permanently disabled " "Pin GPIO1\[18\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[18] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[19\] a permanently disabled " "Pin GPIO1\[19\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[19] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[20\] a permanently disabled " "Pin GPIO1\[20\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[20] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[21\] a permanently disabled " "Pin GPIO1\[21\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[21] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[22\] a permanently disabled " "Pin GPIO1\[22\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[22] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[23\] a permanently disabled " "Pin GPIO1\[23\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[23] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[24\] a permanently disabled " "Pin GPIO1\[24\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[24] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[25\] a permanently disabled " "Pin GPIO1\[25\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[25] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[26\] a permanently disabled " "Pin GPIO1\[26\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[26] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[26\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[27\] a permanently disabled " "Pin GPIO1\[27\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[27] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[27\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[28\] a permanently disabled " "Pin GPIO1\[28\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[28] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[28\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[29\] a permanently disabled " "Pin GPIO1\[29\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[29] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[29\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[30\] a permanently disabled " "Pin GPIO1\[30\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[30] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[30\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[31\] a permanently disabled " "Pin GPIO1\[31\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[31] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[31\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[32\] a permanently disabled " "Pin GPIO1\[32\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[32] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[32\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[33\] a permanently disabled " "Pin GPIO1\[33\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[33] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[33\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[0\] a permanently enabled " "Pin GPIO1\[0\] has a permanently enabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[0] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[0\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[1\] a permanently enabled " "Pin GPIO1\[1\] has a permanently enabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[1] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[1\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[2\] a permanently enabled " "Pin GPIO1\[2\] has a permanently enabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[2] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[2\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[3\] a permanently enabled " "Pin GPIO1\[3\] has a permanently enabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[3] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[3\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 311 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[4\] a permanently disabled " "Pin GPIO1\[4\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[4] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[4\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[5\] a permanently disabled " "Pin GPIO1\[5\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[5] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[5\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[6\] a permanently disabled " "Pin GPIO1\[6\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[6] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[6\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[7\] a permanently disabled " "Pin GPIO1\[7\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO1[7] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1\[7\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO2\[32\] a permanently disabled " "Pin GPIO2\[32\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[32] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[32\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO2\[33\] a permanently disabled " "Pin GPIO2\[33\] has a permanently disabled output enable" {  } { { "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/irana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO2[33] } } } { "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/irana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO2\[33\]" } } } } { "Proyecto_final.v" "" { Text "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/irana/altera_lite/arquitectura/proyecto2/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1476980272026 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1476980272026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.fit.smsg " "Generated suppressed messages file /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1476980272733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1392 " "Peak virtual memory: 1392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476980274358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 11:17:54 2016 " "Processing ended: Thu Oct 20 11:17:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476980274358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476980274358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476980274358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1476980274358 ""}
