/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [7:0] _05_;
  wire [14:0] _06_;
  wire [4:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [22:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [34:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [27:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [17:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_9z[3] ? _00_ : celloutsig_1_6z[1];
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[23] : celloutsig_0_1z[0];
  assign celloutsig_0_52z = ~(_01_ & celloutsig_0_9z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z & celloutsig_0_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z[3] & celloutsig_0_9z);
  assign celloutsig_0_25z = ~(celloutsig_0_15z & _04_);
  assign celloutsig_0_0z = ~(in_data[82] | in_data[0]);
  assign celloutsig_0_3z = ~(in_data[64] | in_data[21]);
  assign celloutsig_0_4z = ~(in_data[17] | celloutsig_0_1z[7]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z[0] | celloutsig_0_2z);
  assign celloutsig_0_84z = ~(celloutsig_0_21z | celloutsig_0_21z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z | celloutsig_1_3z);
  assign celloutsig_1_8z = ~(in_data[178] | celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_8z | celloutsig_1_8z);
  assign celloutsig_0_31z = ~(celloutsig_0_9z | celloutsig_0_18z[2]);
  assign celloutsig_0_62z = celloutsig_0_4z | celloutsig_0_48z[0];
  assign celloutsig_1_11z = celloutsig_1_10z | celloutsig_1_4z;
  assign celloutsig_0_10z = in_data[15] | celloutsig_0_0z;
  assign celloutsig_0_15z = celloutsig_0_3z | celloutsig_0_8z;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 8'h00;
    else _05_ <= { in_data[23:21], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_29z };
  reg [14:0] _29_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 15'h0000;
    else _29_ <= { in_data[123:111], celloutsig_1_0z, celloutsig_1_0z };
  assign { _06_[14:4], _00_, _06_[2:0] } = _29_;
  reg [4:0] _30_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 5'h00;
    else _30_ <= { celloutsig_0_1z[5], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_13z };
  assign { _07_[4], _03_, _07_[2:0] } = _30_;
  reg [3:0] _31_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 4'h0;
    else _31_ <= { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z };
  assign { _02_, _04_, _08_[1], _01_ } = _31_;
  assign celloutsig_0_38z = { in_data[85:60], celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_20z } / { 1'h1, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_40z = { _02_, _04_, _08_[1], celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_25z } / { 1'h1, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_2z };
  assign celloutsig_0_47z = { celloutsig_0_1z[5:4], _02_, _04_, _08_[1], _01_ } / { 1'h1, _07_[2:1], celloutsig_0_27z };
  assign celloutsig_0_73z = { _05_[0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_69z, celloutsig_0_29z, celloutsig_0_68z, celloutsig_0_50z, celloutsig_0_10z, celloutsig_0_69z } / { 1'h1, celloutsig_0_52z, celloutsig_0_47z, celloutsig_0_62z };
  assign celloutsig_0_83z = { celloutsig_0_67z[5:0], celloutsig_0_7z } / { 1'h1, celloutsig_0_73z[5:0] };
  assign celloutsig_1_5z = { _06_[13:4], _00_, _06_[2:0] } / { 1'h1, in_data[110:98] };
  assign celloutsig_1_6z = { in_data[107:105], celloutsig_1_4z } / { 1'h1, in_data[98:97], celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_5z[8:5] / { 1'h1, celloutsig_1_6z[2:0] };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_8z } / { 1'h1, _06_[10:4], _00_, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[7:0] / { 1'h1, in_data[73:67] };
  assign celloutsig_0_20z = { celloutsig_0_9z, _07_[4], _03_, _07_[2:0] } / { 1'h1, _07_[2:0], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_23z = { in_data[65], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_6z } / { 1'h1, celloutsig_0_5z[3:1] };
  assign celloutsig_0_27z = { celloutsig_0_1z[7], celloutsig_0_8z, celloutsig_0_9z } / { 1'h1, in_data[48:47] };
  assign celloutsig_0_33z = { celloutsig_0_26z[8:1], celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_1z } / { 1'h1, celloutsig_0_26z[9:3], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_50z = ! { celloutsig_0_41z[20:19], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_49z };
  assign celloutsig_0_69z = ! { _03_, _07_[2:1], celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_31z };
  assign celloutsig_1_0z = ! in_data[151:149];
  assign celloutsig_1_15z = ! { celloutsig_1_12z[5:3], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_34z = { celloutsig_0_1z[6:1], celloutsig_0_17z } !== { celloutsig_0_26z[8:5], celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_49z = { in_data[89:74], celloutsig_0_0z, celloutsig_0_40z, celloutsig_0_6z } !== celloutsig_0_38z[29:6];
  assign celloutsig_0_68z = { _05_[6:5], celloutsig_0_1z, celloutsig_0_46z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_4z } !== { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_46z, celloutsig_0_20z };
  assign celloutsig_0_9z = { in_data[91:90], celloutsig_0_8z } !== { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_19z = in_data[88:48] !== { in_data[78:53], _07_[4], _03_, _07_[2:0], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, _07_[4], _03_, _07_[2:0], celloutsig_0_11z };
  assign celloutsig_0_21z = { _07_[4], _03_, _07_[2:1] } !== { _04_, _08_[1], celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_17z } !== { celloutsig_0_18z[1:0], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_28z = { _02_, _04_, _08_[1], _01_, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z } !== { in_data[58:52], celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_1z[2], celloutsig_0_29z, celloutsig_0_21z } !== celloutsig_0_26z[7:5];
  assign celloutsig_0_39z = & { _03_, _07_[4], _07_[2:0], celloutsig_0_2z, celloutsig_0_1z[2] };
  assign celloutsig_0_7z = & in_data[46:27];
  assign celloutsig_1_18z = & in_data[173:162];
  assign celloutsig_0_11z = & celloutsig_0_1z[3:1];
  assign celloutsig_0_17z = & { celloutsig_0_1z, in_data[82:76] };
  assign celloutsig_0_29z = & { _03_, celloutsig_0_19z, _07_[4], _07_[2:0], celloutsig_0_5z };
  assign celloutsig_0_46z = | celloutsig_0_26z[8:0];
  assign celloutsig_0_8z = | { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z[2:1] };
  assign celloutsig_1_3z = | celloutsig_1_2z[5:3];
  assign celloutsig_0_24z = | { celloutsig_0_18z[2:1], celloutsig_0_17z };
  assign celloutsig_0_32z = | { celloutsig_0_4z, in_data[22:21] };
  assign celloutsig_0_41z = { celloutsig_0_33z[22:10], _07_[4], _03_, _07_[2:0], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_40z } >> { celloutsig_0_40z[4:3], celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_29z, _07_[4], _03_, _07_[2:0], celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_25z };
  assign celloutsig_0_48z = { celloutsig_0_20z[3], celloutsig_0_10z, celloutsig_0_7z } >> { _01_, celloutsig_0_28z, celloutsig_0_4z };
  assign celloutsig_0_5z = celloutsig_0_1z[5:0] >> { celloutsig_0_1z[5:2], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_67z = { celloutsig_0_41z[15:1], celloutsig_0_34z, celloutsig_0_39z, celloutsig_0_7z } >> { celloutsig_0_38z[28:15], celloutsig_0_46z, celloutsig_0_48z };
  assign celloutsig_1_2z = _06_[12:4] >> { _06_[12:5], celloutsig_1_0z };
  assign celloutsig_1_12z = { _06_[9:4], _00_ } >> _06_[12:6];
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_13z } >> { celloutsig_0_5z[2:1], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_13z } >> { celloutsig_0_5z, _07_[4], _03_, _07_[2:0] };
  assign _06_[3] = _00_;
  assign _07_[3] = _03_;
  assign { _08_[3:2], _08_[0] } = { _02_, _04_, _01_ };
  assign { out_data[128], out_data[105:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
