rm -rf synthesis
mkdir synthesis
mkdir synthesis/mpsoc_dma
mkdir synthesis/mpsoc_dma/source
mkdir synthesis/mpsoc_dma/synthesis
mkdir synthesis/mpsoc_dma/layout

#cp rtl/verilog/core/mpsoc_dma_arbitrer_rr.sv      synthesis/mpsoc_dma/source
#cp rtl/verilog/core/mpsoc_dma_initiator_nocreq.sv synthesis/mpsoc_dma/source
#cp rtl/verilog/core/mpsoc_dma_packet_buffer.sv    synthesis/mpsoc_dma/source
#cp rtl/verilog/core/mpsoc_dma_request_table.sv    synthesis/mpsoc_dma/source

#cp rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv synthesis/mpsoc_dma/source
#cp rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator_req.sv    synthesis/mpsoc_dma/source
#cp rtl/verilog/ahb3/mpsoc_dma_ahb3_initiator.sv        synthesis/mpsoc_dma/source
#cp rtl/verilog/ahb3/mpsoc_dma_ahb3_interface.sv        synthesis/mpsoc_dma/source
#cp rtl/verilog/ahb3/mpsoc_dma_ahb3_target.sv           synthesis/mpsoc_dma/source
#cp rtl/verilog/ahb3/mpsoc_dma_ahb3_top.sv              synthesis/mpsoc_dma/source

#cp rtl/verilog/wb/mpsoc_dma_wb_initiator_nocres.sv synthesis/mpsoc_dma/source
#cp rtl/verilog/wb/mpsoc_dma_wb_initiator_req.sv    synthesis/mpsoc_dma/source
#cp rtl/verilog/wb/mpsoc_dma_wb_initiator.sv        synthesis/mpsoc_dma/source
#cp rtl/verilog/wb/mpsoc_dma_wb_interface.sv        synthesis/mpsoc_dma/source
#cp rtl/verilog/wb/mpsoc_dma_wb_target.sv           synthesis/mpsoc_dma/source
#cp rtl/verilog/wb/mpsoc_dma_wb_top.sv              synthesis/mpsoc_dma/source

#cp bench/verilog/regression/mpsoc_dma_testbench.sv synthesis/mpsoc_dma/source

cd synthesis/mpsoc_dma

qflow -T osu018 synthesize place route mpsoc_dma_ahb3_top
