Source Block: verilog-ethernet/rtl/axis_cobs_encode.v@96:106@HdlIdDef

wire [7:0] code_fifo_out_tdata;
wire code_fifo_out_tvalid;
wire code_fifo_out_tlast;
wire code_fifo_out_tuser;
reg code_fifo_out_tready;

axis_fifo #(
    .DEPTH(256),
    .DATA_WIDTH(8),
    .KEEP_ENABLE(0),

Diff Content:
+ 101 assign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_cobs_encode.v@94:104
reg code_fifo_in_tuser;
wire code_fifo_in_tready;

wire [7:0] code_fifo_out_tdata;
wire code_fifo_out_tvalid;
wire code_fifo_out_tlast;
wire code_fifo_out_tuser;
reg code_fifo_out_tready;

axis_fifo #(
    .DEPTH(256),

Clone Blocks 2:
verilog-ethernet/rtl/axis_cobs_encode.v@95:105
wire code_fifo_in_tready;

wire [7:0] code_fifo_out_tdata;
wire code_fifo_out_tvalid;
wire code_fifo_out_tlast;
wire code_fifo_out_tuser;
reg code_fifo_out_tready;

axis_fifo #(
    .DEPTH(256),
    .DATA_WIDTH(8),

