Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 20:35:34 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SeriesALU_timing_summary_routed.rpt -pb SeriesALU_timing_summary_routed.pb -rpx SeriesALU_timing_summary_routed.rpx -warn_on_violation
| Design       : SeriesALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: FF_cin_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FF_op_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FF_op_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FF_op_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SimpleALU1/Cout_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SimpleALU2/Cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 37 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.696        0.000                      0                    8        0.544        0.000                      0                    8        5.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.696        0.000                      0                    8        0.544        0.000                      0                    8        5.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 FF_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.310ns  (logic 4.283ns (37.871%)  route 7.027ns (62.129%))
  Logic Levels:           14  (CARRY4=4 LUT2=4 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 16.281 - 12.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     4.639    clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  FF_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.157 r  FF_a_reg[1]/Q
                         net (fo=15, routed)          0.925     6.082    SimpleALU1/Q[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.206 r  SimpleALU1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.206    SimpleALU1/i__carry_i_3__2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.846 r  SimpleALU1/Dout0_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.791     7.636    SimpleALU1/Dout0_inferred__4/i__carry_n_4
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.306     7.942 r  SimpleALU1/i__carry_i_11/O
                         net (fo=1, routed)           0.565     8.507    SimpleALU1/i__carry_i_11_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.631 r  SimpleALU1/i__carry_i_1__0/O
                         net (fo=11, routed)          0.788     9.419    SimpleALU1/FF_op_reg[1]_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124     9.543 r  SimpleALU1/i__carry_i_1__4/O
                         net (fo=1, routed)           0.000     9.543    SimpleALU2/i__carry_i_22__0_1[3]
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.919 r  SimpleALU2/Dout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.919    SimpleALU2/Dout0_inferred__4/i__carry_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.242 r  SimpleALU2/Dout0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.859    11.101    SimpleALU2/Dout0_inferred__4/i__carry__0_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.306    11.407 r  SimpleALU2/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.727    12.134    SimpleALU1/Cout_reg_i_16_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    12.258 r  SimpleALU1/i__carry__0_i_3/O
                         net (fo=13, routed)          0.893    13.151    SimpleALU1/FF_op_reg[1]_13
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124    13.275 r  SimpleALU1/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.275    SimpleALU3/FF_out[4]_i_3_0[1]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.915 r  SimpleALU3/Dout0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.778    14.694    SimpleALU3/Dout0_inferred__2/i__carry__0_n_4
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.306    15.000 r  SimpleALU3/FF_out[7]_i_8/O
                         net (fo=1, routed)           0.403    15.402    SimpleALU3/FF_out[7]_i_8_n_0
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.124    15.526 r  SimpleALU3/FF_out[7]_i_6/O
                         net (fo=1, routed)           0.298    15.824    SimpleALU1/FF_out_reg[7]_2
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124    15.948 r  SimpleALU1/FF_out[7]_i_2/O
                         net (fo=1, routed)           0.000    15.948    SimpleALU1_n_77
    SLICE_X2Y9           FDRE                                         r  FF_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    M18                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    12.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    16.281    clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  FF_out_reg[7]/C
                         clock pessimism              0.322    16.603    
                         clock uncertainty           -0.035    16.568    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)        0.077    16.645    FF_out_reg[7]
  -------------------------------------------------------------------
                         required time                         16.645    
                         arrival time                         -15.948    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 FF_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.989ns  (logic 4.095ns (37.264%)  route 6.894ns (62.736%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 16.281 - 12.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     4.639    clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  FF_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.157 r  FF_a_reg[1]/Q
                         net (fo=15, routed)          0.925     6.082    SimpleALU1/Q[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.206 r  SimpleALU1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.206    SimpleALU1/i__carry_i_3__2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.846 r  SimpleALU1/Dout0_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.791     7.636    SimpleALU1/Dout0_inferred__4/i__carry_n_4
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.306     7.942 r  SimpleALU1/i__carry_i_11/O
                         net (fo=1, routed)           0.565     8.507    SimpleALU1/i__carry_i_11_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.631 r  SimpleALU1/i__carry_i_1__0/O
                         net (fo=11, routed)          0.788     9.419    SimpleALU1/FF_op_reg[1]_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124     9.543 r  SimpleALU1/i__carry_i_1__4/O
                         net (fo=1, routed)           0.000     9.543    SimpleALU2/i__carry_i_22__0_1[3]
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.919 r  SimpleALU2/Dout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.919    SimpleALU2/Dout0_inferred__4/i__carry_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.242 r  SimpleALU2/Dout0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.859    11.101    SimpleALU2/Dout0_inferred__4/i__carry__0_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.306    11.407 r  SimpleALU2/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.727    12.134    SimpleALU1/Cout_reg_i_16_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    12.258 r  SimpleALU1/i__carry__0_i_3/O
                         net (fo=13, routed)          0.893    13.151    SimpleALU1/FF_op_reg[1]_13
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124    13.275 r  SimpleALU1/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.275    SimpleALU3/FF_out[4]_i_3_0[1]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.855 r  SimpleALU3/Dout0_inferred__2/i__carry__0/O[2]
                         net (fo=1, routed)           0.805    14.660    SimpleALU3/Dout0_inferred__2/i__carry__0_n_5
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.302    14.962 r  SimpleALU3/FF_out[6]_i_4/O
                         net (fo=1, routed)           0.542    15.504    SimpleALU1/FF_out_reg[6]_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.124    15.628 r  SimpleALU1/FF_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.628    SimpleALU1_n_78
    SLICE_X5Y6           FDRE                                         r  FF_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    M18                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    12.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    16.281    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  FF_out_reg[6]/C
                         clock pessimism              0.335    16.616    
                         clock uncertainty           -0.035    16.581    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.029    16.610    FF_out_reg[6]
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -15.628    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 FF_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.543ns  (logic 3.743ns (35.502%)  route 6.800ns (64.498%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 16.281 - 12.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     4.639    clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  FF_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.157 r  FF_a_reg[1]/Q
                         net (fo=15, routed)          0.925     6.082    SimpleALU1/Q[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.206 r  SimpleALU1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.206    SimpleALU1/i__carry_i_3__2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.846 r  SimpleALU1/Dout0_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.791     7.636    SimpleALU1/Dout0_inferred__4/i__carry_n_4
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.306     7.942 r  SimpleALU1/i__carry_i_11/O
                         net (fo=1, routed)           0.565     8.507    SimpleALU1/i__carry_i_11_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.631 r  SimpleALU1/i__carry_i_1__0/O
                         net (fo=11, routed)          0.788     9.419    SimpleALU1/FF_op_reg[1]_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124     9.543 r  SimpleALU1/i__carry_i_1__4/O
                         net (fo=1, routed)           0.000     9.543    SimpleALU2/i__carry_i_22__0_1[3]
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.919 r  SimpleALU2/Dout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.919    SimpleALU2/Dout0_inferred__4/i__carry_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.242 r  SimpleALU2/Dout0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.859    11.101    SimpleALU2/Dout0_inferred__4/i__carry__0_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.306    11.407 r  SimpleALU2/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.727    12.134    SimpleALU1/Cout_reg_i_16_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124    12.258 r  SimpleALU1/i__carry__0_i_3/O
                         net (fo=13, routed)          0.893    13.151    SimpleALU1/FF_op_reg[1]_13
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.124    13.275 r  SimpleALU1/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.275    SimpleALU3/FF_out[4]_i_3_0[1]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.502 r  SimpleALU3/Dout0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.716    14.218    SimpleALU3/Dout0_inferred__2/i__carry__0_n_6
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.303    14.521 r  SimpleALU3/FF_out[5]_i_4/O
                         net (fo=1, routed)           0.537    15.058    SimpleALU1/FF_out_reg[5]_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.124    15.182 r  SimpleALU1/FF_out[5]_i_1/O
                         net (fo=1, routed)           0.000    15.182    SimpleALU1_n_79
    SLICE_X3Y9           FDRE                                         r  FF_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    M18                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    12.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    16.281    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  FF_out_reg[5]/C
                         clock pessimism              0.322    16.603    
                         clock uncertainty           -0.035    16.568    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.029    16.597    FF_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.597    
                         arrival time                         -15.182    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 FF_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 3.330ns (32.519%)  route 6.910ns (67.481%))
  Logic Levels:           14  (CARRY4=3 LUT2=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 16.280 - 12.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     4.639    clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  FF_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.157 r  FF_a_reg[1]/Q
                         net (fo=15, routed)          0.925     6.082    SimpleALU1/Q[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.206 r  SimpleALU1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.206    SimpleALU1/i__carry_i_3__2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.433 r  SimpleALU1/Dout0_inferred__4/i__carry/O[1]
                         net (fo=1, routed)           0.810     7.242    SimpleALU1/Dout0_inferred__4/i__carry_n_6
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.303     7.545 r  SimpleALU1/i__carry_i_18/O
                         net (fo=1, routed)           0.619     8.164    SimpleALU1/i__carry_i_18_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  SimpleALU1/i__carry_i_3__0/O
                         net (fo=13, routed)          0.620     8.908    SimpleALU2/DI[1]
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.124     9.032 r  SimpleALU2/i__carry_i_31/O
                         net (fo=1, routed)           0.000     9.032    SimpleALU1/S[1]
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.259 r  SimpleALU1/i__carry_i_23/O[1]
                         net (fo=6, routed)           0.705     9.964    SimpleALU1/FF_op_reg[1]_6[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.303    10.267 r  SimpleALU1/i__carry_i_26__0/O
                         net (fo=1, routed)           0.263    10.530    SimpleALU1/i__carry_i_26__0_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  SimpleALU1/i__carry_i_17/O
                         net (fo=1, routed)           0.436    11.090    SimpleALU1/i__carry_i_17_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  SimpleALU1/i__carry_i_3/O
                         net (fo=13, routed)          0.666    11.880    SimpleALU3/DI[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124    12.004 r  SimpleALU3/FF_out[2]_i_9/O
                         net (fo=1, routed)           0.000    12.004    SimpleALU1/FF_out[5]_i_6[1]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.231 r  SimpleALU1/FF_out_reg[2]_i_6/O[1]
                         net (fo=6, routed)           1.008    13.238    SimpleALU2/FF_out[4]_i_2_0[1]
    SLICE_X5Y7           LUT5 (Prop_lut5_I2_O)        0.331    13.569 r  SimpleALU2/FF_out[1]_i_5/O
                         net (fo=1, routed)           0.433    14.003    SimpleALU2/FF_out[1]_i_5_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.326    14.329 r  SimpleALU2/FF_out[1]_i_2/O
                         net (fo=1, routed)           0.426    14.755    SimpleALU2/FF_out[1]_i_2_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.124    14.879 r  SimpleALU2/FF_out[1]_i_1/O
                         net (fo=1, routed)           0.000    14.879    SimpleALU2_n_5
    SLICE_X4Y7           FDRE                                         r  FF_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    M18                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    12.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    16.280    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  FF_out_reg[1]/C
                         clock pessimism              0.335    16.615    
                         clock uncertainty           -0.035    16.580    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.029    16.609    FF_out_reg[1]
  -------------------------------------------------------------------
                         required time                         16.609    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 FF_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.188ns  (logic 3.516ns (34.512%)  route 6.672ns (65.488%))
  Logic Levels:           14  (CARRY4=3 LUT2=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 16.281 - 12.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     4.639    clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  FF_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.157 r  FF_a_reg[1]/Q
                         net (fo=15, routed)          0.925     6.082    SimpleALU1/Q[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.206 r  SimpleALU1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.206    SimpleALU1/i__carry_i_3__2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.433 r  SimpleALU1/Dout0_inferred__4/i__carry/O[1]
                         net (fo=1, routed)           0.810     7.242    SimpleALU1/Dout0_inferred__4/i__carry_n_6
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.303     7.545 r  SimpleALU1/i__carry_i_18/O
                         net (fo=1, routed)           0.619     8.164    SimpleALU1/i__carry_i_18_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  SimpleALU1/i__carry_i_3__0/O
                         net (fo=13, routed)          0.620     8.908    SimpleALU2/DI[1]
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.124     9.032 r  SimpleALU2/i__carry_i_31/O
                         net (fo=1, routed)           0.000     9.032    SimpleALU1/S[1]
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.259 r  SimpleALU1/i__carry_i_23/O[1]
                         net (fo=6, routed)           0.705     9.964    SimpleALU1/FF_op_reg[1]_6[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.303    10.267 r  SimpleALU1/i__carry_i_26__0/O
                         net (fo=1, routed)           0.263    10.530    SimpleALU1/i__carry_i_26__0_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  SimpleALU1/i__carry_i_17/O
                         net (fo=1, routed)           0.436    11.090    SimpleALU1/i__carry_i_17_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  SimpleALU1/i__carry_i_3/O
                         net (fo=13, routed)          0.666    11.880    SimpleALU3/DI[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124    12.004 r  SimpleALU3/FF_out[2]_i_9/O
                         net (fo=1, routed)           0.000    12.004    SimpleALU1/FF_out[5]_i_6[1]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.644 r  SimpleALU1/FF_out_reg[2]_i_6/O[3]
                         net (fo=4, routed)           0.977    13.621    SimpleALU2/FF_out[4]_i_2_0[3]
    SLICE_X6Y5           LUT6 (Prop_lut6_I1_O)        0.306    13.927 r  SimpleALU2/FF_out[4]_i_5/O
                         net (fo=1, routed)           0.490    14.417    SimpleALU2/FF_out[4]_i_5_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I0_O)        0.124    14.541 r  SimpleALU2/FF_out[4]_i_2/O
                         net (fo=1, routed)           0.162    14.703    SimpleALU2/FF_out[4]_i_2_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.124    14.827 r  SimpleALU2/FF_out[4]_i_1/O
                         net (fo=1, routed)           0.000    14.827    SimpleALU2_n_3
    SLICE_X6Y6           FDRE                                         r  FF_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    M18                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    12.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    16.281    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FF_out_reg[4]/C
                         clock pessimism              0.335    16.616    
                         clock uncertainty           -0.035    16.581    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)        0.081    16.662    FF_out_reg[4]
  -------------------------------------------------------------------
                         required time                         16.662    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 FF_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 3.452ns (33.993%)  route 6.703ns (66.007%))
  Logic Levels:           14  (CARRY4=3 LUT2=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 16.281 - 12.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     4.639    clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  FF_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.157 r  FF_a_reg[1]/Q
                         net (fo=15, routed)          0.925     6.082    SimpleALU1/Q[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.206 r  SimpleALU1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.206    SimpleALU1/i__carry_i_3__2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.433 r  SimpleALU1/Dout0_inferred__4/i__carry/O[1]
                         net (fo=1, routed)           0.810     7.242    SimpleALU1/Dout0_inferred__4/i__carry_n_6
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.303     7.545 r  SimpleALU1/i__carry_i_18/O
                         net (fo=1, routed)           0.619     8.164    SimpleALU1/i__carry_i_18_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  SimpleALU1/i__carry_i_3__0/O
                         net (fo=13, routed)          0.620     8.908    SimpleALU2/DI[1]
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.124     9.032 r  SimpleALU2/i__carry_i_31/O
                         net (fo=1, routed)           0.000     9.032    SimpleALU1/S[1]
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.259 r  SimpleALU1/i__carry_i_23/O[1]
                         net (fo=6, routed)           0.705     9.964    SimpleALU1/FF_op_reg[1]_6[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.303    10.267 r  SimpleALU1/i__carry_i_26__0/O
                         net (fo=1, routed)           0.263    10.530    SimpleALU1/i__carry_i_26__0_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  SimpleALU1/i__carry_i_17/O
                         net (fo=1, routed)           0.436    11.090    SimpleALU1/i__carry_i_17_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  SimpleALU1/i__carry_i_3/O
                         net (fo=13, routed)          0.666    11.880    SimpleALU3/DI[1]
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124    12.004 r  SimpleALU3/FF_out[2]_i_9/O
                         net (fo=1, routed)           0.000    12.004    SimpleALU1/FF_out[5]_i_6[1]
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.584 r  SimpleALU1/FF_out_reg[2]_i_6/O[2]
                         net (fo=5, routed)           0.782    13.366    SimpleALU2/FF_out[4]_i_2_0[2]
    SLICE_X6Y4           LUT5 (Prop_lut5_I1_O)        0.302    13.668 r  SimpleALU2/FF_out[3]_i_5/O
                         net (fo=1, routed)           0.426    14.094    SimpleALU2/FF_out[3]_i_5_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.218 r  SimpleALU2/FF_out[3]_i_2/O
                         net (fo=1, routed)           0.452    14.670    SimpleALU2/FF_out[3]_i_2_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.124    14.794 r  SimpleALU2/FF_out[3]_i_1/O
                         net (fo=1, routed)           0.000    14.794    SimpleALU2_n_4
    SLICE_X6Y5           FDRE                                         r  FF_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    M18                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    12.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    16.281    clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  FF_out_reg[3]/C
                         clock pessimism              0.335    16.616    
                         clock uncertainty           -0.035    16.581    
    SLICE_X6Y5           FDRE (Setup_fdre_C_D)        0.077    16.658    FF_out_reg[3]
  -------------------------------------------------------------------
                         required time                         16.658    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 FF_a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 3.328ns (34.111%)  route 6.428ns (65.889%))
  Logic Levels:           13  (CARRY4=3 LUT2=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 16.281 - 12.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     4.639    clk_IBUF_BUFG
    SLICE_X6Y9           FDCE                                         r  FF_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.518     5.157 r  FF_a_reg[1]/Q
                         net (fo=15, routed)          0.925     6.082    SimpleALU1/Q[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.206 r  SimpleALU1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.206    SimpleALU1/i__carry_i_3__2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.433 r  SimpleALU1/Dout0_inferred__4/i__carry/O[1]
                         net (fo=1, routed)           0.810     7.242    SimpleALU1/Dout0_inferred__4/i__carry_n_6
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.303     7.545 r  SimpleALU1/i__carry_i_18/O
                         net (fo=1, routed)           0.619     8.164    SimpleALU1/i__carry_i_18_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  SimpleALU1/i__carry_i_3__0/O
                         net (fo=13, routed)          0.620     8.908    SimpleALU2/DI[1]
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.124     9.032 r  SimpleALU2/i__carry_i_31/O
                         net (fo=1, routed)           0.000     9.032    SimpleALU1/S[1]
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.259 r  SimpleALU1/i__carry_i_23/O[1]
                         net (fo=6, routed)           0.705     9.964    SimpleALU1/FF_op_reg[1]_6[1]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.303    10.267 r  SimpleALU1/i__carry_i_26__0/O
                         net (fo=1, routed)           0.263    10.530    SimpleALU1/i__carry_i_26__0_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.654 r  SimpleALU1/i__carry_i_17/O
                         net (fo=1, routed)           0.436    11.090    SimpleALU1/i__carry_i_17_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I0_O)        0.124    11.214 r  SimpleALU1/i__carry_i_3/O
                         net (fo=13, routed)          0.900    12.114    SimpleALU1/FF_op_reg[1]_11
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124    12.238 r  SimpleALU1/i__carry_i_7/O
                         net (fo=1, routed)           0.000    12.238    SimpleALU3/FF_out[0]_i_4_0[1]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.818 r  SimpleALU3/Dout0_inferred__2/i__carry/O[2]
                         net (fo=1, routed)           0.646    13.464    SimpleALU3/Dout0_inferred__2/i__carry_n_5
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.302    13.766 r  SimpleALU3/FF_out[2]_i_4/O
                         net (fo=1, routed)           0.505    14.271    SimpleALU1/FF_out_reg[2]_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124    14.395 r  SimpleALU1/FF_out[2]_i_1/O
                         net (fo=1, routed)           0.000    14.395    SimpleALU1_n_80
    SLICE_X5Y4           FDRE                                         r  FF_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    M18                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    12.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    16.281    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  FF_out_reg[2]/C
                         clock pessimism              0.335    16.616    
                         clock uncertainty           -0.035    16.581    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)        0.029    16.610    FF_out_reg[2]
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 FF_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 2.839ns (31.727%)  route 6.109ns (68.273%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 16.283 - 12.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     4.571    clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  FF_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456     5.027 r  FF_a_reg[0]/Q
                         net (fo=17, routed)          0.740     5.767    SimpleALU1/Q[0]
    SLICE_X7Y12          LUT2 (Prop_lut2_I0_O)        0.124     5.891 r  SimpleALU1/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     5.891    SimpleALU1/i__carry_i_4__1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.138 r  SimpleALU1/Dout0_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           1.017     7.155    SimpleALU1/Dout0_inferred__2/i__carry_n_7
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.299     7.454 r  SimpleALU1/i__carry_i_22/O
                         net (fo=2, routed)           0.308     7.762    SimpleALU1/i__carry_i_22_n_0
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.886 r  SimpleALU1/i__carry_i_4__0/O
                         net (fo=12, routed)          0.829     8.715    SimpleALU1/FF_op_reg[2]
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  SimpleALU1/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.839    SimpleALU2/i__carry_i_22__0_1[0]
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.091 r  SimpleALU2/Dout0_inferred__4/i__carry/O[0]
                         net (fo=1, routed)           0.661     9.752    SimpleALU2/Dout0_inferred__4/i__carry_n_7
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.295    10.047 r  SimpleALU2/i__carry_i_22__0/O
                         net (fo=1, routed)           0.509    10.557    SimpleALU1/FF_out[1]_i_2_1
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.124    10.681 r  SimpleALU1/i__carry_i_4/O
                         net (fo=14, routed)          0.792    11.473    SimpleALU1/FF_op_reg[2]_2
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124    11.597 r  SimpleALU1/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    11.597    SimpleALU3/FF_out[0]_i_4_0[0]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.844 r  SimpleALU3/Dout0_inferred__2/i__carry/O[0]
                         net (fo=1, routed)           0.957    12.801    SimpleALU3/Dout0_inferred__2/i__carry_n_7
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.299    13.100 r  SimpleALU3/FF_out[0]_i_4/O
                         net (fo=1, routed)           0.295    13.395    SimpleALU1/FF_out_reg[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.124    13.519 r  SimpleALU1/FF_out[0]_i_1/O
                         net (fo=1, routed)           0.000    13.519    SimpleALU1_n_81
    SLICE_X3Y5           FDRE                                         r  FF_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    M18                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    12.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    14.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.519    16.283    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  FF_out_reg[0]/C
                         clock pessimism              0.322    16.605    
                         clock uncertainty           -0.035    16.570    
    SLICE_X3Y5           FDRE (Setup_fdre_C_D)        0.029    16.599    FF_out_reg[0]
  -------------------------------------------------------------------
                         required time                         16.599    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                  3.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 FF_d_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.231ns (33.823%)  route 0.452ns (66.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.418    clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  FF_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  FF_d_reg[7]/Q
                         net (fo=8, routed)           0.255     1.814    SimpleALU1/FF_out_reg[7][7]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.859 r  SimpleALU1/FF_out[7]_i_7/O
                         net (fo=1, routed)           0.196     2.056    SimpleALU1/FF_out[7]_i_7_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.045     2.101 r  SimpleALU1/FF_out[7]_i_2/O
                         net (fo=1, routed)           0.000     2.101    SimpleALU1_n_77
    SLICE_X2Y9           FDRE                                         r  FF_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.938    clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  FF_out_reg[7]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     1.557    FF_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 FF_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.231ns (32.790%)  route 0.473ns (67.210%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.420    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  FF_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  FF_d_reg[1]/Q
                         net (fo=8, routed)           0.354     1.915    SimpleALU1/FF_out_reg[7][1]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.045     1.960 r  SimpleALU1/FF_out[1]_i_4/O
                         net (fo=1, routed)           0.119     2.079    SimpleALU2/FF_out_reg[1]_1
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.045     2.124 r  SimpleALU2/FF_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.124    SimpleALU2_n_5
    SLICE_X4Y7           FDRE                                         r  FF_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.936    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  FF_out_reg[1]/C
                         clock pessimism             -0.480     1.456    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.091     1.547    FF_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 FF_d_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.231ns (31.152%)  route 0.511ns (68.848%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.420    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  FF_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  FF_d_reg[5]/Q
                         net (fo=8, routed)           0.290     1.850    SimpleALU1/FF_out_reg[7][5]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.895 r  SimpleALU1/FF_out[5]_i_5/O
                         net (fo=1, routed)           0.221     2.116    SimpleALU1/FF_out[5]_i_5_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.045     2.161 r  SimpleALU1/FF_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.161    SimpleALU1_n_79
    SLICE_X3Y9           FDRE                                         r  FF_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.938    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  FF_out_reg[5]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.091     1.528    FF_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 FF_op_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.463%)  route 0.723ns (79.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  FF_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  FF_op_reg[2]/Q
                         net (fo=34, routed)          0.723     2.281    SimpleALU2/FF_out_reg[1][2]
    SLICE_X6Y5           LUT5 (Prop_lut5_I3_O)        0.045     2.326 r  SimpleALU2/FF_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.326    SimpleALU2_n_4
    SLICE_X6Y5           FDRE                                         r  FF_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.937    clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  FF_out_reg[3]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.120     1.556    FF_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 FF_op_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.246ns (27.756%)  route 0.640ns (72.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.418    clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  FF_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.148     1.566 r  FF_op_reg[1]/Q
                         net (fo=88, routed)          0.640     2.206    SimpleALU1/FF_out_reg[2][1]
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.098     2.304 r  SimpleALU1/FF_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.304    SimpleALU1_n_81
    SLICE_X3Y5           FDRE                                         r  FF_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.939    clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  FF_out_reg[0]/C
                         clock pessimism             -0.501     1.438    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091     1.529    FF_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 FF_op_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.954%)  route 0.795ns (81.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.417    clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  FF_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  FF_op_reg[2]/Q
                         net (fo=34, routed)          0.795     2.353    SimpleALU2/FF_out_reg[1][2]
    SLICE_X6Y6           LUT5 (Prop_lut5_I3_O)        0.045     2.398 r  SimpleALU2/FF_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.398    SimpleALU2_n_3
    SLICE_X6Y6           FDRE                                         r  FF_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.937    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FF_out_reg[4]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.121     1.557    FF_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 FF_d_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.405ns (41.727%)  route 0.566ns (58.273%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.420    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  FF_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  FF_d_reg[6]/Q
                         net (fo=8, routed)           0.235     1.796    SimpleALU1/FF_out_reg[7][6]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  SimpleALU1/FF_out[6]_i_13/O
                         net (fo=1, routed)           0.000     1.841    SimpleALU1/FF_out[6]_i_13_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.907 r  SimpleALU1/FF_out_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.162     2.068    SimpleALU3/FF_out[7]_i_6_1[2]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.108     2.176 r  SimpleALU3/FF_out[6]_i_4/O
                         net (fo=1, routed)           0.169     2.345    SimpleALU1/FF_out_reg[6]_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.045     2.390 r  SimpleALU1/FF_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.390    SimpleALU1_n_78
    SLICE_X5Y6           FDRE                                         r  FF_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.937    clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  FF_out_reg[6]/C
                         clock pessimism             -0.480     1.457    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.091     1.548    FF_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 FF_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FF_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.440ns (43.983%)  route 0.560ns (56.017%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.420    clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  FF_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  FF_d_reg[1]/Q
                         net (fo=8, routed)           0.262     1.823    SimpleALU1/FF_out_reg[7][1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.969 r  SimpleALU1/FF_out_reg[3]_i_8/O[2]
                         net (fo=1, routed)           0.130     2.099    SimpleALU3/FF_out_reg[3]_0[2]
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.108     2.207 r  SimpleALU3/FF_out[2]_i_4/O
                         net (fo=1, routed)           0.168     2.375    SimpleALU1/FF_out_reg[2]_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.045     2.420 r  SimpleALU1/FF_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.420    SimpleALU1_n_80
    SLICE_X5Y4           FDRE                                         r  FF_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.937    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  FF_out_reg[2]/C
                         clock pessimism             -0.480     1.457    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.091     1.548    FF_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.872    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X9Y12    FF_a_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X6Y9     FF_a_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X5Y10    FF_a_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X5Y10    FF_a_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X5Y11    FF_a_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X5Y11    FF_a_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X2Y10    FF_a_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X2Y10    FF_a_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000     SLICE_X6Y9     FF_b_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y11    FF_a_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y11    FF_a_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X2Y14    FF_c_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X2Y14    FF_c_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X2Y13    FF_c_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X2Y13    FF_c_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X3Y15    FF_c_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X2Y13    FF_c_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X2Y13    FF_c_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X2Y13    FF_c_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X3Y15    FF_c_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y12    FF_b_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y13    FF_b_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y12    FF_op_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X9Y12    FF_a_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X9Y12    FF_a_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X6Y9     FF_a_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X6Y9     FF_a_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y10    FF_a_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y10    FF_a_reg[2]/C



