###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID 09vlab099.coe.neu.edu)
#  Generated on:      Wed Aug 20 00:46:12 2025
#  Design:            top_soc
#  Command:           defOut -floorplan -netlist -routing work/pnr/top_soc_mvdd_final.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top_soc ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "postRoute" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 7.9800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 33.0600 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 7.9800 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 33.0400 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 82080 82040 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 15960 15960 FS DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 15960 18760 N DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 15960 21560 FS DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 15960 24360 N DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 15960 27160 FS DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 15960 29960 N DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 15960 32760 FS DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 15960 35560 N DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 15960 38360 FS DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 15960 41160 N DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 15960 43960 FS DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 15960 46760 N DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 15960 49560 FS DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 15960 52360 N DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 15960 55160 FS DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 15960 57960 N DO 132 BY 1 STEP 380 0
 ;
ROW CORE_ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 15960 60760 FS DO 132 BY 1 STEP 380 0
 ;

TRACKS Y 3300 DO 25 STEP 3200 LAYER metal10 ;
TRACKS X 2710 DO 24 STEP 3360 LAYER metal10 ;
TRACKS X 1030 DO 49 STEP 1680 LAYER metal9 ;
TRACKS Y 3300 DO 25 STEP 3200 LAYER metal9 ;
TRACKS Y 980 DO 49 STEP 1680 LAYER metal8 ;
TRACKS X 1030 DO 49 STEP 1680 LAYER metal8 ;
TRACKS X 470 DO 146 STEP 560 LAYER metal7 ;
TRACKS Y 980 DO 49 STEP 1680 LAYER metal7 ;
TRACKS Y 420 DO 146 STEP 560 LAYER metal6 ;
TRACKS X 470 DO 146 STEP 560 LAYER metal6 ;
TRACKS X 470 DO 146 STEP 560 LAYER metal5 ;
TRACKS Y 420 DO 146 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 293 STEP 280 LAYER metal4 ;
TRACKS X 470 DO 146 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 216 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 293 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 293 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 216 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 216 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 293 STEP 280 LAYER metal1 ;

GCELLGRID X 79990 DO 2 STEP 2090 ;
GCELLGRID X 190 DO 22 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 81340 DO 2 STEP 700 ;
GCELLGRID Y 140 DO 30 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

VIAS 17 ;
- Via5Array-0_1
 + VIARULE Via5Array-0
 + CUTSIZE 280 280
 + LAYERS metal5 via5 metal6
 + CUTSPACING 320 320
 + ENCLOSURE 260 260 260 260
 + ROWCOL 3 3
 ;
- Via5Array-0_2
 + VIARULE Via5Array-0
 + CUTSIZE 280 280
 + LAYERS metal5 via5 metal6
 + CUTSPACING 320 320
 + ENCLOSURE 60 260 60 260
 + ROWCOL 3 3
 ;
- Via1Array-0_1
 + VIARULE Via1Array-0
 + CUTSIZE 140 140
 + LAYERS metal1 via1 metal2
 + CUTSPACING 160 160
 + ENCLOSURE 130 100 130 100
 + ROWCOL 1 5
 ;
- Via2Array-0_1
 + VIARULE Via2Array-0
 + CUTSIZE 140 140
 + LAYERS metal2 via2 metal3
 + CUTSPACING 180 180
 + ENCLOSURE 90 100 90 100
 + ROWCOL 1 5
 ;
- Via3Array-0_1
 + VIARULE Via3Array-0
 + CUTSIZE 140 140
 + LAYERS metal3 via3 metal4
 + CUTSPACING 180 180
 + ENCLOSURE 90 100 90 100
 + ROWCOL 1 5
 ;
- Via4Array-0_1
 + VIARULE Via4Array-0
 + CUTSIZE 280 280
 + LAYERS metal4 via4 metal5
 + CUTSPACING 320 320
 + ENCLOSURE 60 30 60 30
 + ROWCOL 1 3
 ;
- Via5Array-0_3
 + VIARULE Via5Array-0
 + CUTSIZE 280 280
 + LAYERS metal5 via5 metal6
 + CUTSPACING 320 320
 + ENCLOSURE 60 30 60 30
 + ROWCOL 1 3
 ;
- Via1Array-1_1
 + VIARULE Via1Array-1
 + CUTSIZE 140 140
 + LAYERS metal1 via1 metal2
 + CUTSPACING 160 160
 + ENCLOSURE 30 100 30 100
 + ROWCOL 1 7
 ;
- Via2Array-0_2
 + VIARULE Via2Array-0
 + CUTSIZE 140 140
 + LAYERS metal2 via2 metal3
 + CUTSPACING 180 180
 + ENCLOSURE 130 100 130 100
 + ROWCOL 1 6
 ;
- Via3Array-0_2
 + VIARULE Via3Array-0
 + CUTSIZE 140 140
 + LAYERS metal3 via3 metal4
 + CUTSPACING 180 180
 + ENCLOSURE 130 100 130 100
 + ROWCOL 1 6
 ;
- Via4Array-0_2
 + VIARULE Via4Array-0
 + CUTSIZE 280 280
 + LAYERS metal4 via4 metal5
 + CUTSPACING 320 320
 + ENCLOSURE 260 30 260 30
 + ROWCOL 1 3
 ;
- Via5Array-0_4
 + VIARULE Via5Array-0
 + CUTSIZE 280 280
 + LAYERS metal5 via5 metal6
 + CUTSPACING 320 320
 + ENCLOSURE 260 30 260 30
 + ROWCOL 1 3
 ;
- Via1Array-1_2
 + VIARULE Via1Array-1
 + CUTSIZE 140 140
 + LAYERS metal1 via1 metal2
 + CUTSPACING 160 160
 + ENCLOSURE 25 100 25 100
 + ROWCOL 1 6
 + OFFSET -5 0 -5 0
 ;
- Via2Array-0_3
 + VIARULE Via2Array-0
 + CUTSIZE 140 140
 + LAYERS metal2 via2 metal3
 + CUTSPACING 180 180
 + ENCLOSURE 135 100 135 100
 + ROWCOL 1 5
 + OFFSET -5 0 -5 0
 ;
- Via3Array-0_3
 + VIARULE Via3Array-0
 + CUTSIZE 140 140
 + LAYERS metal3 via3 metal4
 + CUTSPACING 180 180
 + ENCLOSURE 160 100 160 100
 + ROWCOL 1 5
 ;
- Via4Array-0_3
 + VIARULE Via4Array-0
 + CUTSIZE 280 280
 + LAYERS metal4 via4 metal5
 + CUTSPACING 320 320
 + ENCLOSURE 130 30 130 30
 + ROWCOL 1 3
 ;
- Via5Array-0_5
 + VIARULE Via5Array-0
 + CUTSIZE 280 280
 + LAYERS metal5 via5 metal6
 + CUTSPACING 320 320
 + ENCLOSURE 130 30 130 30
 + ROWCOL 1 3
 ;
END VIAS

COMPONENTS 388 ;
- u_ao/g49 INV_X1 + PLACED ( 17480 60760 ) FS
 ;
- u_ao/g50 INV_X1 + PLACED ( 18240 21560 ) FS
 ;
- u_ao/g51 INV_X1 + PLACED ( 22800 29960 ) N
 ;
- u_ao/g52 INV_X1 + PLACED ( 63080 15960 ) FS
 ;
- u_ao/g53 INV_X1 + PLACED ( 30020 15960 ) FS
 ;
- u_ao/g54 INV_X1 + PLACED ( 18240 60760 ) FS
 ;
- u_ao/g55 INV_X1 + PLACED ( 17860 55160 ) FS
 ;
- u_ao/g56 INV_X1 + PLACED ( 18240 52360 ) N
 ;
- u_ao/g57 INV_X1 + PLACED ( 30780 15960 ) FS
 ;
- u_ao/g58 INV_X1 + PLACED ( 17860 24360 ) N
 ;
- u_ao/g59 INV_X1 + PLACED ( 23180 21560 ) FS
 ;
- u_ao/g60 INV_X1 + PLACED ( 63840 15960 ) FS
 ;
- u_ao/g61 INV_X1 + PLACED ( 55480 57960 ) N
 ;
- u_ao/g62 INV_X1 + PLACED ( 21280 57960 ) N
 ;
- u_ao/g63 INV_X1 + PLACED ( 31540 15960 ) FS
 ;
- u_ao/g64 INV_X1 + PLACED ( 59660 60760 ) FS
 ;
- u_cpu/g309__2398 AND2_X1 + PLACED ( 40660 24360 ) FN
 ;
- u_cpu/g310__5107 AND2_X1 + PLACED ( 40280 55160 ) FS
 ;
- u_cpu/g311__6260 AND2_X1 + PLACED ( 63460 55160 ) FS
 ;
- u_cpu/g312__4319 AND2_X1 + PLACED ( 42940 46760 ) N
 ;
- u_cpu/g313__8428 AND2_X1 + PLACED ( 33060 49560 ) FS
 ;
- u_cpu/g314__5526 AND2_X1 + PLACED ( 32680 46760 ) FN
 ;
- u_cpu/g315__6783 AND2_X1 + PLACED ( 28120 52360 ) N
 ;
- u_cpu/g316__3680 AND2_X1 + PLACED ( 21660 49560 ) FS
 ;
- u_cpu/g317__1617 AND2_X1 + PLACED ( 36860 52360 ) N
 ;
- u_cpu/g318__2802 AND2_X1 + PLACED ( 21660 46760 ) N
 ;
- u_cpu/g319__1705 AND2_X1 + PLACED ( 17860 41160 ) FN
 ;
- u_cpu/g320__5122 AND2_X1 + PLACED ( 22800 43960 ) FS
 ;
- u_cpu/g321__8246 AND2_X1 + PLACED ( 27740 46760 ) FN
 ;
- u_cpu/g322__7098 AND2_X1 + PLACED ( 34960 43960 ) S
 ;
- u_cpu/g323__6131 AND2_X1 + PLACED ( 40280 41160 ) FN
 ;
- u_cpu/g324__1881 AND2_X1 + PLACED ( 45600 43960 ) S
 ;
- u_cpu/g325__5115 AND2_X1 + PLACED ( 44080 38360 ) FS
 ;
- u_cpu/g326__7482 AND2_X1 + PLACED ( 46360 29960 ) FN
 ;
- u_cpu/g327__4733 AND2_X1 + PLACED ( 41800 27160 ) FS
 ;
- u_cpu/g328__6161 AND2_X1 + PLACED ( 39140 32760 ) FS
 ;
- u_cpu/g329__9315 AND2_X1 + PLACED ( 30400 32760 ) FS
 ;
- u_cpu/g330__9945 AND2_X1 + PLACED ( 30400 41160 ) N
 ;
- u_cpu/g331__2883 AND2_X1 + PLACED ( 25080 32760 ) FS
 ;
- u_cpu/g332__2346 AND2_X1 + PLACED ( 19380 38360 ) FS
 ;
- u_cpu/g333__1666 AND2_X1 + PLACED ( 17860 32760 ) FS
 ;
- u_cpu/g334__7410 AND2_X1 + PLACED ( 21660 24360 ) FN
 ;
- u_cpu/g335__6417 AND2_X1 + PLACED ( 26600 29960 ) FN
 ;
- u_cpu/g336__5477 AND2_X1 + PLACED ( 30780 29960 ) N
 ;
- u_cpu/g337__2398 AND2_X1 + PLACED ( 36480 27160 ) S
 ;
- u_cpu/g338__5107 AND2_X1 + PLACED ( 31920 24360 ) FN
 ;
- u_cpu/g339__6260 AND2_X1 + PLACED ( 36480 18760 ) FN
 ;
- u_cpu/g340__4319 AND2_X1 + PLACED ( 46360 21560 ) S
 ;
- u_cpu/g341 BUF_X1 + PLACED ( 63840 21560 ) FS
 ;
- u_dsp/g162__8428 AND2_X1 + PLACED ( 45600 24360 ) FN
 ;
- u_dsp/g164__5526 AND2_X1 + PLACED ( 58520 52360 ) FN
 ;
- u_dsp/g166__6783 AND2_X1 + PLACED ( 45600 49560 ) S
 ;
- u_dsp/g168__3680 AND2_X1 + PLACED ( 47500 46760 ) N
 ;
- u_dsp/g170__1617 AND2_X1 + PLACED ( 37620 46760 ) N
 ;
- u_dsp/g172__2802 AND2_X1 + PLACED ( 28880 49560 ) FS
 ;
- u_dsp/g174__1705 AND2_X1 + PLACED ( 25460 49560 ) FS
 ;
- u_dsp/g176__5122 AND2_X1 + PLACED ( 40280 52360 ) FN
 ;
- u_dsp/g178__8246 AND2_X1 + PLACED ( 22800 52360 ) N
 ;
- u_dsp/g180__7098 AND2_X1 + PLACED ( 18240 43960 ) FS
 ;
- u_dsp/g182__6131 AND2_X1 + PLACED ( 23180 41160 ) FN
 ;
- u_dsp/g184__1881 AND2_X1 + PLACED ( 26980 43960 ) S
 ;
- u_dsp/g186__5115 AND2_X1 + PLACED ( 30400 43960 ) S
 ;
- u_dsp/g188__7482 AND2_X1 + PLACED ( 35720 41160 ) FN
 ;
- u_dsp/g190__4733 AND2_X1 + PLACED ( 39900 43960 ) FS
 ;
- u_dsp/g192__6161 AND2_X1 + PLACED ( 44840 41160 ) N
 ;
- u_dsp/g194__9315 AND2_X1 + PLACED ( 43700 32760 ) S
 ;
- u_dsp/g196__9945 AND2_X1 + PLACED ( 57380 29960 ) FN
 ;
- u_dsp/g198__2883 AND2_X1 + PLACED ( 40660 29960 ) N
 ;
- u_dsp/g200__2346 AND2_X1 + PLACED ( 34580 32760 ) FS
 ;
- u_dsp/g202__1666 AND2_X1 + PLACED ( 30780 35560 ) FN
 ;
- u_dsp/g204__7410 AND2_X1 + PLACED ( 27360 38360 ) FS
 ;
- u_dsp/g206__6417 AND2_X1 + PLACED ( 23940 38360 ) FS
 ;
- u_dsp/g208__5477 AND2_X1 + PLACED ( 19760 35560 ) FN
 ;
- u_dsp/g210__2398 AND2_X1 + PLACED ( 18240 27160 ) S
 ;
- u_dsp/g212__5107 AND2_X1 + PLACED ( 22040 27160 ) S
 ;
- u_dsp/g214__6260 AND2_X1 + PLACED ( 36100 29960 ) FN
 ;
- u_dsp/g216__4319 AND2_X1 + PLACED ( 28500 27160 ) FS
 ;
- u_dsp/g218__8428 AND2_X1 + PLACED ( 31920 27160 ) FS
 ;
- u_dsp/g220__5526 AND2_X1 + PLACED ( 35720 21560 ) S
 ;
- u_dsp/g222__6783 AND2_X1 + PLACED ( 42560 21560 ) S
 ;
- u_dsp/g224__3680 AND2_X1 + PLACED ( 58140 21560 ) S
 ;
- u_pwr_ctrl/g43 INV_X1 + PLACED ( 25840 27160 ) FS
 ;
- u_pwr_ctrl/g42 INV_X1 + PLACED ( 62700 24360 ) N
 ;
- u_pwr_ctrl/g41 INV_X1 + PLACED ( 17860 46760 ) FN
 ;
- u_pwr_ctrl/g39 INV_X1 + PLACED ( 59280 57960 ) FN
 ;
- u_pwr_ctrl/g45 CLKBUF_X1 + PLACED ( 39520 21560 ) S
 ;
- u_pwr_ctrl/g62__1617 NOR2_X1 + PLACED ( 26600 21560 ) FS
 ;
- u_pwr_ctrl/g63__2802 NOR2_X1 + PLACED ( 26220 24360 ) FN
 ;
- u_pwr_ctrl/g64__1705 NOR2_X1 + PLACED ( 31540 21560 ) FS
 ;
- u_pwr_ctrl/g65__5122 NOR2_X1 + PLACED ( 18240 18760 ) N
 ;
- cdn_loop_breaker CLKBUF_X1 + PLACED ( 45220 27160 ) FS
 ;
- FILL_1_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 15960 15960 ) FS
 ;
- FILL_1_2 FILLCELL_X4 + SOURCE DIST + PLACED ( 28120 15960 ) FS
 ;
- FILL_1_3 FILLCELL_X1 + SOURCE DIST + PLACED ( 29640 15960 ) FS
 ;
- FILL_1_4 FILLCELL_X32 + SOURCE DIST + PLACED ( 32300 15960 ) FS
 ;
- FILL_1_5 FILLCELL_X32 + SOURCE DIST + PLACED ( 44460 15960 ) FS
 ;
- FILL_1_6 FILLCELL_X16 + SOURCE DIST + PLACED ( 56620 15960 ) FS
 ;
- FILL_1_7 FILLCELL_X1 + SOURCE DIST + PLACED ( 62700 15960 ) FS
 ;
- FILL_1_8 FILLCELL_X4 + SOURCE DIST + PLACED ( 64600 15960 ) FS
 ;
- FILL_1_9 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 18760 ) N
 ;
- FILL_1_10 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 18760 ) N
 ;
- FILL_1_11 FILLCELL_X1 + SOURCE DIST + PLACED ( 17860 18760 ) N
 ;
- FILL_1_12 FILLCELL_X32 + SOURCE DIST + PLACED ( 19380 18760 ) N
 ;
- FILL_1_13 FILLCELL_X8 + SOURCE DIST + PLACED ( 31540 18760 ) N
 ;
- FILL_1_14 FILLCELL_X4 + SOURCE DIST + PLACED ( 34580 18760 ) N
 ;
- FILL_1_15 FILLCELL_X1 + SOURCE DIST + PLACED ( 36100 18760 ) N
 ;
- FILL_1_16 FILLCELL_X32 + SOURCE DIST + PLACED ( 38000 18760 ) N
 ;
- FILL_1_17 FILLCELL_X32 + SOURCE DIST + PLACED ( 50160 18760 ) N
 ;
- FILL_1_18 FILLCELL_X8 + SOURCE DIST + PLACED ( 62320 18760 ) N
 ;
- FILL_1_19 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 18760 ) N
 ;
- FILL_1_20 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 18760 ) N
 ;
- FILL_1_21 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 21560 ) FS
 ;
- FILL_1_22 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 21560 ) FS
 ;
- FILL_1_23 FILLCELL_X1 + SOURCE DIST + PLACED ( 17860 21560 ) FS
 ;
- FILL_1_24 FILLCELL_X8 + SOURCE DIST + PLACED ( 19000 21560 ) FS
 ;
- FILL_1_25 FILLCELL_X1 + SOURCE DIST + PLACED ( 22040 21560 ) FS
 ;
- FILL_1_26 FILLCELL_X1 + SOURCE DIST + PLACED ( 22420 21560 ) FS
 ;
- FILL_1_27 FILLCELL_X1 + SOURCE DIST + PLACED ( 22800 21560 ) FS
 ;
- FILL_1_28 FILLCELL_X4 + SOURCE DIST + PLACED ( 23940 21560 ) FS
 ;
- FILL_1_29 FILLCELL_X1 + SOURCE DIST + PLACED ( 25460 21560 ) FS
 ;
- FILL_1_30 FILLCELL_X1 + SOURCE DIST + PLACED ( 25840 21560 ) FS
 ;
- FILL_1_31 FILLCELL_X1 + SOURCE DIST + PLACED ( 26220 21560 ) FS
 ;
- FILL_1_32 FILLCELL_X8 + SOURCE DIST + PLACED ( 27740 21560 ) FS
 ;
- FILL_1_33 FILLCELL_X1 + SOURCE DIST + PLACED ( 30780 21560 ) FS
 ;
- FILL_1_34 FILLCELL_X1 + SOURCE DIST + PLACED ( 31160 21560 ) FS
 ;
- FILL_1_35 FILLCELL_X8 + SOURCE DIST + PLACED ( 32680 21560 ) FS
 ;
- FILL_1_36 FILLCELL_X4 + SOURCE DIST + PLACED ( 37240 21560 ) FS
 ;
- FILL_1_37 FILLCELL_X1 + SOURCE DIST + PLACED ( 38760 21560 ) FS
 ;
- FILL_1_38 FILLCELL_X1 + SOURCE DIST + PLACED ( 39140 21560 ) FS
 ;
- FILL_1_39 FILLCELL_X4 + SOURCE DIST + PLACED ( 40660 21560 ) FS
 ;
- FILL_1_40 FILLCELL_X1 + SOURCE DIST + PLACED ( 42180 21560 ) FS
 ;
- FILL_1_41 FILLCELL_X4 + SOURCE DIST + PLACED ( 44080 21560 ) FS
 ;
- FILL_1_42 FILLCELL_X1 + SOURCE DIST + PLACED ( 45600 21560 ) FS
 ;
- FILL_1_43 FILLCELL_X1 + SOURCE DIST + PLACED ( 45980 21560 ) FS
 ;
- FILL_1_44 FILLCELL_X16 + SOURCE DIST + PLACED ( 47880 21560 ) FS
 ;
- FILL_1_45 FILLCELL_X8 + SOURCE DIST + PLACED ( 53960 21560 ) FS
 ;
- FILL_1_46 FILLCELL_X1 + SOURCE DIST + PLACED ( 57000 21560 ) FS
 ;
- FILL_1_47 FILLCELL_X1 + SOURCE DIST + PLACED ( 57380 21560 ) FS
 ;
- FILL_1_48 FILLCELL_X1 + SOURCE DIST + PLACED ( 57760 21560 ) FS
 ;
- FILL_1_49 FILLCELL_X8 + SOURCE DIST + PLACED ( 59660 21560 ) FS
 ;
- FILL_1_50 FILLCELL_X1 + SOURCE DIST + PLACED ( 62700 21560 ) FS
 ;
- FILL_1_51 FILLCELL_X1 + SOURCE DIST + PLACED ( 63080 21560 ) FS
 ;
- FILL_1_52 FILLCELL_X1 + SOURCE DIST + PLACED ( 63460 21560 ) FS
 ;
- FILL_1_53 FILLCELL_X1 + SOURCE DIST + PLACED ( 64980 21560 ) FS
 ;
- FILL_1_54 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 21560 ) FS
 ;
- FILL_1_55 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 21560 ) FS
 ;
- FILL_1_56 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 24360 ) N
 ;
- FILL_1_57 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 24360 ) N
 ;
- FILL_1_58 FILLCELL_X8 + SOURCE DIST + PLACED ( 18620 24360 ) N
 ;
- FILL_1_59 FILLCELL_X8 + SOURCE DIST + PLACED ( 23180 24360 ) N
 ;
- FILL_1_60 FILLCELL_X8 + SOURCE DIST + PLACED ( 27360 24360 ) N
 ;
- FILL_1_61 FILLCELL_X4 + SOURCE DIST + PLACED ( 30400 24360 ) N
 ;
- FILL_1_62 FILLCELL_X16 + SOURCE DIST + PLACED ( 33440 24360 ) N
 ;
- FILL_1_63 FILLCELL_X1 + SOURCE DIST + PLACED ( 39520 24360 ) N
 ;
- FILL_1_64 FILLCELL_X1 + SOURCE DIST + PLACED ( 39900 24360 ) N
 ;
- FILL_1_65 FILLCELL_X1 + SOURCE DIST + PLACED ( 40280 24360 ) N
 ;
- FILL_1_66 FILLCELL_X8 + SOURCE DIST + PLACED ( 42180 24360 ) N
 ;
- FILL_1_67 FILLCELL_X1 + SOURCE DIST + PLACED ( 45220 24360 ) N
 ;
- FILL_1_68 FILLCELL_X32 + SOURCE DIST + PLACED ( 47120 24360 ) N
 ;
- FILL_1_69 FILLCELL_X8 + SOURCE DIST + PLACED ( 59280 24360 ) N
 ;
- FILL_1_70 FILLCELL_X1 + SOURCE DIST + PLACED ( 62320 24360 ) N
 ;
- FILL_1_71 FILLCELL_X4 + SOURCE DIST + PLACED ( 63460 24360 ) N
 ;
- FILL_1_72 FILLCELL_X1 + SOURCE DIST + PLACED ( 64980 24360 ) N
 ;
- FILL_1_73 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 24360 ) N
 ;
- FILL_1_74 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 24360 ) N
 ;
- FILL_1_75 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 27160 ) FS
 ;
- FILL_1_76 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 27160 ) FS
 ;
- FILL_1_77 FILLCELL_X1 + SOURCE DIST + PLACED ( 17860 27160 ) FS
 ;
- FILL_1_78 FILLCELL_X4 + SOURCE DIST + PLACED ( 19760 27160 ) FS
 ;
- FILL_1_79 FILLCELL_X1 + SOURCE DIST + PLACED ( 21280 27160 ) FS
 ;
- FILL_1_80 FILLCELL_X1 + SOURCE DIST + PLACED ( 21660 27160 ) FS
 ;
- FILL_1_81 FILLCELL_X4 + SOURCE DIST + PLACED ( 23560 27160 ) FS
 ;
- FILL_1_82 FILLCELL_X1 + SOURCE DIST + PLACED ( 25080 27160 ) FS
 ;
- FILL_1_83 FILLCELL_X1 + SOURCE DIST + PLACED ( 25460 27160 ) FS
 ;
- FILL_1_84 FILLCELL_X4 + SOURCE DIST + PLACED ( 26600 27160 ) FS
 ;
- FILL_1_85 FILLCELL_X1 + SOURCE DIST + PLACED ( 28120 27160 ) FS
 ;
- FILL_1_86 FILLCELL_X4 + SOURCE DIST + PLACED ( 30020 27160 ) FS
 ;
- FILL_1_87 FILLCELL_X1 + SOURCE DIST + PLACED ( 31540 27160 ) FS
 ;
- FILL_1_88 FILLCELL_X8 + SOURCE DIST + PLACED ( 33440 27160 ) FS
 ;
- FILL_1_89 FILLCELL_X8 + SOURCE DIST + PLACED ( 38000 27160 ) FS
 ;
- FILL_1_90 FILLCELL_X1 + SOURCE DIST + PLACED ( 41040 27160 ) FS
 ;
- FILL_1_91 FILLCELL_X1 + SOURCE DIST + PLACED ( 41420 27160 ) FS
 ;
- FILL_1_92 FILLCELL_X4 + SOURCE DIST + PLACED ( 43320 27160 ) FS
 ;
- FILL_1_93 FILLCELL_X1 + SOURCE DIST + PLACED ( 44840 27160 ) FS
 ;
- FILL_1_94 FILLCELL_X32 + SOURCE DIST + PLACED ( 46360 27160 ) FS
 ;
- FILL_1_95 FILLCELL_X16 + SOURCE DIST + PLACED ( 58520 27160 ) FS
 ;
- FILL_1_96 FILLCELL_X4 + SOURCE DIST + PLACED ( 64600 27160 ) FS
 ;
- FILL_1_97 FILLCELL_X16 + SOURCE DIST + PLACED ( 15960 29960 ) N
 ;
- FILL_1_98 FILLCELL_X1 + SOURCE DIST + PLACED ( 22040 29960 ) N
 ;
- FILL_1_99 FILLCELL_X1 + SOURCE DIST + PLACED ( 22420 29960 ) N
 ;
- FILL_1_100 FILLCELL_X8 + SOURCE DIST + PLACED ( 23560 29960 ) N
 ;
- FILL_1_101 FILLCELL_X4 + SOURCE DIST + PLACED ( 28120 29960 ) N
 ;
- FILL_1_102 FILLCELL_X1 + SOURCE DIST + PLACED ( 29640 29960 ) N
 ;
- FILL_1_103 FILLCELL_X1 + SOURCE DIST + PLACED ( 30020 29960 ) N
 ;
- FILL_1_104 FILLCELL_X1 + SOURCE DIST + PLACED ( 30400 29960 ) N
 ;
- FILL_1_105 FILLCELL_X8 + SOURCE DIST + PLACED ( 32300 29960 ) N
 ;
- FILL_1_106 FILLCELL_X1 + SOURCE DIST + PLACED ( 35340 29960 ) N
 ;
- FILL_1_107 FILLCELL_X1 + SOURCE DIST + PLACED ( 35720 29960 ) N
 ;
- FILL_1_108 FILLCELL_X8 + SOURCE DIST + PLACED ( 37620 29960 ) N
 ;
- FILL_1_109 FILLCELL_X8 + SOURCE DIST + PLACED ( 42180 29960 ) N
 ;
- FILL_1_110 FILLCELL_X1 + SOURCE DIST + PLACED ( 45220 29960 ) N
 ;
- FILL_1_111 FILLCELL_X1 + SOURCE DIST + PLACED ( 45600 29960 ) N
 ;
- FILL_1_112 FILLCELL_X1 + SOURCE DIST + PLACED ( 45980 29960 ) N
 ;
- FILL_1_113 FILLCELL_X16 + SOURCE DIST + PLACED ( 47880 29960 ) N
 ;
- FILL_1_114 FILLCELL_X8 + SOURCE DIST + PLACED ( 53960 29960 ) N
 ;
- FILL_1_115 FILLCELL_X1 + SOURCE DIST + PLACED ( 57000 29960 ) N
 ;
- FILL_1_116 FILLCELL_X16 + SOURCE DIST + PLACED ( 58900 29960 ) N
 ;
- FILL_1_117 FILLCELL_X1 + SOURCE DIST + PLACED ( 64980 29960 ) N
 ;
- FILL_1_118 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 29960 ) N
 ;
- FILL_1_119 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 29960 ) N
 ;
- FILL_1_120 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 32760 ) FS
 ;
- FILL_1_121 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 32760 ) FS
 ;
- FILL_1_122 FILLCELL_X8 + SOURCE DIST + PLACED ( 19380 32760 ) FS
 ;
- FILL_1_123 FILLCELL_X4 + SOURCE DIST + PLACED ( 22420 32760 ) FS
 ;
- FILL_1_124 FILLCELL_X1 + SOURCE DIST + PLACED ( 23940 32760 ) FS
 ;
- FILL_1_125 FILLCELL_X1 + SOURCE DIST + PLACED ( 24320 32760 ) FS
 ;
- FILL_1_126 FILLCELL_X1 + SOURCE DIST + PLACED ( 24700 32760 ) FS
 ;
- FILL_1_127 FILLCELL_X8 + SOURCE DIST + PLACED ( 26600 32760 ) FS
 ;
- FILL_1_128 FILLCELL_X1 + SOURCE DIST + PLACED ( 29640 32760 ) FS
 ;
- FILL_1_129 FILLCELL_X1 + SOURCE DIST + PLACED ( 30020 32760 ) FS
 ;
- FILL_1_130 FILLCELL_X4 + SOURCE DIST + PLACED ( 31920 32760 ) FS
 ;
- FILL_1_131 FILLCELL_X1 + SOURCE DIST + PLACED ( 33440 32760 ) FS
 ;
- FILL_1_132 FILLCELL_X1 + SOURCE DIST + PLACED ( 33820 32760 ) FS
 ;
- FILL_1_133 FILLCELL_X1 + SOURCE DIST + PLACED ( 34200 32760 ) FS
 ;
- FILL_1_134 FILLCELL_X8 + SOURCE DIST + PLACED ( 36100 32760 ) FS
 ;
- FILL_1_135 FILLCELL_X8 + SOURCE DIST + PLACED ( 40660 32760 ) FS
 ;
- FILL_1_136 FILLCELL_X32 + SOURCE DIST + PLACED ( 45220 32760 ) FS
 ;
- FILL_1_137 FILLCELL_X16 + SOURCE DIST + PLACED ( 57380 32760 ) FS
 ;
- FILL_1_138 FILLCELL_X4 + SOURCE DIST + PLACED ( 63460 32760 ) FS
 ;
- FILL_1_139 FILLCELL_X1 + SOURCE DIST + PLACED ( 64980 32760 ) FS
 ;
- FILL_1_140 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 32760 ) FS
 ;
- FILL_1_141 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 32760 ) FS
 ;
- FILL_1_142 FILLCELL_X8 + SOURCE DIST + PLACED ( 15960 35560 ) N
 ;
- FILL_1_143 FILLCELL_X1 + SOURCE DIST + PLACED ( 19000 35560 ) N
 ;
- FILL_1_144 FILLCELL_X1 + SOURCE DIST + PLACED ( 19380 35560 ) N
 ;
- FILL_1_145 FILLCELL_X16 + SOURCE DIST + PLACED ( 21280 35560 ) N
 ;
- FILL_1_146 FILLCELL_X8 + SOURCE DIST + PLACED ( 27360 35560 ) N
 ;
- FILL_1_147 FILLCELL_X1 + SOURCE DIST + PLACED ( 30400 35560 ) N
 ;
- FILL_1_148 FILLCELL_X32 + SOURCE DIST + PLACED ( 32300 35560 ) N
 ;
- FILL_1_149 FILLCELL_X32 + SOURCE DIST + PLACED ( 44460 35560 ) N
 ;
- FILL_1_150 FILLCELL_X16 + SOURCE DIST + PLACED ( 56620 35560 ) N
 ;
- FILL_1_151 FILLCELL_X8 + SOURCE DIST + PLACED ( 62700 35560 ) N
 ;
- FILL_1_152 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 35560 ) N
 ;
- FILL_1_153 FILLCELL_X8 + SOURCE DIST + PLACED ( 15960 38360 ) FS
 ;
- FILL_1_154 FILLCELL_X1 + SOURCE DIST + PLACED ( 19000 38360 ) FS
 ;
- FILL_1_155 FILLCELL_X8 + SOURCE DIST + PLACED ( 20900 38360 ) FS
 ;
- FILL_1_156 FILLCELL_X4 + SOURCE DIST + PLACED ( 25460 38360 ) FS
 ;
- FILL_1_157 FILLCELL_X1 + SOURCE DIST + PLACED ( 26980 38360 ) FS
 ;
- FILL_1_158 FILLCELL_X32 + SOURCE DIST + PLACED ( 28880 38360 ) FS
 ;
- FILL_1_159 FILLCELL_X8 + SOURCE DIST + PLACED ( 41040 38360 ) FS
 ;
- FILL_1_160 FILLCELL_X32 + SOURCE DIST + PLACED ( 45600 38360 ) FS
 ;
- FILL_1_161 FILLCELL_X16 + SOURCE DIST + PLACED ( 57760 38360 ) FS
 ;
- FILL_1_162 FILLCELL_X4 + SOURCE DIST + PLACED ( 63840 38360 ) FS
 ;
- FILL_1_163 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 38360 ) FS
 ;
- FILL_1_164 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 38360 ) FS
 ;
- FILL_1_165 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 41160 ) N
 ;
- FILL_1_166 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 41160 ) N
 ;
- FILL_1_167 FILLCELL_X8 + SOURCE DIST + PLACED ( 19380 41160 ) N
 ;
- FILL_1_168 FILLCELL_X1 + SOURCE DIST + PLACED ( 22420 41160 ) N
 ;
- FILL_1_169 FILLCELL_X1 + SOURCE DIST + PLACED ( 22800 41160 ) N
 ;
- FILL_1_170 FILLCELL_X8 + SOURCE DIST + PLACED ( 24700 41160 ) N
 ;
- FILL_1_171 FILLCELL_X4 + SOURCE DIST + PLACED ( 27740 41160 ) N
 ;
- FILL_1_172 FILLCELL_X1 + SOURCE DIST + PLACED ( 29260 41160 ) N
 ;
- FILL_1_173 FILLCELL_X1 + SOURCE DIST + PLACED ( 29640 41160 ) N
 ;
- FILL_1_174 FILLCELL_X1 + SOURCE DIST + PLACED ( 30020 41160 ) N
 ;
- FILL_1_175 FILLCELL_X8 + SOURCE DIST + PLACED ( 31920 41160 ) N
 ;
- FILL_1_176 FILLCELL_X1 + SOURCE DIST + PLACED ( 34960 41160 ) N
 ;
- FILL_1_177 FILLCELL_X1 + SOURCE DIST + PLACED ( 35340 41160 ) N
 ;
- FILL_1_178 FILLCELL_X8 + SOURCE DIST + PLACED ( 37240 41160 ) N
 ;
- FILL_1_179 FILLCELL_X8 + SOURCE DIST + PLACED ( 41800 41160 ) N
 ;
- FILL_1_180 FILLCELL_X32 + SOURCE DIST + PLACED ( 46360 41160 ) N
 ;
- FILL_1_181 FILLCELL_X16 + SOURCE DIST + PLACED ( 58520 41160 ) N
 ;
- FILL_1_182 FILLCELL_X4 + SOURCE DIST + PLACED ( 64600 41160 ) N
 ;
- FILL_1_183 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 43960 ) FS
 ;
- FILL_1_184 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 43960 ) FS
 ;
- FILL_1_185 FILLCELL_X1 + SOURCE DIST + PLACED ( 17860 43960 ) FS
 ;
- FILL_1_186 FILLCELL_X8 + SOURCE DIST + PLACED ( 19760 43960 ) FS
 ;
- FILL_1_187 FILLCELL_X4 + SOURCE DIST + PLACED ( 24320 43960 ) FS
 ;
- FILL_1_188 FILLCELL_X1 + SOURCE DIST + PLACED ( 25840 43960 ) FS
 ;
- FILL_1_189 FILLCELL_X1 + SOURCE DIST + PLACED ( 26220 43960 ) FS
 ;
- FILL_1_190 FILLCELL_X1 + SOURCE DIST + PLACED ( 26600 43960 ) FS
 ;
- FILL_1_191 FILLCELL_X4 + SOURCE DIST + PLACED ( 28500 43960 ) FS
 ;
- FILL_1_192 FILLCELL_X1 + SOURCE DIST + PLACED ( 30020 43960 ) FS
 ;
- FILL_1_193 FILLCELL_X8 + SOURCE DIST + PLACED ( 31920 43960 ) FS
 ;
- FILL_1_194 FILLCELL_X8 + SOURCE DIST + PLACED ( 36480 43960 ) FS
 ;
- FILL_1_195 FILLCELL_X1 + SOURCE DIST + PLACED ( 39520 43960 ) FS
 ;
- FILL_1_196 FILLCELL_X8 + SOURCE DIST + PLACED ( 41420 43960 ) FS
 ;
- FILL_1_197 FILLCELL_X1 + SOURCE DIST + PLACED ( 44460 43960 ) FS
 ;
- FILL_1_198 FILLCELL_X1 + SOURCE DIST + PLACED ( 44840 43960 ) FS
 ;
- FILL_1_199 FILLCELL_X1 + SOURCE DIST + PLACED ( 45220 43960 ) FS
 ;
- FILL_1_200 FILLCELL_X32 + SOURCE DIST + PLACED ( 47120 43960 ) FS
 ;
- FILL_1_201 FILLCELL_X16 + SOURCE DIST + PLACED ( 59280 43960 ) FS
 ;
- FILL_1_202 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 43960 ) FS
 ;
- FILL_1_203 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 43960 ) FS
 ;
- FILL_1_204 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 46760 ) N
 ;
- FILL_1_205 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 46760 ) N
 ;
- FILL_1_206 FILLCELL_X8 + SOURCE DIST + PLACED ( 18620 46760 ) N
 ;
- FILL_1_207 FILLCELL_X8 + SOURCE DIST + PLACED ( 23180 46760 ) N
 ;
- FILL_1_208 FILLCELL_X4 + SOURCE DIST + PLACED ( 26220 46760 ) N
 ;
- FILL_1_209 FILLCELL_X8 + SOURCE DIST + PLACED ( 29260 46760 ) N
 ;
- FILL_1_210 FILLCELL_X1 + SOURCE DIST + PLACED ( 32300 46760 ) N
 ;
- FILL_1_211 FILLCELL_X8 + SOURCE DIST + PLACED ( 34200 46760 ) N
 ;
- FILL_1_212 FILLCELL_X1 + SOURCE DIST + PLACED ( 37240 46760 ) N
 ;
- FILL_1_213 FILLCELL_X8 + SOURCE DIST + PLACED ( 39140 46760 ) N
 ;
- FILL_1_214 FILLCELL_X1 + SOURCE DIST + PLACED ( 42180 46760 ) N
 ;
- FILL_1_215 FILLCELL_X1 + SOURCE DIST + PLACED ( 42560 46760 ) N
 ;
- FILL_1_216 FILLCELL_X8 + SOURCE DIST + PLACED ( 44460 46760 ) N
 ;
- FILL_1_217 FILLCELL_X32 + SOURCE DIST + PLACED ( 49020 46760 ) N
 ;
- FILL_1_218 FILLCELL_X8 + SOURCE DIST + PLACED ( 61180 46760 ) N
 ;
- FILL_1_219 FILLCELL_X4 + SOURCE DIST + PLACED ( 64220 46760 ) N
 ;
- FILL_1_220 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 46760 ) N
 ;
- FILL_1_221 FILLCELL_X8 + SOURCE DIST + PLACED ( 15960 49560 ) FS
 ;
- FILL_1_222 FILLCELL_X4 + SOURCE DIST + PLACED ( 19000 49560 ) FS
 ;
- FILL_1_223 FILLCELL_X1 + SOURCE DIST + PLACED ( 20520 49560 ) FS
 ;
- FILL_1_224 FILLCELL_X1 + SOURCE DIST + PLACED ( 20900 49560 ) FS
 ;
- FILL_1_225 FILLCELL_X1 + SOURCE DIST + PLACED ( 21280 49560 ) FS
 ;
- FILL_1_226 FILLCELL_X4 + SOURCE DIST + PLACED ( 23180 49560 ) FS
 ;
- FILL_1_227 FILLCELL_X1 + SOURCE DIST + PLACED ( 24700 49560 ) FS
 ;
- FILL_1_228 FILLCELL_X1 + SOURCE DIST + PLACED ( 25080 49560 ) FS
 ;
- FILL_1_229 FILLCELL_X4 + SOURCE DIST + PLACED ( 26980 49560 ) FS
 ;
- FILL_1_230 FILLCELL_X1 + SOURCE DIST + PLACED ( 28500 49560 ) FS
 ;
- FILL_1_231 FILLCELL_X4 + SOURCE DIST + PLACED ( 30400 49560 ) FS
 ;
- FILL_1_232 FILLCELL_X1 + SOURCE DIST + PLACED ( 31920 49560 ) FS
 ;
- FILL_1_233 FILLCELL_X1 + SOURCE DIST + PLACED ( 32300 49560 ) FS
 ;
- FILL_1_234 FILLCELL_X1 + SOURCE DIST + PLACED ( 32680 49560 ) FS
 ;
- FILL_1_235 FILLCELL_X16 + SOURCE DIST + PLACED ( 34580 49560 ) FS
 ;
- FILL_1_236 FILLCELL_X8 + SOURCE DIST + PLACED ( 40660 49560 ) FS
 ;
- FILL_1_237 FILLCELL_X4 + SOURCE DIST + PLACED ( 43700 49560 ) FS
 ;
- FILL_1_238 FILLCELL_X1 + SOURCE DIST + PLACED ( 45220 49560 ) FS
 ;
- FILL_1_239 FILLCELL_X32 + SOURCE DIST + PLACED ( 47120 49560 ) FS
 ;
- FILL_1_240 FILLCELL_X16 + SOURCE DIST + PLACED ( 59280 49560 ) FS
 ;
- FILL_1_241 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 49560 ) FS
 ;
- FILL_1_242 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 49560 ) FS
 ;
- FILL_1_243 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 52360 ) N
 ;
- FILL_1_244 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 52360 ) N
 ;
- FILL_1_245 FILLCELL_X1 + SOURCE DIST + PLACED ( 17860 52360 ) N
 ;
- FILL_1_246 FILLCELL_X8 + SOURCE DIST + PLACED ( 19000 52360 ) N
 ;
- FILL_1_247 FILLCELL_X1 + SOURCE DIST + PLACED ( 22040 52360 ) N
 ;
- FILL_1_248 FILLCELL_X1 + SOURCE DIST + PLACED ( 22420 52360 ) N
 ;
- FILL_1_249 FILLCELL_X8 + SOURCE DIST + PLACED ( 24320 52360 ) N
 ;
- FILL_1_250 FILLCELL_X1 + SOURCE DIST + PLACED ( 27360 52360 ) N
 ;
- FILL_1_251 FILLCELL_X1 + SOURCE DIST + PLACED ( 27740 52360 ) N
 ;
- FILL_1_252 FILLCELL_X16 + SOURCE DIST + PLACED ( 29640 52360 ) N
 ;
- FILL_1_253 FILLCELL_X1 + SOURCE DIST + PLACED ( 35720 52360 ) N
 ;
- FILL_1_254 FILLCELL_X1 + SOURCE DIST + PLACED ( 36100 52360 ) N
 ;
- FILL_1_255 FILLCELL_X1 + SOURCE DIST + PLACED ( 36480 52360 ) N
 ;
- FILL_1_256 FILLCELL_X4 + SOURCE DIST + PLACED ( 38380 52360 ) N
 ;
- FILL_1_257 FILLCELL_X1 + SOURCE DIST + PLACED ( 39900 52360 ) N
 ;
- FILL_1_258 FILLCELL_X32 + SOURCE DIST + PLACED ( 41800 52360 ) N
 ;
- FILL_1_259 FILLCELL_X8 + SOURCE DIST + PLACED ( 53960 52360 ) N
 ;
- FILL_1_260 FILLCELL_X4 + SOURCE DIST + PLACED ( 57000 52360 ) N
 ;
- FILL_1_261 FILLCELL_X16 + SOURCE DIST + PLACED ( 60040 52360 ) N
 ;
- FILL_1_262 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 55160 ) FS
 ;
- FILL_1_263 FILLCELL_X1 + SOURCE DIST + PLACED ( 17480 55160 ) FS
 ;
- FILL_1_264 FILLCELL_X32 + SOURCE DIST + PLACED ( 18620 55160 ) FS
 ;
- FILL_1_265 FILLCELL_X16 + SOURCE DIST + PLACED ( 30780 55160 ) FS
 ;
- FILL_1_266 FILLCELL_X8 + SOURCE DIST + PLACED ( 36860 55160 ) FS
 ;
- FILL_1_267 FILLCELL_X1 + SOURCE DIST + PLACED ( 39900 55160 ) FS
 ;
- FILL_1_268 FILLCELL_X32 + SOURCE DIST + PLACED ( 41800 55160 ) FS
 ;
- FILL_1_269 FILLCELL_X16 + SOURCE DIST + PLACED ( 53960 55160 ) FS
 ;
- FILL_1_270 FILLCELL_X8 + SOURCE DIST + PLACED ( 60040 55160 ) FS
 ;
- FILL_1_271 FILLCELL_X1 + SOURCE DIST + PLACED ( 63080 55160 ) FS
 ;
- FILL_1_272 FILLCELL_X1 + SOURCE DIST + PLACED ( 64980 55160 ) FS
 ;
- FILL_1_273 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 55160 ) FS
 ;
- FILL_1_274 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 55160 ) FS
 ;
- FILL_1_275 FILLCELL_X8 + SOURCE DIST + PLACED ( 15960 57960 ) N
 ;
- FILL_1_276 FILLCELL_X4 + SOURCE DIST + PLACED ( 19000 57960 ) N
 ;
- FILL_1_277 FILLCELL_X1 + SOURCE DIST + PLACED ( 20520 57960 ) N
 ;
- FILL_1_278 FILLCELL_X1 + SOURCE DIST + PLACED ( 20900 57960 ) N
 ;
- FILL_1_279 FILLCELL_X32 + SOURCE DIST + PLACED ( 22040 57960 ) N
 ;
- FILL_1_280 FILLCELL_X32 + SOURCE DIST + PLACED ( 34200 57960 ) N
 ;
- FILL_1_281 FILLCELL_X16 + SOURCE DIST + PLACED ( 46360 57960 ) N
 ;
- FILL_1_282 FILLCELL_X8 + SOURCE DIST + PLACED ( 52440 57960 ) N
 ;
- FILL_1_283 FILLCELL_X8 + SOURCE DIST + PLACED ( 56240 57960 ) N
 ;
- FILL_1_284 FILLCELL_X16 + SOURCE DIST + PLACED ( 60040 57960 ) N
 ;
- FILL_1_285 FILLCELL_X4 + SOURCE DIST + PLACED ( 15960 60760 ) FS
 ;
- FILL_1_286 FILLCELL_X32 + SOURCE DIST + PLACED ( 19000 60760 ) FS
 ;
- FILL_1_287 FILLCELL_X32 + SOURCE DIST + PLACED ( 31160 60760 ) FS
 ;
- FILL_1_288 FILLCELL_X32 + SOURCE DIST + PLACED ( 43320 60760 ) FS
 ;
- FILL_1_289 FILLCELL_X8 + SOURCE DIST + PLACED ( 55480 60760 ) FS
 ;
- FILL_1_290 FILLCELL_X1 + SOURCE DIST + PLACED ( 58520 60760 ) FS
 ;
- FILL_1_291 FILLCELL_X1 + SOURCE DIST + PLACED ( 58900 60760 ) FS
 ;
- FILL_1_292 FILLCELL_X1 + SOURCE DIST + PLACED ( 59280 60760 ) FS
 ;
- FILL_1_293 FILLCELL_X8 + SOURCE DIST + PLACED ( 60420 60760 ) FS
 ;
- FILL_1_294 FILLCELL_X4 + SOURCE DIST + PLACED ( 63460 60760 ) FS
 ;
- FILL_1_295 FILLCELL_X1 + SOURCE DIST + PLACED ( 64980 60760 ) FS
 ;
- FILL_1_296 FILLCELL_X1 + SOURCE DIST + PLACED ( 65360 60760 ) FS
 ;
- FILL_1_297 FILLCELL_X1 + SOURCE DIST + PLACED ( 65740 60760 ) FS
 ;
END COMPONENTS

PINS 174 ;
- clk_main + NET clk_main + DIRECTION INPUT + USE SIGNAL
 ;
- clk_32k + NET clk_32k + DIRECTION INPUT + USE SIGNAL
 ;
- rst_n + NET rst_n + DIRECTION INPUT + USE SIGNAL
 ;
- pwr_cpu_on + NET mem_re + DIRECTION INPUT + USE SIGNAL
 ;
- pwr_dsp_on + NET pwr_dsp_on + DIRECTION INPUT + USE SIGNAL
 ;
- sleep_mode + NET sleep_mode + DIRECTION INPUT + USE SIGNAL
 ;
- cpu_iso_en + NET cpu_iso_en + DIRECTION OUTPUT + USE SIGNAL
 ;
- dsp_iso_en + NET dsp_iso_en + DIRECTION OUTPUT + USE SIGNAL
 ;
- cpu_save + NET cpu_save + DIRECTION OUTPUT + USE SIGNAL
 ;
- cpu_restore + NET cpu_restore + DIRECTION OUTPUT + USE SIGNAL
 ;
- dsp_save + NET dsp_save + DIRECTION OUTPUT + USE SIGNAL
 ;
- dsp_restore + NET dsp_restore + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_in[31] + NET gpio_in[31] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[30] + NET gpio_in[30] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[29] + NET gpio_in[29] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[28] + NET gpio_in[28] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[27] + NET gpio_in[27] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[26] + NET gpio_in[26] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[25] + NET gpio_in[25] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[24] + NET gpio_in[24] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[23] + NET gpio_in[23] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[22] + NET gpio_in[22] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[21] + NET gpio_in[21] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[20] + NET gpio_in[20] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[19] + NET gpio_in[19] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[18] + NET gpio_in[18] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[17] + NET gpio_in[17] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[16] + NET gpio_in[16] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[15] + NET gpio_in[15] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[14] + NET gpio_in[14] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[13] + NET gpio_in[13] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[12] + NET gpio_in[12] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[11] + NET gpio_in[11] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[10] + NET gpio_in[10] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[9] + NET gpio_in[9] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[8] + NET gpio_in[8] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[7] + NET gpio_in[7] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[6] + NET gpio_in[6] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[5] + NET gpio_in[5] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[4] + NET gpio_in[4] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[3] + NET gpio_in[3] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[2] + NET gpio_in[2] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[1] + NET gpio_in[1] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_in[0] + NET gpio_in[0] + DIRECTION INPUT + USE SIGNAL
 ;
- gpio_out[31] + NET gpio_in[31] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[30] + NET gpio_out[30] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[29] + NET gpio_in[29] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[28] + NET gpio_out[28] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[27] + NET gpio_in[27] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[26] + NET gpio_out[26] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[25] + NET gpio_in[25] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[24] + NET gpio_out[24] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[23] + NET gpio_in[23] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[22] + NET gpio_out[22] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[21] + NET gpio_in[21] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[20] + NET gpio_out[20] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[19] + NET gpio_in[19] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[18] + NET gpio_out[18] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[17] + NET gpio_in[17] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[16] + NET gpio_out[16] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[15] + NET gpio_in[15] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[14] + NET gpio_out[14] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[13] + NET gpio_in[13] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[12] + NET gpio_out[12] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[11] + NET gpio_in[11] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[10] + NET gpio_out[10] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[9] + NET gpio_in[9] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[8] + NET gpio_out[8] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[7] + NET gpio_in[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[6] + NET gpio_out[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[5] + NET gpio_in[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[4] + NET gpio_out[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[3] + NET gpio_in[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[2] + NET gpio_out[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[1] + NET gpio_in[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- gpio_out[0] + NET gpio_out[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[31] + NET mem_addr[31] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[30] + NET mem_addr[30] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[29] + NET mem_addr[29] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[28] + NET mem_addr[28] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[27] + NET mem_addr[27] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[26] + NET mem_addr[26] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[25] + NET mem_addr[25] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[24] + NET mem_addr[24] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[23] + NET mem_addr[23] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[22] + NET mem_addr[22] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[21] + NET mem_addr[21] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[20] + NET mem_addr[20] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[19] + NET mem_addr[19] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[18] + NET mem_addr[18] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[17] + NET mem_addr[17] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[16] + NET mem_addr[16] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[15] + NET mem_addr[15] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[14] + NET mem_addr[14] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[13] + NET mem_addr[13] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[12] + NET mem_addr[12] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[11] + NET mem_addr[11] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[10] + NET mem_addr[10] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[9] + NET mem_addr[9] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[8] + NET mem_addr[8] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[7] + NET mem_addr[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[6] + NET mem_addr[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[5] + NET mem_addr[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[4] + NET mem_addr[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[3] + NET mem_addr[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[2] + NET mem_addr[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[1] + NET mem_addr[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_addr[0] + NET mem_addr[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[31] + NET mem_wdata[31] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[30] + NET mem_wdata[30] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[29] + NET mem_wdata[29] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[28] + NET mem_wdata[28] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[27] + NET mem_wdata[27] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[26] + NET mem_wdata[26] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[25] + NET mem_wdata[25] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[24] + NET mem_wdata[24] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[23] + NET mem_wdata[23] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[22] + NET mem_wdata[22] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[21] + NET mem_wdata[21] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[20] + NET mem_wdata[20] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[19] + NET mem_wdata[19] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[18] + NET mem_wdata[18] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[17] + NET mem_wdata[17] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[16] + NET mem_wdata[16] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[15] + NET mem_wdata[15] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[14] + NET mem_wdata[14] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[13] + NET mem_wdata[13] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[12] + NET mem_wdata[12] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[11] + NET mem_wdata[11] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[10] + NET mem_wdata[10] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[9] + NET mem_wdata[9] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[8] + NET mem_wdata[8] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[7] + NET mem_wdata[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[6] + NET mem_wdata[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[5] + NET mem_wdata[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[4] + NET mem_wdata[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[3] + NET mem_wdata[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[2] + NET mem_wdata[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[1] + NET mem_wdata[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_wdata[0] + NET mem_wdata[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_rdata[31] + NET mem_rdata[31] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[30] + NET mem_rdata[30] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[29] + NET mem_rdata[29] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[28] + NET mem_rdata[28] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[27] + NET mem_rdata[27] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[26] + NET mem_rdata[26] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[25] + NET mem_rdata[25] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[24] + NET mem_rdata[24] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[23] + NET mem_rdata[23] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[22] + NET mem_rdata[22] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[21] + NET mem_rdata[21] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[20] + NET mem_rdata[20] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[19] + NET mem_rdata[19] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[18] + NET mem_rdata[18] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[17] + NET mem_rdata[17] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[16] + NET mem_rdata[16] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[15] + NET mem_rdata[15] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[14] + NET mem_rdata[14] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[13] + NET mem_rdata[13] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[12] + NET mem_rdata[12] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[11] + NET mem_rdata[11] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[10] + NET mem_rdata[10] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[9] + NET mem_rdata[9] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[8] + NET mem_rdata[8] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[7] + NET mem_rdata[7] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[6] + NET mem_rdata[6] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[5] + NET mem_rdata[5] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[4] + NET mem_rdata[4] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[3] + NET mem_rdata[3] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[2] + NET mem_rdata[2] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[1] + NET mem_rdata[1] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_rdata[0] + NET mem_rdata[0] + DIRECTION INPUT + USE SIGNAL
 ;
- mem_we + NET mem_we + DIRECTION OUTPUT + USE SIGNAL
 ;
- mem_re + NET mem_re + DIRECTION OUTPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + ROUTED metal6 2000 + SHAPE RING ( 9480 8480 ) ( * 72300 )
    NEW metal6 2000 + SHAPE RING ( 72600 8480 ) ( * 72300 )
    NEW metal5 2000 + SHAPE RING ( 8480 9480 ) ( 73600 * )
    NEW metal5 2000 + SHAPE RING ( 8480 71300 ) ( 73600 * )
    NEW metal6 1600 + SHAPE STRIPE ( 33480 8480 ) ( * 72300 )
    NEW metal6 1600 + SHAPE STRIPE ( 61720 8480 ) ( * 72300 )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 15960 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 21560 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 27160 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 32760 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 38360 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 43960 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 49560 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 55160 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 60760 ) ( 66120 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 60760 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 55160 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 49560 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 43960 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 38360 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 32760 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 27160 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 21560 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 15960 ) ( 73600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 60760 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 55160 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 49560 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 43960 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 38360 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 32760 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 27160 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 21560 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 8480 15960 ) ( 15960 * )
    NEW metal6 0 + SHAPE RING ( 9480 9480 ) Via5Array-0_1
    NEW metal6 0 + SHAPE RING ( 9480 71300 ) Via5Array-0_1
    NEW metal6 0 + SHAPE RING ( 72600 9480 ) Via5Array-0_1
    NEW metal6 0 + SHAPE RING ( 72600 71300 ) Via5Array-0_1
    NEW metal6 0 + SHAPE STRIPE ( 33480 9480 ) Via5Array-0_2
    NEW metal6 0 + SHAPE STRIPE ( 33480 71300 ) Via5Array-0_2
    NEW metal6 0 + SHAPE STRIPE ( 61720 9480 ) Via5Array-0_2
    NEW metal6 0 + SHAPE STRIPE ( 61720 71300 ) Via5Array-0_2
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 15960 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 15960 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 15960 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 15960 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 15960 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 15960 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 15960 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 15960 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 15960 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 15960 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 21560 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 21560 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 21560 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 21560 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 21560 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 21560 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 21560 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 21560 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 21560 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 21560 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 27160 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 27160 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 27160 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 27160 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 27160 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 27160 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 27160 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 27160 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 27160 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 27160 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 32760 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 32760 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 32760 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 32760 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 32760 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 32760 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 32760 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 32760 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 32760 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 32760 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 38360 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 38360 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 38360 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 38360 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 38360 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 38360 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 38360 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 38360 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 38360 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 38360 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 43960 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 43960 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 43960 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 43960 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 43960 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 43960 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 43960 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 43960 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 43960 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 43960 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 49560 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 49560 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 49560 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 49560 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 49560 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 49560 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 49560 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 49560 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 49560 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 49560 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 55160 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 55160 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 55160 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 55160 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 55160 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 55160 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 55160 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 55160 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 55160 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 55160 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 61720 60760 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 61720 60760 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 61720 60760 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 61720 60760 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 61720 60760 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 33480 60760 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 33480 60760 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 33480 60760 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 33480 60760 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 33480 60760 ) Via1Array-0_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 60760 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 60760 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 60760 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 60760 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 60760 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 55160 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 55160 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 55160 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 55160 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 55160 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 49560 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 49560 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 49560 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 49560 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 49560 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 43960 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 43960 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 43960 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 43960 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 43960 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 38360 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 38360 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 38360 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 38360 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 38360 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 32760 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 32760 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 32760 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 32760 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 32760 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 27160 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 27160 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 27160 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 27160 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 27160 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 21560 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 21560 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 21560 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 21560 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 21560 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 72600 15960 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 72600 15960 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 72600 15960 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 72600 15960 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 72600 15960 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 60760 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 60760 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 60760 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 60760 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 60760 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 55160 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 55160 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 55160 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 55160 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 55160 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 49560 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 49560 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 49560 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 49560 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 49560 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 43960 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 43960 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 43960 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 43960 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 43960 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 38360 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 38360 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 38360 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 38360 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 38360 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 32760 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 32760 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 32760 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 32760 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 32760 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 27160 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 27160 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 27160 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 27160 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 27160 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 21560 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 21560 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 21560 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 21560 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 21560 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 9480 15960 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 9480 15960 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 9480 15960 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 9480 15960 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 9480 15960 ) Via1Array-1_1
  + USE POWER
 ;
- VSS  ( * VSS )
  + ROUTED metal6 2000 + SHAPE RING ( 6480 5480 ) ( * 75300 )
    NEW metal6 2000 + SHAPE RING ( 75600 5480 ) ( * 75300 )
    NEW metal5 2000 + SHAPE RING ( 5480 6480 ) ( 76600 * )
    NEW metal5 2000 + SHAPE RING ( 5480 74300 ) ( 76600 * )
    NEW metal6 1600 + SHAPE STRIPE ( 37080 5480 ) ( * 75300 )
    NEW metal6 1600 + SHAPE STRIPE ( 65320 5480 ) ( * 75300 )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 18760 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 24360 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 29960 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 35560 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 41160 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 46760 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 52360 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 57960 ) ( 66120 * )
    NEW metal1 340 + SHAPE FOLLOWPIN ( 15960 63560 ) ( 66120 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 18760 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 24360 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 29960 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 35560 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 41160 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 46760 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 52360 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 57960 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 5480 63560 ) ( 15960 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 18760 ) ( 76600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 24360 ) ( 76600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 29960 ) ( 76600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 35560 ) ( 76600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 41160 ) ( 76600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 46760 ) ( 76600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 52360 ) ( 76600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 57960 ) ( 76600 * )
    NEW metal1 340 + SHAPE COREWIRE ( 66120 63560 ) ( 76600 * )
    NEW metal6 0 + SHAPE RING ( 6480 6480 ) Via5Array-0_1
    NEW metal6 0 + SHAPE RING ( 6480 74300 ) Via5Array-0_1
    NEW metal6 0 + SHAPE RING ( 75600 6480 ) Via5Array-0_1
    NEW metal6 0 + SHAPE RING ( 75600 74300 ) Via5Array-0_1
    NEW metal6 0 + SHAPE STRIPE ( 37080 6480 ) Via5Array-0_2
    NEW metal6 0 + SHAPE STRIPE ( 37080 74300 ) Via5Array-0_2
    NEW metal6 0 + SHAPE STRIPE ( 65320 6480 ) Via5Array-0_2
    NEW metal6 0 + SHAPE STRIPE ( 65320 74300 ) Via5Array-0_2
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 18760 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 18760 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 18760 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 18760 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 18760 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 24360 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 24360 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 24360 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 24360 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 24360 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 29960 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 29960 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 29960 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 29960 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 29960 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 35560 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 35560 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 35560 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 35560 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 35560 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 41160 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 41160 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 41160 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 41160 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 41160 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 46760 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 46760 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 46760 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 46760 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 46760 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 52360 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 52360 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 52360 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 52360 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 52360 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 57960 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 57960 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 57960 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 57960 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 57960 ) Via1Array-0_1
    NEW metal6 0 + SHAPE FOLLOWPIN ( 37080 63560 ) Via5Array-0_3
    NEW metal5 0 + SHAPE FOLLOWPIN ( 37080 63560 ) Via4Array-0_1
    NEW metal4 0 + SHAPE FOLLOWPIN ( 37080 63560 ) Via3Array-0_1
    NEW metal3 0 + SHAPE FOLLOWPIN ( 37080 63560 ) Via2Array-0_1
    NEW metal2 0 + SHAPE FOLLOWPIN ( 37080 63560 ) Via1Array-0_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 18760 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 18760 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 18760 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 18760 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 18760 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 24360 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 24360 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 24360 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 24360 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 24360 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 29960 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 29960 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 29960 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 29960 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 29960 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 35560 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 35560 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 35560 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 35560 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 35560 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 41160 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 41160 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 41160 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 41160 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 41160 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 46760 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 46760 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 46760 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 46760 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 46760 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 52360 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 52360 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 52360 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 52360 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 52360 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 57960 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 57960 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 57960 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 57960 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 57960 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 6480 63560 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 6480 63560 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 6480 63560 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 6480 63560 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 6480 63560 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 75600 18760 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 18760 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 18760 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 18760 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 18760 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 18760 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 18760 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 18760 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 18760 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 18760 ) Via1Array-1_2
    NEW metal6 0 + SHAPE COREWIRE ( 75600 24360 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 24360 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 24360 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 24360 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 24360 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 24360 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 24360 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 24360 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 24360 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 24360 ) Via1Array-1_2
    NEW metal6 0 + SHAPE COREWIRE ( 75600 29960 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 29960 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 29960 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 29960 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 29960 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 29960 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 29960 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 29960 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 29960 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 29960 ) Via1Array-1_2
    NEW metal6 0 + SHAPE COREWIRE ( 75600 35560 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 35560 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 35560 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 35560 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 35560 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 35560 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 35560 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 35560 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 35560 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 35560 ) Via1Array-1_2
    NEW metal6 0 + SHAPE COREWIRE ( 75600 41160 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 41160 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 41160 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 41160 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 41160 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 41160 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 41160 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 41160 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 41160 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 41160 ) Via1Array-1_2
    NEW metal6 0 + SHAPE COREWIRE ( 75600 46760 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 46760 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 46760 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 46760 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 46760 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 46760 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 46760 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 46760 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 46760 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 46760 ) Via1Array-1_2
    NEW metal6 0 + SHAPE COREWIRE ( 75600 52360 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 52360 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 52360 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 52360 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 52360 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 52360 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 52360 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 52360 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 52360 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 52360 ) Via1Array-1_2
    NEW metal6 0 + SHAPE COREWIRE ( 75600 57960 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 57960 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 57960 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 57960 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 57960 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 57960 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 57960 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 57960 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 57960 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 57960 ) Via1Array-1_2
    NEW metal6 0 + SHAPE COREWIRE ( 75600 63560 ) Via5Array-0_4
    NEW metal5 0 + SHAPE COREWIRE ( 75600 63560 ) Via4Array-0_2
    NEW metal4 0 + SHAPE COREWIRE ( 75600 63560 ) Via3Array-0_2
    NEW metal3 0 + SHAPE COREWIRE ( 75600 63560 ) Via2Array-0_2
    NEW metal2 0 + SHAPE COREWIRE ( 75600 63560 ) Via1Array-1_1
    NEW metal6 0 + SHAPE COREWIRE ( 65390 63560 ) Via5Array-0_5
    NEW metal5 0 + SHAPE COREWIRE ( 65390 63560 ) Via4Array-0_3
    NEW metal4 0 + SHAPE COREWIRE ( 65390 63560 ) Via3Array-0_3
    NEW metal3 0 + SHAPE COREWIRE ( 65370 63560 ) Via2Array-0_3
    NEW metal2 0 + SHAPE COREWIRE ( 65370 63560 ) Via1Array-1_2
  + USE GROUND
 ;
END SPECIALNETS

NETS 162 ;
- clk_main
  ( PIN clk_main )
 ;
- clk_32k
  ( PIN clk_32k )
 ;
- rst_n
  ( PIN rst_n )
 ;
- pwr_dsp_on
  ( PIN pwr_dsp_on ) ( u_pwr_ctrl/g65__5122 A1 ) ( u_pwr_ctrl/g41 A )
  ( u_pwr_ctrl/g42 A ) ( u_dsp/g224__3680 A2 ) ( u_dsp/g222__6783 A1 )
  ( u_dsp/g220__5526 A1 ) ( u_dsp/g218__8428 A1 ) ( u_dsp/g216__4319 A1 )
  ( u_dsp/g214__6260 A1 ) ( u_dsp/g212__5107 A1 ) ( u_dsp/g210__2398 A1 )
  ( u_dsp/g208__5477 A1 ) ( u_dsp/g206__6417 A1 ) ( u_dsp/g204__7410 A1 )
  ( u_dsp/g202__1666 A1 ) ( u_dsp/g200__2346 A1 ) ( u_dsp/g198__2883 A1 )
  ( u_dsp/g196__9945 A1 ) ( u_dsp/g194__9315 A1 ) ( u_dsp/g192__6161 A1 )
  ( u_dsp/g190__4733 A1 ) ( u_dsp/g188__7482 A1 ) ( u_dsp/g186__5115 A1 )
  ( u_dsp/g184__1881 A1 ) ( u_dsp/g182__6131 A1 ) ( u_dsp/g180__7098 A1 )
  ( u_dsp/g178__8246 A1 ) ( u_dsp/g176__5122 A1 ) ( u_dsp/g174__1705 A1 )
  ( u_dsp/g172__2802 A1 ) ( u_dsp/g170__1617 A1 ) ( u_dsp/g168__3680 A1 )
  ( u_dsp/g166__6783 A1 ) ( u_dsp/g164__5526 A1 ) ( u_dsp/g162__8428 A1 )
 ;
- sleep_mode
  ( PIN sleep_mode ) ( u_pwr_ctrl/g65__5122 A2 ) ( u_pwr_ctrl/g64__1705 A2 )
  ( u_pwr_ctrl/g63__2802 A2 ) ( u_pwr_ctrl/g62__1617 A2 )
 ;
- gpio_in[31]
  ( PIN gpio_out[31] ) ( PIN gpio_in[31] )
 ;
- gpio_in[30]
  ( PIN gpio_in[30] ) ( u_ao/g63 A )
 ;
- gpio_in[29]
  ( PIN gpio_out[29] ) ( PIN gpio_in[29] )
 ;
- gpio_in[28]
  ( PIN gpio_in[28] ) ( u_ao/g62 A )
 ;
- gpio_in[27]
  ( PIN gpio_out[27] ) ( PIN gpio_in[27] )
 ;
- gpio_in[26]
  ( PIN gpio_in[26] ) ( u_ao/g61 A )
 ;
- gpio_in[25]
  ( PIN gpio_out[25] ) ( PIN gpio_in[25] )
 ;
- gpio_in[24]
  ( PIN gpio_in[24] ) ( u_ao/g60 A )
 ;
- gpio_in[23]
  ( PIN gpio_out[23] ) ( PIN gpio_in[23] )
 ;
- gpio_in[22]
  ( PIN gpio_in[22] ) ( u_ao/g59 A )
 ;
- gpio_in[21]
  ( PIN gpio_out[21] ) ( PIN gpio_in[21] )
 ;
- gpio_in[20]
  ( PIN gpio_in[20] ) ( u_ao/g58 A )
 ;
- gpio_in[19]
  ( PIN gpio_out[19] ) ( PIN gpio_in[19] )
 ;
- gpio_in[18]
  ( PIN gpio_in[18] ) ( u_ao/g57 A )
 ;
- gpio_in[17]
  ( PIN gpio_out[17] ) ( PIN gpio_in[17] )
 ;
- gpio_in[16]
  ( PIN gpio_in[16] ) ( u_ao/g64 A )
 ;
- gpio_in[15]
  ( PIN gpio_out[15] ) ( PIN gpio_in[15] )
 ;
- gpio_in[14]
  ( PIN gpio_in[14] ) ( u_ao/g55 A )
 ;
- gpio_in[13]
  ( PIN gpio_out[13] ) ( PIN gpio_in[13] )
 ;
- gpio_in[12]
  ( PIN gpio_in[12] ) ( u_ao/g54 A )
 ;
- gpio_in[11]
  ( PIN gpio_out[11] ) ( PIN gpio_in[11] )
 ;
- gpio_in[10]
  ( PIN gpio_in[10] ) ( u_ao/g53 A )
 ;
- gpio_in[9]
  ( PIN gpio_out[9] ) ( PIN gpio_in[9] )
 ;
- gpio_in[8]
  ( PIN gpio_in[8] ) ( u_ao/g52 A )
 ;
- gpio_in[7]
  ( PIN gpio_out[7] ) ( PIN gpio_in[7] )
 ;
- gpio_in[6]
  ( PIN gpio_in[6] ) ( u_ao/g51 A )
 ;
- gpio_in[5]
  ( PIN gpio_out[5] ) ( PIN gpio_in[5] )
 ;
- gpio_in[4]
  ( PIN gpio_in[4] ) ( u_ao/g50 A )
 ;
- gpio_in[3]
  ( PIN gpio_out[3] ) ( PIN gpio_in[3] )
 ;
- gpio_in[2]
  ( PIN gpio_in[2] ) ( u_ao/g49 A )
 ;
- gpio_in[1]
  ( PIN gpio_out[1] ) ( PIN gpio_in[1] )
 ;
- gpio_in[0]
  ( PIN gpio_in[0] ) ( u_ao/g56 A )
 ;
- mem_rdata[31]
  ( PIN mem_rdata[31] )
 ;
- mem_rdata[30]
  ( PIN mem_rdata[30] )
 ;
- mem_rdata[29]
  ( PIN mem_rdata[29] )
 ;
- mem_rdata[28]
  ( PIN mem_rdata[28] )
 ;
- mem_rdata[27]
  ( PIN mem_rdata[27] )
 ;
- mem_rdata[26]
  ( PIN mem_rdata[26] )
 ;
- mem_rdata[25]
  ( PIN mem_rdata[25] )
 ;
- mem_rdata[24]
  ( PIN mem_rdata[24] )
 ;
- mem_rdata[23]
  ( PIN mem_rdata[23] )
 ;
- mem_rdata[22]
  ( PIN mem_rdata[22] )
 ;
- mem_rdata[21]
  ( PIN mem_rdata[21] )
 ;
- mem_rdata[20]
  ( PIN mem_rdata[20] )
 ;
- mem_rdata[19]
  ( PIN mem_rdata[19] )
 ;
- mem_rdata[18]
  ( PIN mem_rdata[18] )
 ;
- mem_rdata[17]
  ( PIN mem_rdata[17] )
 ;
- mem_rdata[16]
  ( PIN mem_rdata[16] )
 ;
- mem_rdata[15]
  ( PIN mem_rdata[15] )
 ;
- mem_rdata[14]
  ( PIN mem_rdata[14] )
 ;
- mem_rdata[13]
  ( PIN mem_rdata[13] )
 ;
- mem_rdata[12]
  ( PIN mem_rdata[12] )
 ;
- mem_rdata[11]
  ( PIN mem_rdata[11] )
 ;
- mem_rdata[10]
  ( PIN mem_rdata[10] )
 ;
- mem_rdata[9]
  ( PIN mem_rdata[9] )
 ;
- mem_rdata[8]
  ( PIN mem_rdata[8] )
 ;
- mem_rdata[7]
  ( PIN mem_rdata[7] )
 ;
- mem_rdata[6]
  ( PIN mem_rdata[6] )
 ;
- mem_rdata[5]
  ( PIN mem_rdata[5] )
 ;
- mem_rdata[4]
  ( PIN mem_rdata[4] )
 ;
- mem_rdata[3]
  ( PIN mem_rdata[3] )
 ;
- mem_rdata[2]
  ( PIN mem_rdata[2] )
 ;
- mem_rdata[1]
  ( PIN mem_rdata[1] )
 ;
- mem_rdata[0]
  ( PIN mem_rdata[0] )
 ;
- cpu_iso_en
  ( PIN cpu_iso_en ) ( u_pwr_ctrl/g39 ZN )
 ;
- dsp_iso_en
  ( PIN dsp_iso_en ) ( u_pwr_ctrl/g41 ZN )
 ;
- cpu_save
  ( PIN cpu_save ) ( u_pwr_ctrl/g64__1705 ZN )
 ;
- cpu_restore
  ( PIN cpu_restore ) ( u_pwr_ctrl/g63__2802 ZN )
 ;
- dsp_save
  ( PIN dsp_save ) ( u_pwr_ctrl/g65__5122 ZN )
 ;
- dsp_restore
  ( PIN dsp_restore ) ( u_pwr_ctrl/g62__1617 ZN )
 ;
- mem_we
  ( PIN mem_we ) ( cdn_loop_breaker A ) ( u_cpu/g309__2398 ZN )
 ;
- mem_re
  ( PIN mem_re ) ( PIN pwr_cpu_on ) ( u_pwr_ctrl/g45 A ) ( u_pwr_ctrl/g39 A )
  ( u_pwr_ctrl/g43 A ) ( u_cpu/g341 A ) ( u_cpu/g340__4319 A1 )
  ( u_cpu/g339__6260 A1 ) ( u_cpu/g338__5107 A1 ) ( u_cpu/g337__2398 A1 )
  ( u_cpu/g336__5477 A1 ) ( u_cpu/g335__6417 A1 ) ( u_cpu/g334__7410 A1 )
  ( u_cpu/g333__1666 A1 ) ( u_cpu/g332__2346 A1 ) ( u_cpu/g331__2883 A1 )
  ( u_cpu/g330__9945 A1 ) ( u_cpu/g329__9315 A1 ) ( u_cpu/g328__6161 A1 )
  ( u_cpu/g327__4733 A1 ) ( u_cpu/g326__7482 A1 ) ( u_cpu/g325__5115 A1 )
  ( u_cpu/g324__1881 A1 ) ( u_cpu/g323__6131 A1 ) ( u_cpu/g322__7098 A1 )
  ( u_cpu/g321__8246 A1 ) ( u_cpu/g320__5122 A1 ) ( u_cpu/g319__1705 A1 )
  ( u_cpu/g318__2802 A1 ) ( u_cpu/g317__1617 A1 ) ( u_cpu/g316__3680 A1 )
  ( u_cpu/g315__6783 A1 ) ( u_cpu/g314__5526 A1 ) ( u_cpu/g313__8428 A1 )
  ( u_cpu/g312__4319 A1 ) ( u_cpu/g311__6260 A1 ) ( u_cpu/g310__5107 A1 )
  ( u_cpu/g309__2398 A1 )
 ;
- gpio_out[30]
  ( PIN gpio_out[30] ) ( u_ao/g63 ZN )
 ;
- gpio_out[28]
  ( PIN gpio_out[28] ) ( u_ao/g62 ZN )
 ;
- gpio_out[26]
  ( PIN gpio_out[26] ) ( u_ao/g61 ZN )
 ;
- gpio_out[24]
  ( PIN gpio_out[24] ) ( u_ao/g60 ZN )
 ;
- gpio_out[22]
  ( PIN gpio_out[22] ) ( u_ao/g59 ZN )
 ;
- gpio_out[20]
  ( PIN gpio_out[20] ) ( u_ao/g58 ZN )
 ;
- gpio_out[18]
  ( PIN gpio_out[18] ) ( u_ao/g57 ZN )
 ;
- gpio_out[16]
  ( PIN gpio_out[16] ) ( u_ao/g64 ZN )
 ;
- gpio_out[14]
  ( PIN gpio_out[14] ) ( u_ao/g55 ZN )
 ;
- gpio_out[12]
  ( PIN gpio_out[12] ) ( u_ao/g54 ZN )
 ;
- gpio_out[10]
  ( PIN gpio_out[10] ) ( u_ao/g53 ZN )
 ;
- gpio_out[8]
  ( PIN gpio_out[8] ) ( u_ao/g52 ZN )
 ;
- gpio_out[6]
  ( PIN gpio_out[6] ) ( u_ao/g51 ZN )
 ;
- gpio_out[4]
  ( PIN gpio_out[4] ) ( u_ao/g50 ZN )
 ;
- gpio_out[2]
  ( PIN gpio_out[2] ) ( u_ao/g49 ZN )
 ;
- gpio_out[0]
  ( PIN gpio_out[0] ) ( u_ao/g56 ZN )
 ;
- mem_addr[31]
  ( PIN mem_addr[31] ) ( u_dsp/g166__6783 ZN ) ( u_cpu/g314__5526 A2 )
 ;
- mem_addr[30]
  ( PIN mem_addr[30] ) ( u_dsp/g164__5526 ZN ) ( u_cpu/g310__5107 A2 )
 ;
- mem_addr[29]
  ( PIN mem_addr[29] ) ( u_dsp/g168__3680 ZN ) ( u_cpu/g311__6260 A2 )
 ;
- mem_addr[28]
  ( PIN mem_addr[28] ) ( u_dsp/g170__1617 ZN ) ( u_cpu/g312__4319 A2 )
 ;
- mem_addr[27]
  ( PIN mem_addr[27] ) ( u_dsp/g172__2802 ZN ) ( u_cpu/g313__8428 A2 )
 ;
- mem_addr[26]
  ( PIN mem_addr[26] ) ( u_dsp/g174__1705 ZN ) ( u_cpu/g315__6783 A2 )
 ;
- mem_addr[25]
  ( PIN mem_addr[25] ) ( u_dsp/g176__5122 ZN ) ( u_cpu/g316__3680 A2 )
 ;
- mem_addr[24]
  ( PIN mem_addr[24] ) ( u_dsp/g178__8246 ZN ) ( u_cpu/g317__1617 A2 )
 ;
- mem_addr[23]
  ( PIN mem_addr[23] ) ( u_dsp/g180__7098 ZN ) ( u_cpu/g318__2802 A2 )
 ;
- mem_addr[22]
  ( PIN mem_addr[22] ) ( u_dsp/g182__6131 ZN ) ( u_cpu/g319__1705 A2 )
 ;
- mem_addr[21]
  ( PIN mem_addr[21] ) ( u_dsp/g184__1881 ZN ) ( u_cpu/g320__5122 A2 )
 ;
- mem_addr[20]
  ( PIN mem_addr[20] ) ( u_dsp/g186__5115 ZN ) ( u_cpu/g321__8246 A2 )
 ;
- mem_addr[19]
  ( PIN mem_addr[19] ) ( u_dsp/g188__7482 ZN ) ( u_cpu/g322__7098 A2 )
 ;
- mem_addr[18]
  ( PIN mem_addr[18] ) ( u_dsp/g190__4733 ZN ) ( u_cpu/g323__6131 A2 )
 ;
- mem_addr[17]
  ( PIN mem_addr[17] ) ( u_dsp/g192__6161 ZN ) ( u_cpu/g324__1881 A2 )
 ;
- mem_addr[16]
  ( PIN mem_addr[16] ) ( u_dsp/g194__9315 ZN ) ( u_cpu/g325__5115 A2 )
 ;
- mem_addr[15]
  ( PIN mem_addr[15] ) ( u_dsp/g196__9945 ZN ) ( u_cpu/g326__7482 A2 )
 ;
- mem_addr[14]
  ( PIN mem_addr[14] ) ( u_dsp/g198__2883 ZN ) ( u_cpu/g327__4733 A2 )
 ;
- mem_addr[13]
  ( PIN mem_addr[13] ) ( u_dsp/g200__2346 ZN ) ( u_cpu/g328__6161 A2 )
 ;
- mem_addr[12]
  ( PIN mem_addr[12] ) ( u_dsp/g202__1666 ZN ) ( u_cpu/g329__9315 A2 )
 ;
- mem_addr[11]
  ( PIN mem_addr[11] ) ( u_dsp/g204__7410 ZN ) ( u_cpu/g330__9945 A2 )
 ;
- mem_addr[10]
  ( PIN mem_addr[10] ) ( u_dsp/g206__6417 ZN ) ( u_cpu/g331__2883 A2 )
 ;
- mem_addr[9]
  ( PIN mem_addr[9] ) ( u_dsp/g208__5477 ZN ) ( u_cpu/g332__2346 A2 )
 ;
- mem_addr[8]
  ( PIN mem_addr[8] ) ( u_dsp/g210__2398 ZN ) ( u_cpu/g333__1666 A2 )
 ;
- mem_addr[7]
  ( PIN mem_addr[7] ) ( u_dsp/g212__5107 ZN ) ( u_cpu/g334__7410 A2 )
 ;
- mem_addr[6]
  ( PIN mem_addr[6] ) ( u_dsp/g214__6260 ZN ) ( u_cpu/g335__6417 A2 )
 ;
- mem_addr[5]
  ( PIN mem_addr[5] ) ( u_dsp/g216__4319 ZN ) ( u_cpu/g336__5477 A2 )
 ;
- mem_addr[4]
  ( PIN mem_addr[4] ) ( u_dsp/g218__8428 ZN ) ( u_cpu/g337__2398 A2 )
 ;
- mem_addr[3]
  ( PIN mem_addr[3] ) ( u_dsp/g220__5526 ZN ) ( u_cpu/g338__5107 A2 )
 ;
- mem_addr[2]
  ( PIN mem_addr[2] ) ( u_dsp/g222__6783 ZN ) ( u_cpu/g339__6260 A2 )
 ;
- mem_addr[1]
  ( PIN mem_addr[1] ) ( u_dsp/g224__3680 ZN ) ( u_cpu/g340__4319 A2 )
 ;
- mem_addr[0]
  ( PIN mem_addr[0] )
 ;
- mem_wdata[31]
  ( PIN mem_wdata[31] ) ( u_cpu/g314__5526 ZN )
 ;
- mem_wdata[30]
  ( PIN mem_wdata[30] ) ( u_dsp/g166__6783 A2 ) ( u_cpu/g310__5107 ZN )
 ;
- mem_wdata[29]
  ( PIN mem_wdata[29] ) ( u_dsp/g164__5526 A2 ) ( u_cpu/g311__6260 ZN )
 ;
- mem_wdata[28]
  ( PIN mem_wdata[28] ) ( u_dsp/g168__3680 A2 ) ( u_cpu/g312__4319 ZN )
 ;
- mem_wdata[27]
  ( PIN mem_wdata[27] ) ( u_dsp/g170__1617 A2 ) ( u_cpu/g313__8428 ZN )
 ;
- mem_wdata[26]
  ( PIN mem_wdata[26] ) ( u_dsp/g172__2802 A2 ) ( u_cpu/g315__6783 ZN )
 ;
- mem_wdata[25]
  ( PIN mem_wdata[25] ) ( u_dsp/g174__1705 A2 ) ( u_cpu/g316__3680 ZN )
 ;
- mem_wdata[24]
  ( PIN mem_wdata[24] ) ( u_dsp/g176__5122 A2 ) ( u_cpu/g317__1617 ZN )
 ;
- mem_wdata[23]
  ( PIN mem_wdata[23] ) ( u_dsp/g178__8246 A2 ) ( u_cpu/g318__2802 ZN )
 ;
- mem_wdata[22]
  ( PIN mem_wdata[22] ) ( u_dsp/g180__7098 A2 ) ( u_cpu/g319__1705 ZN )
 ;
- mem_wdata[21]
  ( PIN mem_wdata[21] ) ( u_dsp/g182__6131 A2 ) ( u_cpu/g320__5122 ZN )
 ;
- mem_wdata[20]
  ( PIN mem_wdata[20] ) ( u_dsp/g184__1881 A2 ) ( u_cpu/g321__8246 ZN )
 ;
- mem_wdata[19]
  ( PIN mem_wdata[19] ) ( u_dsp/g186__5115 A2 ) ( u_cpu/g322__7098 ZN )
 ;
- mem_wdata[18]
  ( PIN mem_wdata[18] ) ( u_dsp/g188__7482 A2 ) ( u_cpu/g323__6131 ZN )
 ;
- mem_wdata[17]
  ( PIN mem_wdata[17] ) ( u_dsp/g190__4733 A2 ) ( u_cpu/g324__1881 ZN )
 ;
- mem_wdata[16]
  ( PIN mem_wdata[16] ) ( u_dsp/g192__6161 A2 ) ( u_cpu/g325__5115 ZN )
 ;
- mem_wdata[15]
  ( PIN mem_wdata[15] ) ( u_dsp/g194__9315 A2 ) ( u_cpu/g326__7482 ZN )
 ;
- mem_wdata[14]
  ( PIN mem_wdata[14] ) ( u_dsp/g196__9945 A2 ) ( u_cpu/g327__4733 ZN )
 ;
- mem_wdata[13]
  ( PIN mem_wdata[13] ) ( u_dsp/g198__2883 A2 ) ( u_cpu/g328__6161 ZN )
 ;
- mem_wdata[12]
  ( PIN mem_wdata[12] ) ( u_dsp/g200__2346 A2 ) ( u_cpu/g329__9315 ZN )
 ;
- mem_wdata[11]
  ( PIN mem_wdata[11] ) ( u_dsp/g202__1666 A2 ) ( u_cpu/g330__9945 ZN )
 ;
- mem_wdata[10]
  ( PIN mem_wdata[10] ) ( u_dsp/g204__7410 A2 ) ( u_cpu/g331__2883 ZN )
 ;
- mem_wdata[9]
  ( PIN mem_wdata[9] ) ( u_dsp/g206__6417 A2 ) ( u_cpu/g332__2346 ZN )
 ;
- mem_wdata[8]
  ( PIN mem_wdata[8] ) ( u_dsp/g208__5477 A2 ) ( u_cpu/g333__1666 ZN )
 ;
- mem_wdata[7]
  ( PIN mem_wdata[7] ) ( u_dsp/g210__2398 A2 ) ( u_cpu/g334__7410 ZN )
 ;
- mem_wdata[6]
  ( PIN mem_wdata[6] ) ( u_dsp/g212__5107 A2 ) ( u_cpu/g335__6417 ZN )
 ;
- mem_wdata[5]
  ( PIN mem_wdata[5] ) ( u_dsp/g214__6260 A2 ) ( u_cpu/g336__5477 ZN )
 ;
- mem_wdata[4]
  ( PIN mem_wdata[4] ) ( u_dsp/g216__4319 A2 ) ( u_cpu/g337__2398 ZN )
 ;
- mem_wdata[3]
  ( PIN mem_wdata[3] ) ( u_dsp/g218__8428 A2 ) ( u_cpu/g338__5107 ZN )
 ;
- mem_wdata[2]
  ( PIN mem_wdata[2] ) ( u_dsp/g220__5526 A2 ) ( u_cpu/g339__6260 ZN )
 ;
- mem_wdata[1]
  ( PIN mem_wdata[1] ) ( u_dsp/g222__6783 A2 ) ( u_cpu/g340__4319 ZN )
 ;
- mem_wdata[0]
  ( PIN mem_wdata[0] ) ( u_dsp/g224__3680 A1 ) ( u_cpu/g341 Z )
 ;
- dsp_to_cpu_valid
  ( u_dsp/g162__8428 ZN ) ( u_cpu/g309__2398 A2 )
 ;
- n_2
  ( cdn_loop_breaker Z ) ( u_dsp/g162__8428 A2 )
 ;
- u_pwr_ctrl/n_0
  ( u_pwr_ctrl/g64__1705 A1 ) ( u_pwr_ctrl/g45 Z )
 ;
- u_pwr_ctrl/n_5
  ( u_pwr_ctrl/g62__1617 A1 ) ( u_pwr_ctrl/g42 ZN )
 ;
- u_pwr_ctrl/n_6
  ( u_pwr_ctrl/g63__2802 A1 ) ( u_pwr_ctrl/g43 ZN )
 ;
END NETS

END DESIGN
