Analysis & Synthesis report for skeleton
Fri Apr 21 08:27:06 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 15. Source assignments for CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 16. Source assignments for CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated
 17. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated
 18. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 24. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 28. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:PC"
 29. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:misc"
 30. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg"
 31. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:alureg"
 32. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:regData"
 33. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem"
 34. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:PC"
 35. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:misc"
 36. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg"
 37. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:alureg"
 38. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:regB"
 39. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|SLL_1_ctrl:multiplicand_shifter"
 40. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu"
 41. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:shift_ctrl"
 42. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:subtract_ctrl"
 43. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl|decoder:decode"
 44. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl"
 45. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier"
 46. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU"
 47. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|reg_32_writable:quotient_block"
 48. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2"
 49. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1"
 50. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU"
 51. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU"
 52. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|register:remainder_reg"
 53. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|register:multdiv_addr"
 54. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|ALU:ALU2"
 55. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:misc"
 56. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:P"
 57. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:T"
 58. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:I"
 59. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:B"
 60. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:A"
 61. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[4].temp"
 62. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[3].temp"
 63. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[2].temp"
 64. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[1].temp"
 65. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[0].temp"
 66. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|decoder:write_decoder"
 67. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp"
 68. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|adder_32:PC_adder"
 69. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|register:PC_F"
 70. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|register:F_D"
 71. Port Connectivity Checks: "CP4_processor_sj166:myprocessor|imem:myimem"
 72. Port Connectivity Checks: "CP4_processor_sj166:myprocessor"
 73. Port Connectivity Checks: "pll:div"
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 21 08:27:06 2017           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; skeleton                                        ;
; Top-level Entity Name              ; skeleton                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 5,449                                           ;
;     Total combinational functions  ; 4,184                                           ;
;     Dedicated logic registers      ; 1,831                                           ;
; Total registers                    ; 1831                                            ;
; Total pins                         ; 186                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,725,888                                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+
; timer.v                          ; yes             ; User Verilog HDL File            ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/timer.v                ;         ;
; vgamem_new.v                     ; yes             ; User Wizard-Generated File       ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vgamem_new.v           ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/imem.v                 ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/dmem.v                 ;         ;
; index.mif                        ; yes             ; User Memory Initialization File  ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/index.mif              ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/imem.mif               ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/dmem.mif               ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/VGA_Audio_PLL.v        ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/Reset_Delay.v          ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v             ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/pll.v                  ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vga_controller.v       ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/video_sync_generator.v ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/img_index.v            ;         ;
; CP4_processor_sj166.v            ; yes             ; User Verilog HDL File            ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/pll_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_2m81.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_2m81.tdf ;         ;
; db/altsyncram_8vc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_8vc1.tdf ;         ;
; db/altsyncram_k1k2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_k1k2.tdf ;         ;
; db/decode_hua.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/decode_hua.tdf      ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/mux_1pb.tdf         ;         ;
; db/altsyncram_oob1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_oob1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 5,449          ;
;                                             ;                ;
; Total combinational functions               ; 4184           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3195           ;
;     -- 3 input functions                    ; 807            ;
;     -- <=2 input functions                  ; 182            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 4129           ;
;     -- arithmetic mode                      ; 55             ;
;                                             ;                ;
; Total registers                             ; 1831           ;
;     -- Dedicated logic registers            ; 1831           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 186            ;
; Total memory bits                           ; 2725888        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2123           ;
; Total fan-out                               ; 32816          ;
; Average fan-out                             ; 4.84           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                    ; Entity Name          ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |skeleton                                              ; 4184 (0)          ; 1831 (0)     ; 2725888     ; 0            ; 0       ; 0         ; 186  ; 0            ; |skeleton                                                                                                                                                              ; skeleton             ; work         ;
;    |CP4_processor_sj166:myprocessor|                   ; 4093 (633)        ; 1740 (0)     ; 2719744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor                                                                                                                              ; CP4_processor_sj166  ; work         ;
;       |ALU:ALU1|                                       ; 622 (2)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1                                                                                                                     ; ALU                  ; work         ;
;          |SL:left_shifter|                             ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter                                                                                                     ; SL                   ; work         ;
;             |mux_21:loop1[20].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop1[20].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop1[21].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop1[21].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop1[22].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop1[22].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[16].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[16].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[17].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[17].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[18].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[18].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[19].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[19].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[23].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[23].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[24].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[24].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[25].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[25].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[26].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[26].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop2[27].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[27].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[10].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[10].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[11].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[11].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[12].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[12].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[13].temp|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[13].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[14].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[14].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[15].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[15].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[16].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[16].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[17].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[17].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[18].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[18].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[19].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[19].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[20].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[20].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[21].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[21].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[22].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[22].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[24].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[24].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[25].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[25].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[26].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[26].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[28].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[28].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[29].temp|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[29].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop3[8].temp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[8].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop3[9].temp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[9].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[0].temp|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[0].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[10].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[10].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[11].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[11].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[12].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[12].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[13].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[13].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[14].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[14].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[15].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[15].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[16].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[16].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[17].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[17].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[18].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[18].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[19].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[19].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[1].temp|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[1].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[20].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[20].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[21].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[21].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[22].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[22].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[23].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[23].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[24].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[24].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[25].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[25].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[26].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[26].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[27].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[27].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[28].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[28].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[29].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[29].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[2].temp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[2].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[30].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[30].temp                                                                               ; mux_21               ; work         ;
;             |mux_21:loop4[3].temp|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[3].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[4].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[4].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[5].temp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[5].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[6].temp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[6].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[7].temp|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[7].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[8].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[8].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop4[9].temp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[9].temp                                                                                ; mux_21               ; work         ;
;             |mux_21:loop5[31].temp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop5[31].temp                                                                               ; mux_21               ; work         ;
;          |SRA:right_shifter|                           ; 143 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter                                                                                                   ; SRA                  ; work         ;
;             |mux_21:loop1[10].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop1[10].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop1[11].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop1[11].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop1[16].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop1[16].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop1[9].temp|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop1[9].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop2[10].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[10].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop2[11].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[11].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop2[12].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[12].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop2[13].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[13].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop2[14].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[14].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop2[4].temp|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[4].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop2[5].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[5].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop2[6].temp|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[6].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop2[7].temp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[7].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop2[8].temp|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[8].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop2[9].temp|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop2[9].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop3[11].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[11].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[12].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[12].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[13].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[13].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[14].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[14].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[15].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[15].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[16].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[16].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[17].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[17].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[18].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[18].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[19].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[19].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[20].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[20].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[21].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[21].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[22].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[22].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop3[2].temp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[2].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop3[3].temp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop3[3].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[10].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[10].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[11].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[11].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[12].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[12].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[13].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[13].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[14].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[14].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[15].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[15].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[16].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[16].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[17].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[17].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[18].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[18].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[19].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[19].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[1].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[1].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[20].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[20].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[21].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[21].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[22].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[22].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[23].temp|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[23].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[24].temp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[24].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[25].temp|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[25].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[26].temp|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[26].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[27].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[27].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[28].temp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[28].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[29].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[29].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[2].temp|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[2].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[30].temp|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[30].temp                                                                             ; mux_21               ; work         ;
;             |mux_21:loop4[3].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[3].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[4].temp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[4].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[5].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[5].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[6].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[6].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[7].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[7].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[8].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[8].temp                                                                              ; mux_21               ; work         ;
;             |mux_21:loop4[9].temp|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SRA:right_shifter|mux_21:loop4[9].temp                                                                              ; mux_21               ; work         ;
;          |adder_32:adder|                              ; 185 (9)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder                                                                                                      ; adder_32             ; work         ;
;             |adder_block_8bit:loop1[0].add_temp|       ; 37 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                                                   ; adder_block_8bit     ; work         ;
;                |full_adder:loop1[1].add_temp|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[2].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[3].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[4].add_temp|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[5].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[6].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[7].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder           ; work         ;
;             |adder_block_8bit:loop1[1].add_temp|       ; 50 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                                                   ; adder_block_8bit     ; work         ;
;                |full_adder:loop1[0].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[1].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[2].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[3].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[4].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[5].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[6].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[7].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder           ; work         ;
;             |adder_block_8bit:loop1[2].add_temp|       ; 46 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                                                   ; adder_block_8bit     ; work         ;
;                |full_adder:loop1[0].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[1].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[2].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[3].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[4].add_temp|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[5].add_temp|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[6].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[7].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder           ; work         ;
;             |adder_block_8bit:loop1[3].add_temp|       ; 43 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                                                   ; adder_block_8bit     ; work         ;
;                |full_adder:loop1[0].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[1].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[3].add_temp|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[4].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[5].add_temp|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[6].add_temp|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[7].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder           ; work         ;
;          |mux_21:loop1[0].temp|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[0].temp                                                                                                ; mux_21               ; work         ;
;          |mux_21:loop1[10].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[10].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[11].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[11].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[12].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[12].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[15].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[15].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[17].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[17].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[19].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[19].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[1].temp|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[1].temp                                                                                                ; mux_21               ; work         ;
;          |mux_21:loop1[20].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[20].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[21].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[21].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[23].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[23].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[25].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[25].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[26].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[26].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[27].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[27].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[28].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[28].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[2].temp|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[2].temp                                                                                                ; mux_21               ; work         ;
;          |mux_21:loop1[31].temp|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[31].temp                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop1[3].temp|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[3].temp                                                                                                ; mux_21               ; work         ;
;          |mux_21:loop1[5].temp|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[5].temp                                                                                                ; mux_21               ; work         ;
;          |mux_21:loop1[6].temp|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[6].temp                                                                                                ; mux_21               ; work         ;
;          |mux_21:loop1[7].temp|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[7].temp                                                                                                ; mux_21               ; work         ;
;          |mux_21:loop1[9].temp|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop1[9].temp                                                                                                ; mux_21               ; work         ;
;          |mux_21:loop2[0].temp4|                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[0].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[10].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[10].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[11].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[11].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[12].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[12].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[13].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[13].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[14].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[14].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[15].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[15].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[16].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[16].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[17].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[17].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[18].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[18].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[19].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[19].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[1].temp4|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[1].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[20].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[20].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[21].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[21].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[22].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[22].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[23].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[23].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[24].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[24].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[25].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[25].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[26].temp4|                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[26].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[27].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[27].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[28].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[28].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[29].temp4|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[29].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[2].temp4|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[2].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[30].temp4|                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[30].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[31].temp3|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[31].temp3                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[31].temp4|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[31].temp4                                                                                              ; mux_21               ; work         ;
;          |mux_21:loop2[3].temp4|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[3].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[4].temp4|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[4].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[5].temp4|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[5].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[6].temp4|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[6].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[7].temp4|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[7].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[8].temp4|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[8].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:loop2[9].temp4|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[9].temp4                                                                                               ; mux_21               ; work         ;
;          |mux_21:overflowmux|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:overflowmux                                                                                                  ; mux_21               ; work         ;
;       |ALU:ALU2|                                       ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2                                                                                                                     ; ALU                  ; work         ;
;          |adder_32:adder|                              ; 75 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder                                                                                                      ; adder_32             ; work         ;
;             |adder_block_8bit:loop1[0].add_temp|       ; 15 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                                                   ; adder_block_8bit     ; work         ;
;                |full_adder:loop1[1].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[2].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[3].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[4].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[5].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[6].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[7].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder           ; work         ;
;             |adder_block_8bit:loop1[1].add_temp|       ; 22 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                                                   ; adder_block_8bit     ; work         ;
;                |full_adder:loop1[0].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[1].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[2].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[3].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[4].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[5].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[6].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[7].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder           ; work         ;
;             |adder_block_8bit:loop1[2].add_temp|       ; 20 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                                                   ; adder_block_8bit     ; work         ;
;                |full_adder:loop1[0].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[1].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[2].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[3].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[4].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[5].add_temp|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[6].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[7].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder           ; work         ;
;             |adder_block_8bit:loop1[3].add_temp|       ; 12 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                                                   ; adder_block_8bit     ; work         ;
;                |full_adder:loop1[0].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[1].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[2].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[5].add_temp|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder           ; work         ;
;                |full_adder:loop1[6].add_temp|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder           ; work         ;
;       |DX:d_x|                                         ; 1238 (1162)       ; 138 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x                                                                                                                       ; DX                   ; work         ;
;          |register:A|                                  ; 39 (39)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x|register:A                                                                                                            ; register             ; work         ;
;          |register:B|                                  ; 37 (37)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x|register:B                                                                                                            ; register             ; work         ;
;          |register:I|                                  ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x|register:I                                                                                                            ; register             ; work         ;
;          |register:P|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x|register:P                                                                                                            ; register             ; work         ;
;          |register:T|                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x|register:T                                                                                                            ; register             ; work         ;
;          |register:misc|                               ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x|register:misc                                                                                                         ; register             ; work         ;
;       |MW:M_W|                                         ; 0 (0)             ; 134 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|MW:M_W                                                                                                                       ; MW                   ; work         ;
;          |register:PC|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|MW:M_W|register:PC                                                                                                           ; register             ; work         ;
;          |register:alureg|                             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|MW:M_W|register:alureg                                                                                                       ; register             ; work         ;
;          |register:misc|                               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|MW:M_W|register:misc                                                                                                         ; register             ; work         ;
;          |register:regData|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|MW:M_W|register:regData                                                                                                      ; register             ; work         ;
;          |register:tgtreg|                             ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg                                                                                                       ; register             ; work         ;
;       |XM:x_m|                                         ; 0 (0)             ; 134 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|XM:x_m                                                                                                                       ; XM                   ; work         ;
;          |register:PC|                                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|XM:x_m|register:PC                                                                                                           ; register             ; work         ;
;          |register:alureg|                             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|XM:x_m|register:alureg                                                                                                       ; register             ; work         ;
;          |register:misc|                               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|XM:x_m|register:misc                                                                                                         ; register             ; work         ;
;          |register:regB|                               ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|XM:x_m|register:regB                                                                                                         ; register             ; work         ;
;          |register:tgtreg|                             ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg                                                                                                       ; register             ; work         ;
;       |adder_32:PC_adder|                              ; 39 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder                                                                                                            ; adder_32             ; work         ;
;          |adder_block_8bit:loop1[0].add_temp|          ; 9 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp                                                                         ; adder_block_8bit     ; work         ;
;             |full_adder:loop1[1].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[2].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[3].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[4].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[5].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[5].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[6].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[7].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp                                            ; full_adder           ; work         ;
;          |adder_block_8bit:loop1[1].add_temp|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp                                                                         ; adder_block_8bit     ; work         ;
;             |full_adder:loop1[0].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[1].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[2].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[3].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[4].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[5].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[6].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[7].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp                                            ; full_adder           ; work         ;
;          |adder_block_8bit:loop1[2].add_temp|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp                                                                         ; adder_block_8bit     ; work         ;
;             |full_adder:loop1[0].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[1].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[2].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[3].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[4].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[5].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[6].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[7].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp                                            ; full_adder           ; work         ;
;          |adder_block_8bit:loop1[3].add_temp|          ; 9 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp                                                                         ; adder_block_8bit     ; work         ;
;             |full_adder:loop1[0].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[1].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[2].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[3].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[5].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp                                            ; full_adder           ; work         ;
;             |full_adder:loop1[6].add_temp|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp                                            ; full_adder           ; work         ;
;       |counter33:multdiv_counter|                      ; 17 (17)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|counter33:multdiv_counter                                                                                                    ; counter33            ; work         ;
;       |dmem:mydmem|                                    ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|dmem:mydmem                                                                                                                  ; dmem                 ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component                                                                                  ; altsyncram           ; work         ;
;             |altsyncram_8vc1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated                                                   ; altsyncram_8vc1      ; work         ;
;       |imem:myimem|                                    ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|imem:myimem                                                                                                                  ; imem                 ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component                                                                                  ; altsyncram           ; work         ;
;             |altsyncram_2m81:auto_generated|           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated                                                   ; altsyncram_2m81      ; work         ;
;       |multdiv:mult_div|                               ; 1028 (0)          ; 186 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div                                                                                                             ; multdiv              ; work         ;
;          |div:divider|                                 ; 783 (26)          ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider                                                                                                 ; div                  ; work         ;
;             |ALU:ALU1|                                 ; 87 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1                                                                                        ; ALU                  ; work         ;
;                |adder_32:adder|                        ; 87 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder                                                                         ; adder_32             ; work         ;
;                   |adder_block_8bit:loop1[0].add_temp| ; 15 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                      ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp         ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[1].add_temp| ; 19 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                      ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp         ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[2].add_temp| ; 15 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                      ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[0].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp         ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[3].add_temp| ; 21 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                      ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp         ; full_adder           ; work         ;
;             |ALU:ALU2|                                 ; 73 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2                                                                                        ; ALU                  ; work         ;
;                |adder_32:adder|                        ; 73 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder                                                                         ; adder_32             ; work         ;
;                   |adder_block_8bit:loop1[0].add_temp| ; 20 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                      ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp         ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[1].add_temp| ; 12 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                      ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp         ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[2].add_temp| ; 9 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                      ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp         ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[3].add_temp| ; 19 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                      ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp         ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp         ; full_adder           ; work         ;
;             |ALU:dividend_ALU|                         ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU                                                                                ; ALU                  ; work         ;
;                |adder_32:adder|                        ; 30 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder                                                                 ; adder_32             ; work         ;
;                   |adder_block_8bit:loop1[0].add_temp| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp                              ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[1].add_temp| ; 5 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp                              ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[2].add_temp| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp                              ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[3].add_temp| ; 6 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp                              ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp ; full_adder           ; work         ;
;                |mux_21:loop1[10].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[10].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[12].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[12].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[14].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[14].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[16].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[16].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[20].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[20].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[22].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[22].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[24].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[24].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[26].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[26].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[28].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[28].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[30].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[30].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[3].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[3].temp                                                           ; mux_21               ; work         ;
;                |mux_21:loop1[5].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[5].temp                                                           ; mux_21               ; work         ;
;                |mux_21:loop1[8].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[8].temp                                                           ; mux_21               ; work         ;
;             |ALU:divisor_ALU|                          ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU                                                                                 ; ALU                  ; work         ;
;                |adder_32:adder|                        ; 46 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder                                                                  ; adder_32             ; work         ;
;                   |adder_block_8bit:loop1[0].add_temp| ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp                               ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[5].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp  ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[1].add_temp| ; 9 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp                               ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[0].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp  ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[2].add_temp| ; 10 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp                               ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[0].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp  ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[3].add_temp| ; 11 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp                               ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[0].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[4].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp  ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp  ; full_adder           ; work         ;
;                |mux_21:loop1[5].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|mux_21:loop1[5].temp                                                            ; mux_21               ; work         ;
;                |mux_21:loop1[6].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|mux_21:loop1[6].temp                                                            ; mux_21               ; work         ;
;                |mux_21:loop1[7].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU|mux_21:loop1[7].temp                                                            ; mux_21               ; work         ;
;             |ALU:quotient_ALU|                         ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU                                                                                ; ALU                  ; work         ;
;                |adder_32:adder|                        ; 46 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder                                                                 ; adder_32             ; work         ;
;                   |adder_block_8bit:loop1[0].add_temp| ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp                              ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[5].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[1].add_temp| ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp                              ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[0].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[2].add_temp| ; 11 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp                              ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[0].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[3].add_temp| ; 11 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp                              ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[0].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[1].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[2].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[3].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[4].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[4].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp ; full_adder           ; work         ;
;                      |full_adder:loop1[7].add_temp|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp ; full_adder           ; work         ;
;                |mux_21:loop1[10].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[10].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[11].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[11].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[12].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[12].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[13].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[13].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[14].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[14].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[17].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[17].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[18].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[18].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[19].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[19].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[20].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[20].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[21].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[21].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[22].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[22].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[23].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[23].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[24].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[24].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[25].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[25].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[26].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[26].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[27].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[27].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[28].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[28].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[29].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[29].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[30].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[30].temp                                                          ; mux_21               ; work         ;
;                |mux_21:loop1[6].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[6].temp                                                           ; mux_21               ; work         ;
;                |mux_21:loop1[7].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[7].temp                                                           ; mux_21               ; work         ;
;                |mux_21:loop1[8].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[8].temp                                                           ; mux_21               ; work         ;
;                |mux_21:loop1[9].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[9].temp                                                           ; mux_21               ; work         ;
;             |SL:divisor_shifter|                       ; 152 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter                                                                              ; SL                   ; work         ;
;                |mux_21:loop1[20].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop1[20].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop1[21].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop1[21].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop1[22].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop1[22].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop1[23].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop1[23].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop2[16].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[16].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop2[17].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[17].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop2[18].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[18].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop2[19].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[19].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop2[24].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[24].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop2[25].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[25].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop2[26].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[26].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop2[27].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[27].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[10].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[10].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[11].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[11].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[12].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[12].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[13].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[13].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[14].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[14].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[15].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[15].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[16].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[16].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[17].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[17].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[18].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[18].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[19].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[19].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[20].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[20].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[21].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[21].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[22].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[22].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[23].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[23].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[24].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[24].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[25].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[25].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[26].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[26].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[27].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[27].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[28].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[28].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[29].temp|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[29].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop3[8].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[8].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop3[9].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[9].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop4[11].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[11].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop4[13].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[13].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop4[30].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[30].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop4[4].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[4].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop4[5].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[5].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop4[6].temp|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[6].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop4[7].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[7].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop4[8].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[8].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop4[9].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[9].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[0].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[0].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[10].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[10].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[11].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[11].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[12].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[12].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[13].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[13].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[14].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[14].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[15].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[15].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[16].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[16].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[17].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[17].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[18].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[18].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[19].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[19].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[1].temp|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[1].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[20].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[20].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[21].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[21].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[22].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[22].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[23].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[23].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[24].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[24].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[25].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[25].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[26].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[26].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[27].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[27].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[28].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[28].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[29].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[29].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[2].temp|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[2].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[30].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[30].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[31].temp|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[31].temp                                                        ; mux_21               ; work         ;
;                |mux_21:loop5[3].temp|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[3].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[4].temp|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[4].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[5].temp|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[5].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[6].temp|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[6].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[7].temp|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[7].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[8].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[8].temp                                                         ; mux_21               ; work         ;
;                |mux_21:loop5[9].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[9].temp                                                         ; mux_21               ; work         ;
;             |SRA:remainder_shifter|                    ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter                                                                           ; SRA                  ; work         ;
;                |mux_21:loop1[10].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[10].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop1[11].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[11].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop1[16].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[16].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop1[8].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[8].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop1[9].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[9].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop2[10].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[10].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop2[11].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[11].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop2[12].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[12].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop2[13].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[13].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop2[14].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[14].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop2[23].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[23].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop2[4].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[4].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop2[5].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[5].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop2[6].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[6].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop2[7].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[7].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop2[8].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[8].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop2[9].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[9].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop3[11].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[11].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[12].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[12].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[13].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[13].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[14].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[14].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[15].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[15].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[16].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[16].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[17].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[17].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[18].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[18].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[19].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[19].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[20].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[20].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[27].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[27].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop3[2].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[2].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop3[3].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[3].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop4[10].temp|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[10].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop4[13].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[13].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop4[14].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[14].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop4[17].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[17].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop4[1].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[1].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop4[21].temp|                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[21].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop4[22].temp|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[22].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop4[23].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[23].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop4[24].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[24].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop4[3].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[3].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop4[4].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[4].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop4[5].temp|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[5].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop4[6].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[6].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop4[7].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[7].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop4[8].temp|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[8].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop4[9].temp|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[9].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[0].temp|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[0].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[10].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[10].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[11].temp|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[11].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[12].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[12].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[13].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[13].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[14].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[14].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[15].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[15].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[16].temp|                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[16].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[17].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[17].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[18].temp|                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[18].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[19].temp|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[19].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[1].temp|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[1].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[20].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[20].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[21].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[21].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[22].temp|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[22].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[23].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[23].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[24].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[24].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[25].temp|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[25].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[26].temp|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[26].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[27].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[27].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[28].temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[28].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[29].temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[29].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[2].temp|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[2].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[30].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[30].temp                                                     ; mux_21               ; work         ;
;                |mux_21:loop5[3].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[3].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[4].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[4].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[5].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[5].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[6].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[6].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[7].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[7].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[8].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[8].temp                                                      ; mux_21               ; work         ;
;                |mux_21:loop5[9].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[9].temp                                                      ; mux_21               ; work         ;
;             |counter32:counter|                        ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|counter32:counter                                                                               ; counter32            ; work         ;
;             |mux_21:loop1[0].mux_temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[0].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[10].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[10].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[11].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[11].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[12].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[12].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[13].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[13].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[14].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[14].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[15].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[15].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[16].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[16].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[17].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[17].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[18].mux_temp|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[18].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[19].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[19].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[1].mux_temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[1].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[20].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[20].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[21].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[21].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[22].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[22].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[23].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[23].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[24].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[24].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[25].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[25].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[26].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[26].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[27].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[27].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[28].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[28].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[29].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[29].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[2].mux_temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[2].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[30].mux_temp|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[30].mux_temp                                                                       ; mux_21               ; work         ;
;             |mux_21:loop1[3].mux_temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[3].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[4].mux_temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[4].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[5].mux_temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[5].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[6].mux_temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[6].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[7].mux_temp|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[7].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[8].mux_temp|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[8].mux_temp                                                                        ; mux_21               ; work         ;
;             |mux_21:loop1[9].mux_temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|mux_21:loop1[9].mux_temp                                                                        ; mux_21               ; work         ;
;             |reg_32_writable:quotient_block|           ; 41 (0)            ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|reg_32_writable:quotient_block                                                                  ; reg_32_writable      ; work         ;
;                |decoder:decode|                        ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|reg_32_writable:quotient_block|decoder:decode                                                   ; decoder              ; work         ;
;             |register:remainder_reg|                   ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|register:remainder_reg                                                                          ; register             ; work         ;
;          |mult:multiplier|                             ; 244 (23)          ; 115 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier                                                                                             ; mult                 ; work         ;
;             |ALU:alu|                                  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu                                                                                     ; ALU                  ; work         ;
;                |adder_32:adder|                        ; 70 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder                                                                      ; adder_32             ; work         ;
;                   |adder_block_8bit:loop1[0].add_temp| ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                   ; adder_block_8bit     ; work         ;
;                   |adder_block_8bit:loop1[1].add_temp| ; 16 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                   ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[5].add_temp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp      ; full_adder           ; work         ;
;                   |adder_block_8bit:loop1[2].add_temp| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                   ; adder_block_8bit     ; work         ;
;                   |adder_block_8bit:loop1[3].add_temp| ; 15 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                   ; adder_block_8bit     ; work         ;
;                      |full_adder:loop1[6].add_temp|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp      ; full_adder           ; work         ;
;                |mux_21:loop1[10].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[10].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[11].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[11].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[12].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[12].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[13].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[13].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[14].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[14].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[15].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[15].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[16].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[16].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[17].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[17].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[18].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[18].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[19].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[19].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[1].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[1].temp                                                                ; mux_21               ; work         ;
;                |mux_21:loop1[20].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[20].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[21].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[21].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[22].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[22].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[23].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[23].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[24].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[24].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[25].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[25].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[26].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[26].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[27].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[27].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[28].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[28].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[29].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[29].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[2].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[2].temp                                                                ; mux_21               ; work         ;
;                |mux_21:loop1[30].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[30].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[31].temp|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[31].temp                                                               ; mux_21               ; work         ;
;                |mux_21:loop1[3].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[3].temp                                                                ; mux_21               ; work         ;
;                |mux_21:loop1[4].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[4].temp                                                                ; mux_21               ; work         ;
;                |mux_21:loop1[5].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[5].temp                                                                ; mux_21               ; work         ;
;                |mux_21:loop1[6].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[6].temp                                                                ; mux_21               ; work         ;
;                |mux_21:loop1[7].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[7].temp                                                                ; mux_21               ; work         ;
;                |mux_21:loop1[8].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[8].temp                                                                ; mux_21               ; work         ;
;                |mux_21:loop1[9].temp|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[9].temp                                                                ; mux_21               ; work         ;
;             |SLL_1_ctrl:multiplicand_shifter|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|SLL_1_ctrl:multiplicand_shifter                                                             ; SLL_1_ctrl           ; work         ;
;             |counter16:FSM|                            ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|counter16:FSM                                                                               ; counter16            ; work         ;
;             |mux_21:loop1[32].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[32].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[33].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[33].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[34].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[34].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[35].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[35].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[36].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[36].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[37].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[37].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[38].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[38].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[39].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[39].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[40].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[40].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[41].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[41].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[42].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[42].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[43].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[43].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[44].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[44].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[45].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[45].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[46].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[46].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[47].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[47].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[48].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[48].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[49].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[49].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[50].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[50].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[51].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[51].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[52].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[52].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[53].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[53].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[54].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[54].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[55].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[55].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[56].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[56].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[57].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[57].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[58].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[58].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[59].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[59].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[60].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[60].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[61].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[61].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[62].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[62].mux_temp                                                                   ; mux_21               ; work         ;
;             |mux_21:loop1[63].mux_temp|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|mux_21:loop1[63].mux_temp                                                                   ; mux_21               ; work         ;
;             |preslicer:slicer|                         ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|preslicer:slicer                                                                            ; preslicer            ; work         ;
;             |reg_16:add_ctrl|                          ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl                                                                             ; reg_16               ; work         ;
;             |reg_16:shift_ctrl|                        ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:shift_ctrl                                                                           ; reg_16               ; work         ;
;             |reg_16:subtract_ctrl|                     ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:subtract_ctrl                                                                        ; reg_16               ; work         ;
;             |shiftregister:product_register|           ; 0 (0)             ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|shiftregister:product_register                                                              ; shiftregister        ; work         ;
;          |mux_21:mux1|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mux_21:mux1                                                                                                 ; mux_21               ; work         ;
;       |mux_21:loop6[0].temp|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[0].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[10].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[10].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[11].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[11].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[12].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[12].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[13].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[13].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[14].temp|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[14].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[15].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[15].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[16].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[16].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[17].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[17].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[18].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[18].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[19].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[19].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[1].temp|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[1].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[20].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[20].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[21].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[21].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[22].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[22].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[23].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[23].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[24].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[24].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[25].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[25].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[26].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[26].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[27].temp|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[27].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[28].temp|                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[28].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[29].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[29].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[2].temp|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[2].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[30].temp|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[30].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[31].temp|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[31].temp                                                                                                        ; mux_21               ; work         ;
;       |mux_21:loop6[3].temp|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[3].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[4].temp|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[4].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[5].temp|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[5].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[6].temp|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[6].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[7].temp|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[7].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[8].temp|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[8].temp                                                                                                         ; mux_21               ; work         ;
;       |mux_21:loop6[9].temp|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|mux_21:loop6[9].temp                                                                                                         ; mux_21               ; work         ;
;       |regfile_mod:reg_file|                           ; 81 (41)           ; 960 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file                                                                                                         ; regfile_mod          ; work         ;
;          |decoder:write_decoder|                       ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|decoder:write_decoder                                                                                   ; decoder              ; work         ;
;          |register:loop2[10].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[10].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[11].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[11].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[12].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[12].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[13].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[13].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[14].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[14].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[15].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[15].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[16].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[16].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[17].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[17].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[18].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[18].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[19].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[19].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[1].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[1].reg_temp                                                                              ; register             ; work         ;
;          |register:loop2[20].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[20].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[21].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[21].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[22].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[22].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[23].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[23].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[24].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[24].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[25].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[25].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[26].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[26].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[27].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[27].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[28].reg_temp|                 ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[28].reg_temp                                                                             ; register             ; work         ;
;          |register:loop2[2].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[2].reg_temp                                                                              ; register             ; work         ;
;          |register:loop2[3].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[3].reg_temp                                                                              ; register             ; work         ;
;          |register:loop2[4].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[4].reg_temp                                                                              ; register             ; work         ;
;          |register:loop2[5].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[5].reg_temp                                                                              ; register             ; work         ;
;          |register:loop2[6].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[6].reg_temp                                                                              ; register             ; work         ;
;          |register:loop2[7].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[7].reg_temp                                                                              ; register             ; work         ;
;          |register:loop2[8].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[8].reg_temp                                                                              ; register             ; work         ;
;          |register:loop2[9].reg_temp|                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:loop2[9].reg_temp                                                                              ; register             ; work         ;
;          |register:reg_31|                             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:reg_31                                                                                         ; register             ; work         ;
;          |register:reg_status|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|regfile_mod:reg_file|register:reg_status                                                                                     ; register             ; work         ;
;       |register:F_D|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|register:F_D                                                                                                                 ; register             ; work         ;
;       |register:PC_F|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|register:PC_F                                                                                                                ; register             ; work         ;
;       |register:PC|                                    ; 3 (3)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|register:PC                                                                                                                  ; register             ; work         ;
;       |register:mdA|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|register:mdA                                                                                                                 ; register             ; work         ;
;       |register:mdB|                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|register:mdB                                                                                                                 ; register             ; work         ;
;       |register:multdiv_addr|                          ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|register:multdiv_addr                                                                                                        ; register             ; work         ;
;       |timer:processor_timer|                          ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|timer:processor_timer                                                                                                        ; timer                ; work         ;
;       |vgamem_new:myvgamem|                            ; 279 (0)           ; 12 (0)       ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|vgamem_new:myvgamem                                                                                                          ; vgamem_new           ; work         ;
;          |altsyncram:altsyncram_component|             ; 279 (0)           ; 12 (0)       ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component                                                                          ; altsyncram           ; work         ;
;             |altsyncram_k1k2:auto_generated|           ; 279 (0)           ; 12 (12)      ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated                                           ; altsyncram_k1k2      ; work         ;
;                |decode_hua:decode2|                    ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated|decode_hua:decode2                        ; decode_hua           ; work         ;
;                |mux_1pb:mux5|                          ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated|mux_1pb:mux5                              ; mux_1pb              ; work         ;
;    |Reset_Delay:r0|                                    ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                                               ; Reset_Delay          ; work         ;
;    |VGA_Audio_PLL:p1|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                                             ; VGA_Audio_PLL        ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                     ; altpll               ; work         ;
;    |vga_controller:vga_ins|                            ; 64 (20)           ; 70 (46)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                                                       ; vga_controller       ; work         ;
;       |img_index:img_index_inst|                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                                              ; img_index            ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                                              ; altsyncram           ; work         ;
;             |altsyncram_oob1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated                                               ; altsyncram_oob1      ; work         ;
;       |video_sync_generator:LTM_ins|                   ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                                          ; video_sync_generator ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------+
; Name                                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------+
; CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port    ; 4096         ; 32           ; --           ; --           ; 131072  ; dmem.mif  ;
; CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM         ; AUTO ; ROM            ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif  ;
; CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; None      ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|ALTSYNCRAM     ; M9K  ; ROM            ; 256          ; 24           ; --           ; --           ; 6144    ; index.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div                                             ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|CP4_processor_sj166:myprocessor|dmem:mydmem         ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|CP4_processor_sj166:myprocessor|imem:myimem         ; imem.v          ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|CP4_processor_sj166:myprocessor|vgamem_new:myvgamem ; vgamem_new.v    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                         ;
+-------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; Latch Name                                                        ; Latch Enable Signal                                            ; Free of Timing Hazards ;
+-------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[0] ; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|Mux1 ; yes                    ;
; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[1] ; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|Mux1 ; yes                    ;
; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[2] ; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|Mux1 ; yes                    ;
; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[3] ; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|Mux1 ; yes                    ;
; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[4] ; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|Mux1 ; yes                    ;
; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[5] ; CP4_processor_sj166:myprocessor|counter33:multdiv_counter|Mux1 ; yes                    ;
; Number of user-specified and inferred latches = 6                 ;                                                                ;                        ;
+-------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                          ; Reason for Removal                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[27].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[28].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[29].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[30].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[31].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[27].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[28].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[29].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[30].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[31].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[27].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[28].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[29].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[30].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[31].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                                                          ;
; CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|shiftregister:product_register|dffe_1 ; Merged with CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|shiftregister:product_register|loop1[61].dffe_temp ;
; CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|shiftregister:product_register|dffe_2 ; Merged with CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|shiftregister:product_register|loop1[61].dffe_temp ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[15].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[22].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[0].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[0].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[3].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[3].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[6].dffe_temp                                ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[3].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[2].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[2].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[5].dffe_temp                                ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[2].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[11].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[11].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[14].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[11].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[10].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[10].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[13].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[10].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[9].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[9].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[12].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[9].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[8].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[8].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[11].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[8].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[7].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[7].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[10].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[7].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[4].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[4].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[7].dffe_temp                                ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[4].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[1].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[1].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[5].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[5].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[8].dffe_temp                                ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[5].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[6].dffe_temp                                   ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[6].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[9].dffe_temp                                ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[6].dffe_temp                                                ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[17].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[18].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[19].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[20].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[21].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[22].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[23].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[24].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[25].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[26].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[27].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[28].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[29].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[30].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[31].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[16].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[12].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[12].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[13].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[13].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[14].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[14].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[15].dffe_temp                                  ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:I|loop1[15].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[16].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[23].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[17].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[24].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[18].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[25].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|DX:d_x|register:misc|loop1[19].dffe_temp                               ; Merged with CP4_processor_sj166:myprocessor|DX:d_x|register:T|loop1[26].dffe_temp                                               ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[22].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|XM:x_m|register:misc|loop1[5].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[23].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|XM:x_m|register:misc|loop1[6].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[24].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|XM:x_m|register:misc|loop1[7].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[25].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|XM:x_m|register:misc|loop1[8].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg|loop1[26].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|XM:x_m|register:misc|loop1[9].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[22].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|MW:M_W|register:misc|loop1[5].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[23].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|MW:M_W|register:misc|loop1[6].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[24].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|MW:M_W|register:misc|loop1[7].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[25].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|MW:M_W|register:misc|loop1[8].dffe_temp                                             ;
; CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg|loop1[26].dffe_temp                             ; Merged with CP4_processor_sj166:myprocessor|MW:M_W|register:misc|loop1[9].dffe_temp                                             ;
; Total Number of Removed Registers = 74                                                                 ;                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1831  ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 62    ;
; Number of registers using Asynchronous Clear ; 1669  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1264  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |skeleton|CP4_processor_sj166:myprocessor|register:PC|loop1[31].dffe_temp                                             ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |skeleton|CP4_processor_sj166:myprocessor|register:PC|loop1[9].dffe_temp                                              ;
; 33:1               ; 31 bits   ; 682 LEs       ; 620 LEs              ; 62 LEs                 ; Yes        ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x|register:B|loop1[23].dffe_temp                                       ;
; 33:1               ; 31 bits   ; 682 LEs       ; 620 LEs              ; 62 LEs                 ; Yes        ; |skeleton|CP4_processor_sj166:myprocessor|DX:d_x|register:A|loop1[16].dffe_temp                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|M_addr[2]                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|M_data[31]                                                                  ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|M_data[3]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|jr_reg[7]                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|regfile_write_addr[0]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop2[27].temp|out                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[5].temp|out ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|alu1_opcode[4]                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop3[29].temp|out                          ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[3].temp|out           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[29].temp|out   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|rd_writedata[6]                                                             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl|data_out                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|alu_inA[31]                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|alu_inA[12]                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|SL:left_shifter|mux_21:loop4[30].temp|out                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[30].temp|out   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|alu_inB[28]                                                                 ;
; 6:1                ; 27 bits   ; 108 LEs       ; 81 LEs               ; 27 LEs                 ; No         ; |skeleton|CP4_processor_sj166:myprocessor|alu_inB[13]                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[31].temp|out   ;
; 7:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |skeleton|CP4_processor_sj166:myprocessor|ALU:ALU1|mux_21:loop2[30].temp4|out                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; imem.mif             ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                               ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                            ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 19                     ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 307200                 ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; CLOCK1                 ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                            ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 19                     ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 307200                 ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                            ;
; OUTDATA_REG_B                      ; CLOCK1                 ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; lab7_img_data.mif      ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_k1k2        ; Untyped                                                            ;
+------------------------------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; index.mif            ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_oob1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                   ;
; Entity Instance                           ; CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 307200                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 307200                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 24                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:PC" ;
+--------------+-------+----------+----------------------------------------------+
; Port         ; Type  ; Severity ; Details                                      ;
+--------------+-------+----------+----------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                 ;
+--------------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:misc"                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:tgtreg" ;
+--------------+-------+----------+--------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                          ;
+--------------+-------+----------+--------------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:alureg" ;
+--------------+-------+----------+--------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                          ;
+--------------+-------+----------+--------------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|MW:M_W|register:regData" ;
+--------------+-------+----------+---------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                           ;
+--------------+-------+----------+---------------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                      ;
+--------------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem"                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wren_b ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:PC" ;
+--------------+-------+----------+----------------------------------------------+
; Port         ; Type  ; Severity ; Details                                      ;
+--------------+-------+----------+----------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                 ;
+--------------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:misc"                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:tgtreg" ;
+--------------+-------+----------+--------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                          ;
+--------------+-------+----------+--------------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:alureg" ;
+--------------+-------+----------+--------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                          ;
+--------------+-------+----------+--------------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|XM:x_m|register:regB" ;
+--------------+-------+----------+------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                        ;
+--------------+-------+----------+------------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                   ;
+--------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|SLL_1_ctrl:multiplicand_shifter"            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|ALU:alu"                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:shift_ctrl"                                                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_reset   ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; read_address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:subtract_ctrl"                                                                                                  ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_reset   ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; read_address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl|decoder:decode" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------+
; in[4]       ; Input  ; Info     ; Stuck at GND                                                                              ;
; out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl"                                                                                                       ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_reset   ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; read_address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier"                                                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sign_overflow   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; top_product     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; maxneg_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:quotient_ALU"                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|reg_32_writable:quotient_block" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU2"                                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_ALUopcode[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:ALU1"                                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_ALUopcode[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:dividend_ALU"                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|ALU:divisor_ALU"                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|register:remainder_reg" ;
+------------+-------+----------+---------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                         ;
+------------+-------+----------+---------------------------------------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                                                    ;
+------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|register:multdiv_addr"                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|ALU:ALU2"                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:misc"                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[31..30]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:P" ;
+--------------+-------+----------+---------------------------------------------+
; Port         ; Type  ; Severity ; Details                                     ;
+--------------+-------+----------+---------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                ;
+--------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:T" ;
+-----------------+-------+----------+------------------------------------------+
; Port            ; Type  ; Severity ; Details                                  ;
+-----------------+-------+----------+------------------------------------------+
; data_in[31..27] ; Input ; Info     ; Stuck at GND                             ;
; write_enable    ; Input ; Info     ; Stuck at VCC                             ;
+-----------------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:I" ;
+--------------+-------+----------+---------------------------------------------+
; Port         ; Type  ; Severity ; Details                                     ;
+--------------+-------+----------+---------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                ;
+--------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:B" ;
+--------------+-------+----------+---------------------------------------------+
; Port         ; Type  ; Severity ; Details                                     ;
+--------------+-------+----------+---------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                ;
+--------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|DX:d_x|register:A" ;
+--------------+-------+----------+---------------------------------------------+
; Port         ; Type  ; Severity ; Details                                     ;
+--------------+-------+----------+---------------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                                ;
+--------------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[4].temp" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[3].temp" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[2].temp" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[1].temp" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|mux_21:loop1[0].temp" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|decoder:write_decoder"            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; PROP ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; GEN  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|adder_32:PC_adder"                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; B[31..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B[0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Cin      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Props    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Gens     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|register:PC_F" ;
+--------------+-------+----------+-----------------------------------------+
; Port         ; Type  ; Severity ; Details                                 ;
+--------------+-------+----------+-----------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                            ;
+--------------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|register:F_D" ;
+--------------+-------+----------+----------------------------------------+
; Port         ; Type  ; Severity ; Details                                ;
+--------------+-------+----------+----------------------------------------+
; write_enable ; Input ; Info     ; Stuck at VCC                           ;
+--------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor|imem:myimem" ;
+-------+-------+----------+----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                      ;
+-------+-------+----------+----------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                 ;
+-------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CP4_processor_sj166:myprocessor"                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dmem_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; timer_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 186                         ;
; cycloneiii_ff         ; 1831                        ;
;     CLR               ; 423                         ;
;     CLR SCLR          ; 19                          ;
;     CLR SCLR SLD      ; 62                          ;
;     ENA               ; 98                          ;
;     ENA CLR           ; 1165                        ;
;     ENA SCLR          ; 1                           ;
;     plain             ; 63                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 4185                        ;
;     arith             ; 55                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 4130                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 124                         ;
;         3 data inputs ; 805                         ;
;         4 data inputs ; 3195                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 392                         ;
;                       ;                             ;
; Max LUT depth         ; 32.00                       ;
; Average LUT depth     ; 13.24                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Apr 21 08:26:28 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgamem_new.v
    Info (12023): Found entity 1: vgamem_new File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vgamem_new.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vgamem.v
    Info (12023): Found entity 1: vgamem File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vgamem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/img_index.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/img_data.v Line: 39
Warning (12019): Can't analyze file -- file CP4_processor_netid.v is missing
Warning (10463): Verilog HDL Declaration warning at CP4_processor_sj166.v(831): "final" is SystemVerilog-2005 keyword File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 831
Info (12021): Found 36 design units, including 36 entities, in source file cp4_processor_sj166.v
    Info (12023): Found entity 1: CP4_processor_sj166 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1
    Info (12023): Found entity 2: register File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 469
    Info (12023): Found entity 3: multdiv File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 487
    Info (12023): Found entity 4: counter16 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 527
    Info (12023): Found entity 5: counter32 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 568
    Info (12023): Found entity 6: div File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 627
    Info (12023): Found entity 7: mult File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 732
    Info (12023): Found entity 8: preslicer File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 836
    Info (12023): Found entity 9: reg_16 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 877
    Info (12023): Found entity 10: reg_32_writable File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 917
    Info (12023): Found entity 11: shiftregister File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 948
    Info (12023): Found entity 12: SLL_1_ctrl File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 988
    Info (12023): Found entity 13: tristate File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1002
    Info (12023): Found entity 14: XM File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1011
    Info (12023): Found entity 15: regfile_mod File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1043
    Info (12023): Found entity 16: MW File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1123
    Info (12023): Found entity 17: mux_21 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1154
    Info (12023): Found entity 18: DX File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1163
    Info (12023): Found entity 19: decoder File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1226
    Info (12023): Found entity 20: ALU File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1282
    Info (12023): Found entity 21: adder_32 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1357
    Info (12023): Found entity 22: adder_block_8bit File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1400
    Info (12023): Found entity 23: full_adder File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1500
    Info (12023): Found entity 24: SL File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1515
    Info (12023): Found entity 25: SLL_16 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1584
    Info (12023): Found entity 26: SLL_8 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1595
    Info (12023): Found entity 27: SLL_4 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1606
    Info (12023): Found entity 28: SLL_2 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1617
    Info (12023): Found entity 29: SLL_1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1628
    Info (12023): Found entity 30: SRA File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1639
    Info (12023): Found entity 31: SRA_16 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1703
    Info (12023): Found entity 32: SRA_8 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1722
    Info (12023): Found entity 33: SRA_4 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1739
    Info (12023): Found entity 34: SRA_2 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1756
    Info (12023): Found entity 35: SRA_1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1773
    Info (12023): Found entity 36: counter33 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1784
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(47): created implicit net for "inclock" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(84): created implicit net for "DLY_RST" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 84
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(85): created implicit net for "VGA_CTRL_CLK" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(85): created implicit net for "AUD_CTRL_CLK" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(475): created implicit net for "async_ctrl" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 475
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(893): created implicit net for "async_ctrl" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 893
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(926): created implicit net for "async_ctrl" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 926
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(954): created implicit net for "async_ctrl" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 954
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "dmem_out" at skeleton.v(35) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
Warning (10034): Output port "lcd_data" at skeleton.v(33) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
Warning (10034): Output port "seg1" at skeleton.v(34) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
Warning (10034): Output port "seg2" at skeleton.v(34) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
Warning (10034): Output port "seg3" at skeleton.v(34) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
Warning (10034): Output port "seg4" at skeleton.v(34) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
Warning (10034): Output port "seg5" at skeleton.v(34) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
Warning (10034): Output port "seg6" at skeleton.v(34) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
Warning (10034): Output port "seg7" at skeleton.v(34) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
Warning (10034): Output port "seg8" at skeleton.v(34) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
Warning (10034): Output port "lcd_rw" at skeleton.v(32) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
Warning (10034): Output port "lcd_en" at skeleton.v(32) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
Warning (10034): Output port "lcd_rs" at skeleton.v(32) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
Warning (10034): Output port "lcd_on" at skeleton.v(32) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
Warning (10034): Output port "lcd_blon" at skeleton.v(32) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
Warning (10034): Output port "VGA_SYNC" at skeleton.v(21) has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 21
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 47
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "CP4_processor_sj166" for hierarchy "CP4_processor_sj166:myprocessor" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 60
Warning (10030): Net "overflow_code[31..3]" at CP4_processor_sj166.v(446) has no driver or initial value, using a default initial value '0' File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 446
Info (12128): Elaborating entity "register" for hierarchy "CP4_processor_sj166:myprocessor|register:PC" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 24
Info (12128): Elaborating entity "imem" for hierarchy "CP4_processor_sj166:myprocessor|imem:myimem" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/imem.v Line: 84
Info (12133): Instantiated megafunction "CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "CP4_processor_sj166:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_2m81.tdf Line: 32
Warning (113028): 3937 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/imem.mif Line: 1
    Warning (113027): Addresses ranging from 159 to 4095 are not initialized File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/imem.mif Line: 1
Info (12128): Elaborating entity "adder_32" for hierarchy "CP4_processor_sj166:myprocessor|adder_32:PC_adder" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 41
Info (12128): Elaborating entity "adder_block_8bit" for hierarchy "CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1375
Info (12128): Elaborating entity "full_adder" for hierarchy "CP4_processor_sj166:myprocessor|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[0].add_temp" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1417
Info (12128): Elaborating entity "timer" for hierarchy "CP4_processor_sj166:myprocessor|timer:processor_timer" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 57
Warning (10230): Verilog HDL assignment warning at timer.v(16): truncated value with size 32 to match size of target (4) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/timer.v Line: 16
Warning (10646): Verilog HDL Event Control warning at timer.v(20): posedge or negedge of vector "count" depends solely on its least-significant bit File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/timer.v Line: 20
Info (12128): Elaborating entity "regfile_mod" for hierarchy "CP4_processor_sj166:myprocessor|regfile_mod:reg_file" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 64
Info (12128): Elaborating entity "decoder" for hierarchy "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|decoder:write_decoder" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1057
Info (12128): Elaborating entity "tristate" for hierarchy "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|tristate:loop3[0].tri_temp" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1109
Info (12128): Elaborating entity "mux_21" for hierarchy "CP4_processor_sj166:myprocessor|mux_21:loop1[0].temp" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 91
Info (12128): Elaborating entity "DX" for hierarchy "CP4_processor_sj166:myprocessor|DX:d_x" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 119
Warning (10030): Net "misc_wires[31..30]" at CP4_processor_sj166.v(1197) has no driver or initial value, using a default initial value '0' File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1197
Info (12128): Elaborating entity "ALU" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 162
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(1332): actual bit length 8 differs from formal bit length 1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1332
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(1333): actual bit length 8 differs from formal bit length 1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1333
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(1334): actual bit length 8 differs from formal bit length 1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1334
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(1335): actual bit length 8 differs from formal bit length 1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1335
Info (12128): Elaborating entity "SL" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SL:left_shifter" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1296
Info (12128): Elaborating entity "SLL_16" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SL:left_shifter|SLL_16:sl16" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1524
Info (12128): Elaborating entity "SLL_8" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SL:left_shifter|SLL_8:sl8" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1533
Info (12128): Elaborating entity "SLL_4" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SL:left_shifter|SLL_4:sl4" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1541
Info (12128): Elaborating entity "SLL_2" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SL:left_shifter|SLL_2:sl2" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1549
Info (12128): Elaborating entity "SLL_1" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SL:left_shifter|SLL_1:sl1" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1557
Info (12128): Elaborating entity "SRA" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SRA:right_shifter" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1297
Info (12128): Elaborating entity "SRA_16" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SRA:right_shifter|SRA_16:SR16" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1648
Info (12128): Elaborating entity "SRA_8" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SRA:right_shifter|SRA_8:SR8" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1657
Info (12128): Elaborating entity "SRA_4" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SRA:right_shifter|SRA_4:SR4" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1665
Info (12128): Elaborating entity "SRA_2" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SRA:right_shifter|SRA_2:SR2" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1673
Info (12128): Elaborating entity "SRA_1" for hierarchy "CP4_processor_sj166:myprocessor|ALU:ALU2|SRA:right_shifter|SRA_1:SR1" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1681
Info (12128): Elaborating entity "multdiv" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 254
Info (12128): Elaborating entity "div" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 500
Info (12128): Elaborating entity "counter32" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|counter32:counter" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 645
Info (12128): Elaborating entity "reg_32_writable" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|div:divider|reg_32_writable:quotient_block" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 718
Info (12128): Elaborating entity "mult" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 503
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(794): actual bit length 32 differs from formal bit length 1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 794
Info (12128): Elaborating entity "counter16" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|counter16:FSM" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 742
Info (12128): Elaborating entity "preslicer" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|preslicer:slicer" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 750
Info (12128): Elaborating entity "reg_16" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 755
Info (12128): Elaborating entity "SLL_1_ctrl" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|SLL_1_ctrl:multiplicand_shifter" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 783
Info (12128): Elaborating entity "shiftregister" for hierarchy "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|shiftregister:product_register" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 790
Info (12128): Elaborating entity "counter33" for hierarchy "CP4_processor_sj166:myprocessor|counter33:multdiv_counter" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 257
Warning (10270): Verilog HDL Case Statement warning at CP4_processor_sj166.v(1800): incomplete case statement has no default case item File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
Warning (10240): Verilog HDL Always Construct warning at CP4_processor_sj166.v(1800): inferring latch(es) for variable "next", which holds its previous value in one or more paths through the always construct File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
Info (10041): Inferred latch for "next[0]" at CP4_processor_sj166.v(1800) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
Info (10041): Inferred latch for "next[1]" at CP4_processor_sj166.v(1800) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
Info (10041): Inferred latch for "next[2]" at CP4_processor_sj166.v(1800) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
Info (10041): Inferred latch for "next[3]" at CP4_processor_sj166.v(1800) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
Info (10041): Inferred latch for "next[4]" at CP4_processor_sj166.v(1800) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
Info (10041): Inferred latch for "next[5]" at CP4_processor_sj166.v(1800) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
Info (12128): Elaborating entity "XM" for hierarchy "CP4_processor_sj166:myprocessor|XM:x_m" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 335
Info (12128): Elaborating entity "dmem" for hierarchy "CP4_processor_sj166:myprocessor|dmem:mydmem" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 350
Info (12128): Elaborating entity "altsyncram" for hierarchy "CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/dmem.v Line: 85
Info (12133): Instantiated megafunction "CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "CP4_processor_sj166:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vgamem_new" for hierarchy "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 362
Info (12128): Elaborating entity "altsyncram" for hierarchy "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vgamem_new.v Line: 100
Info (12130): Elaborated megafunction instantiation "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vgamem_new.v Line: 100
Info (12133): Instantiated megafunction "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vgamem_new.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "lab7_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1k2.tdf
    Info (12023): Found entity 1: altsyncram_k1k2 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_k1k2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_k1k2" for hierarchy "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/decode_hua.tdf Line: 23
Info (12128): Elaborating entity "decode_hua" for hierarchy "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated|decode_hua:decode2" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_k1k2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "CP4_processor_sj166:myprocessor|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_k1k2:auto_generated|mux_1pb:mux4" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_k1k2.tdf Line: 52
Info (12128): Elaborating entity "MW" for hierarchy "CP4_processor_sj166:myprocessor|MW:M_W" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 376
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 84
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 85
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 95
Warning (10230): Verilog HDL assignment warning at vga_controller.v(45): truncated value with size 32 to match size of target (19) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vga_controller.v Line: 45
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vga_controller.v Line: 35
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/vga_controller.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/img_index.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/img_index.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/img_index.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oob1.tdf
    Info (12023): Found entity 1: altsyncram_oob1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/altsyncram_oob1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oob1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/db/pll_altpll.v Line: 78
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:shift_ctrl|data_out" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 992
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:subtract_ctrl|data_out" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 758
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl|data_out" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 758
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[31]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[30]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[29]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[28]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[27]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[26]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[25]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[24]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[23]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[22]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[21]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[20]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[19]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[18]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[17]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[16]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[15]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[14]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[13]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[12]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[11]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[10]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[9]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[8]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[7]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[6]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[5]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[4]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[3]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[2]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[1]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegA[0]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[31]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[30]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[29]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[28]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[27]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[26]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[25]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[24]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[23]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[22]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[21]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[20]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[19]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[18]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[17]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[16]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[15]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[14]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[13]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[12]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[11]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[10]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[9]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[8]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[7]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[6]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[5]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[4]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[3]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[2]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[1]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
    Warning (13048): Converted tri-state node "CP4_processor_sj166:myprocessor|regfile_mod:reg_file|data_readRegB[0]" into a selector File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1177
Warning (12241): 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ps2_clock" has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 29
    Warning (13040): bidirectional pin "ps2_data" has no driver File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 29
Warning (13012): Latch CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[0] has unsafe behavior File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CP4_processor_sj166:myprocessor|x_mult File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 241
Warning (13012): Latch CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[1] has unsafe behavior File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CP4_processor_sj166:myprocessor|counter33:multdiv_counter|dff1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1791
Warning (13012): Latch CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[2] has unsafe behavior File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CP4_processor_sj166:myprocessor|counter33:multdiv_counter|dff1 File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1791
Warning (13012): Latch CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[3] has unsafe behavior File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CP4_processor_sj166:myprocessor|x_mult File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 241
Warning (13012): Latch CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[4] has unsafe behavior File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CP4_processor_sj166:myprocessor|x_mult File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 241
Warning (13012): Latch CP4_processor_sj166:myprocessor|counter33:multdiv_counter|next[5] has unsafe behavior File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1800
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CP4_processor_sj166:myprocessor|x_mult File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 241
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dmem_out[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[7]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[8]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[9]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[10]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[11]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[12]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[13]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[14]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[15]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[16]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[17]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[18]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[19]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[20]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[21]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[22]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[23]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[24]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[25]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[26]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[27]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[28]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[29]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[30]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[31]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 35
    Warning (13410): Pin "lcd_data[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[7]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 33
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
    Warning (13410): Pin "lcd_en" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
    Warning (13410): Pin "lcd_rs" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
    Warning (13410): Pin "lcd_on" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
    Warning (13410): Pin "lcd_blon" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 32
    Warning (13410): Pin "seg1[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg1[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg1[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg1[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg1[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg1[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg1[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg2[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg2[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg2[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg2[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg2[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg2[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg2[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg3[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg4[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg5[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg6[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg7[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "seg8[6]" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 34
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/skeleton.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Info (21057): Implemented 6210 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 182 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 5631 logic cells
    Info (21064): Implemented 392 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 237 warnings
    Info: Peak virtual memory: 1002 megabytes
    Info: Processing ended: Fri Apr 21 08:27:06 2017
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:49


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/16.0/modelsim_ase/win32aloem/skel_new_THEREEEEEEALONE/output_files/skeleton.map.smsg.


