library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Generator is
	port (
		CLK_100MHz 			: in std_logic;
		Dout			: out std_logic_vector(13 downto 0)
	);
end Generator;

architecture rtl of Generator is
	
	constant BitsPerOutSample 	: natural := 14;
	
	signal CLK_100MHz_t:  std_logic;
	signal CLK_200MHz_t:  std_logic;
	signal dout_t: std_logic_vector((BitsPerOutSample - 1) downto 0);	
	
	component PLL
		port (
			areset		: IN STD_LOGIC  := '0';
			inclk0		: IN STD_LOGIC  := '0';
			c0			: OUT STD_LOGIC ;
			locked		: OUT STD_LOGIC 
		);
	end component;
	
	component Signal_generator
		port (
			CLK_200MHz : in std_logic;
			dout : out std_logic_vector(BitsPerOutSample - 1 downto 0)
		);
	end component;
	
begin				
			
	CLK_100MHz_t <= CLK_100MHz;
	Dout <= dout_t;
	
	PLL_module : PLL port map (
								areset => '0',
								inclk0 => CLK_100MHz_t,
								c0 => CLK_200MHz_t,
								locked => open
							);
	Generator : Signal_generator port map (
								CLK_200MHz => CLK_200MHz_t,
								dout => dout_t
							);

end rtl;

