#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ea42cb9b90 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v000001ea42d1a220_0 .var "CLK", 0 0;
v000001ea42d19780_0 .net "INSTRUCTION", 31 0, L_000001ea42d1c550;  1 drivers
v000001ea42d198c0_0 .net "PC", 31 0, v000001ea42d17de0_0;  1 drivers
v000001ea42d19960_0 .var "RESET", 0 0;
v000001ea42d1a2c0_0 .net *"_ivl_0", 7 0, L_000001ea42d1b330;  1 drivers
v000001ea42d19be0_0 .net *"_ivl_10", 31 0, L_000001ea42d1c2d0;  1 drivers
v000001ea42d1aa40_0 .net *"_ivl_12", 7 0, L_000001ea42d1bfb0;  1 drivers
L_000001ea42d1d108 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ea42d19c80_0 .net/2u *"_ivl_14", 31 0, L_000001ea42d1d108;  1 drivers
v000001ea42d1a9a0_0 .net *"_ivl_16", 31 0, L_000001ea42d1bc90;  1 drivers
v000001ea42d19d20_0 .net *"_ivl_18", 7 0, L_000001ea42d1c190;  1 drivers
L_000001ea42d1d078 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001ea42d1a360_0 .net/2u *"_ivl_2", 31 0, L_000001ea42d1d078;  1 drivers
v000001ea42d1c230_0 .net *"_ivl_4", 31 0, L_000001ea42d1b6f0;  1 drivers
v000001ea42d1b650_0 .net *"_ivl_6", 7 0, L_000001ea42d1c9b0;  1 drivers
L_000001ea42d1d0c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001ea42d1c870_0 .net/2u *"_ivl_8", 31 0, L_000001ea42d1d0c0;  1 drivers
v000001ea42d1ba10_0 .var/i "i", 31 0;
v000001ea42d1b290 .array "instr_mem", 0 1023, 7 0;
L_000001ea42d1b330 .array/port v000001ea42d1b290, L_000001ea42d1b6f0;
L_000001ea42d1b6f0 .arith/sum 32, v000001ea42d17de0_0, L_000001ea42d1d078;
L_000001ea42d1c9b0 .array/port v000001ea42d1b290, L_000001ea42d1c2d0;
L_000001ea42d1c2d0 .arith/sum 32, v000001ea42d17de0_0, L_000001ea42d1d0c0;
L_000001ea42d1bfb0 .array/port v000001ea42d1b290, L_000001ea42d1bc90;
L_000001ea42d1bc90 .arith/sum 32, v000001ea42d17de0_0, L_000001ea42d1d108;
L_000001ea42d1c190 .array/port v000001ea42d1b290, v000001ea42d17de0_0;
L_000001ea42d1c550 .concat [ 8 8 8 8], L_000001ea42d1c190, L_000001ea42d1bfb0, L_000001ea42d1c9b0, L_000001ea42d1b330;
S_000001ea42cb9ef0 .scope module, "mycpu" "cpu" 2 39, 3 301 0, S_000001ea42cb9b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001ea42d19640_0 .net "ALUOP", 2 0, v000001ea42d12920_0;  1 drivers
v000001ea42d190a0_0 .net "ALURESULT", 7 0, v000001ea42d13320_0;  1 drivers
v000001ea42d19320_0 .net "BRANCHADDRESS", 31 0, v000001ea42d121a0_0;  1 drivers
v000001ea42d19fa0_0 .net "BRANCHINSTRUCTION", 7 0, v000001ea42d16c60_0;  1 drivers
v000001ea42d19280_0 .net "BRANCH_SELECT", 0 0, v000001ea42d12f60_0;  1 drivers
v000001ea42d1ac20_0 .net "BRANCH_SELECTED", 31 0, v000001ea42d13a00_0;  1 drivers
v000001ea42d1a900_0 .net "CLK", 0 0, v000001ea42d1a220_0;  1 drivers
v000001ea42d1a180_0 .net "IMMIDIATE", 7 0, v000001ea42d173e0_0;  1 drivers
v000001ea42d1a5e0_0 .net "IMMIDIATE_SELECT", 0 0, v000001ea42d130a0_0;  1 drivers
v000001ea42d1a860_0 .net "IMMIDIATE_SELECTED", 7 0, v000001ea42d12ce0_0;  1 drivers
v000001ea42d1ae00_0 .net "INSTRUCTION", 31 0, L_000001ea42d1c550;  alias, 1 drivers
v000001ea42d1aea0_0 .net "JUMPADDRESS", 31 0, v000001ea42d17520_0;  1 drivers
v000001ea42d19140_0 .net "JUMPINSTRUCTION", 7 0, v000001ea42d16940_0;  1 drivers
v000001ea42d1af40_0 .net "JUMP_SELECT", 0 0, v000001ea42d169e0_0;  1 drivers
v000001ea42d19500_0 .net "JUMP_SELECTED", 31 0, v000001ea42d17660_0;  1 drivers
v000001ea42d193c0_0 .net "LEFTSHIFTEDBRANCH", 31 0, v000001ea42d16d00_0;  1 drivers
v000001ea42d1aae0_0 .net "LEFTSHIFTEDJUMP", 31 0, v000001ea42d17c00_0;  1 drivers
v000001ea42d19b40_0 .net "NEXTPCOUT", 31 0, v000001ea42d17160_0;  1 drivers
v000001ea42d19dc0_0 .net "OPCODE", 7 0, v000001ea42d17200_0;  1 drivers
v000001ea42d191e0_0 .net "PCOUT", 31 0, v000001ea42d17de0_0;  alias, 1 drivers
v000001ea42d19f00_0 .net "READREG1", 2 0, v000001ea42d170c0_0;  1 drivers
v000001ea42d1a720_0 .net "READREG2", 2 0, v000001ea42d166c0_0;  1 drivers
v000001ea42d19460_0 .net "REGOUT1", 7 0, L_000001ea42cb9490;  1 drivers
v000001ea42d1a4a0_0 .net "REGOUT2", 7 0, L_000001ea42cb93b0;  1 drivers
v000001ea42d1a680_0 .net "RESET", 0 0, v000001ea42d19960_0;  1 drivers
v000001ea42d196e0_0 .net "SIGNEXTENDEDBRANCH", 31 0, v000001ea42d164e0_0;  1 drivers
v000001ea42d1ab80_0 .net "SIGNEXTENDEDJUMP", 31 0, v000001ea42d16760_0;  1 drivers
v000001ea42d1acc0_0 .net "TWOS_COMP", 7 0, v000001ea42d19a00_0;  1 drivers
v000001ea42d1a7c0_0 .net "TWOS_COMP_SELECT", 0 0, v000001ea42d17700_0;  1 drivers
v000001ea42d195a0_0 .net "TWOS_COMP_SELECTED", 7 0, v000001ea42d1ad60_0;  1 drivers
v000001ea42d19aa0_0 .net "WRITEENABLE", 0 0, v000001ea42d16260_0;  1 drivers
v000001ea42d19e60_0 .net "WRITEREG", 2 0, v000001ea42d16a80_0;  1 drivers
v000001ea42d19820_0 .net "ZERO", 0 0, v000001ea42d124c0_0;  1 drivers
v000001ea42d1a0e0_0 .net "ZERO_and_BRANCHSELECT", 0 0, L_000001ea42cb8c40;  1 drivers
S_000001ea42c5b3d0 .scope module, "alu" "alu" 3 386, 4 126 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001ea42d12a60_0 .net "ADD_RESULT", 7 0, v000001ea42ca75d0_0;  1 drivers
v000001ea42d13e60_0 .net "AND_RESULT", 7 0, L_000001ea42cb9730;  1 drivers
v000001ea42d13820_0 .net "DATA1", 7 0, L_000001ea42cb9490;  alias, 1 drivers
v000001ea42d136e0_0 .net "DATA2", 7 0, v000001ea42d12ce0_0;  alias, 1 drivers
v000001ea42d12ba0_0 .net "MOV_RESULT", 7 0, L_000001ea42cb9650;  1 drivers
v000001ea42d12c40_0 .net "MULT_RESULT", 7 0, L_000001ea42d1c410;  1 drivers
v000001ea42d131e0_0 .net "OR_RESULT", 7 0, L_000001ea42cb9ab0;  1 drivers
v000001ea42d13320_0 .var "RESULT", 7 0;
v000001ea42d12600_0 .net "SA_RESULT", 7 0, v000001ea42d12060_0;  1 drivers
v000001ea42d13f00_0 .net "SELECT", 2 0, v000001ea42d12920_0;  alias, 1 drivers
v000001ea42d12100_0 .net "SL_RESULT", 7 0, v000001ea42d13d20_0;  1 drivers
v000001ea42d124c0_0 .var "ZERO", 0 0;
E_000001ea42cae690/0 .event anyedge, v000001ea42d13f00_0, v000001ea42d13aa0_0, v000001ea42ca75d0_0, v000001ea42d13500_0;
E_000001ea42cae690/1 .event anyedge, v000001ea42d13460_0, v000001ea42d13000_0, v000001ea42d13d20_0, v000001ea42d12060_0;
E_000001ea42cae690 .event/or E_000001ea42cae690/0, E_000001ea42cae690/1;
E_000001ea42cae810 .event anyedge, v000001ea42ca75d0_0;
S_000001ea42c5b560 .scope module, "add1" "add_module" 4 146, 4 13 0, S_000001ea42c5b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001ea42ca7350_0 .net "DATA1", 7 0, L_000001ea42cb9490;  alias, 1 drivers
v000001ea42ca7530_0 .net "DATA2", 7 0, v000001ea42d12ce0_0;  alias, 1 drivers
v000001ea42ca75d0_0 .var "RESULT", 7 0;
E_000001ea42cadf10 .event anyedge, v000001ea42ca7530_0, v000001ea42ca7350_0;
S_000001ea42c53700 .scope module, "and1" "and_module" 4 147, 4 28 0, S_000001ea42c5b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001ea42cb9730 .functor AND 8, L_000001ea42cb9490, v000001ea42d12ce0_0, C4<11111111>, C4<11111111>;
v000001ea42ca7670_0 .net "DATA1", 7 0, L_000001ea42cb9490;  alias, 1 drivers
v000001ea42ca6c70_0 .net "DATA2", 7 0, v000001ea42d12ce0_0;  alias, 1 drivers
v000001ea42d13500_0 .net "RESULT", 7 0, L_000001ea42cb9730;  alias, 1 drivers
S_000001ea42c53890 .scope module, "mov1" "mov_module" 4 145, 4 5 0, S_000001ea42c5b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001ea42cb9650 .functor BUFZ 8, v000001ea42d12ce0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ea42d12b00_0 .net "DATA2", 7 0, v000001ea42d12ce0_0;  alias, 1 drivers
v000001ea42d13aa0_0 .net "RESULT", 7 0, L_000001ea42cb9650;  alias, 1 drivers
S_000001ea42c60900 .scope module, "mult1" "mult_module" 4 149, 4 46 0, S_000001ea42c5b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001ea42d126a0_0 .net "DATA1", 7 0, L_000001ea42cb9490;  alias, 1 drivers
v000001ea42d13640_0 .net "DATA2", 7 0, v000001ea42d12ce0_0;  alias, 1 drivers
v000001ea42d13000_0 .net "RESULT", 7 0, L_000001ea42d1c410;  alias, 1 drivers
L_000001ea42d1c410 .arith/mult 8, L_000001ea42cb9490, v000001ea42d12ce0_0;
S_000001ea42c60a90 .scope module, "or1" "or_module" 4 148, 4 37 0, S_000001ea42c5b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001ea42cb9ab0 .functor OR 8, L_000001ea42cb9490, v000001ea42d12ce0_0, C4<00000000>, C4<00000000>;
v000001ea42d13be0_0 .net "DATA1", 7 0, L_000001ea42cb9490;  alias, 1 drivers
v000001ea42d13b40_0 .net "DATA2", 7 0, v000001ea42d12ce0_0;  alias, 1 drivers
v000001ea42d13460_0 .net "RESULT", 7 0, L_000001ea42cb9ab0;  alias, 1 drivers
S_000001ea42bee090 .scope module, "sa1" "arithmatic_shift" 4 151, 4 90 0, S_000001ea42c5b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001ea42d12d80_0 .net "DATA", 7 0, L_000001ea42cb9490;  alias, 1 drivers
v000001ea42d138c0_0 .var "OFFSET", 7 0;
v000001ea42d12060_0 .var "RESULT", 7 0;
v000001ea42d13780_0 .net "SHIFTAMOUNT", 7 0, v000001ea42d12ce0_0;  alias, 1 drivers
v000001ea42d13c80_0 .var/i "i", 31 0;
v000001ea42d12240_0 .var/i "j", 31 0;
E_000001ea42cae990 .event anyedge, v000001ea42ca7350_0, v000001ea42ca7530_0, v000001ea42d138c0_0, v000001ea42d12060_0;
S_000001ea42bee220 .scope module, "sl1" "logical_shift" 4 150, 4 55 0, S_000001ea42c5b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001ea42d13140_0 .net "DATA", 7 0, L_000001ea42cb9490;  alias, 1 drivers
v000001ea42d13dc0_0 .var "OFFSET", 7 0;
v000001ea42d13d20_0 .var "RESULT", 7 0;
v000001ea42d13280_0 .net "SHIFTAMOUNT", 7 0, v000001ea42d12ce0_0;  alias, 1 drivers
v000001ea42d12380_0 .var/i "i", 31 0;
v000001ea42d122e0_0 .var/i "j", 31 0;
E_000001ea42cae9d0 .event anyedge, v000001ea42ca7350_0, v000001ea42ca7530_0, v000001ea42d13dc0_0, v000001ea42d13d20_0;
S_000001ea42c571a0 .scope module, "alu_immidiate_mux" "mux_module8" 3 379, 3 32 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001ea42d12e20_0 .net "DATA1", 7 0, v000001ea42d1ad60_0;  alias, 1 drivers
v000001ea42d133c0_0 .net "DATA2", 7 0, v000001ea42d173e0_0;  alias, 1 drivers
v000001ea42d12ce0_0 .var "RESULT", 7 0;
v000001ea42d135a0_0 .net "SELECT", 0 0, v000001ea42d130a0_0;  alias, 1 drivers
E_000001ea42cadf90 .event anyedge, v000001ea42d135a0_0, v000001ea42d133c0_0, v000001ea42d12e20_0;
S_000001ea42c57330 .scope module, "branch_add" "branch_add" 3 371, 3 164 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDBRANCH";
    .port_info 2 /OUTPUT 32 "BRANCHADDRESS";
v000001ea42d121a0_0 .var "BRANCHADDRESS", 31 0;
v000001ea42d12ec0_0 .net "LEFTSHIFTEDBRANCH", 31 0, v000001ea42d16d00_0;  alias, 1 drivers
v000001ea42d12560_0 .net "PCOUT", 31 0, v000001ea42d17160_0;  alias, 1 drivers
E_000001ea42cae010 .event anyedge, v000001ea42d12ec0_0, v000001ea42d12560_0;
S_000001ea42c5a6c0 .scope module, "branch_and" "branch_and" 3 381, 3 154 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /OUTPUT 1 "RESULT";
L_000001ea42cb8c40 .functor AND 1, v000001ea42d12f60_0, v000001ea42d124c0_0, C4<1>, C4<1>;
v000001ea42d13960_0 .net "DATA1", 0 0, v000001ea42d12f60_0;  alias, 1 drivers
v000001ea42d12740_0 .net "DATA2", 0 0, v000001ea42d124c0_0;  alias, 1 drivers
v000001ea42d129c0_0 .net "RESULT", 0 0, L_000001ea42cb8c40;  alias, 1 drivers
S_000001ea42c5a850 .scope module, "branch_select_mux" "mux_module32" 3 382, 3 45 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001ea42d127e0_0 .net "DATA1", 31 0, v000001ea42d17160_0;  alias, 1 drivers
v000001ea42d12420_0 .net "DATA2", 31 0, v000001ea42d121a0_0;  alias, 1 drivers
v000001ea42d13a00_0 .var "RESULT", 31 0;
v000001ea42d12880_0 .net "SELECT", 0 0, L_000001ea42cb8c40;  alias, 1 drivers
E_000001ea42cae590 .event anyedge, v000001ea42d129c0_0, v000001ea42d121a0_0, v000001ea42d12560_0;
S_000001ea42bee860 .scope module, "control_unit" "control_unit" 3 373, 3 175 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "IMMIDIATE_SELECT";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
    .port_info 5 /OUTPUT 1 "BRANCH_SELECT";
    .port_info 6 /OUTPUT 1 "JUMP_SELECT";
v000001ea42d12920_0 .var "ALU_OP", 2 0;
v000001ea42d12f60_0 .var "BRANCH_SELECT", 0 0;
v000001ea42d130a0_0 .var "IMMIDIATE_SELECT", 0 0;
v000001ea42d169e0_0 .var "JUMP_SELECT", 0 0;
v000001ea42d163a0_0 .net "OPCODE", 7 0, v000001ea42d17200_0;  alias, 1 drivers
v000001ea42d16260_0 .var "REG_WRITE", 0 0;
v000001ea42d17700_0 .var "TWOS_COMP", 0 0;
E_000001ea42cae390 .event anyedge, v000001ea42d163a0_0;
S_000001ea42bee9f0 .scope module, "instruction_decoder" "instruction_decoder" 3 363, 3 92 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
    .port_info 6 /OUTPUT 8 "BRANCHADDRESS";
    .port_info 7 /OUTPUT 8 "JUMPADDRESS";
v000001ea42d16c60_0 .var "BRANCHADDRESS", 7 0;
v000001ea42d173e0_0 .var "IMMIDIATE", 7 0;
v000001ea42d17d40_0 .net "INSTRUCTION", 31 0, L_000001ea42d1c550;  alias, 1 drivers
v000001ea42d16940_0 .var "JUMPADDRESS", 7 0;
v000001ea42d17200_0 .var "OPCODE", 7 0;
v000001ea42d170c0_0 .var "REGISTER_1", 2 0;
v000001ea42d166c0_0 .var "REGISTER_2", 2 0;
v000001ea42d16a80_0 .var "REGISTER_DEST", 2 0;
E_000001ea42cae190 .event anyedge, v000001ea42d17d40_0;
S_000001ea42c38040 .scope module, "jump_concatenate" "jump_concatenate" 3 367, 3 142 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDJUMP";
    .port_info 2 /OUTPUT 32 "JUMPADDRESS";
v000001ea42d17520_0 .var "JUMPADDRESS", 31 0;
v000001ea42d178e0_0 .net "LEFTSHIFTEDJUMP", 31 0, v000001ea42d17c00_0;  alias, 1 drivers
v000001ea42d17480_0 .net "PCOUT", 31 0, v000001ea42d17160_0;  alias, 1 drivers
E_000001ea42caea50 .event anyedge, v000001ea42d178e0_0, v000001ea42d12560_0;
S_000001ea42d18d10 .scope module, "jump_select_mux" "mux_module32" 3 384, 3 45 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001ea42d16b20_0 .net "DATA1", 31 0, v000001ea42d13a00_0;  alias, 1 drivers
v000001ea42d175c0_0 .net "DATA2", 31 0, v000001ea42d17520_0;  alias, 1 drivers
v000001ea42d17660_0 .var "RESULT", 31 0;
v000001ea42d16bc0_0 .net "SELECT", 0 0, v000001ea42d169e0_0;  alias, 1 drivers
E_000001ea42cadfd0 .event anyedge, v000001ea42d169e0_0, v000001ea42d17520_0, v000001ea42d13a00_0;
S_000001ea42d183b0 .scope module, "left_shift_for_branch" "left_shift" 3 370, 3 130 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v000001ea42d17020_0 .net "INPUT", 31 0, v000001ea42d164e0_0;  alias, 1 drivers
v000001ea42d16d00_0 .var "OUTPUT", 31 0;
E_000001ea42cae6d0 .event anyedge, v000001ea42d17020_0;
S_000001ea42d18220 .scope module, "left_shift_for_jump" "left_shift" 3 366, 3 130 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v000001ea42d168a0_0 .net "INPUT", 31 0, v000001ea42d16760_0;  alias, 1 drivers
v000001ea42d17c00_0 .var "OUTPUT", 31 0;
E_000001ea42cadbd0 .event anyedge, v000001ea42d168a0_0;
S_000001ea42d18ea0 .scope module, "pc" "programme_counter" 3 362, 3 69 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /OUTPUT 32 "NEXTPCOUT";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 32 "SELECTEDOUTPUT";
v000001ea42d17840_0 .net "CLK", 0 0, v000001ea42d1a220_0;  alias, 1 drivers
v000001ea42d17160_0 .var "NEXTPCOUT", 31 0;
v000001ea42d17de0_0 .var "PCOUT", 31 0;
v000001ea42d17b60_0 .net "RESET", 0 0, v000001ea42d19960_0;  alias, 1 drivers
v000001ea42d17f20_0 .net "SELECTEDOUTPUT", 31 0, v000001ea42d17660_0;  alias, 1 drivers
E_000001ea42cae210 .event posedge, v000001ea42d17840_0;
S_000001ea42d18b80 .scope module, "reg_file" "reg_file" 3 375, 5 4 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001ea42cb9490/d .functor BUFZ 8, L_000001ea42d1cb90, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ea42cb9490 .delay 8 (2,2,2) L_000001ea42cb9490/d;
L_000001ea42cb93b0/d .functor BUFZ 8, L_000001ea42d1b830, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ea42cb93b0 .delay 8 (2,2,2) L_000001ea42cb93b0/d;
v000001ea42d16ee0_0 .net "CLK", 0 0, v000001ea42d1a220_0;  alias, 1 drivers
v000001ea42d16e40_0 .net "IN", 7 0, v000001ea42d13320_0;  alias, 1 drivers
v000001ea42d17e80_0 .net "INADDRESS", 2 0, v000001ea42d16a80_0;  alias, 1 drivers
v000001ea42d17ca0_0 .net "OUT1", 7 0, L_000001ea42cb9490;  alias, 1 drivers
v000001ea42d17340_0 .net "OUT1ADDRESS", 2 0, v000001ea42d170c0_0;  alias, 1 drivers
v000001ea42d17980_0 .net "OUT2", 7 0, L_000001ea42cb93b0;  alias, 1 drivers
v000001ea42d177a0_0 .net "OUT2ADDRESS", 2 0, v000001ea42d166c0_0;  alias, 1 drivers
v000001ea42d16120_0 .net "RESET", 0 0, v000001ea42d19960_0;  alias, 1 drivers
v000001ea42d17a20_0 .net "WRITE", 0 0, v000001ea42d16260_0;  alias, 1 drivers
v000001ea42d16440_0 .net *"_ivl_0", 7 0, L_000001ea42d1cb90;  1 drivers
v000001ea42d16080_0 .net *"_ivl_10", 4 0, L_000001ea42d1b5b0;  1 drivers
L_000001ea42d1d198 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea42d161c0_0 .net *"_ivl_13", 1 0, L_000001ea42d1d198;  1 drivers
v000001ea42d16620_0 .net *"_ivl_2", 4 0, L_000001ea42d1c4b0;  1 drivers
L_000001ea42d1d150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ea42d17ac0_0 .net *"_ivl_5", 1 0, L_000001ea42d1d150;  1 drivers
v000001ea42d16300_0 .net *"_ivl_8", 7 0, L_000001ea42d1b830;  1 drivers
v000001ea42d16800 .array "registers", 0 7, 7 0;
L_000001ea42d1cb90 .array/port v000001ea42d16800, L_000001ea42d1c4b0;
L_000001ea42d1c4b0 .concat [ 3 2 0 0], v000001ea42d170c0_0, L_000001ea42d1d150;
L_000001ea42d1b830 .array/port v000001ea42d16800, L_000001ea42d1b5b0;
L_000001ea42d1b5b0 .concat [ 3 2 0 0], v000001ea42d166c0_0, L_000001ea42d1d198;
S_000001ea42d18540 .scope module, "sign_extender_for_branch" "sign_extender" 3 369, 3 113 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v000001ea42d16da0_0 .net "INPUT", 7 0, v000001ea42d16c60_0;  alias, 1 drivers
v000001ea42d164e0_0 .var "OUTPUT", 31 0;
E_000001ea42cae250 .event anyedge, v000001ea42d16c60_0;
S_000001ea42d186d0 .scope module, "sign_extender_for_jump" "sign_extender" 3 365, 3 113 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v000001ea42d16580_0 .net "INPUT", 7 0, v000001ea42d16940_0;  alias, 1 drivers
v000001ea42d16760_0 .var "OUTPUT", 31 0;
E_000001ea42cae290 .event anyedge, v000001ea42d16940_0;
S_000001ea42d18090 .scope module, "twos_complement_mux" "mux_module8" 3 378, 3 32 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001ea42d16f80_0 .net "DATA1", 7 0, L_000001ea42cb93b0;  alias, 1 drivers
v000001ea42d1a540_0 .net "DATA2", 7 0, v000001ea42d19a00_0;  alias, 1 drivers
v000001ea42d1ad60_0 .var "RESULT", 7 0;
v000001ea42d1a400_0 .net "SELECT", 0 0, v000001ea42d17700_0;  alias, 1 drivers
E_000001ea42cadd10 .event anyedge, v000001ea42d17700_0, v000001ea42d1a540_0, v000001ea42d17980_0;
S_000001ea42d18860 .scope module, "twoscomp" "twos_complement" 3 376, 3 58 0, S_000001ea42cb9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v000001ea42d1a040_0 .net "DATA", 7 0, L_000001ea42cb93b0;  alias, 1 drivers
v000001ea42d19a00_0 .var "RESULT", 7 0;
E_000001ea42caea90 .event anyedge, v000001ea42d17980_0;
    .scope S_000001ea42d18ea0;
T_0 ;
    %wait E_000001ea42cae210;
    %load/vec4 v000001ea42d17b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ea42d17de0_0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001ea42d17160_0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ea42d17f20_0;
    %assign/vec4 v000001ea42d17de0_0, 1;
    %load/vec4 v000001ea42d17f20_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ea42d17160_0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ea42bee9f0;
T_1 ;
    %wait E_000001ea42cae190;
    %load/vec4 v000001ea42d17d40_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v000001ea42d17200_0, 0, 8;
    %load/vec4 v000001ea42d17d40_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v000001ea42d170c0_0, 0, 3;
    %load/vec4 v000001ea42d17d40_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v000001ea42d166c0_0, 0, 3;
    %load/vec4 v000001ea42d17d40_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v000001ea42d16a80_0, 0, 3;
    %load/vec4 v000001ea42d17d40_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v000001ea42d173e0_0, 0, 8;
    %load/vec4 v000001ea42d17d40_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v000001ea42d16c60_0, 0, 8;
    %load/vec4 v000001ea42d17d40_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v000001ea42d16940_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ea42d186d0;
T_2 ;
    %wait E_000001ea42cae290;
    %load/vec4 v000001ea42d16580_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d16760_0, 4, 24;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d16760_0, 4, 24;
T_2.1 ;
    %load/vec4 v000001ea42d16580_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d16760_0, 4, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ea42d18220;
T_3 ;
    %wait E_000001ea42cadbd0;
    %load/vec4 v000001ea42d168a0_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d17c00_0, 4, 30;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d17c00_0, 4, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ea42c38040;
T_4 ;
    %wait E_000001ea42caea50;
    %load/vec4 v000001ea42d17480_0;
    %load/vec4 v000001ea42d178e0_0;
    %add;
    %store/vec4 v000001ea42d17520_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ea42d18540;
T_5 ;
    %wait E_000001ea42cae250;
    %load/vec4 v000001ea42d16da0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d164e0_0, 4, 24;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d164e0_0, 4, 24;
T_5.1 ;
    %load/vec4 v000001ea42d16da0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d164e0_0, 4, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ea42d183b0;
T_6 ;
    %wait E_000001ea42cae6d0;
    %load/vec4 v000001ea42d17020_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d16d00_0, 4, 30;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea42d16d00_0, 4, 2;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ea42c57330;
T_7 ;
    %wait E_000001ea42cae010;
    %load/vec4 v000001ea42d12560_0;
    %load/vec4 v000001ea42d12ec0_0;
    %add;
    %store/vec4 v000001ea42d121a0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ea42bee860;
T_8 ;
    %wait E_000001ea42cae390;
    %delay 1, 0;
    %load/vec4 v000001ea42d163a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001ea42d12920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d17700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d130a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d16260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d12f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d169e0_0, 0, 1;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ea42d18b80;
T_9 ;
    %wait E_000001ea42cae210;
    %load/vec4 v000001ea42d16120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ea42d17a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001ea42d16e40_0;
    %load/vec4 v000001ea42d17e80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ea42d16800, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ea42d18860;
T_10 ;
    %wait E_000001ea42caea90;
    %delay 1, 0;
    %load/vec4 v000001ea42d1a040_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001ea42d19a00_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ea42d18090;
T_11 ;
    %wait E_000001ea42cadd10;
    %load/vec4 v000001ea42d1a400_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v000001ea42d1a540_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v000001ea42d16f80_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v000001ea42d1ad60_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001ea42c571a0;
T_12 ;
    %wait E_000001ea42cadf90;
    %load/vec4 v000001ea42d135a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v000001ea42d133c0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v000001ea42d12e20_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v000001ea42d12ce0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001ea42c5a850;
T_13 ;
    %wait E_000001ea42cae590;
    %load/vec4 v000001ea42d12880_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v000001ea42d12420_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v000001ea42d127e0_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v000001ea42d13a00_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ea42d18d10;
T_14 ;
    %wait E_000001ea42cadfd0;
    %load/vec4 v000001ea42d16bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v000001ea42d175c0_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v000001ea42d16b20_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v000001ea42d17660_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ea42c5b560;
T_15 ;
    %wait E_000001ea42cadf10;
    %load/vec4 v000001ea42ca7530_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_15.0, 5;
    %load/vec4 v000001ea42ca7350_0;
    %load/vec4 v000001ea42ca7530_0;
    %sub;
    %store/vec4 v000001ea42ca75d0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ea42ca7350_0;
    %load/vec4 v000001ea42ca7530_0;
    %add;
    %store/vec4 v000001ea42ca75d0_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ea42bee220;
T_16 ;
    %wait E_000001ea42cae9d0;
    %load/vec4 v000001ea42d13140_0;
    %store/vec4 v000001ea42d13d20_0, 0, 8;
    %load/vec4 v000001ea42d13280_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001ea42d13280_0;
    %store/vec4 v000001ea42d13dc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea42d12380_0, 0, 32;
T_16.2 ;
    %load/vec4 v000001ea42d12380_0;
    %load/vec4 v000001ea42d13dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001ea42d122e0_0, 0, 32;
T_16.4 ;
    %load/vec4 v000001ea42d122e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.5, 5;
    %load/vec4 v000001ea42d13d20_0;
    %load/vec4 v000001ea42d122e0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v000001ea42d122e0_0;
    %store/vec4 v000001ea42d13d20_0, 4, 1;
    %load/vec4 v000001ea42d122e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001ea42d122e0_0;
    %store/vec4 v000001ea42d13d20_0, 4, 1;
T_16.6 ;
    %load/vec4 v000001ea42d122e0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ea42d122e0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v000001ea42d12380_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea42d12380_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001ea42d13280_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v000001ea42d13280_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v000001ea42d13dc0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea42d12380_0, 0, 32;
T_16.10 ;
    %load/vec4 v000001ea42d12380_0;
    %load/vec4 v000001ea42d13dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea42d122e0_0, 0, 32;
T_16.12 ;
    %load/vec4 v000001ea42d122e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.13, 5;
    %load/vec4 v000001ea42d13d20_0;
    %load/vec4 v000001ea42d122e0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v000001ea42d122e0_0;
    %store/vec4 v000001ea42d13d20_0, 4, 1;
    %load/vec4 v000001ea42d122e0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001ea42d122e0_0;
    %store/vec4 v000001ea42d13d20_0, 4, 1;
T_16.14 ;
    %load/vec4 v000001ea42d122e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea42d122e0_0, 0, 32;
    %jmp T_16.12;
T_16.13 ;
    %load/vec4 v000001ea42d12380_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea42d12380_0, 0, 32;
    %jmp T_16.10;
T_16.11 ;
T_16.8 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ea42bee090;
T_17 ;
    %wait E_000001ea42cae990;
    %load/vec4 v000001ea42d12d80_0;
    %store/vec4 v000001ea42d12060_0, 0, 8;
    %load/vec4 v000001ea42d13780_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001ea42d13780_0;
    %store/vec4 v000001ea42d138c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea42d13c80_0, 0, 32;
T_17.2 ;
    %load/vec4 v000001ea42d13c80_0;
    %load/vec4 v000001ea42d138c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001ea42d12240_0, 0, 32;
T_17.4 ;
    %load/vec4 v000001ea42d12240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.5, 5;
    %load/vec4 v000001ea42d12060_0;
    %load/vec4 v000001ea42d12240_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v000001ea42d12240_0;
    %store/vec4 v000001ea42d12060_0, 4, 1;
    %load/vec4 v000001ea42d12240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v000001ea42d12d80_0;
    %load/vec4 v000001ea42d12240_0;
    %part/s 1;
    %ix/getv/s 4, v000001ea42d12240_0;
    %store/vec4 v000001ea42d12060_0, 4, 1;
T_17.6 ;
    %load/vec4 v000001ea42d12240_0;
    %subi 1, 0, 32;
    %store/vec4 v000001ea42d12240_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %load/vec4 v000001ea42d13c80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea42d13c80_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001ea42d13780_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v000001ea42d13780_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v000001ea42d138c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea42d13c80_0, 0, 32;
T_17.10 ;
    %load/vec4 v000001ea42d13c80_0;
    %load/vec4 v000001ea42d138c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_17.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea42d12240_0, 0, 32;
T_17.12 ;
    %load/vec4 v000001ea42d12240_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.13, 5;
    %load/vec4 v000001ea42d12060_0;
    %load/vec4 v000001ea42d12240_0;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v000001ea42d12240_0;
    %store/vec4 v000001ea42d12060_0, 4, 1;
    %load/vec4 v000001ea42d12240_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_17.14, 4;
    %load/vec4 v000001ea42d12d80_0;
    %load/vec4 v000001ea42d12240_0;
    %part/s 1;
    %ix/getv/s 4, v000001ea42d12240_0;
    %store/vec4 v000001ea42d12060_0, 4, 1;
T_17.14 ;
    %load/vec4 v000001ea42d12240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea42d12240_0, 0, 32;
    %jmp T_17.12;
T_17.13 ;
    %load/vec4 v000001ea42d13c80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea42d13c80_0, 0, 32;
    %jmp T_17.10;
T_17.11 ;
T_17.8 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001ea42c5b3d0;
T_18 ;
    %wait E_000001ea42cae810;
    %load/vec4 v000001ea42d12a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d124c0_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d124c0_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001ea42c5b3d0;
T_19 ;
    %wait E_000001ea42cae690;
    %load/vec4 v000001ea42d13f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %jmp T_19.7;
T_19.0 ;
    %delay 1, 0;
    %load/vec4 v000001ea42d12ba0_0;
    %store/vec4 v000001ea42d13320_0, 0, 8;
    %jmp T_19.7;
T_19.1 ;
    %delay 2, 0;
    %load/vec4 v000001ea42d12a60_0;
    %store/vec4 v000001ea42d13320_0, 0, 8;
    %jmp T_19.7;
T_19.2 ;
    %delay 1, 0;
    %load/vec4 v000001ea42d13e60_0;
    %store/vec4 v000001ea42d13320_0, 0, 8;
    %jmp T_19.7;
T_19.3 ;
    %delay 1, 0;
    %load/vec4 v000001ea42d131e0_0;
    %store/vec4 v000001ea42d13320_0, 0, 8;
    %jmp T_19.7;
T_19.4 ;
    %delay 2, 0;
    %load/vec4 v000001ea42d12c40_0;
    %store/vec4 v000001ea42d13320_0, 0, 8;
    %jmp T_19.7;
T_19.5 ;
    %delay 2, 0;
    %load/vec4 v000001ea42d12100_0;
    %store/vec4 v000001ea42d13320_0, 0, 8;
    %jmp T_19.7;
T_19.6 ;
    %delay 2, 0;
    %load/vec4 v000001ea42d12600_0;
    %store/vec4 v000001ea42d13320_0, 0, 8;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001ea42cb9b90;
T_20 ;
    %vpi_call 2 31 "$readmemb", "instr_mem.mem", v000001ea42d1b290, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001ea42cb9b90;
T_21 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ea42cb9b90 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea42d1ba10_0, 0, 32;
T_21.0 ;
    %load/vec4 v000001ea42d1ba10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.1, 5;
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001ea42d16800, v000001ea42d1ba10_0 > {0 0 0};
    %load/vec4 v000001ea42d1ba10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ea42d1ba10_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d1a220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d19960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea42d19960_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea42d19960_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_000001ea42cb9b90;
T_22 ;
    %delay 4, 0;
    %load/vec4 v000001ea42d1a220_0;
    %inv;
    %store/vec4 v000001ea42d1a220_0, 0, 1;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
