#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019f26a6e270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019f26a6e400 .scope module, "four_bit_full_adder" "four_bit_full_adder" 3 12;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o0000019f2697df28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000019f269cde60_0 .net "a", 3 0, o0000019f2697df28;  0 drivers
o0000019f2697df58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000019f269ce4a0_0 .net "b", 3 0, o0000019f2697df58;  0 drivers
v0000019f269ce040_0 .net "c0", 0 0, L_0000019f26971ee0;  1 drivers
v0000019f269cf6c0_0 .net "c1", 0 0, L_0000019f26971c40;  1 drivers
v0000019f269ce180_0 .net "c2", 0 0, L_0000019f26971540;  1 drivers
o0000019f2697d5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000019f269ce220_0 .net "cin", 0 0, o0000019f2697d5c8;  0 drivers
v0000019f269ce540_0 .net "cout", 0 0, L_0000019f26971af0;  1 drivers
v0000019f269ce5e0_0 .net "sum", 3 0, L_0000019f269d84c0;  1 drivers
L_0000019f269cec20 .part o0000019f2697df28, 0, 1;
L_0000019f269ced60 .part o0000019f2697df58, 0, 1;
L_0000019f269d8e20 .part o0000019f2697df28, 1, 1;
L_0000019f269d8b00 .part o0000019f2697df58, 1, 1;
L_0000019f269d8880 .part o0000019f2697df28, 2, 1;
L_0000019f269d89c0 .part o0000019f2697df58, 2, 1;
L_0000019f269d8060 .part o0000019f2697df28, 3, 1;
L_0000019f269d9140 .part o0000019f2697df58, 3, 1;
L_0000019f269d84c0 .concat8 [ 1 1 1 1], L_0000019f26971620, L_0000019f26972180, L_0000019f269719a0, L_0000019f269717e0;
S_0000019f269759b0 .scope module, "fa0" "full_adder" 3 20, 3 1 0, S_0000019f26a6e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000019f26972030 .functor XOR 1, L_0000019f269cec20, L_0000019f269ced60, C4<0>, C4<0>;
L_0000019f26971620 .functor XOR 1, L_0000019f26972030, o0000019f2697d5c8, C4<0>, C4<0>;
L_0000019f26972260 .functor AND 1, L_0000019f269cec20, L_0000019f269ced60, C4<1>, C4<1>;
L_0000019f26971d20 .functor AND 1, L_0000019f269cec20, o0000019f2697d5c8, C4<1>, C4<1>;
L_0000019f269721f0 .functor OR 1, L_0000019f26972260, L_0000019f26971d20, C4<0>, C4<0>;
L_0000019f26971e70 .functor AND 1, L_0000019f269ced60, o0000019f2697d5c8, C4<1>, C4<1>;
L_0000019f26971ee0 .functor OR 1, L_0000019f269721f0, L_0000019f26971e70, C4<0>, C4<0>;
v0000019f2696ca50_0 .net *"_ivl_0", 0 0, L_0000019f26972030;  1 drivers
v0000019f2696c4b0_0 .net *"_ivl_10", 0 0, L_0000019f26971e70;  1 drivers
v0000019f2696c7d0_0 .net *"_ivl_4", 0 0, L_0000019f26972260;  1 drivers
v0000019f2696caf0_0 .net *"_ivl_6", 0 0, L_0000019f26971d20;  1 drivers
v0000019f2696cb90_0 .net *"_ivl_8", 0 0, L_0000019f269721f0;  1 drivers
v0000019f269cf760_0 .net "a", 0 0, L_0000019f269cec20;  1 drivers
v0000019f269cefe0_0 .net "b", 0 0, L_0000019f269ced60;  1 drivers
v0000019f269cfbc0_0 .net "cin", 0 0, o0000019f2697d5c8;  alias, 0 drivers
v0000019f269cf940_0 .net "cout", 0 0, L_0000019f26971ee0;  alias, 1 drivers
v0000019f269cea40_0 .net "sum", 0 0, L_0000019f26971620;  1 drivers
S_0000019f26974110 .scope module, "fa1" "full_adder" 3 21, 3 1 0, S_0000019f26a6e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000019f26971770 .functor XOR 1, L_0000019f269d8e20, L_0000019f269d8b00, C4<0>, C4<0>;
L_0000019f26972180 .functor XOR 1, L_0000019f26971770, L_0000019f26971ee0, C4<0>, C4<0>;
L_0000019f26972110 .functor AND 1, L_0000019f269d8e20, L_0000019f269d8b00, C4<1>, C4<1>;
L_0000019f26971930 .functor AND 1, L_0000019f269d8e20, L_0000019f26971ee0, C4<1>, C4<1>;
L_0000019f269722d0 .functor OR 1, L_0000019f26972110, L_0000019f26971930, C4<0>, C4<0>;
L_0000019f269720a0 .functor AND 1, L_0000019f269d8b00, L_0000019f26971ee0, C4<1>, C4<1>;
L_0000019f26971c40 .functor OR 1, L_0000019f269722d0, L_0000019f269720a0, C4<0>, C4<0>;
v0000019f269cdfa0_0 .net *"_ivl_0", 0 0, L_0000019f26971770;  1 drivers
v0000019f269cee00_0 .net *"_ivl_10", 0 0, L_0000019f269720a0;  1 drivers
v0000019f269cf800_0 .net *"_ivl_4", 0 0, L_0000019f26972110;  1 drivers
v0000019f269cf080_0 .net *"_ivl_6", 0 0, L_0000019f26971930;  1 drivers
v0000019f269ceae0_0 .net *"_ivl_8", 0 0, L_0000019f269722d0;  1 drivers
v0000019f269ceea0_0 .net "a", 0 0, L_0000019f269d8e20;  1 drivers
v0000019f269cfa80_0 .net "b", 0 0, L_0000019f269d8b00;  1 drivers
v0000019f269ce7c0_0 .net "cin", 0 0, L_0000019f26971ee0;  alias, 1 drivers
v0000019f269cf300_0 .net "cout", 0 0, L_0000019f26971c40;  alias, 1 drivers
v0000019f269ce400_0 .net "sum", 0 0, L_0000019f26972180;  1 drivers
S_0000019f269742a0 .scope module, "fa2" "full_adder" 3 22, 3 1 0, S_0000019f26a6e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000019f26971f50 .functor XOR 1, L_0000019f269d8880, L_0000019f269d89c0, C4<0>, C4<0>;
L_0000019f269719a0 .functor XOR 1, L_0000019f26971f50, L_0000019f26971c40, C4<0>, C4<0>;
L_0000019f26971fc0 .functor AND 1, L_0000019f269d8880, L_0000019f269d89c0, C4<1>, C4<1>;
L_0000019f26972340 .functor AND 1, L_0000019f269d8880, L_0000019f26971c40, C4<1>, C4<1>;
L_0000019f26971460 .functor OR 1, L_0000019f26971fc0, L_0000019f26972340, C4<0>, C4<0>;
L_0000019f269714d0 .functor AND 1, L_0000019f269d89c0, L_0000019f26971c40, C4<1>, C4<1>;
L_0000019f26971540 .functor OR 1, L_0000019f26971460, L_0000019f269714d0, C4<0>, C4<0>;
v0000019f269cecc0_0 .net *"_ivl_0", 0 0, L_0000019f26971f50;  1 drivers
v0000019f269ce720_0 .net *"_ivl_10", 0 0, L_0000019f269714d0;  1 drivers
v0000019f269ce360_0 .net *"_ivl_4", 0 0, L_0000019f26971fc0;  1 drivers
v0000019f269cf120_0 .net *"_ivl_6", 0 0, L_0000019f26972340;  1 drivers
v0000019f269cddc0_0 .net *"_ivl_8", 0 0, L_0000019f26971460;  1 drivers
v0000019f269cef40_0 .net "a", 0 0, L_0000019f269d8880;  1 drivers
v0000019f269cfc60_0 .net "b", 0 0, L_0000019f269d89c0;  1 drivers
v0000019f269cdf00_0 .net "cin", 0 0, L_0000019f26971c40;  alias, 1 drivers
v0000019f269cf3a0_0 .net "cout", 0 0, L_0000019f26971540;  alias, 1 drivers
v0000019f269cf1c0_0 .net "sum", 0 0, L_0000019f269719a0;  1 drivers
S_0000019f26974430 .scope module, "fa3" "full_adder" 3 23, 3 1 0, S_0000019f26a6e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000019f26971700 .functor XOR 1, L_0000019f269d8060, L_0000019f269d9140, C4<0>, C4<0>;
L_0000019f269717e0 .functor XOR 1, L_0000019f26971700, L_0000019f26971540, C4<0>, C4<0>;
L_0000019f26971a10 .functor AND 1, L_0000019f269d8060, L_0000019f269d9140, C4<1>, C4<1>;
L_0000019f26971850 .functor AND 1, L_0000019f269d8060, L_0000019f26971540, C4<1>, C4<1>;
L_0000019f269718c0 .functor OR 1, L_0000019f26971a10, L_0000019f26971850, C4<0>, C4<0>;
L_0000019f26971a80 .functor AND 1, L_0000019f269d9140, L_0000019f26971540, C4<1>, C4<1>;
L_0000019f26971af0 .functor OR 1, L_0000019f269718c0, L_0000019f26971a80, C4<0>, C4<0>;
v0000019f269cf260_0 .net *"_ivl_0", 0 0, L_0000019f26971700;  1 drivers
v0000019f269ce2c0_0 .net *"_ivl_10", 0 0, L_0000019f26971a80;  1 drivers
v0000019f269cf580_0 .net *"_ivl_4", 0 0, L_0000019f26971a10;  1 drivers
v0000019f269cf440_0 .net *"_ivl_6", 0 0, L_0000019f26971850;  1 drivers
v0000019f269cf4e0_0 .net *"_ivl_8", 0 0, L_0000019f269718c0;  1 drivers
v0000019f269ce0e0_0 .net "a", 0 0, L_0000019f269d8060;  1 drivers
v0000019f269cf8a0_0 .net "b", 0 0, L_0000019f269d9140;  1 drivers
v0000019f269cfb20_0 .net "cin", 0 0, L_0000019f26971540;  alias, 1 drivers
v0000019f269cf620_0 .net "cout", 0 0, L_0000019f26971af0;  alias, 1 drivers
v0000019f269cf9e0_0 .net "sum", 0 0, L_0000019f269717e0;  1 drivers
S_0000019f26975820 .scope module, "tb_four_bit_full_adder" "tb_four_bit_full_adder" 3 26;
 .timescale 0 0;
v0000019f269ce680_0 .var "a", 3 0;
v0000019f269ce860_0 .var "b", 3 0;
v0000019f269ceb80_0 .var "cin", 0 0;
o0000019f2697e138 .functor BUFZ 1, C4<z>; HiZ drive
v0000019f269ce900_0 .net "cout", 0 0, o0000019f2697e138;  0 drivers
o0000019f2697e168 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000019f269ce9a0_0 .net "sum", 3 0, o0000019f2697e168;  0 drivers
    .scope S_0000019f26975820;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019f269ce680_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019f269ce860_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f269ceb80_0, 0, 1;
    %delay 50, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000019f26975820;
T_1 ;
    %vpi_call/w 3 40 "$dumpfile", "ripple_adder.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019f26975820 {0 0 0};
    %vpi_call/w 3 42 "$monitor", $time, " a=%b, b=%b, cin=%b, sum=%b, cout=%b", v0000019f269ce680_0, v0000019f269ce860_0, v0000019f269ceb80_0, v0000019f269ce9a0_0, v0000019f269ce900_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000019f269ce680_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000019f269ce860_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f269ceb80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f269ceb80_0, 0, 1;
    %delay 5, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000019f26975820;
T_2 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "Verilog\Full_add_new.v";
