-- generated by newgenasym Tue Nov 18 16:20:11 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity hole is
    port (    
	\1\:       INOUT  STD_LOGIC);
end hole;
