<root><simulation><result_generated_time />2023-11-08 21:20:23<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 14, 'OX': 14, 'IY': 27, 'IX': 27, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 524288, 'I': 373248, 'O': 200704}<total_data_reuse />{'W': 196, 'I': 275.3141289437586, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [196, 1, 1], 'O': [196, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 14)], [('OY', 14)]], [], [], []]<I />[[], [[('OX', 14)], [('OY', 14)]], [], []]<O />[[], [[('OX', 14)], [('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 4)], [('C', 16), ('K', 4), ('K', 16), ('C', 8)], []]<I />[[('K', 16), ('C', 4), ('C', 16), ('K', 4), ('K', 16)], [('C', 8)], []]<O />[[('K', 16), ('C', 4), ('C', 16)], [('K', 4), ('K', 16), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [196.0, 1, 1, 1], 'I': [1.0, 1024.0, 1.0, 1.0], 'O': [1.0, 64, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 4194304, 4194304], 'I': [512, 802816, 802816], 'O': [128, 1605632, 1605632], 'O_partial': [128, 1605632, 0], 'O_final': [0, 0, 1605632]}<actual_mem_utilization_individual />{'W': [1.0, 0.12, 0.0], 'I': [1.0, 0.02, 0.0], 'O': [0.25, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.2, 0.0], 'I': [1.0, 0.2, 0.0], 'O': [0.25, 0.2, 0.0]}<effective_mem_size_bit />{'W': [32, 262144, 4194304], 'I': [512, 100352, 802816], 'O': [128, 1605632, 1605632], 'O_partial': [128, 1605632, 0], 'O_final': [0, 0, 1605632]}<total_unit_count />{'W': [196, 1, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 196, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[524288, 524288], [524288, 524288], [524288, 0]]<I />[[23887872, 373248], [373248, 373248], [373248, 0]]<O />[[(102559744, 102760448), (1605632, 1404928)], [(1404928, 1605632), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(102559744, 102760448), (1605632, 1404928)], [(1404928, 1605632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[65536, 65536], [8192, 8192], [2048, 0]]<I />[[2985984, 46656], [5832, 5832], [1458, 0]]<O />[[(12819968, 12845056), (200704, 175616)], [(21952, 25088), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([12819968, 12845056], [200704, 175616]), ([21952, 25088], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />434110464</mac_count></basic_info><energy><total_energy />246363516.0<mem_energy_breakdown><W />[45.9, 1623.6, 2727.6]<I />[1020.4, 1155.8, 1941.8]<O />[9122.0, 4972.1, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />21705523.2<total />246339862.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1879<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9817<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />534056<latency_cycle_without_data_loading />524288<ideal_computing_cycle />524288<data_loading><load_cycle_total />9768<load_cycle_individual />{'W': [8, 8192, 0], 'I': [197, 1568, 0]}<load_cycle_combined />{'W': 8192, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-524287], [-458696, -516033], [-524288, -524288]], 'I': [[-524287], [-7112, -5796], [-524288, -524288]], 'O': [[-524288], [-523264, -499200], [-521152, -523504]]}<mem_stall_cycle_shared />{'W': [[-524287], [-458696, 0], [0, 0]], 'I': [[-524287], [-7112, 0], [0, 0]], 'O': [[-524288], [-523264, -499200], [-521152, -523504]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 4194304, 4194304], 'I': [512, 802816, 802816], 'O': [128, 1605632, 1605632], 'O_partial': [128, 1605632, 0], 'O_final': [0, 0, 1605632]}<data_size_each_level_total />{'W': [512, 4194304, 4194304], 'I': [100352, 802816, 802816], 'O': [25088, 1605632, 1605632]}<loop_cycles_each_level />{'W': [64, 524288, 524288], 'I': [65536, 524288, 524288], 'O': [1024, 524288, 524288]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [64, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.0], [1.5, 1.5], [1.5, 1.5]], 'O': [[8.0, 0.1], [24.5, 3.1], [3.1, 3.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.5], [98.0, 1.5], [1.5, 1.5]], 'O': [[8.0, 8.0], [1568.0, 24.5], [24.5, 3.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.5], [98.0, 1.5], [1.5, 0]], 'O': [[8.0, 0.1], [24.5, 3.1], [3.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [133.6, 34.0], [9.5, 3.1]], 'I': [[8.0, 0.5], [133.6, 34.0], [9.5, 3.1]], 'O': [[8.0, 0.1], [133.6, 34.0], [9.5, 3.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 524288], [64, 64, 8192], [524288, 524288, 1]], 'I': [[1, 1, 524288], [1024, 65536, 8], [524288, 524288, 1]], 'O': [[1, 1, 524288], [1024, 1024, 512], [524288, 524288, 1]]}<trans_time_real />{'W': [[0, 1, 524288], [[8, 64, 8192], [1, 64, 8192]], [[8192, 524288, 1], [2048, 524288, 1]]], 'I': [[0, 1, 524288], [[8, 65536, 8], [196, 65536, 8]], [[1568, 524288, 1], [392, 524288, 1]]], 'O': [[0, 1, 524288], [[2, 1024, 512], [49, 1024, 512]], [[3136, 524288, 1], [784, 524288, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-516096, -522240]], 'I': [[-1], [-1016, -828], [-522720, -523896]], 'O': [[-1], [-1022, -975], [-521152, -523504]]}<single_stall_count />{'W': [524287, 8191, 0], 'I': [524287, 7, 0], 'O': [524288, 512, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}, 1: {'W': [65528, 0], 'I': [1372, 0], 'O': [25088, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-524288, -524288], [-521152, -524288]], 1: [[-432300, -524288], [-499200, -521152]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.6<mem_area_percentage />99.1 %</area></results><elapsed_time_second />0.69</simulation></root>