<!DOCTYPE html> 
<html>
<head>
	<meta name="viewport" content="with=device-width, initial-scale=1.0">
	<title>ABV IIITM Gwalior</title>
	<meta charset="UTF-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <title>Responsive Card Slider</title>

        <!-- Swiper CSS -->
        <link rel="stylesheet" href="swiper-bundle.min.css">

        <!-- CSS -->
        <link rel="stylesheet" href="faculty.css">
        <!-- CSS only -->
<link href="https://cdn.jsdelivr.net/npm/bootstrap@5.2.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-Zenh87qX5JnK2Jl0vWa8Ck2rdkQ2Bzep5IDxbcnCeuOxjzrPF/et3URy9Bv1WTRi" crossorigin="anonymous">
<!-- JavaScript Bundle with Popper -->
<script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-OERcA2EqjJCMA+/3y+gxIOqMEjwtxJY7qPCqsdltbNJuaOe923+mo//f6V8Qbsw3" crossorigin="anonymous"></script>



	<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Poppins:wght@200;300;400;600;700&display=swap" rel="stylesheet">
<link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css">
</head>
<body>

	<div id="preloader"></div>

    <section class="sub-header">
		<nav>
			<a href="index.html"><img src="images/ins_logo.png"></a>
		<div class="nav-links" id="navLinks">
		<i class="fa fa-times" onclick="hideMenu()"></i>
		<ul>
			<li><a href="index.html">HOME</a></li>
			<li><a href="about.html">ABOUT</a></li>
			<li><a href="people1.html">PEOPLE</a></li>
			<!------<li><a href="https://karyashala-vp-iiitm.web.app/">KARYASHALA</a></li>------>
			<li><a href="">RESEARCH</a></li>
			<li><a href="">IMPORTANT LINKS</a></li>
			<li><a href="">CONTACT</a></li>
		</ul>
		</div>
		<i class="fa fa-bars" onclick="showMenu()"></i> 
		</nav>
        <div class="people-align">
        <div class="card" style="width: 15rem; height: 15rem;">
            <img src="images/kaushalg.jpg" class="card-img-top" alt="director">
            <div class="card-body">
            </div>
        </div>
        </div>
    </section>
    <section class="info">
        <h1>Dr. Gaurav Kaushal</h1>
        <h2>Assistant Professor</h2>
    </section>
    <section class="people">
        <div class="card" style="width: 102rem; height: 25rem;">
        <div class="card card-body" style="width:102rem; text-align: justify;">
        <h1>Biography</h1>
    Dr. Gaurav Kaushal received the Ph.D. degree from Indian Institute of Technology Roorkee, and M. Tech. degree from M.A.N.I.T. Bhopal in 2013 and, 2008 respectively. He has authored and coauthored over 17 papers in journals and conference proceedings in various areas of CMOS devices and circuits. He has post-doctoral experience in VLSI System Laboratory, Yonsei University, South Korea, from May’2014 to August’2015. He is a member IEEE’ Electronic Devices. He is a reviewer of IET Circuits, IEEE TDMR, and IEEE Transactions on Electronics Devices. He served in National Institute of Technology Patna, India from August’ 2015 – May’2017. Presently he is with ABV-Indian Institute of Information Technology & Management (IIITM), Gwalior, India. His research interests include novel CMOS devices such as nanowire/FinFET, circuit co-design and device modelling.
    <br>
        <br>
    ORCID ID : orcid.org/0000-0002-7278-1104
    <br>
    Scopus Author ID : 24178210100
    <br>
    <ol>
        <li>Gaurav Kaushal, H. Jeong, Satish Maheshwaram, S. K. Manhas, S. Dasgupta, S. O. Jung, ”Low Power SRAM design for 14nm GAA Si-Nanowire Technology” in <strong><em>Elsevier Microelectronics Engineering,</em></strong> 46, no. 12, pp. 1239-1247, Dec. 2015..</li>
        <li><strong>Gaurav Kaushal</strong>, S. K. Manhas, S. Maheshwaram, S. Dasgupta, B. Anand, and N. Singh, “Novel<br> Design Methodology using L<sub>EXT</sub> sizing in Nanowire CMOS Logic” in <strong><em>IEEE Transactions on</em><br> <em>Nanotechnology</em></strong>, vol. 13, no. 4, pp. 650-658, Jul. 2014.</li>
        <li>Ravi Shankar, Gaurav Kaushal, , S. Maheshwaram, <strong> Dasgupta</strong>, and S. K. Manhas, “A Degradation Model of Double Gate and Gate-All-Around MOSFETs with Interface Trapped Charges Including Effects of Channel Mobile Charge Carriers” in <strong><em>IEEE Transactions on </em></strong><strong><em>Device and Materials Reliability,</em></strong> vol. 14, no. 2, pp. 689-697, June, 2014.</li>
        <li>G<strong>aurav Kaushal</strong>, K. Manhas, S. Maheshwaram, and S. Dasgupta<strong> “</strong>Impact of Series Resistance on Si Nanowire MOSFET Performance” <strong><em>Springer</em></strong> <strong><em>Journal of Computational Electronics</em></strong>, no. 13, pp. 449-458, March 2013.</li>
        <li>Maheshwaram, S. K. Manhas, <strong>Gaurav Kaushal</strong>, B. Anand, and N. Singh, “Vertical Nanowire CMOS Parasitic Modeling and its Performance Analysis” in <strong><em>IEEE</em></strong> <strong><em>Transactions on Electron Devices </em></strong>, vol. 60, no. 9, pp. 2943-2950, Sept 2013.</li>
        <li><strong>Gaurav Kaushal,</strong> K. Manhas, S. Maheshwaram, S. Dasgupta, B. Anand, and N. Singh, “Tuning Source/Drain Extension Profile for Current Matching in Nanowire CMOS Logic” in <strong><em>IEEE Transactions on Nanotechnology</em></strong>, vol. 11, no. 5, pp. 1033-1039, Sep. 2012.</li>
        <li><strong>Gaurav Kaushal</strong>, S. S. rathod, S. Maheshwaram, S. K. Manhas, A. K. Saxena, and S. Dasgupta, “Radiation Effects in Si-NW GAA FET and CMOS Inverter: A TCAD Simulation Study” in <strong><em>IEEE Transactions on Electron Devices</em></strong>, vol. 59, no. 5, pp. 1563-1566, May 2012.</li>
        <li>Maheshwaram, S. K. Manhas, <strong>Gaurav Kaushal</strong>, B. Anand, and N. Singh, “Device Circuit Co-Design Issues in Vertical Nanowire CMOS Platform” in <strong><em>IEEE Electron Device Letter</em></strong>, vol. 33, no. 7, pp. 934-936, Jul. 2012.</li>
        <li>Maheshwaram, S. K. Manhas, <strong>Gaurav Kaushal</strong>, B. Anand, and N. Singh, “Vertical Silicon Nanowire Gate-All-Around Field Effect Transistor Based Nanoscale CMOS” in <strong><em>IEEE Electron Device Letter</em></strong>, vol. 32, no. 8, pp. 1011-1013, Aug. 2011.</li>
        </ol>

        <h2>Conferences :</h2>
        <ol>
            <li>Gaurav Kaushal, H. Jeong, Satish Maheshwaram, S. K. Manhas, S. Dasgupta, S. O. Jung, ”Low Power SRAM design for 14nm GAA Si-Nanowire Technology” in <strong><em>Elsevier Microelectronics Engineering,</em></strong> 46, no. 12, pp. 1239-1247, Dec. 2015..</li>
            <li><strong>Gaurav Kaushal</strong>, S. K. Manhas, S. Maheshwaram, S. Dasgupta, B. Anand, and N. Singh, “Novel<br> Design Methodology using L<sub>EXT</sub> sizing in Nanowire CMOS Logic” in <strong><em>IEEE Transactions on</em><br> <em>Nanotechnology</em></strong>, vol. 13, no. 4, pp. 650-658, Jul. 2014.</li>
            <li>Ravi Shankar, Gaurav Kaushal, , S. Maheshwaram, <strong> Dasgupta</strong>, and S. K. Manhas, “A Degradation Model of Double Gate and Gate-All-Around MOSFETs with Interface Trapped Charges Including Effects of Channel Mobile Charge Carriers” in <strong><em>IEEE Transactions on </em></strong><strong><em>Device and Materials Reliability,</em></strong> vol. 14, no. 2, pp. 689-697, June, 2014.</li>
            <li>G<strong>aurav Kaushal</strong>, K. Manhas, S. Maheshwaram, and S. Dasgupta<strong> “</strong>Impact of Series Resistance on Si Nanowire MOSFET Performance” <strong><em>Springer</em></strong> <strong><em>Journal of Computational Electronics</em></strong>, no. 13, pp. 449-458, March 2013.</li>
            <li>Maheshwaram, S. K. Manhas, <strong>Gaurav Kaushal</strong>, B. Anand, and N. Singh, “Vertical Nanowire CMOS Parasitic Modeling and its Performance Analysis” in <strong><em>IEEE</em></strong> <strong><em>Transactions on Electron Devices </em></strong>, vol. 60, no. 9, pp. 2943-2950, Sept 2013.</li>
            <li><strong>Gaurav Kaushal,</strong> K. Manhas, S. Maheshwaram, S. Dasgupta, B. Anand, and N. Singh, “Tuning Source/Drain Extension Profile for Current Matching in Nanowire CMOS Logic” in <strong><em>IEEE Transactions on Nanotechnology</em></strong>, vol. 11, no. 5, pp. 1033-1039, Sep. 2012.</li>
            <li><strong>Gaurav Kaushal</strong>, S. S. rathod, S. Maheshwaram, S. K. Manhas, A. K. Saxena, and S. Dasgupta, “Radiation Effects in Si-NW GAA FET and CMOS Inverter: A TCAD Simulation Study” in <strong><em>IEEE Transactions on Electron Devices</em></strong>, vol. 59, no. 5, pp. 1563-1566, May 2012.</li>
            <li>Maheshwaram, S. K. Manhas, <strong>Gaurav Kaushal</strong>, B. Anand, and N. Singh, “Device Circuit Co-Design Issues in Vertical Nanowire CMOS Platform” in <strong><em>IEEE Electron Device Letter</em></strong>, vol. 33, no. 7, pp. 934-936, Jul. 2012.</li>
            <li>Maheshwaram, S. K. Manhas, <strong>Gaurav Kaushal</strong>, B. Anand, and N. Singh, “Vertical Silicon Nanowire Gate-All-Around Field Effect Transistor Based Nanoscale CMOS” in <strong><em>IEEE Electron Device Letter</em></strong>, vol. 32, no. 8, pp. 1011-1013, Aug. 2011.</li>
            </ol>


        </div>
        </div>
	</section>


















    <script>
		var loader=document.getElementById("preloader");

		window.addEventListener("load", function(){
			loader.style.display="none";
		})
	</script>


    </body>
    </html>