;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/1/2016 12:14:23 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x0CFD0000  	3325
0x0008	0x0CF50000  	3317
0x000C	0x0CF50000  	3317
0x0010	0x0CF50000  	3317
0x0014	0x0CF50000  	3317
0x0018	0x0CF50000  	3317
0x001C	0x0CF50000  	3317
0x0020	0x0CF50000  	3317
0x0024	0x0CF50000  	3317
0x0028	0x0CF50000  	3317
0x002C	0x0CF50000  	3317
0x0030	0x0CF50000  	3317
0x0034	0x0CF50000  	3317
0x0038	0x0CF50000  	3317
0x003C	0x0CF50000  	3317
0x0040	0x0CF50000  	3317
0x0044	0x0CF50000  	3317
0x0048	0x0CF50000  	3317
0x004C	0x0CF50000  	3317
0x0050	0x0CF50000  	3317
0x0054	0x0CF50000  	3317
0x0058	0x0CF50000  	3317
0x005C	0x0CF50000  	3317
0x0060	0x0CF50000  	3317
0x0064	0x0CF50000  	3317
0x0068	0x0CF50000  	3317
0x006C	0x0CF50000  	3317
0x0070	0x0CF50000  	3317
0x0074	0x0CF50000  	3317
0x0078	0x0CF50000  	3317
0x007C	0x0CF50000  	3317
0x0080	0x0CF50000  	3317
0x0084	0x0CF50000  	3317
0x0088	0x0CF50000  	3317
0x008C	0x0CF50000  	3317
0x0090	0x0CF50000  	3317
0x0094	0x0CF50000  	3317
0x0098	0x0CF50000  	3317
0x009C	0x0CF50000  	3317
0x00A0	0x0CF50000  	3317
0x00A4	0x0CF50000  	3317
0x00A8	0x0CF50000  	3317
0x00AC	0x0CF50000  	3317
0x00B0	0x0CF50000  	3317
0x00B4	0x0CF50000  	3317
0x00B8	0x0CF50000  	3317
0x00BC	0x0CF50000  	3317
0x00C0	0x0CF50000  	3317
0x00C4	0x0CF50000  	3317
0x00C8	0x0CF50000  	3317
0x00CC	0x0CF50000  	3317
0x00D0	0x0CF50000  	3317
0x00D4	0x0CF50000  	3317
0x00D8	0x0CF50000  	3317
0x00DC	0x0CF50000  	3317
0x00E0	0x0CF50000  	3317
0x00E4	0x0CF50000  	3317
0x00E8	0x0CF50000  	3317
0x00EC	0x0CF50000  	3317
0x00F0	0x0CF50000  	3317
0x00F4	0x0CF50000  	3317
0x00F8	0x0CF50000  	3317
0x00FC	0x0CF50000  	3317
0x0100	0x0CF50000  	3317
0x0104	0x0CF50000  	3317
0x0108	0x0CF50000  	3317
0x010C	0x0CF50000  	3317
0x0110	0x0CF50000  	3317
0x0114	0x0CF50000  	3317
0x0118	0x0CF50000  	3317
0x011C	0x0CF50000  	3317
0x0120	0x0CF50000  	3317
0x0124	0x0CF50000  	3317
0x0128	0x0CF50000  	3317
0x012C	0x0CF50000  	3317
0x0130	0x0CF50000  	3317
0x0134	0x0CF50000  	3317
0x0138	0x0CF50000  	3317
0x013C	0x0CF50000  	3317
0x0140	0x0CF50000  	3317
0x0144	0x0CF50000  	3317
0x0148	0x0CF50000  	3317
0x014C	0x0CF50000  	3317
; end of ____SysVT
_main:
;MatrixRGB_Click_Application.c, 10 :: 		void main()
0x0CFC	0xB081    SUB	SP, SP, #4
0x0CFE	0xF000F92B  BL	3928
0x0D02	0xF001FA8F  BL	8740
0x0D06	0xF7FFFFEB  BL	3296
0x0D0A	0xF001FA4B  BL	8612
;MatrixRGB_Click_Application.c, 12 :: 		uint16_t count = 0;
;MatrixRGB_Click_Application.c, 13 :: 		uint8_t i     = 0;
;MatrixRGB_Click_Application.c, 16 :: 		system_setup( 2, 2 );
0x0D0E	0x2102    MOVS	R1, #2
0x0D10	0x2002    MOVS	R0, #2
0x0D12	0xF7FFFEE5  BL	_system_setup+0
;MatrixRGB_Click_Application.c, 18 :: 		matrixrgb_scroll_img_left( MikroE_Sign_bmp, 32, 32, 25 );
0x0D16	0x2319    MOVS	R3, #25
0x0D18	0x2220    MOVS	R2, #32
0x0D1A	0x2120    MOVS	R1, #32
0x0D1C	0x4881    LDR	R0, [PC, #516]
0x0D1E	0xF7FFFF7F  BL	_matrixrgb_scroll_img_left+0
;MatrixRGB_Click_Application.c, 19 :: 		matrixrgb_scroll_off_scrn_down( 25 );
0x0D22	0x2019    MOVS	R0, #25
0x0D24	0xF7FFFF62  BL	_matrixrgb_scroll_off_scrn_down+0
;MatrixRGB_Click_Application.c, 20 :: 		matrixrgb_set_color( &my_color, 1, 1, 1 );
0x0D28	0xA800    ADD	R0, SP, #0
0x0D2A	0x2301    MOVS	R3, #1
0x0D2C	0x2201    MOVS	R2, #1
0x0D2E	0x2101    MOVS	R1, #1
0x0D30	0xF7FFFF56  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 21 :: 		matrixrgb_scroll_text_right( "Matrix ", my_color, 17, 10 );
0x0D34	0x487C    LDR	R0, [PC, #496]
0x0D36	0x220A    MOVS	R2, #10
0x0D38	0x2111    MOVS	R1, #17
0x0D3A	0xB081    SUB	SP, SP, #4
0x0D3C	0xF10D0C04  ADD	R12, SP, #4
0x0D40	0xF10D0B00  ADD	R11, SP, #0
0x0D44	0xF10B0A03  ADD	R10, R11, #3
0x0D48	0xF7FFFF22  BL	___CC2DW+0
0x0D4C	0xF7FFFDA8  BL	_matrixrgb_scroll_text_right+0
0x0D50	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 22 :: 		matrixrgb_set_color( &my_color, 1, 0, 0 );
0x0D52	0xA800    ADD	R0, SP, #0
0x0D54	0x2300    MOVS	R3, #0
0x0D56	0x2200    MOVS	R2, #0
0x0D58	0x2101    MOVS	R1, #1
0x0D5A	0xF7FFFF41  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 23 :: 		matrixrgb_scroll_text_left( "R", my_color, 17, 1 );
0x0D5E	0x4873    LDR	R0, [PC, #460]
0x0D60	0x2201    MOVS	R2, #1
0x0D62	0x2111    MOVS	R1, #17
0x0D64	0xB081    SUB	SP, SP, #4
0x0D66	0xF10D0C04  ADD	R12, SP, #4
0x0D6A	0xF10D0B00  ADD	R11, SP, #0
0x0D6E	0xF10B0A03  ADD	R10, R11, #3
0x0D72	0xF7FFFF0D  BL	___CC2DW+0
0x0D76	0xF7FFFD3F  BL	_matrixrgb_scroll_text_left+0
0x0D7A	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 24 :: 		matrixrgb_set_color( &my_color, 0, 1, 0 );
0x0D7C	0xA800    ADD	R0, SP, #0
0x0D7E	0x2300    MOVS	R3, #0
0x0D80	0x2201    MOVS	R2, #1
0x0D82	0x2100    MOVS	R1, #0
0x0D84	0xF7FFFF2C  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 25 :: 		matrixrgb_scroll_text_left( "G", my_color, 17, 1 );
0x0D88	0x4869    LDR	R0, [PC, #420]
0x0D8A	0x2201    MOVS	R2, #1
0x0D8C	0x2111    MOVS	R1, #17
0x0D8E	0xB081    SUB	SP, SP, #4
0x0D90	0xF10D0C04  ADD	R12, SP, #4
0x0D94	0xF10D0B00  ADD	R11, SP, #0
0x0D98	0xF10B0A03  ADD	R10, R11, #3
0x0D9C	0xF7FFFEF8  BL	___CC2DW+0
0x0DA0	0xF7FFFD2A  BL	_matrixrgb_scroll_text_left+0
0x0DA4	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 26 :: 		matrixrgb_set_color( &my_color, 0, 0, 1 );
0x0DA6	0xA800    ADD	R0, SP, #0
0x0DA8	0x2301    MOVS	R3, #1
0x0DAA	0x2200    MOVS	R2, #0
0x0DAC	0x2100    MOVS	R1, #0
0x0DAE	0xF7FFFF17  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 27 :: 		matrixrgb_scroll_text_left( "B ", my_color, 17, 1 );
0x0DB2	0x4860    LDR	R0, [PC, #384]
0x0DB4	0x2201    MOVS	R2, #1
0x0DB6	0x2111    MOVS	R1, #17
0x0DB8	0xB081    SUB	SP, SP, #4
0x0DBA	0xF10D0C04  ADD	R12, SP, #4
0x0DBE	0xF10D0B00  ADD	R11, SP, #0
0x0DC2	0xF10B0A03  ADD	R10, R11, #3
0x0DC6	0xF7FFFEE3  BL	___CC2DW+0
0x0DCA	0xF7FFFD15  BL	_matrixrgb_scroll_text_left+0
0x0DCE	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 28 :: 		matrixrgb_set_color( &my_color, 1, 1, 1 );
0x0DD0	0xA800    ADD	R0, SP, #0
0x0DD2	0x2301    MOVS	R3, #1
0x0DD4	0x2201    MOVS	R2, #1
0x0DD6	0x2101    MOVS	R1, #1
0x0DD8	0xF7FFFF02  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 29 :: 		matrixrgb_scroll_off_scrn_up( 30 );
0x0DDC	0x201E    MOVS	R0, #30
0x0DDE	0xF7FFFCF1  BL	_matrixrgb_scroll_off_scrn_up+0
;MatrixRGB_Click_Application.c, 30 :: 		matrixrgb_set_color( &my_color, 1, 0, 0 );
0x0DE2	0xA800    ADD	R0, SP, #0
0x0DE4	0x2300    MOVS	R3, #0
0x0DE6	0x2200    MOVS	R2, #0
0x0DE8	0x2101    MOVS	R1, #1
0x0DEA	0xF7FFFEF9  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 31 :: 		matrixrgb_scroll_text_left( "By: ", my_color, 17, 4 );
0x0DEE	0x4852    LDR	R0, [PC, #328]
0x0DF0	0x2204    MOVS	R2, #4
0x0DF2	0x2111    MOVS	R1, #17
0x0DF4	0xB081    SUB	SP, SP, #4
0x0DF6	0xF10D0C04  ADD	R12, SP, #4
0x0DFA	0xF10D0B00  ADD	R11, SP, #0
0x0DFE	0xF10B0A03  ADD	R10, R11, #3
0x0E02	0xF7FFFEC5  BL	___CC2DW+0
0x0E06	0xF7FFFCF7  BL	_matrixrgb_scroll_text_left+0
0x0E0A	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 32 :: 		matrixrgb_set_color( &my_color, 1, 1, 1 );
0x0E0C	0xA800    ADD	R0, SP, #0
0x0E0E	0x2301    MOVS	R3, #1
0x0E10	0x2201    MOVS	R2, #1
0x0E12	0x2101    MOVS	R1, #1
0x0E14	0xF7FFFEE4  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 33 :: 		matrixrgb_scroll_text_left( "Corey ", my_color, 17, 6 );
0x0E18	0x4848    LDR	R0, [PC, #288]
0x0E1A	0x2206    MOVS	R2, #6
0x0E1C	0x2111    MOVS	R1, #17
0x0E1E	0xB081    SUB	SP, SP, #4
0x0E20	0xF10D0C04  ADD	R12, SP, #4
0x0E24	0xF10D0B00  ADD	R11, SP, #0
0x0E28	0xF10B0A03  ADD	R10, R11, #3
0x0E2C	0xF7FFFEB0  BL	___CC2DW+0
0x0E30	0xF7FFFCE2  BL	_matrixrgb_scroll_text_left+0
0x0E34	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 34 :: 		matrixrgb_set_color( &my_color, 0, 0, 1 );
0x0E36	0xA800    ADD	R0, SP, #0
0x0E38	0x2301    MOVS	R3, #1
0x0E3A	0x2200    MOVS	R2, #0
0x0E3C	0x2100    MOVS	R1, #0
0x0E3E	0xF7FFFECF  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 35 :: 		matrixrgb_scroll_text_left( "Lakey ", my_color, 17, 6 );
0x0E42	0x483F    LDR	R0, [PC, #252]
0x0E44	0x2206    MOVS	R2, #6
0x0E46	0x2111    MOVS	R1, #17
0x0E48	0xB081    SUB	SP, SP, #4
0x0E4A	0xF10D0C04  ADD	R12, SP, #4
0x0E4E	0xF10D0B00  ADD	R11, SP, #0
0x0E52	0xF10B0A03  ADD	R10, R11, #3
0x0E56	0xF7FFFE9B  BL	___CC2DW+0
0x0E5A	0xF7FFFCCD  BL	_matrixrgb_scroll_text_left+0
0x0E5E	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 36 :: 		matrixrgb_scroll_off_scrn_left( 17 );
0x0E60	0x2011    MOVS	R0, #17
0x0E62	0xF7FFFD71  BL	_matrixrgb_scroll_off_scrn_left+0
;MatrixRGB_Click_Application.c, 37 :: 		matrixrgb_scroll_img_right( MikroeBITMAP_bmp, 64, 16, 25 );
0x0E66	0x2319    MOVS	R3, #25
0x0E68	0x2210    MOVS	R2, #16
0x0E6A	0x2140    MOVS	R1, #64
0x0E6C	0x4835    LDR	R0, [PC, #212]
0x0E6E	0xF7FFFDD5  BL	_matrixrgb_scroll_img_right+0
;MatrixRGB_Click_Application.c, 38 :: 		matrixrgb_scroll_off_scrn_right( 10 );
0x0E72	0x200A    MOVS	R0, #10
0x0E74	0xF7FFFDB8  BL	_matrixrgb_scroll_off_scrn_right+0
;MatrixRGB_Click_Application.c, 40 :: 		while(1)
L_main0:
;MatrixRGB_Click_Application.c, 49 :: 		matrixrgb_set_color( &my_color, 1, 1, 1 );
0x0E78	0xA800    ADD	R0, SP, #0
0x0E7A	0x2301    MOVS	R3, #1
0x0E7C	0x2201    MOVS	R2, #1
0x0E7E	0x2101    MOVS	R1, #1
0x0E80	0xF7FFFEAE  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 50 :: 		matrixrgb_scroll_text_left( "Matrix", my_color, 10, 10 );
0x0E84	0x4830    LDR	R0, [PC, #192]
0x0E86	0x220A    MOVS	R2, #10
0x0E88	0x210A    MOVS	R1, #10
0x0E8A	0xB081    SUB	SP, SP, #4
0x0E8C	0xF10D0C04  ADD	R12, SP, #4
0x0E90	0xF10D0B00  ADD	R11, SP, #0
0x0E94	0xF10B0A03  ADD	R10, R11, #3
0x0E98	0xF7FFFE7A  BL	___CC2DW+0
0x0E9C	0xF7FFFCAC  BL	_matrixrgb_scroll_text_left+0
0x0EA0	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 51 :: 		matrixrgb_set_color( &my_color, 1, 0, 0 );
0x0EA2	0xA800    ADD	R0, SP, #0
0x0EA4	0x2300    MOVS	R3, #0
0x0EA6	0x2200    MOVS	R2, #0
0x0EA8	0x2101    MOVS	R1, #1
0x0EAA	0xF7FFFE99  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 52 :: 		matrixrgb_scroll_text_left( "R", my_color, 10, 1 );
0x0EAE	0x4827    LDR	R0, [PC, #156]
0x0EB0	0x2201    MOVS	R2, #1
0x0EB2	0x210A    MOVS	R1, #10
0x0EB4	0xB081    SUB	SP, SP, #4
0x0EB6	0xF10D0C04  ADD	R12, SP, #4
0x0EBA	0xF10D0B00  ADD	R11, SP, #0
0x0EBE	0xF10B0A03  ADD	R10, R11, #3
0x0EC2	0xF7FFFE65  BL	___CC2DW+0
0x0EC6	0xF7FFFC97  BL	_matrixrgb_scroll_text_left+0
0x0ECA	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 53 :: 		matrixrgb_set_color( &my_color, 0, 1, 0 );
0x0ECC	0xA800    ADD	R0, SP, #0
0x0ECE	0x2300    MOVS	R3, #0
0x0ED0	0x2201    MOVS	R2, #1
0x0ED2	0x2100    MOVS	R1, #0
0x0ED4	0xF7FFFE84  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 54 :: 		matrixrgb_scroll_text_left( "G", my_color, 10, 1 );
0x0ED8	0x481D    LDR	R0, [PC, #116]
0x0EDA	0x2201    MOVS	R2, #1
0x0EDC	0x210A    MOVS	R1, #10
0x0EDE	0xB081    SUB	SP, SP, #4
0x0EE0	0xF10D0C04  ADD	R12, SP, #4
0x0EE4	0xF10D0B00  ADD	R11, SP, #0
0x0EE8	0xF10B0A03  ADD	R10, R11, #3
0x0EEC	0xF7FFFE50  BL	___CC2DW+0
0x0EF0	0xF7FFFC82  BL	_matrixrgb_scroll_text_left+0
0x0EF4	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 55 :: 		matrixrgb_set_color( &my_color, 0, 0, 1 );
0x0EF6	0xA800    ADD	R0, SP, #0
0x0EF8	0x2301    MOVS	R3, #1
0x0EFA	0x2200    MOVS	R2, #0
0x0EFC	0x2100    MOVS	R1, #0
0x0EFE	0xF7FFFE6F  BL	_matrixrgb_set_color+0
;MatrixRGB_Click_Application.c, 56 :: 		matrixrgb_scroll_text_left( "B", my_color, 10, 1 );
0x0F02	0x4814    LDR	R0, [PC, #80]
0x0F04	0x2201    MOVS	R2, #1
0x0F06	0x210A    MOVS	R1, #10
0x0F08	0xB081    SUB	SP, SP, #4
0x0F0A	0xF10D0C04  ADD	R12, SP, #4
0x0F0E	0xF10D0B00  ADD	R11, SP, #0
0x0F12	0xF10B0A03  ADD	R10, R11, #3
0x0F16	0xF7FFFE3B  BL	___CC2DW+0
0x0F1A	0xF7FFFC6D  BL	_matrixrgb_scroll_text_left+0
0x0F1E	0xB001    ADD	SP, SP, #4
;MatrixRGB_Click_Application.c, 57 :: 		}
0x0F20	0xE7AA    B	L_main0
;MatrixRGB_Click_Application.c, 58 :: 		}
L_end_main:
L__main_end_loop:
0x0F22	0xE7FE    B	L__main_end_loop
0x0F24	0x00002000  	_MikroE_Sign_bmp+0
0x0F28	0x08062000  	?lstr1_MatrixRGB_Click_Application+0
0x0F2C	0x080E2000  	?lstr2_MatrixRGB_Click_Application+0
0x0F30	0x08102000  	?lstr3_MatrixRGB_Click_Application+0
0x0F34	0x08122000  	?lstr4_MatrixRGB_Click_Application+0
0x0F38	0x08152000  	?lstr5_MatrixRGB_Click_Application+0
0x0F3C	0x081A2000  	?lstr6_MatrixRGB_Click_Application+0
0x0F40	0x08212000  	?lstr7_MatrixRGB_Click_Application+0
0x0F44	0x08282000  	_MikroeBITMAP_bmp+0
0x0F48	0x10282000  	?lstr8_MatrixRGB_Click_Application+0
0x0F4C	0x102F2000  	?lstr9_MatrixRGB_Click_Application+0
0x0F50	0x10312000  	?lstr10_MatrixRGB_Click_Application+0
0x0F54	0x10332000  	?lstr11_MatrixRGB_Click_Application+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x0B90	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x0B92	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x0B96	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x0B9A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x0B9E	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x0BA0	0xB001    ADD	SP, SP, #4
0x0BA2	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x0BA4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x0BA6	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x0BAA	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x0BAE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x0BB2	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x0BB4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x0BB8	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x0BBA	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x0BBC	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x0BBE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x0BC2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x0BC6	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x0BC8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x0BCC	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x0BCE	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x0BD0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x0BD4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x0BD8	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x0BDA	0xB001    ADD	SP, SP, #4
0x0BDC	0x4770    BX	LR
; end of ___FillZeros
_system_setup:
;MatrixRGB_Click_Application.c, 60 :: 		void system_setup( uint8_t width, uint8_t height )
; height start address is: 4 (R1)
; width start address is: 0 (R0)
0x0AE0	0xB081    SUB	SP, SP, #4
0x0AE2	0xF8CDE000  STR	LR, [SP, #0]
0x0AE6	0xFA5FFB80  UXTB	R11, R0
0x0AEA	0xFA5FFC81  UXTB	R12, R1
; height end address is: 4 (R1)
; width end address is: 0 (R0)
; width start address is: 44 (R11)
; height start address is: 48 (R12)
;MatrixRGB_Click_Application.c, 63 :: 		GPIO_Digital_Output( &GPIOD_BASE, _GPIO_PINMASK_13); // Set Chip Select pin as output
0x0AEE	0xF2420100  MOVW	R1, #8192
0x0AF2	0x4823    LDR	R0, [PC, #140]
0x0AF4	0xF7FFFDFE  BL	_GPIO_Digital_Output+0
;MatrixRGB_Click_Application.c, 64 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_2 ); // Set Reset pin to output
0x0AF8	0xF2400104  MOVW	R1, #4
0x0AFC	0x4821    LDR	R0, [PC, #132]
0x0AFE	0xF7FFFDF9  BL	_GPIO_Digital_Output+0
;MatrixRGB_Click_Application.c, 65 :: 		GPIO_Digital_Input( &GPIOD_BASE, _GPIO_PINMASK_10);  // Set Ready to input
0x0B02	0xF2404100  MOVW	R1, #1024
0x0B06	0x481E    LDR	R0, [PC, #120]
0x0B08	0xF7FFFDE8  BL	_GPIO_Digital_Input+0
;MatrixRGB_Click_Application.c, 71 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x0B0C	0x4A1E    LDR	R2, [PC, #120]
;MatrixRGB_Click_Application.c, 70 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_DISABLE | _SPI_SSI_1,
0x0B0E	0xF2401104  MOVW	R1, #260
;MatrixRGB_Click_Application.c, 68 :: 		SPI3_Init_Advanced(_SPI_FPCLK_DIV2, _SPI_MASTER | _SPI_8_BIT |
0x0B12	0x2000    MOVS	R0, #0
;MatrixRGB_Click_Application.c, 71 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x0B14	0xF7FFFE2C  BL	_SPI3_Init_Advanced+0
;MatrixRGB_Click_Application.c, 73 :: 		MATRIXRGB_RST = 0;        //Reset slave ( toggle )
0x0B18	0x2300    MOVS	R3, #0
0x0B1A	0xB25B    SXTB	R3, R3
0x0B1C	0x4A1B    LDR	R2, [PC, #108]
0x0B1E	0x6013    STR	R3, [R2, #0]
;MatrixRGB_Click_Application.c, 74 :: 		Delay_ms(20);
0x0B20	0xF64A177F  MOVW	R7, #43391
0x0B24	0xF2C00703  MOVT	R7, #3
L_system_setup2:
0x0B28	0x1E7F    SUBS	R7, R7, #1
0x0B2A	0xD1FD    BNE	L_system_setup2
0x0B2C	0xBF00    NOP
0x0B2E	0xBF00    NOP
0x0B30	0xBF00    NOP
0x0B32	0xBF00    NOP
0x0B34	0xBF00    NOP
;MatrixRGB_Click_Application.c, 75 :: 		MATRIXRGB_RST = 1;
0x0B36	0x2301    MOVS	R3, #1
0x0B38	0xB25B    SXTB	R3, R3
0x0B3A	0x4A14    LDR	R2, [PC, #80]
0x0B3C	0x6013    STR	R3, [R2, #0]
;MatrixRGB_Click_Application.c, 76 :: 		Delay_ms(200);
0x0B3E	0xF64967FF  MOVW	R7, #40703
0x0B42	0xF2C00724  MOVT	R7, #36
0x0B46	0xBF00    NOP
0x0B48	0xBF00    NOP
L_system_setup4:
0x0B4A	0x1E7F    SUBS	R7, R7, #1
0x0B4C	0xD1FD    BNE	L_system_setup4
0x0B4E	0xBF00    NOP
0x0B50	0xBF00    NOP
0x0B52	0xBF00    NOP
;MatrixRGB_Click_Application.c, 78 :: 		matrixrgb_init( width, height );
0x0B54	0xFA5FF18C  UXTB	R1, R12
; height end address is: 48 (R12)
0x0B58	0xFA5FF08B  UXTB	R0, R11
; width end address is: 44 (R11)
0x0B5C	0xF7FFFDD8  BL	_matrixrgb_init+0
;MatrixRGB_Click_Application.c, 79 :: 		Delay_ms(200);
0x0B60	0xF64967FF  MOVW	R7, #40703
0x0B64	0xF2C00724  MOVT	R7, #36
L_system_setup6:
0x0B68	0x1E7F    SUBS	R7, R7, #1
0x0B6A	0xD1FD    BNE	L_system_setup6
0x0B6C	0xBF00    NOP
0x0B6E	0xBF00    NOP
0x0B70	0xBF00    NOP
0x0B72	0xBF00    NOP
0x0B74	0xBF00    NOP
;MatrixRGB_Click_Application.c, 81 :: 		}
L_end_system_setup:
0x0B76	0xF8DDE000  LDR	LR, [SP, #0]
0x0B7A	0xB001    ADD	SP, SP, #4
0x0B7C	0x4770    BX	LR
0x0B7E	0xBF00    NOP
0x0B80	0x14004001  	GPIOD_BASE+0
0x0B84	0x10004001  	GPIOC_BASE+0
0x0B88	0x21380000  	__GPIO_MODULE_SPI3_PC10_11_12+0
0x0B8C	0x01884222  	GPIOC_ODR+0
; end of _system_setup
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06F4	0xB081    SUB	SP, SP, #4
0x06F6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x06FA	0x4A04    LDR	R2, [PC, #16]
0x06FC	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x06FE	0xF7FFFE49  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0702	0xF8DDE000  LDR	LR, [SP, #0]
0x0706	0xB001    ADD	SP, SP, #4
0x0708	0x4770    BX	LR
0x070A	0xBF00    NOP
0x070C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0394	0xB081    SUB	SP, SP, #4
0x0396	0xF8CDE000  STR	LR, [SP, #0]
0x039A	0xB28C    UXTH	R4, R1
0x039C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x039E	0x4B77    LDR	R3, [PC, #476]
0x03A0	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x03A4	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x03A6	0x4618    MOV	R0, R3
0x03A8	0xF7FFFF6A  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x03AC	0xF1B40FFF  CMP	R4, #255
0x03B0	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x03B2	0x4B73    LDR	R3, [PC, #460]
0x03B4	0x429D    CMP	R5, R3
0x03B6	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x03B8	0xF04F3333  MOV	R3, #858993459
0x03BC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x03BE	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x03C0	0x2D42    CMP	R5, #66
0x03C2	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x03C4	0xF04F3344  MOV	R3, #1145324612
0x03C8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x03CA	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x03CC	0xF64F73FF  MOVW	R3, #65535
0x03D0	0x429C    CMP	R4, R3
0x03D2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x03D4	0x4B6A    LDR	R3, [PC, #424]
0x03D6	0x429D    CMP	R5, R3
0x03D8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x03DA	0xF04F3333  MOV	R3, #858993459
0x03DE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x03E0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x03E2	0xF04F3333  MOV	R3, #858993459
0x03E6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x03E8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x03EA	0x2D42    CMP	R5, #66
0x03EC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x03EE	0xF04F3344  MOV	R3, #1145324612
0x03F2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x03F4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x03F6	0xF04F3344  MOV	R3, #1145324612
0x03FA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x03FC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x03FE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0400	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0402	0xF0050301  AND	R3, R5, #1
0x0406	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0408	0x2100    MOVS	R1, #0
0x040A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x040C	0xF0050302  AND	R3, R5, #2
0x0410	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0412	0xF40573C0  AND	R3, R5, #384
0x0416	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0418	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x041A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x041C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x041E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0420	0xF0050304  AND	R3, R5, #4
0x0424	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0426	0xF0050320  AND	R3, R5, #32
0x042A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x042C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x042E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0430	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0432	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0434	0xF0050308  AND	R3, R5, #8
0x0438	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x043A	0xF0050320  AND	R3, R5, #32
0x043E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0440	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0442	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0444	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0446	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0448	0x4B4E    LDR	R3, [PC, #312]
0x044A	0xEA050303  AND	R3, R5, R3, LSL #0
0x044E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0450	0x2003    MOVS	R0, #3
0x0452	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0454	0xF4057300  AND	R3, R5, #512
0x0458	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x045A	0x2002    MOVS	R0, #2
0x045C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x045E	0xF4056380  AND	R3, R5, #1024
0x0462	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0464	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0466	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0468	0xF005030C  AND	R3, R5, #12
0x046C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x046E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0470	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0472	0xF00403FF  AND	R3, R4, #255
0x0476	0xB29B    UXTH	R3, R3
0x0478	0x2B00    CMP	R3, #0
0x047A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x047C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x047E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0480	0xFA1FF884  UXTH	R8, R4
0x0484	0x4632    MOV	R2, R6
0x0486	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0488	0x2808    CMP	R0, #8
0x048A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x048C	0xF04F0301  MOV	R3, #1
0x0490	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0494	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0498	0x42A3    CMP	R3, R4
0x049A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x049C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x049E	0xF04F030F  MOV	R3, #15
0x04A2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x04A4	0x43DB    MVN	R3, R3
0x04A6	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x04AA	0xFA01F305  LSL	R3, R1, R5
0x04AE	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x04B2	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x04B4	0xF4067381  AND	R3, R6, #258
0x04B8	0xF5B37F81  CMP	R3, #258
0x04BC	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x04BE	0xF2020414  ADDW	R4, R2, #20
0x04C2	0xF04F0301  MOV	R3, #1
0x04C6	0x4083    LSLS	R3, R0
0x04C8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x04CA	0xF0060382  AND	R3, R6, #130
0x04CE	0x2B82    CMP	R3, #130
0x04D0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x04D2	0xF2020410  ADDW	R4, R2, #16
0x04D6	0xF04F0301  MOV	R3, #1
0x04DA	0x4083    LSLS	R3, R0
0x04DC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x04DE	0x462F    MOV	R7, R5
0x04E0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x04E2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x04E4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x04E6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x04E8	0xFA1FF088  UXTH	R0, R8
0x04EC	0x460F    MOV	R7, R1
0x04EE	0x4631    MOV	R1, R6
0x04F0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x04F2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x04F4	0x460F    MOV	R7, R1
0x04F6	0x4629    MOV	R1, R5
0x04F8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x04FA	0xF1B00FFF  CMP	R0, #255
0x04FE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0500	0x1D33    ADDS	R3, R6, #4
0x0502	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0506	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0508	0x2A08    CMP	R2, #8
0x050A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x050C	0xF2020408  ADDW	R4, R2, #8
0x0510	0xF04F0301  MOV	R3, #1
0x0514	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0518	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x051C	0x42A3    CMP	R3, R4
0x051E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0520	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0522	0xF04F030F  MOV	R3, #15
0x0526	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0528	0x43DB    MVN	R3, R3
0x052A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x052E	0xFA07F305  LSL	R3, R7, R5
0x0532	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0536	0xF4017381  AND	R3, R1, #258
0x053A	0xF5B37F81  CMP	R3, #258
0x053E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0540	0xF2060514  ADDW	R5, R6, #20
0x0544	0xF2020408  ADDW	R4, R2, #8
0x0548	0xF04F0301  MOV	R3, #1
0x054C	0x40A3    LSLS	R3, R4
0x054E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0550	0xF0010382  AND	R3, R1, #130
0x0554	0x2B82    CMP	R3, #130
0x0556	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0558	0xF2060510  ADDW	R5, R6, #16
0x055C	0xF2020408  ADDW	R4, R2, #8
0x0560	0xF04F0301  MOV	R3, #1
0x0564	0x40A3    LSLS	R3, R4
0x0566	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0568	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x056A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x056C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x056E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0570	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0574	0xF8DDE000  LDR	LR, [SP, #0]
0x0578	0xB001    ADD	SP, SP, #4
0x057A	0x4770    BX	LR
0x057C	0xFC00FFFF  	#-1024
0x0580	0x00140008  	#524308
0x0584	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0280	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0282	0x4919    LDR	R1, [PC, #100]
0x0284	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0288	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x028A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x028C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x028E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0290	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0292	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0294	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0296	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0298	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x029A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x029C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x029E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x02A0	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x02A2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x02A4	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x02A6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x02AA	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x02AC	0x490F    LDR	R1, [PC, #60]
0x02AE	0x4288    CMP	R0, R1
0x02B0	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x02B2	0x490F    LDR	R1, [PC, #60]
0x02B4	0x4288    CMP	R0, R1
0x02B6	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x02B8	0x490E    LDR	R1, [PC, #56]
0x02BA	0x4288    CMP	R0, R1
0x02BC	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x02BE	0x490E    LDR	R1, [PC, #56]
0x02C0	0x4288    CMP	R0, R1
0x02C2	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x02C4	0x490D    LDR	R1, [PC, #52]
0x02C6	0x4288    CMP	R0, R1
0x02C8	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x02CA	0x490D    LDR	R1, [PC, #52]
0x02CC	0x4288    CMP	R0, R1
0x02CE	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x02D0	0x490C    LDR	R1, [PC, #48]
0x02D2	0x4288    CMP	R0, R1
0x02D4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x02D6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x02D8	0x490B    LDR	R1, [PC, #44]
0x02DA	0x6809    LDR	R1, [R1, #0]
0x02DC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x02E0	0x4909    LDR	R1, [PC, #36]
0x02E2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x02E4	0xB001    ADD	SP, SP, #4
0x02E6	0x4770    BX	LR
0x02E8	0xFC00FFFF  	#-1024
0x02EC	0x08004001  	#1073809408
0x02F0	0x0C004001  	#1073810432
0x02F4	0x10004001  	#1073811456
0x02F8	0x14004001  	#1073812480
0x02FC	0x18004001  	#1073813504
0x0300	0x1C004001  	#1073814528
0x0304	0x20004001  	#1073815552
0x0308	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06DC	0xB081    SUB	SP, SP, #4
0x06DE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x06E2	0xF04F0242  MOV	R2, #66
0x06E6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x06E8	0xF7FFFE54  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x06EC	0xF8DDE000  LDR	LR, [SP, #0]
0x06F0	0xB001    ADD	SP, SP, #4
0x06F2	0x4770    BX	LR
; end of _GPIO_Digital_Input
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x0770	0xB083    SUB	SP, SP, #12
0x0772	0xF8CDE000  STR	LR, [SP, #0]
0x0776	0xF88D0004  STRB	R0, [SP, #4]
0x077A	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x077C	0x4C0B    LDR	R4, [PC, #44]
0x077E	0x4B0C    LDR	R3, [PC, #48]
0x0780	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x0782	0x4C0C    LDR	R4, [PC, #48]
0x0784	0x4B0C    LDR	R3, [PC, #48]
0x0786	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x0788	0x2401    MOVS	R4, #1
0x078A	0xB264    SXTB	R4, R4
0x078C	0x4B0B    LDR	R3, [PC, #44]
0x078E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x0790	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0792	0xF7FFFF1B  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x0796	0x9A02    LDR	R2, [SP, #8]
0x0798	0xF89D1004  LDRB	R1, [SP, #4]
0x079C	0x4808    LDR	R0, [PC, #32]
0x079E	0xF7FFFEF3  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x07A2	0xF8DDE000  LDR	LR, [SP, #0]
0x07A6	0xB003    ADD	SP, SP, #12
0x07A8	0x4770    BX	LR
0x07AA	0xBF00    NOP
0x07AC	0xFFFFFFFF  	_SPI3_Read+0
0x07B0	0x10A82000  	_SPI_Rd_Ptr+0
0x07B4	0x02390000  	_SPI3_Write+0
0x07B8	0x10A02000  	_SPI_Wr_Ptr+0
0x07BC	0x03BC4242  	RCC_APB1ENR+0
0x07C0	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x05CC	0xB081    SUB	SP, SP, #4
0x05CE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x05D2	0x2201    MOVS	R2, #1
0x05D4	0xB252    SXTB	R2, R2
0x05D6	0x493E    LDR	R1, [PC, #248]
0x05D8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x05DA	0xF2000168  ADDW	R1, R0, #104
0x05DE	0x680B    LDR	R3, [R1, #0]
0x05E0	0xF06F6100  MVN	R1, #134217728
0x05E4	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x05E8	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x05EA	0xF0036100  AND	R1, R3, #134217728
0x05EE	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x05F0	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x05F2	0xF0024100  AND	R1, R2, #-2147483648
0x05F6	0xF1B14F00  CMP	R1, #-2147483648
0x05FA	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x05FC	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x05FE	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0600	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0602	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0604	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0606	0xF4042170  AND	R1, R4, #983040
0x060A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x060C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x060E	0xF64F71FF  MOVW	R1, #65535
0x0612	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0616	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0618	0xF4041140  AND	R1, R4, #3145728
0x061C	0xF5B11F40  CMP	R1, #3145728
0x0620	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0622	0xF06F6170  MVN	R1, #251658240
0x0626	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x062A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x062C	0x492A    LDR	R1, [PC, #168]
0x062E	0x680A    LDR	R2, [R1, #0]
0x0630	0xF06F6170  MVN	R1, #251658240
0x0634	0x400A    ANDS	R2, R1
0x0636	0x4928    LDR	R1, [PC, #160]
0x0638	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x063A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x063C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x063E	0xF4041180  AND	R1, R4, #1048576
0x0642	0xF5B11F80  CMP	R1, #1048576
0x0646	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0648	0xF04F0103  MOV	R1, #3
0x064C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x064E	0x43C9    MVN	R1, R1
0x0650	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0654	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0658	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x065A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x065C	0x0D61    LSRS	R1, R4, #21
0x065E	0x0109    LSLS	R1, R1, #4
0x0660	0xFA05F101  LSL	R1, R5, R1
0x0664	0x43C9    MVN	R1, R1
0x0666	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0668	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x066C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x066E	0x0D61    LSRS	R1, R4, #21
0x0670	0x0109    LSLS	R1, R1, #4
0x0672	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0676	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0678	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x067A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x067E	0xF1B14F00  CMP	R1, #-2147483648
0x0682	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0684	0x4913    LDR	R1, [PC, #76]
0x0686	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0688	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x068A	0x4913    LDR	R1, [PC, #76]
0x068C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x068E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0692	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0694	0xEA4F018A  LSL	R1, R10, #2
0x0698	0xEB090101  ADD	R1, R9, R1, LSL #0
0x069C	0x6809    LDR	R1, [R1, #0]
0x069E	0xF1B13FFF  CMP	R1, #-1
0x06A2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x06A4	0xF1090134  ADD	R1, R9, #52
0x06A8	0xEA4F038A  LSL	R3, R10, #2
0x06AC	0x18C9    ADDS	R1, R1, R3
0x06AE	0x6809    LDR	R1, [R1, #0]
0x06B0	0x460A    MOV	R2, R1
0x06B2	0xEB090103  ADD	R1, R9, R3, LSL #0
0x06B6	0x6809    LDR	R1, [R1, #0]
0x06B8	0x4608    MOV	R0, R1
0x06BA	0x4611    MOV	R1, R2
0x06BC	0xF7FFFD70  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x06C0	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x06C4	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x06C6	0xF8DDE000  LDR	LR, [SP, #0]
0x06CA	0xB001    ADD	SP, SP, #4
0x06CC	0x4770    BX	LR
0x06CE	0xBF00    NOP
0x06D0	0x03004242  	RCC_APB2ENRbits+0
0x06D4	0x001C4001  	AFIO_MAPR2+0
0x06D8	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x01A0	0xB083    SUB	SP, SP, #12
0x01A2	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x01A6	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x01AA	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01AC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x01AE	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x01B2	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x01B4	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x01B6	0x4A19    LDR	R2, [PC, #100]
0x01B8	0x9202    STR	R2, [SP, #8]
0x01BA	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x01BC	0x4A18    LDR	R2, [PC, #96]
0x01BE	0x9202    STR	R2, [SP, #8]
0x01C0	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x01C2	0x4A18    LDR	R2, [PC, #96]
0x01C4	0x9202    STR	R2, [SP, #8]
0x01C6	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x01C8	0x4A17    LDR	R2, [PC, #92]
0x01CA	0x9202    STR	R2, [SP, #8]
0x01CC	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x01CE	0x4A17    LDR	R2, [PC, #92]
0x01D0	0x9202    STR	R2, [SP, #8]
0x01D2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x01D4	0x4A16    LDR	R2, [PC, #88]
0x01D6	0x9202    STR	R2, [SP, #8]
0x01D8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x01DA	0x4A16    LDR	R2, [PC, #88]
0x01DC	0x9202    STR	R2, [SP, #8]
0x01DE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x01E0	0x2800    CMP	R0, #0
0x01E2	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x01E4	0x2801    CMP	R0, #1
0x01E6	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x01E8	0x2802    CMP	R0, #2
0x01EA	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x01EC	0x2803    CMP	R0, #3
0x01EE	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01F0	0x2804    CMP	R0, #4
0x01F2	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01F4	0x2805    CMP	R0, #5
0x01F6	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01F8	0x2806    CMP	R0, #6
0x01FA	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01FC	0x2201    MOVS	R2, #1
0x01FE	0xB212    SXTH	R2, R2
0x0200	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0202	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0206	0x9802    LDR	R0, [SP, #8]
0x0208	0x460A    MOV	R2, R1
0x020A	0xF8BD1004  LDRH	R1, [SP, #4]
0x020E	0xF000F8C1  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0212	0xF8DDE000  LDR	LR, [SP, #0]
0x0216	0xB003    ADD	SP, SP, #12
0x0218	0x4770    BX	LR
0x021A	0xBF00    NOP
0x021C	0x08004001  	#1073809408
0x0220	0x0C004001  	#1073810432
0x0224	0x10004001  	#1073811456
0x0228	0x14004001  	#1073812480
0x022C	0x18004001  	#1073813504
0x0230	0x1C004001  	#1073814528
0x0234	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0588	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x058A	0x2300    MOVS	R3, #0
0x058C	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x058E	0x00CB    LSLS	R3, R1, #3
0x0590	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0592	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0596	0x6804    LDR	R4, [R0, #0]
0x0598	0xB29B    UXTH	R3, R3
0x059A	0xEA440303  ORR	R3, R4, R3, LSL #0
0x059E	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x05A0	0x1D05    ADDS	R5, R0, #4
0x05A2	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x05A4	0x461C    MOV	R4, R3
0x05A6	0x682B    LDR	R3, [R5, #0]
0x05A8	0xF3640382  BFI	R3, R4, #2, #1
0x05AC	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x05AE	0xF200051C  ADDW	R5, R0, #28
0x05B2	0x2400    MOVS	R4, #0
0x05B4	0x682B    LDR	R3, [R5, #0]
0x05B6	0xF36423CB  BFI	R3, R4, #11, #1
0x05BA	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x05BC	0x2401    MOVS	R4, #1
0x05BE	0x6803    LDR	R3, [R0, #0]
0x05C0	0xF3641386  BFI	R3, R4, #6, #1
0x05C4	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x05C6	0xB001    ADD	SP, SP, #4
0x05C8	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_matrixrgb_init:
;matrixrgb_hw.c, 75 :: 		void matrixrgb_init( uint8_t width, uint8_t height )
0x0710	0xB083    SUB	SP, SP, #12
0x0712	0xF8CDE000  STR	LR, [SP, #0]
0x0716	0xF88D0004  STRB	R0, [SP, #4]
0x071A	0xF88D1008  STRB	R1, [SP, #8]
;matrixrgb_hw.c, 77 :: 		matrixrgb_hal_init();
0x071E	0xF7FFFDF5  BL	_matrixrgb_hal_init+0
;matrixrgb_hw.c, 78 :: 		Delay_ms(300);
0x0722	0xF64E677F  MOVW	R7, #61055
0x0726	0xF2C00736  MOVT	R7, #54
L_matrixrgb_init0:
0x072A	0x1E7F    SUBS	R7, R7, #1
0x072C	0xD1FD    BNE	L_matrixrgb_init0
0x072E	0xBF00    NOP
0x0730	0xBF00    NOP
0x0732	0xBF00    NOP
0x0734	0xBF00    NOP
0x0736	0xBF00    NOP
;matrixrgb_hw.c, 80 :: 		spi_buffer[0] = SETUP_CMD;
0x0738	0x2301    MOVS	R3, #1
0x073A	0x4A0B    LDR	R2, [PC, #44]
0x073C	0x7013    STRB	R3, [R2, #0]
;matrixrgb_hw.c, 81 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x073E	0x2101    MOVS	R1, #1
0x0740	0x4809    LDR	R0, [PC, #36]
0x0742	0xF7FFFDFD  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 82 :: 		spi_buffer[0] = width;
0x0746	0xF89D3004  LDRB	R3, [SP, #4]
0x074A	0x4A07    LDR	R2, [PC, #28]
0x074C	0x7013    STRB	R3, [R2, #0]
;matrixrgb_hw.c, 83 :: 		spi_buffer[1] = height;
0x074E	0xF89D3008  LDRB	R3, [SP, #8]
0x0752	0x4A06    LDR	R2, [PC, #24]
0x0754	0x7013    STRB	R3, [R2, #0]
;matrixrgb_hw.c, 84 :: 		matrixrgb_hal_write( &spi_buffer, 2 );
0x0756	0x2102    MOVS	R1, #2
0x0758	0x4803    LDR	R0, [PC, #12]
0x075A	0xF7FFFDF1  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 86 :: 		}
L_end_matrixrgb_init:
0x075E	0xF8DDE000  LDR	LR, [SP, #0]
0x0762	0xB003    ADD	SP, SP, #12
0x0764	0x4770    BX	LR
0x0766	0xBF00    NOP
0x0768	0x10352000  	matrixrgb_hw_spi_buffer+0
0x076C	0x10362000  	matrixrgb_hw_spi_buffer+1
; end of _matrixrgb_init
_matrixrgb_hal_init:
;matrixrgb_hal.c, 90 :: 		void matrixrgb_hal_init()
0x030C	0xB081    SUB	SP, SP, #4
0x030E	0xF8CDE000  STR	LR, [SP, #0]
;matrixrgb_hal.c, 97 :: 		write_spi_p             = SPI_Wr_Ptr;
0x0312	0x4807    LDR	R0, [PC, #28]
0x0314	0x6801    LDR	R1, [R0, #0]
0x0316	0x4807    LDR	R0, [PC, #28]
0x0318	0x6001    STR	R1, [R0, #0]
;matrixrgb_hal.c, 98 :: 		read_spi_p              = SPI_Rd_Ptr;
0x031A	0x4807    LDR	R0, [PC, #28]
0x031C	0x6801    LDR	R1, [R0, #0]
0x031E	0x4807    LDR	R0, [PC, #28]
0x0320	0x6001    STR	R1, [R0, #0]
;matrixrgb_hal.c, 111 :: 		matrixrgb_hal_cs_high();
0x0322	0xF7FFFF35  BL	_matrixrgb_hal_cs_high+0
;matrixrgb_hal.c, 113 :: 		}
L_end_matrixrgb_hal_init:
0x0326	0xF8DDE000  LDR	LR, [SP, #0]
0x032A	0xB001    ADD	SP, SP, #4
0x032C	0x4770    BX	LR
0x032E	0xBF00    NOP
0x0330	0x10A02000  	_SPI_Wr_Ptr+0
0x0334	0x109C2000  	matrixrgb_hal_write_spi_p+0
0x0338	0x10A82000  	_SPI_Rd_Ptr+0
0x033C	0x10A42000  	matrixrgb_hal_read_spi_p+0
; end of _matrixrgb_hal_init
_matrixrgb_hal_cs_high:
;matrixrgb_hal.c, 80 :: 		void matrixrgb_hal_cs_high()
;matrixrgb_hal.c, 82 :: 		MATRIXRGB_CS = 1;
0x0190	0x2101    MOVS	R1, #1
0x0192	0xB249    SXTB	R1, R1
0x0194	0x4801    LDR	R0, [PC, #4]
0x0196	0x6001    STR	R1, [R0, #0]
;matrixrgb_hal.c, 83 :: 		}
L_end_matrixrgb_hal_cs_high:
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0x81B44222  	MATRIXRGB_CS+0
; end of _matrixrgb_hal_cs_high
_matrixrgb_hal_write:
;matrixrgb_hal.c, 116 :: 		uint16_t count )
0x0340	0xB083    SUB	SP, SP, #12
0x0342	0xF8CDE000  STR	LR, [SP, #0]
0x0346	0x9001    STR	R0, [SP, #4]
0x0348	0xF8AD1008  STRH	R1, [SP, #8]
;matrixrgb_hal.c, 119 :: 		while( MATRIXRGB_READY != 1 )
L_matrixrgb_hal_write0:
0x034C	0x4B0F    LDR	R3, [PC, #60]
0x034E	0x681A    LDR	R2, [R3, #0]
0x0350	0xB902    CBNZ	R2, L_matrixrgb_hal_write1
;matrixrgb_hal.c, 122 :: 		}  //Wait till slave is ready
0x0352	0xE7FB    B	L_matrixrgb_hal_write0
L_matrixrgb_hal_write1:
;matrixrgb_hal.c, 124 :: 		while( count-- )
L_matrixrgb_hal_write2:
0x0354	0xF8BD3008  LDRH	R3, [SP, #8]
0x0358	0xF8BD2008  LDRH	R2, [SP, #8]
0x035C	0x1E52    SUBS	R2, R2, #1
0x035E	0xF8AD2008  STRH	R2, [SP, #8]
0x0362	0xB173    CBZ	R3, L_matrixrgb_hal_write3
;matrixrgb_hal.c, 126 :: 		matrixrgb_hal_cs_low();
0x0364	0xF7FFFF84  BL	_matrixrgb_hal_cs_low+0
;matrixrgb_hal.c, 127 :: 		write_spi_p( *( buffer++ ) );
0x0368	0x9A01    LDR	R2, [SP, #4]
0x036A	0x7812    LDRB	R2, [R2, #0]
0x036C	0xB2D4    UXTB	R4, R2
0x036E	0xB2A0    UXTH	R0, R4
0x0370	0x4C07    LDR	R4, [PC, #28]
0x0372	0x6824    LDR	R4, [R4, #0]
0x0374	0x47A0    BLX	R4
0x0376	0x9A01    LDR	R2, [SP, #4]
0x0378	0x1C52    ADDS	R2, R2, #1
0x037A	0x9201    STR	R2, [SP, #4]
;matrixrgb_hal.c, 128 :: 		matrixrgb_hal_cs_high();
0x037C	0xF7FFFF08  BL	_matrixrgb_hal_cs_high+0
;matrixrgb_hal.c, 129 :: 		}
0x0380	0xE7E8    B	L_matrixrgb_hal_write2
L_matrixrgb_hal_write3:
;matrixrgb_hal.c, 131 :: 		}
L_end_matrixrgb_hal_write:
0x0382	0xF8DDE000  LDR	LR, [SP, #0]
0x0386	0xB003    ADD	SP, SP, #12
0x0388	0x4770    BX	LR
0x038A	0xBF00    NOP
0x038C	0x81284222  	MATRIXRGB_READY+0
0x0390	0x109C2000  	matrixrgb_hal_write_spi_p+0
; end of _matrixrgb_hal_write
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x0174	0xB081    SUB	SP, SP, #4
0x0176	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x017A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x017C	0x4803    LDR	R0, [PC, #12]
0x017E	0xF7FFFFE7  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x0182	0xF8DDE000  LDR	LR, [SP, #0]
0x0186	0xB001    ADD	SP, SP, #4
0x0188	0x4770    BX	LR
0x018A	0xBF00    NOP
0x018C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0152	0xF200020C  ADDW	R2, R0, #12
0x0156	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0158	0xF2000208  ADDW	R2, R0, #8
0x015C	0x6813    LDR	R3, [R2, #0]
0x015E	0xF3C30200  UBFX	R2, R3, #0, #1
0x0162	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0164	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0166	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x016A	0x6812    LDR	R2, [R2, #0]
0x016C	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x016E	0xB001    ADD	SP, SP, #4
0x0170	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x0254	0xB081    SUB	SP, SP, #4
0x0256	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x025A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x025C	0x4803    LDR	R0, [PC, #12]
0x025E	0xF7FFFF77  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x0262	0xF8DDE000  LDR	LR, [SP, #0]
0x0266	0xB001    ADD	SP, SP, #4
0x0268	0x4770    BX	LR
0x026A	0xBF00    NOP
0x026C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x0238	0xB081    SUB	SP, SP, #4
0x023A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x023E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0240	0x4803    LDR	R0, [PC, #12]
0x0242	0xF7FFFF85  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x0246	0xF8DDE000  LDR	LR, [SP, #0]
0x024A	0xB001    ADD	SP, SP, #4
0x024C	0x4770    BX	LR
0x024E	0xBF00    NOP
0x0250	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_matrixrgb_hal_cs_low:
;matrixrgb_hal.c, 85 :: 		void matrixrgb_hal_cs_low()
;matrixrgb_hal.c, 87 :: 		MATRIXRGB_CS = 0;
0x0270	0x2100    MOVS	R1, #0
0x0272	0xB249    SXTB	R1, R1
0x0274	0x4801    LDR	R0, [PC, #4]
0x0276	0x6001    STR	R1, [R0, #0]
;matrixrgb_hal.c, 88 :: 		}
L_end_matrixrgb_hal_cs_low:
0x0278	0x4770    BX	LR
0x027A	0xBF00    NOP
0x027C	0x81B44222  	MATRIXRGB_CS+0
; end of _matrixrgb_hal_cs_low
_matrixrgb_scroll_img_left:
;matrixrgb_hw.c, 132 :: 		void matrixrgb_scroll_img_left( uint8_t *bmp, uint8_t width, uint8_t height, uint8_t speed )
; bmp start address is: 0 (R0)
0x0C20	0xB086    SUB	SP, SP, #24
0x0C22	0xF8CDE000  STR	LR, [SP, #0]
0x0C26	0xF88D100C  STRB	R1, [SP, #12]
0x0C2A	0xF88D2010  STRB	R2, [SP, #16]
0x0C2E	0xF88D3014  STRB	R3, [SP, #20]
; bmp end address is: 0 (R0)
; bmp start address is: 0 (R0)
;matrixrgb_hw.c, 135 :: 		uint8_t *ptr = bmp;
0x0C32	0x9002    STR	R0, [SP, #8]
; bmp end address is: 0 (R0)
;matrixrgb_hw.c, 137 :: 		spi_buffer[0] = SCROLL_IMG_LEFT_CMD;
0x0C34	0x2503    MOVS	R5, #3
0x0C36	0x4C28    LDR	R4, [PC, #160]
0x0C38	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 138 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0C3A	0x2101    MOVS	R1, #1
0x0C3C	0x4826    LDR	R0, [PC, #152]
0x0C3E	0xF7FFFB7F  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 139 :: 		spi_buffer[0] = width;
0x0C42	0xF89D500C  LDRB	R5, [SP, #12]
0x0C46	0x4C24    LDR	R4, [PC, #144]
0x0C48	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 140 :: 		spi_buffer[1] = height;
0x0C4A	0xF89D5010  LDRB	R5, [SP, #16]
0x0C4E	0x4C23    LDR	R4, [PC, #140]
0x0C50	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 141 :: 		matrixrgb_hal_write( &spi_buffer, 2 );
0x0C52	0x2102    MOVS	R1, #2
0x0C54	0x4820    LDR	R0, [PC, #128]
0x0C56	0xF7FFFB73  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 142 :: 		spi_buffer[0] = speed;
0x0C5A	0xF89D5014  LDRB	R5, [SP, #20]
0x0C5E	0x4C1E    LDR	R4, [PC, #120]
0x0C60	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 143 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0C62	0x2101    MOVS	R1, #1
0x0C64	0x481C    LDR	R0, [PC, #112]
0x0C66	0xF7FFFB6B  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 145 :: 		for( i = 0; i < height; i++ )
; i start address is: 12 (R3)
0x0C6A	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_matrixrgb_scroll_img_left11:
; i start address is: 12 (R3)
0x0C6C	0xF89D4010  LDRB	R4, [SP, #16]
0x0C70	0x42A3    CMP	R3, R4
0x0C72	0xD22D    BCS	L_matrixrgb_scroll_img_left12
;matrixrgb_hw.c, 146 :: 		for( j = 0; j < width; j++ )
; j start address is: 28 (R7)
0x0C74	0x2700    MOVS	R7, #0
; j end address is: 28 (R7)
; i end address is: 12 (R3)
0x0C76	0xB299    UXTH	R1, R3
0x0C78	0xB2B8    UXTH	R0, R7
L_matrixrgb_scroll_img_left14:
; j start address is: 0 (R0)
; i start address is: 4 (R1)
0x0C7A	0xF89D400C  LDRB	R4, [SP, #12]
0x0C7E	0x42A0    CMP	R0, R4
0x0C80	0xD223    BCS	L_matrixrgb_scroll_img_left15
;matrixrgb_hw.c, 148 :: 		spi_buffer[0] = ptr[ 2 * ( i * width + j ) ];
0x0C82	0xF89D400C  LDRB	R4, [SP, #12]
0x0C86	0x434C    MULS	R4, R1, R4
0x0C88	0xB2A4    UXTH	R4, R4
0x0C8A	0x1824    ADDS	R4, R4, R0
0x0C8C	0xB2A4    UXTH	R4, R4
0x0C8E	0x0066    LSLS	R6, R4, #1
0x0C90	0xB2B6    UXTH	R6, R6
0x0C92	0x9C02    LDR	R4, [SP, #8]
0x0C94	0x19A4    ADDS	R4, R4, R6
0x0C96	0x7825    LDRB	R5, [R4, #0]
0x0C98	0x4C0F    LDR	R4, [PC, #60]
0x0C9A	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 149 :: 		spi_buffer[1] = ptr[ 2 * ( i * width + j ) + 1 ];
0x0C9C	0x1C75    ADDS	R5, R6, #1
0x0C9E	0xB2AD    UXTH	R5, R5
0x0CA0	0x9C02    LDR	R4, [SP, #8]
0x0CA2	0x1964    ADDS	R4, R4, R5
0x0CA4	0x7825    LDRB	R5, [R4, #0]
0x0CA6	0x4C0D    LDR	R4, [PC, #52]
0x0CA8	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 150 :: 		matrixrgb_hal_write( &spi_buffer, 2 );
0x0CAA	0xF8AD1004  STRH	R1, [SP, #4]
0x0CAE	0xF8AD0006  STRH	R0, [SP, #6]
0x0CB2	0x2102    MOVS	R1, #2
0x0CB4	0x4808    LDR	R0, [PC, #32]
0x0CB6	0xF7FFFB43  BL	_matrixrgb_hal_write+0
0x0CBA	0xF8BD0006  LDRH	R0, [SP, #6]
0x0CBE	0xF8BD1004  LDRH	R1, [SP, #4]
;matrixrgb_hw.c, 146 :: 		for( j = 0; j < width; j++ )
0x0CC2	0x1C44    ADDS	R4, R0, #1
; j end address is: 0 (R0)
; j start address is: 28 (R7)
0x0CC4	0xB2A7    UXTH	R7, R4
;matrixrgb_hw.c, 151 :: 		}
; j end address is: 28 (R7)
0x0CC6	0xB2B8    UXTH	R0, R7
0x0CC8	0xE7D7    B	L_matrixrgb_scroll_img_left14
L_matrixrgb_scroll_img_left15:
;matrixrgb_hw.c, 145 :: 		for( i = 0; i < height; i++ )
0x0CCA	0x1C4C    ADDS	R4, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x0CCC	0xB2A3    UXTH	R3, R4
;matrixrgb_hw.c, 151 :: 		}
; i end address is: 12 (R3)
0x0CCE	0xE7CD    B	L_matrixrgb_scroll_img_left11
L_matrixrgb_scroll_img_left12:
;matrixrgb_hw.c, 152 :: 		}
L_end_matrixrgb_scroll_img_left:
0x0CD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD4	0xB006    ADD	SP, SP, #24
0x0CD6	0x4770    BX	LR
0x0CD8	0x10352000  	matrixrgb_hw_spi_buffer+0
0x0CDC	0x10362000  	matrixrgb_hw_spi_buffer+1
; end of _matrixrgb_scroll_img_left
_matrixrgb_scroll_off_scrn_down:
;matrixrgb_hw.c, 292 :: 		void matrixrgb_scroll_off_scrn_down( uint8_t speed )
0x0BEC	0xB082    SUB	SP, SP, #8
0x0BEE	0xF8CDE000  STR	LR, [SP, #0]
0x0BF2	0xF88D0004  STRB	R0, [SP, #4]
;matrixrgb_hw.c, 294 :: 		spi_buffer[0] = DISPLAY_SCROLL_OFF_SCRN_DWN_CMD;
0x0BF6	0x220F    MOVS	R2, #15
0x0BF8	0x4908    LDR	R1, [PC, #32]
0x0BFA	0x700A    STRB	R2, [R1, #0]
;matrixrgb_hw.c, 295 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0BFC	0x2101    MOVS	R1, #1
0x0BFE	0x4807    LDR	R0, [PC, #28]
0x0C00	0xF7FFFB9E  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 297 :: 		spi_buffer[0] = speed;
0x0C04	0xF89D2004  LDRB	R2, [SP, #4]
0x0C08	0x4904    LDR	R1, [PC, #16]
0x0C0A	0x700A    STRB	R2, [R1, #0]
;matrixrgb_hw.c, 298 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0C0C	0x2101    MOVS	R1, #1
0x0C0E	0x4803    LDR	R0, [PC, #12]
0x0C10	0xF7FFFB96  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 299 :: 		}
L_end_matrixrgb_scroll_off_scrn_down:
0x0C14	0xF8DDE000  LDR	LR, [SP, #0]
0x0C18	0xB002    ADD	SP, SP, #8
0x0C1A	0x4770    BX	LR
0x0C1C	0x10352000  	matrixrgb_hw_spi_buffer+0
; end of _matrixrgb_scroll_off_scrn_down
_matrixrgb_set_color:
;matrixrgb_hw.c, 333 :: 		void matrixrgb_set_color( color_t *color, uint8_t red_color, uint8_t green_color, uint8_t blue_color )
; blue_color start address is: 12 (R3)
; green_color start address is: 8 (R2)
; red_color start address is: 4 (R1)
; color start address is: 0 (R0)
; blue_color end address is: 12 (R3)
; green_color end address is: 8 (R2)
; red_color end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; red_color start address is: 4 (R1)
; green_color start address is: 8 (R2)
; blue_color start address is: 12 (R3)
;matrixrgb_hw.c, 336 :: 		color->red   = red_color;
0x0BE0	0x7001    STRB	R1, [R0, #0]
; red_color end address is: 4 (R1)
;matrixrgb_hw.c, 337 :: 		color->green = green_color;
0x0BE2	0x1C44    ADDS	R4, R0, #1
0x0BE4	0x7022    STRB	R2, [R4, #0]
; green_color end address is: 8 (R2)
;matrixrgb_hw.c, 338 :: 		color->blue  = blue_color;
0x0BE6	0x1C84    ADDS	R4, R0, #2
; color end address is: 0 (R0)
0x0BE8	0x7023    STRB	R3, [R4, #0]
; blue_color end address is: 12 (R3)
;matrixrgb_hw.c, 340 :: 		}
L_end_matrixrgb_set_color:
0x0BEA	0x4770    BX	LR
; end of _matrixrgb_set_color
_matrixrgb_scroll_text_right:
;matrixrgb_hw.c, 176 :: 		void matrixrgb_scroll_text_right( char *text, color_t color, uint8_t speed, uint8_t text_size )
; text start address is: 0 (R0)
0x08A0	0xB085    SUB	SP, SP, #20
0x08A2	0xF8CDE000  STR	LR, [SP, #0]
0x08A6	0xF88D100C  STRB	R1, [SP, #12]
0x08AA	0xF88D2010  STRB	R2, [SP, #16]
; text end address is: 0 (R0)
; text start address is: 0 (R0)
;matrixrgb_hw.c, 178 :: 		uint8_t i = 0;
;matrixrgb_hw.c, 179 :: 		uint8_t *ptr = text;
0x08AE	0x9001    STR	R0, [SP, #4]
; text end address is: 0 (R0)
;matrixrgb_hw.c, 181 :: 		spi_buffer[0] = SCROLL_TEXT_RIGHT_CMD;
0x08B0	0x2409    MOVS	R4, #9
0x08B2	0x4B22    LDR	R3, [PC, #136]
0x08B4	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 182 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x08B6	0x2101    MOVS	R1, #1
0x08B8	0x4820    LDR	R0, [PC, #128]
0x08BA	0xF7FFFD41  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 183 :: 		spi_buffer[0] = text_size;
0x08BE	0xF89D4010  LDRB	R4, [SP, #16]
0x08C2	0x4B1E    LDR	R3, [PC, #120]
0x08C4	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 184 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x08C6	0x2101    MOVS	R1, #1
0x08C8	0x481C    LDR	R0, [PC, #112]
0x08CA	0xF7FFFD39  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 185 :: 		spi_buffer[0] = color.red;
0x08CE	0xF89D4014  LDRB	R4, [SP, #20]
0x08D2	0x4B1A    LDR	R3, [PC, #104]
0x08D4	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 186 :: 		spi_buffer[1] = color.green;
0x08D6	0xF89D4015  LDRB	R4, [SP, #21]
0x08DA	0x4B19    LDR	R3, [PC, #100]
0x08DC	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 187 :: 		spi_buffer[2] = color.blue;
0x08DE	0xF89D4016  LDRB	R4, [SP, #22]
0x08E2	0x4B18    LDR	R3, [PC, #96]
0x08E4	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 188 :: 		matrixrgb_hal_write( &spi_buffer, 3 );
0x08E6	0x2103    MOVS	R1, #3
0x08E8	0x4814    LDR	R0, [PC, #80]
0x08EA	0xF7FFFD29  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 189 :: 		spi_buffer[0] = speed;
0x08EE	0xF89D400C  LDRB	R4, [SP, #12]
0x08F2	0x4B12    LDR	R3, [PC, #72]
0x08F4	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 190 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x08F6	0x2101    MOVS	R1, #1
0x08F8	0x4810    LDR	R0, [PC, #64]
0x08FA	0xF7FFFD21  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 192 :: 		for( i = 0; i < text_size; i++ )
0x08FE	0x2300    MOVS	R3, #0
0x0900	0xF88D3008  STRB	R3, [SP, #8]
L_matrixrgb_scroll_text_right23:
0x0904	0xF89D4010  LDRB	R4, [SP, #16]
0x0908	0xF89D3008  LDRB	R3, [SP, #8]
0x090C	0x42A3    CMP	R3, R4
0x090E	0xD210    BCS	L_matrixrgb_scroll_text_right24
;matrixrgb_hw.c, 194 :: 		spi_buffer[0] = *ptr++;
0x0910	0x9B01    LDR	R3, [SP, #4]
0x0912	0x781C    LDRB	R4, [R3, #0]
0x0914	0x4B09    LDR	R3, [PC, #36]
0x0916	0x701C    STRB	R4, [R3, #0]
0x0918	0x9B01    LDR	R3, [SP, #4]
0x091A	0x1C5B    ADDS	R3, R3, #1
0x091C	0x9301    STR	R3, [SP, #4]
;matrixrgb_hw.c, 195 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x091E	0x2101    MOVS	R1, #1
0x0920	0x4806    LDR	R0, [PC, #24]
0x0922	0xF7FFFD0D  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 192 :: 		for( i = 0; i < text_size; i++ )
0x0926	0xF89D3008  LDRB	R3, [SP, #8]
0x092A	0x1C5B    ADDS	R3, R3, #1
0x092C	0xF88D3008  STRB	R3, [SP, #8]
;matrixrgb_hw.c, 196 :: 		}
0x0930	0xE7E8    B	L_matrixrgb_scroll_text_right23
L_matrixrgb_scroll_text_right24:
;matrixrgb_hw.c, 197 :: 		}
L_end_matrixrgb_scroll_text_right:
0x0932	0xF8DDE000  LDR	LR, [SP, #0]
0x0936	0xB005    ADD	SP, SP, #20
0x0938	0x4770    BX	LR
0x093A	0xBF00    NOP
0x093C	0x10352000  	matrixrgb_hw_spi_buffer+0
0x0940	0x10362000  	matrixrgb_hw_spi_buffer+1
0x0944	0x10372000  	matrixrgb_hw_spi_buffer+2
; end of _matrixrgb_scroll_text_right
_matrixrgb_scroll_text_left:
;matrixrgb_hw.c, 199 :: 		void matrixrgb_scroll_text_left( char *text, color_t color, uint8_t speed , uint8_t text_size )
; text start address is: 0 (R0)
0x07F8	0xB085    SUB	SP, SP, #20
0x07FA	0xF8CDE000  STR	LR, [SP, #0]
0x07FE	0xF88D100C  STRB	R1, [SP, #12]
0x0802	0xF88D2010  STRB	R2, [SP, #16]
; text end address is: 0 (R0)
; text start address is: 0 (R0)
;matrixrgb_hw.c, 201 :: 		uint8_t i = 0;
;matrixrgb_hw.c, 202 :: 		uint8_t *ptr = text;
0x0806	0x9001    STR	R0, [SP, #4]
; text end address is: 0 (R0)
;matrixrgb_hw.c, 204 :: 		spi_buffer[0] = SCROLL_TEXT_LEFT_CMD;
0x0808	0x2408    MOVS	R4, #8
0x080A	0x4B22    LDR	R3, [PC, #136]
0x080C	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 205 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x080E	0x2101    MOVS	R1, #1
0x0810	0x4820    LDR	R0, [PC, #128]
0x0812	0xF7FFFD95  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 206 :: 		spi_buffer[0] = text_size;
0x0816	0xF89D4010  LDRB	R4, [SP, #16]
0x081A	0x4B1E    LDR	R3, [PC, #120]
0x081C	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 207 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x081E	0x2101    MOVS	R1, #1
0x0820	0x481C    LDR	R0, [PC, #112]
0x0822	0xF7FFFD8D  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 208 :: 		spi_buffer[0] = color.red;
0x0826	0xF89D4014  LDRB	R4, [SP, #20]
0x082A	0x4B1A    LDR	R3, [PC, #104]
0x082C	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 209 :: 		spi_buffer[1] = color.green;
0x082E	0xF89D4015  LDRB	R4, [SP, #21]
0x0832	0x4B19    LDR	R3, [PC, #100]
0x0834	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 210 :: 		spi_buffer[2] = color.blue;
0x0836	0xF89D4016  LDRB	R4, [SP, #22]
0x083A	0x4B18    LDR	R3, [PC, #96]
0x083C	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 211 :: 		matrixrgb_hal_write( &spi_buffer, 3 );
0x083E	0x2103    MOVS	R1, #3
0x0840	0x4814    LDR	R0, [PC, #80]
0x0842	0xF7FFFD7D  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 212 :: 		spi_buffer[0] = speed;
0x0846	0xF89D400C  LDRB	R4, [SP, #12]
0x084A	0x4B12    LDR	R3, [PC, #72]
0x084C	0x701C    STRB	R4, [R3, #0]
;matrixrgb_hw.c, 213 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x084E	0x2101    MOVS	R1, #1
0x0850	0x4810    LDR	R0, [PC, #64]
0x0852	0xF7FFFD75  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 215 :: 		for( i = 0; i < text_size; i++ )
0x0856	0x2300    MOVS	R3, #0
0x0858	0xF88D3008  STRB	R3, [SP, #8]
L_matrixrgb_scroll_text_left26:
0x085C	0xF89D4010  LDRB	R4, [SP, #16]
0x0860	0xF89D3008  LDRB	R3, [SP, #8]
0x0864	0x42A3    CMP	R3, R4
0x0866	0xD210    BCS	L_matrixrgb_scroll_text_left27
;matrixrgb_hw.c, 217 :: 		spi_buffer[0] = *ptr++;
0x0868	0x9B01    LDR	R3, [SP, #4]
0x086A	0x781C    LDRB	R4, [R3, #0]
0x086C	0x4B09    LDR	R3, [PC, #36]
0x086E	0x701C    STRB	R4, [R3, #0]
0x0870	0x9B01    LDR	R3, [SP, #4]
0x0872	0x1C5B    ADDS	R3, R3, #1
0x0874	0x9301    STR	R3, [SP, #4]
;matrixrgb_hw.c, 218 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0876	0x2101    MOVS	R1, #1
0x0878	0x4806    LDR	R0, [PC, #24]
0x087A	0xF7FFFD61  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 215 :: 		for( i = 0; i < text_size; i++ )
0x087E	0xF89D3008  LDRB	R3, [SP, #8]
0x0882	0x1C5B    ADDS	R3, R3, #1
0x0884	0xF88D3008  STRB	R3, [SP, #8]
;matrixrgb_hw.c, 219 :: 		}
0x0888	0xE7E8    B	L_matrixrgb_scroll_text_left26
L_matrixrgb_scroll_text_left27:
;matrixrgb_hw.c, 221 :: 		}
L_end_matrixrgb_scroll_text_left:
0x088A	0xF8DDE000  LDR	LR, [SP, #0]
0x088E	0xB005    ADD	SP, SP, #20
0x0890	0x4770    BX	LR
0x0892	0xBF00    NOP
0x0894	0x10352000  	matrixrgb_hw_spi_buffer+0
0x0898	0x10362000  	matrixrgb_hw_spi_buffer+1
0x089C	0x10372000  	matrixrgb_hw_spi_buffer+2
; end of _matrixrgb_scroll_text_left
_matrixrgb_scroll_off_scrn_up:
;matrixrgb_hw.c, 283 :: 		void matrixrgb_scroll_off_scrn_up( uint8_t speed )
0x07C4	0xB082    SUB	SP, SP, #8
0x07C6	0xF8CDE000  STR	LR, [SP, #0]
0x07CA	0xF88D0004  STRB	R0, [SP, #4]
;matrixrgb_hw.c, 285 :: 		spi_buffer[0] = DISPLAY_SCROLL_OFF_SCRN_UP_CMD;
0x07CE	0x220E    MOVS	R2, #14
0x07D0	0x4908    LDR	R1, [PC, #32]
0x07D2	0x700A    STRB	R2, [R1, #0]
;matrixrgb_hw.c, 286 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x07D4	0x2101    MOVS	R1, #1
0x07D6	0x4807    LDR	R0, [PC, #28]
0x07D8	0xF7FFFDB2  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 288 :: 		spi_buffer[0] = speed;
0x07DC	0xF89D2004  LDRB	R2, [SP, #4]
0x07E0	0x4904    LDR	R1, [PC, #16]
0x07E2	0x700A    STRB	R2, [R1, #0]
;matrixrgb_hw.c, 289 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x07E4	0x2101    MOVS	R1, #1
0x07E6	0x4803    LDR	R0, [PC, #12]
0x07E8	0xF7FFFDAA  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 290 :: 		}
L_end_matrixrgb_scroll_off_scrn_up:
0x07EC	0xF8DDE000  LDR	LR, [SP, #0]
0x07F0	0xB002    ADD	SP, SP, #8
0x07F2	0x4770    BX	LR
0x07F4	0x10352000  	matrixrgb_hw_spi_buffer+0
; end of _matrixrgb_scroll_off_scrn_up
_matrixrgb_scroll_off_scrn_left:
;matrixrgb_hw.c, 301 :: 		void matrixrgb_scroll_off_scrn_left( uint8_t speed )
0x0948	0xB082    SUB	SP, SP, #8
0x094A	0xF8CDE000  STR	LR, [SP, #0]
0x094E	0xF88D0004  STRB	R0, [SP, #4]
;matrixrgb_hw.c, 303 :: 		spi_buffer[0] = DISPLAY_SCROLL_OFF_SCRN_LEFT_CMD;
0x0952	0x2210    MOVS	R2, #16
0x0954	0x4908    LDR	R1, [PC, #32]
0x0956	0x700A    STRB	R2, [R1, #0]
;matrixrgb_hw.c, 304 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0958	0x2101    MOVS	R1, #1
0x095A	0x4807    LDR	R0, [PC, #28]
0x095C	0xF7FFFCF0  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 306 :: 		spi_buffer[0] = speed;
0x0960	0xF89D2004  LDRB	R2, [SP, #4]
0x0964	0x4904    LDR	R1, [PC, #16]
0x0966	0x700A    STRB	R2, [R1, #0]
;matrixrgb_hw.c, 307 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0968	0x2101    MOVS	R1, #1
0x096A	0x4803    LDR	R0, [PC, #12]
0x096C	0xF7FFFCE8  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 308 :: 		}
L_end_matrixrgb_scroll_off_scrn_left:
0x0970	0xF8DDE000  LDR	LR, [SP, #0]
0x0974	0xB002    ADD	SP, SP, #8
0x0976	0x4770    BX	LR
0x0978	0x10352000  	matrixrgb_hw_spi_buffer+0
; end of _matrixrgb_scroll_off_scrn_left
_matrixrgb_scroll_img_right:
;matrixrgb_hw.c, 154 :: 		void matrixrgb_scroll_img_right( uint8_t *bmp, uint8_t width, uint8_t height, uint8_t speed )
; bmp start address is: 0 (R0)
0x0A1C	0xB086    SUB	SP, SP, #24
0x0A1E	0xF8CDE000  STR	LR, [SP, #0]
0x0A22	0xF88D100C  STRB	R1, [SP, #12]
0x0A26	0xF88D2010  STRB	R2, [SP, #16]
0x0A2A	0xF88D3014  STRB	R3, [SP, #20]
; bmp end address is: 0 (R0)
; bmp start address is: 0 (R0)
;matrixrgb_hw.c, 157 :: 		uint8_t *ptr = bmp;
0x0A2E	0x9002    STR	R0, [SP, #8]
; bmp end address is: 0 (R0)
;matrixrgb_hw.c, 159 :: 		spi_buffer[0] = SCROLL_IMG_RIGHT_CMD;         // Send command for image load
0x0A30	0x2504    MOVS	R5, #4
0x0A32	0x4C28    LDR	R4, [PC, #160]
0x0A34	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 160 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0A36	0x2101    MOVS	R1, #1
0x0A38	0x4826    LDR	R0, [PC, #152]
0x0A3A	0xF7FFFC81  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 161 :: 		spi_buffer[0] = width;
0x0A3E	0xF89D500C  LDRB	R5, [SP, #12]
0x0A42	0x4C24    LDR	R4, [PC, #144]
0x0A44	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 162 :: 		spi_buffer[1] = height;
0x0A46	0xF89D5010  LDRB	R5, [SP, #16]
0x0A4A	0x4C23    LDR	R4, [PC, #140]
0x0A4C	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 163 :: 		matrixrgb_hal_write( &spi_buffer, 2 );
0x0A4E	0x2102    MOVS	R1, #2
0x0A50	0x4820    LDR	R0, [PC, #128]
0x0A52	0xF7FFFC75  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 164 :: 		spi_buffer[0] = speed;
0x0A56	0xF89D5014  LDRB	R5, [SP, #20]
0x0A5A	0x4C1E    LDR	R4, [PC, #120]
0x0A5C	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 165 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0A5E	0x2101    MOVS	R1, #1
0x0A60	0x481C    LDR	R0, [PC, #112]
0x0A62	0xF7FFFC6D  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 167 :: 		for( i = 0; i < height; i++ )
; i start address is: 12 (R3)
0x0A66	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_matrixrgb_scroll_img_right17:
; i start address is: 12 (R3)
0x0A68	0xF89D4010  LDRB	R4, [SP, #16]
0x0A6C	0x42A3    CMP	R3, R4
0x0A6E	0xD22D    BCS	L_matrixrgb_scroll_img_right18
;matrixrgb_hw.c, 168 :: 		for( j = 0; j < width; j++ )
; j start address is: 28 (R7)
0x0A70	0x2700    MOVS	R7, #0
; j end address is: 28 (R7)
; i end address is: 12 (R3)
0x0A72	0xB299    UXTH	R1, R3
0x0A74	0xB2B8    UXTH	R0, R7
L_matrixrgb_scroll_img_right20:
; j start address is: 0 (R0)
; i start address is: 4 (R1)
0x0A76	0xF89D400C  LDRB	R4, [SP, #12]
0x0A7A	0x42A0    CMP	R0, R4
0x0A7C	0xD223    BCS	L_matrixrgb_scroll_img_right21
;matrixrgb_hw.c, 170 :: 		spi_buffer[0] = ptr[ 2 * ( i * width + j ) ];
0x0A7E	0xF89D400C  LDRB	R4, [SP, #12]
0x0A82	0x434C    MULS	R4, R1, R4
0x0A84	0xB2A4    UXTH	R4, R4
0x0A86	0x1824    ADDS	R4, R4, R0
0x0A88	0xB2A4    UXTH	R4, R4
0x0A8A	0x0066    LSLS	R6, R4, #1
0x0A8C	0xB2B6    UXTH	R6, R6
0x0A8E	0x9C02    LDR	R4, [SP, #8]
0x0A90	0x19A4    ADDS	R4, R4, R6
0x0A92	0x7825    LDRB	R5, [R4, #0]
0x0A94	0x4C0F    LDR	R4, [PC, #60]
0x0A96	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 171 :: 		spi_buffer[1] = ptr[ 2 * ( i * width + j ) + 1 ];
0x0A98	0x1C75    ADDS	R5, R6, #1
0x0A9A	0xB2AD    UXTH	R5, R5
0x0A9C	0x9C02    LDR	R4, [SP, #8]
0x0A9E	0x1964    ADDS	R4, R4, R5
0x0AA0	0x7825    LDRB	R5, [R4, #0]
0x0AA2	0x4C0D    LDR	R4, [PC, #52]
0x0AA4	0x7025    STRB	R5, [R4, #0]
;matrixrgb_hw.c, 172 :: 		matrixrgb_hal_write( &spi_buffer, 2 );
0x0AA6	0xF8AD1004  STRH	R1, [SP, #4]
0x0AAA	0xF8AD0006  STRH	R0, [SP, #6]
0x0AAE	0x2102    MOVS	R1, #2
0x0AB0	0x4808    LDR	R0, [PC, #32]
0x0AB2	0xF7FFFC45  BL	_matrixrgb_hal_write+0
0x0AB6	0xF8BD0006  LDRH	R0, [SP, #6]
0x0ABA	0xF8BD1004  LDRH	R1, [SP, #4]
;matrixrgb_hw.c, 168 :: 		for( j = 0; j < width; j++ )
0x0ABE	0x1C44    ADDS	R4, R0, #1
; j end address is: 0 (R0)
; j start address is: 28 (R7)
0x0AC0	0xB2A7    UXTH	R7, R4
;matrixrgb_hw.c, 173 :: 		}
; j end address is: 28 (R7)
0x0AC2	0xB2B8    UXTH	R0, R7
0x0AC4	0xE7D7    B	L_matrixrgb_scroll_img_right20
L_matrixrgb_scroll_img_right21:
;matrixrgb_hw.c, 167 :: 		for( i = 0; i < height; i++ )
0x0AC6	0x1C4C    ADDS	R4, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x0AC8	0xB2A3    UXTH	R3, R4
;matrixrgb_hw.c, 173 :: 		}
; i end address is: 12 (R3)
0x0ACA	0xE7CD    B	L_matrixrgb_scroll_img_right17
L_matrixrgb_scroll_img_right18:
;matrixrgb_hw.c, 174 :: 		}
L_end_matrixrgb_scroll_img_right:
0x0ACC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AD0	0xB006    ADD	SP, SP, #24
0x0AD2	0x4770    BX	LR
0x0AD4	0x10352000  	matrixrgb_hw_spi_buffer+0
0x0AD8	0x10362000  	matrixrgb_hw_spi_buffer+1
; end of _matrixrgb_scroll_img_right
_matrixrgb_scroll_off_scrn_right:
;matrixrgb_hw.c, 310 :: 		void matrixrgb_scroll_off_scrn_right( uint8_t speed )
0x09E8	0xB082    SUB	SP, SP, #8
0x09EA	0xF8CDE000  STR	LR, [SP, #0]
0x09EE	0xF88D0004  STRB	R0, [SP, #4]
;matrixrgb_hw.c, 312 :: 		spi_buffer[0] = DISPLAY_SCROLL_OFF_SCRN_RIGHT_CMD;
0x09F2	0x2211    MOVS	R2, #17
0x09F4	0x4908    LDR	R1, [PC, #32]
0x09F6	0x700A    STRB	R2, [R1, #0]
;matrixrgb_hw.c, 313 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x09F8	0x2101    MOVS	R1, #1
0x09FA	0x4807    LDR	R0, [PC, #28]
0x09FC	0xF7FFFCA0  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 315 :: 		spi_buffer[0] = speed;
0x0A00	0xF89D2004  LDRB	R2, [SP, #4]
0x0A04	0x4904    LDR	R1, [PC, #16]
0x0A06	0x700A    STRB	R2, [R1, #0]
;matrixrgb_hw.c, 316 :: 		matrixrgb_hal_write( &spi_buffer, 1 );
0x0A08	0x2101    MOVS	R1, #1
0x0A0A	0x4803    LDR	R0, [PC, #12]
0x0A0C	0xF7FFFC98  BL	_matrixrgb_hal_write+0
;matrixrgb_hw.c, 317 :: 		}
L_end_matrixrgb_scroll_off_scrn_right:
0x0A10	0xF8DDE000  LDR	LR, [SP, #0]
0x0A14	0xB002    ADD	SP, SP, #8
0x0A16	0x4770    BX	LR
0x0A18	0x10352000  	matrixrgb_hw_spi_buffer+0
; end of _matrixrgb_scroll_off_scrn_right
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x0F58	0xB081    SUB	SP, SP, #4
0x0F5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0F5E	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0F60	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x0F62	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F64	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x0F66	0xF64B3080  MOVW	R0, #48000
0x0F6A	0x4281    CMP	R1, R0
0x0F6C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x0F6E	0x4846    LDR	R0, [PC, #280]
0x0F70	0x6800    LDR	R0, [R0, #0]
0x0F72	0xF0400102  ORR	R1, R0, #2
0x0F76	0x4844    LDR	R0, [PC, #272]
0x0F78	0x6001    STR	R1, [R0, #0]
0x0F7A	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F7C	0xF64550C0  MOVW	R0, #24000
0x0F80	0x4281    CMP	R1, R0
0x0F82	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x0F84	0x4840    LDR	R0, [PC, #256]
0x0F86	0x6800    LDR	R0, [R0, #0]
0x0F88	0xF0400101  ORR	R1, R0, #1
0x0F8C	0x483E    LDR	R0, [PC, #248]
0x0F8E	0x6001    STR	R1, [R0, #0]
0x0F90	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x0F92	0x483D    LDR	R0, [PC, #244]
0x0F94	0x6801    LDR	R1, [R0, #0]
0x0F96	0xF06F0007  MVN	R0, #7
0x0F9A	0x4001    ANDS	R1, R0
0x0F9C	0x483A    LDR	R0, [PC, #232]
0x0F9E	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x0FA0	0xF7FFFCEC  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x0FA4	0x4839    LDR	R0, [PC, #228]
0x0FA6	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x0FA8	0x4839    LDR	R0, [PC, #228]
0x0FAA	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x0FAC	0x4839    LDR	R0, [PC, #228]
0x0FAE	0xEA020100  AND	R1, R2, R0, LSL #0
0x0FB2	0x4839    LDR	R0, [PC, #228]
0x0FB4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x0FB6	0xF0020001  AND	R0, R2, #1
0x0FBA	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0FBC	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0FBE	0x4836    LDR	R0, [PC, #216]
0x0FC0	0x6800    LDR	R0, [R0, #0]
0x0FC2	0xF0000002  AND	R0, R0, #2
0x0FC6	0x2800    CMP	R0, #0
0x0FC8	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x0FCA	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0FCC	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x0FCE	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0FD0	0xF4023080  AND	R0, R2, #65536
0x0FD4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x0FD6	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x0FD8	0x482F    LDR	R0, [PC, #188]
0x0FDA	0x6800    LDR	R0, [R0, #0]
0x0FDC	0xF4003000  AND	R0, R0, #131072
0x0FE0	0x2800    CMP	R0, #0
0x0FE2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x0FE4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0FE6	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x0FE8	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x0FEA	0xF0025080  AND	R0, R2, #268435456
0x0FEE	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x0FF0	0x4829    LDR	R0, [PC, #164]
0x0FF2	0x6800    LDR	R0, [R0, #0]
0x0FF4	0xF0405180  ORR	R1, R0, #268435456
0x0FF8	0x4827    LDR	R0, [PC, #156]
0x0FFA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x0FFC	0x4826    LDR	R0, [PC, #152]
0x0FFE	0x6800    LDR	R0, [R0, #0]
0x1000	0xF0005000  AND	R0, R0, #536870912
0x1004	0x2800    CMP	R0, #0
0x1006	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x1008	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x100A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x100C	0xF0026080  AND	R0, R2, #67108864
0x1010	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x1012	0x4821    LDR	R0, [PC, #132]
0x1014	0x6800    LDR	R0, [R0, #0]
0x1016	0xF0406180  ORR	R1, R0, #67108864
0x101A	0x481F    LDR	R0, [PC, #124]
0x101C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x101E	0x4611    MOV	R1, R2
0x1020	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1022	0x481D    LDR	R0, [PC, #116]
0x1024	0x6800    LDR	R0, [R0, #0]
0x1026	0xF0006000  AND	R0, R0, #134217728
0x102A	0x2800    CMP	R0, #0
0x102C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x102E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1030	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x1032	0x4611    MOV	R1, R2
0x1034	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1036	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x103A	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x103C	0x4816    LDR	R0, [PC, #88]
0x103E	0x6800    LDR	R0, [R0, #0]
0x1040	0xF0407180  ORR	R1, R0, #16777216
0x1044	0x4814    LDR	R0, [PC, #80]
0x1046	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1048	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x104A	0x4813    LDR	R0, [PC, #76]
0x104C	0x6800    LDR	R0, [R0, #0]
0x104E	0xF0007000  AND	R0, R0, #33554432
0x1052	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x1054	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x1056	0x460A    MOV	R2, R1
0x1058	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x105A	0x480C    LDR	R0, [PC, #48]
0x105C	0x6800    LDR	R0, [R0, #0]
0x105E	0xF000010C  AND	R1, R0, #12
0x1062	0x0090    LSLS	R0, R2, #2
0x1064	0xF000000C  AND	R0, R0, #12
0x1068	0x4281    CMP	R1, R0
0x106A	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x106C	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x106E	0xF8DDE000  LDR	LR, [SP, #0]
0x1072	0xB001    ADD	SP, SP, #4
0x1074	0x4770    BX	LR
0x1076	0xBF00    NOP
0x1078	0x00810501  	#83951745
0x107C	0x8402001D  	#1934338
0x1080	0x06440001  	#67140
0x1084	0x19400001  	#72000
0x1088	0x20004002  	FLASH_ACR+0
0x108C	0x10044002  	RCC_CFGR+0
0x1090	0x102C4002  	RCC_CFGR2+0
0x1094	0xFFFF000F  	#1048575
0x1098	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x097C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x097E	0x4815    LDR	R0, [PC, #84]
0x0980	0x6800    LDR	R0, [R0, #0]
0x0982	0xF0400101  ORR	R1, R0, #1
0x0986	0x4813    LDR	R0, [PC, #76]
0x0988	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x098A	0x4913    LDR	R1, [PC, #76]
0x098C	0x4813    LDR	R0, [PC, #76]
0x098E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x0990	0x4810    LDR	R0, [PC, #64]
0x0992	0x6801    LDR	R1, [R0, #0]
0x0994	0x4812    LDR	R0, [PC, #72]
0x0996	0x4001    ANDS	R1, R0
0x0998	0x480E    LDR	R0, [PC, #56]
0x099A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x099C	0x480D    LDR	R0, [PC, #52]
0x099E	0x6801    LDR	R1, [R0, #0]
0x09A0	0xF46F2080  MVN	R0, #262144
0x09A4	0x4001    ANDS	R1, R0
0x09A6	0x480B    LDR	R0, [PC, #44]
0x09A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x09AA	0x480C    LDR	R0, [PC, #48]
0x09AC	0x6801    LDR	R1, [R0, #0]
0x09AE	0xF46F00FE  MVN	R0, #8323072
0x09B2	0x4001    ANDS	R1, R0
0x09B4	0x4809    LDR	R0, [PC, #36]
0x09B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x09B8	0x4806    LDR	R0, [PC, #24]
0x09BA	0x6801    LDR	R1, [R0, #0]
0x09BC	0xF06F50A0  MVN	R0, #335544320
0x09C0	0x4001    ANDS	R1, R0
0x09C2	0x4804    LDR	R0, [PC, #16]
0x09C4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x09C6	0xF04F0100  MOV	R1, #0
0x09CA	0x4806    LDR	R0, [PC, #24]
0x09CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x09CE	0xB001    ADD	SP, SP, #4
0x09D0	0x4770    BX	LR
0x09D2	0xBF00    NOP
0x09D4	0x10004002  	RCC_CR+0
0x09D8	0x0000F0FF  	#-251723776
0x09DC	0x10044002  	RCC_CFGR+0
0x09E0	0xFFFFFEF6  	#-17367041
0x09E4	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x0CE0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x0CE2	0x4902    LDR	R1, [PC, #8]
0x0CE4	0x4802    LDR	R0, [PC, #8]
0x0CE6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x0CE8	0xB001    ADD	SP, SP, #4
0x0CEA	0x4770    BX	LR
0x0CEC	0x19400001  	#72000
0x0CF0	0x10AC2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x0CF4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x0CF6	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x0CF8	0xB001    ADD	SP, SP, #4
0x0CFA	0x4770    BX	LR
; end of ___GenExcept
0x21A4	0xB500    PUSH	(R14)
0x21A6	0xF8DFB014  LDR	R11, [PC, #20]
0x21AA	0xF8DFA014  LDR	R10, [PC, #20]
0x21AE	0xF8DFC014  LDR	R12, [PC, #20]
0x21B2	0xF7FEFCED  BL	2960
0x21B6	0xBD00    POP	(R15)
0x21B8	0x4770    BX	LR
0x21BA	0xBF00    NOP
0x21BC	0x00002000  	#536870912
0x21C0	0x10992000  	#536875161
0x21C4	0x109C0000  	#4252
0x2224	0xB500    PUSH	(R14)
0x2226	0xF8DFB010  LDR	R11, [PC, #16]
0x222A	0xF8DFA010  LDR	R10, [PC, #16]
0x222E	0xF7FEFCB9  BL	2980
0x2232	0xBD00    POP	(R15)
0x2234	0x4770    BX	LR
0x2236	0xBF00    NOP
0x2238	0x00002000  	#536870912
0x223C	0x10B02000  	#536875184
;MatrixRGB_Click_Application.c,0 :: ?ICS_MikroE_Sign_bmp [2054]
0x109C	0xE8E40000 ;?ICS_MikroE_Sign_bmp+0
0x10A0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+4
0x10A4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+8
0x10A8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+12
0x10AC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+16
0x10B0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+20
0x10B4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+24
0x10B8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+28
0x10BC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+32
0x10C0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+36
0x10C4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+40
0x10C8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+44
0x10CC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+48
0x10D0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+52
0x10D4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+56
0x10D8	0x0000E8E4 ;?ICS_MikroE_Sign_bmp+60
0x10DC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+64
0x10E0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+68
0x10E4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+72
0x10E8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+76
0x10EC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+80
0x10F0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+84
0x10F4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+88
0x10F8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+92
0x10FC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+96
0x1100	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+100
0x1104	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+104
0x1108	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+108
0x110C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+112
0x1110	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+116
0x1114	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+120
0x1118	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+124
0x111C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+128
0x1120	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+132
0x1124	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+136
0x1128	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+140
0x112C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+144
0x1130	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+148
0x1134	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+152
0x1138	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+156
0x113C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+160
0x1140	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+164
0x1144	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+168
0x1148	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+172
0x114C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+176
0x1150	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+180
0x1154	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+184
0x1158	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+188
0x115C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+192
0x1160	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+196
0x1164	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+200
0x1168	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+204
0x116C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+208
0x1170	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+212
0x1174	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+216
0x1178	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+220
0x117C	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+224
0x1180	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+228
0x1184	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+232
0x1188	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+236
0x118C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+240
0x1190	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+244
0x1194	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+248
0x1198	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+252
0x119C	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+256
0x11A0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+260
0x11A4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+264
0x11A8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+268
0x11AC	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+272
0x11B0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+276
0x11B4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+280
0x11B8	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+284
0x11BC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+288
0x11C0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+292
0x11C4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+296
0x11C8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+300
0x11CC	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+304
0x11D0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+308
0x11D4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+312
0x11D8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+316
0x11DC	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+320
0x11E0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+324
0x11E4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+328
0x11E8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+332
0x11EC	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+336
0x11F0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+340
0x11F4	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+344
0x11F8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+348
0x11FC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+352
0x1200	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+356
0x1204	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+360
0x1208	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+364
0x120C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+368
0x1210	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+372
0x1214	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+376
0x1218	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+380
0x121C	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+384
0x1220	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+388
0x1224	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+392
0x1228	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+396
0x122C	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+400
0x1230	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+404
0x1234	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+408
0x1238	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+412
0x123C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+416
0x1240	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+420
0x1244	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+424
0x1248	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+428
0x124C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+432
0x1250	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+436
0x1254	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+440
0x1258	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+444
0x125C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+448
0x1260	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+452
0x1264	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+456
0x1268	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+460
0x126C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+464
0x1270	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+468
0x1274	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+472
0x1278	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+476
0x127C	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+480
0x1280	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+484
0x1284	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+488
0x1288	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+492
0x128C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+496
0x1290	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+500
0x1294	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+504
0x1298	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+508
0x129C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+512
0x12A0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+516
0x12A4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+520
0x12A8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+524
0x12AC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+528
0x12B0	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+532
0x12B4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+536
0x12B8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+540
0x12BC	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+544
0x12C0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+548
0x12C4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+552
0x12C8	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+556
0x12CC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+560
0x12D0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+564
0x12D4	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+568
0x12D8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+572
0x12DC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+576
0x12E0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+580
0x12E4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+584
0x12E8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+588
0x12EC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+592
0x12F0	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+596
0x12F4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+600
0x12F8	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+604
0x12FC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+608
0x1300	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+612
0x1304	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+616
0x1308	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+620
0x130C	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+624
0x1310	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+628
0x1314	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+632
0x1318	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+636
0x131C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+640
0x1320	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+644
0x1324	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+648
0x1328	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+652
0x132C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+656
0x1330	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+660
0x1334	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+664
0x1338	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+668
0x133C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+672
0x1340	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+676
0x1344	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+680
0x1348	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+684
0x134C	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+688
0x1350	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+692
0x1354	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+696
0x1358	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+700
0x135C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+704
0x1360	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+708
0x1364	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+712
0x1368	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+716
0x136C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+720
0x1370	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+724
0x1374	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+728
0x1378	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+732
0x137C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+736
0x1380	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+740
0x1384	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+744
0x1388	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+748
0x138C	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+752
0x1390	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+756
0x1394	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+760
0x1398	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+764
0x139C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+768
0x13A0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+772
0x13A4	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+776
0x13A8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+780
0x13AC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+784
0x13B0	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+788
0x13B4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+792
0x13B8	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+796
0x13BC	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+800
0x13C0	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+804
0x13C4	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+808
0x13C8	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+812
0x13CC	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+816
0x13D0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+820
0x13D4	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+824
0x13D8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+828
0x13DC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+832
0x13E0	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+836
0x13E4	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+840
0x13E8	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+844
0x13EC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+848
0x13F0	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+852
0x13F4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+856
0x13F8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+860
0x13FC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+864
0x1400	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+868
0x1404	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+872
0x1408	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+876
0x140C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+880
0x1410	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+884
0x1414	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+888
0x1418	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+892
0x141C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+896
0x1420	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+900
0x1424	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+904
0x1428	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+908
0x142C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+912
0x1430	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+916
0x1434	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+920
0x1438	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+924
0x143C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+928
0x1440	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+932
0x1444	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+936
0x1448	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+940
0x144C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+944
0x1450	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+948
0x1454	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+952
0x1458	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+956
0x145C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+960
0x1460	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+964
0x1464	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+968
0x1468	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+972
0x146C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+976
0x1470	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+980
0x1474	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+984
0x1478	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+988
0x147C	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+992
0x1480	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+996
0x1484	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1000
0x1488	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1004
0x148C	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1008
0x1490	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1012
0x1494	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1016
0x1498	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1020
0x149C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1024
0x14A0	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1028
0x14A4	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1032
0x14A8	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1036
0x14AC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1040
0x14B0	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1044
0x14B4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1048
0x14B8	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1052
0x14BC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1056
0x14C0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1060
0x14C4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1064
0x14C8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1068
0x14CC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1072
0x14D0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1076
0x14D4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1080
0x14D8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1084
0x14DC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1088
0x14E0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1092
0x14E4	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1096
0x14E8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1100
0x14EC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1104
0x14F0	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1108
0x14F4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1112
0x14F8	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1116
0x14FC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1120
0x1500	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1124
0x1504	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1128
0x1508	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1132
0x150C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1136
0x1510	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1140
0x1514	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1144
0x1518	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1148
0x151C	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1152
0x1520	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1156
0x1524	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1160
0x1528	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1164
0x152C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1168
0x1530	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1172
0x1534	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1176
0x1538	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1180
0x153C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1184
0x1540	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1188
0x1544	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1192
0x1548	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1196
0x154C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1200
0x1550	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1204
0x1554	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1208
0x1558	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1212
0x155C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1216
0x1560	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1220
0x1564	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1224
0x1568	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1228
0x156C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1232
0x1570	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1236
0x1574	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1240
0x1578	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1244
0x157C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1248
0x1580	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1252
0x1584	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1256
0x1588	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1260
0x158C	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1264
0x1590	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1268
0x1594	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1272
0x1598	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1276
0x159C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1280
0x15A0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1284
0x15A4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1288
0x15A8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1292
0x15AC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1296
0x15B0	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1300
0x15B4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1304
0x15B8	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1308
0x15BC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1312
0x15C0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1316
0x15C4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1320
0x15C8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1324
0x15CC	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1328
0x15D0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1332
0x15D4	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1336
0x15D8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1340
0x15DC	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1344
0x15E0	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1348
0x15E4	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1352
0x15E8	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1356
0x15EC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1360
0x15F0	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1364
0x15F4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1368
0x15F8	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1372
0x15FC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1376
0x1600	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1380
0x1604	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1384
0x1608	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1388
0x160C	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1392
0x1610	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1396
0x1614	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1400
0x1618	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1404
0x161C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1408
0x1620	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1412
0x1624	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1416
0x1628	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1420
0x162C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1424
0x1630	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1428
0x1634	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1432
0x1638	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1436
0x163C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1440
0x1640	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1444
0x1644	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1448
0x1648	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1452
0x164C	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1456
0x1650	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1460
0x1654	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1464
0x1658	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1468
0x165C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1472
0x1660	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1476
0x1664	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1480
0x1668	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1484
0x166C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1488
0x1670	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1492
0x1674	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1496
0x1678	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1500
0x167C	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1504
0x1680	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1508
0x1684	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1512
0x1688	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1516
0x168C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1520
0x1690	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1524
0x1694	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1528
0x1698	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1532
0x169C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1536
0x16A0	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1540
0x16A4	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1544
0x16A8	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1548
0x16AC	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1552
0x16B0	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1556
0x16B4	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1560
0x16B8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1564
0x16BC	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1568
0x16C0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1572
0x16C4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1576
0x16C8	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1580
0x16CC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1584
0x16D0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1588
0x16D4	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1592
0x16D8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1596
0x16DC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1600
0x16E0	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1604
0x16E4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1608
0x16E8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1612
0x16EC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1616
0x16F0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1620
0x16F4	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1624
0x16F8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1628
0x16FC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1632
0x1700	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1636
0x1704	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1640
0x1708	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1644
0x170C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1648
0x1710	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1652
0x1714	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1656
0x1718	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1660
0x171C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1664
0x1720	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1668
0x1724	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1672
0x1728	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1676
0x172C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1680
0x1730	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1684
0x1734	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1688
0x1738	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1692
0x173C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1696
0x1740	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1700
0x1744	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1704
0x1748	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1708
0x174C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1712
0x1750	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1716
0x1754	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1720
0x1758	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1724
0x175C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1728
0x1760	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1732
0x1764	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1736
0x1768	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1740
0x176C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1744
0x1770	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1748
0x1774	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1752
0x1778	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1756
0x177C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1760
0x1780	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1764
0x1784	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1768
0x1788	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1772
0x178C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1776
0x1790	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1780
0x1794	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1784
0x1798	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1788
0x179C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1792
0x17A0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1796
0x17A4	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1800
0x17A8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1804
0x17AC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1808
0x17B0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1812
0x17B4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1816
0x17B8	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1820
0x17BC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1824
0x17C0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1828
0x17C4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1832
0x17C8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1836
0x17CC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1840
0x17D0	0xE8E4FFFF ;?ICS_MikroE_Sign_bmp+1844
0x17D4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1848
0x17D8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1852
0x17DC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1856
0x17E0	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1860
0x17E4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1864
0x17E8	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1868
0x17EC	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1872
0x17F0	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1876
0x17F4	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1880
0x17F8	0xFFFFE8E4 ;?ICS_MikroE_Sign_bmp+1884
0x17FC	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1888
0x1800	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1892
0x1804	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1896
0x1808	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1900
0x180C	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1904
0x1810	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1908
0x1814	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1912
0x1818	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1916
0x181C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1920
0x1820	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1924
0x1824	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1928
0x1828	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1932
0x182C	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1936
0x1830	0xFFFFFFFF ;?ICS_MikroE_Sign_bmp+1940
0x1834	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1944
0x1838	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1948
0x183C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1952
0x1840	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1956
0x1844	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1960
0x1848	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1964
0x184C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1968
0x1850	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1972
0x1854	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1976
0x1858	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1980
0x185C	0xE8E40000 ;?ICS_MikroE_Sign_bmp+1984
0x1860	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1988
0x1864	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1992
0x1868	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+1996
0x186C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2000
0x1870	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2004
0x1874	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2008
0x1878	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2012
0x187C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2016
0x1880	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2020
0x1884	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2024
0x1888	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2028
0x188C	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2032
0x1890	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2036
0x1894	0xE8E4E8E4 ;?ICS_MikroE_Sign_bmp+2040
0x1898	0x0000E8E4 ;?ICS_MikroE_Sign_bmp+2044
0x189C	0x00000000 ;?ICS_MikroE_Sign_bmp+2048
0x18A0	0x0000 ;?ICS_MikroE_Sign_bmp+2052
; end of ?ICS_MikroE_Sign_bmp
;MatrixRGB_Click_Application.c,0 :: ?ICS?lstr1_MatrixRGB_Click_Application [8]
0x18A2	0x7274614D ;?ICS?lstr1_MatrixRGB_Click_Application+0
0x18A6	0x00207869 ;?ICS?lstr1_MatrixRGB_Click_Application+4
; end of ?ICS?lstr1_MatrixRGB_Click_Application
;MatrixRGB_Click_Application.c,0 :: ?ICS?lstr2_MatrixRGB_Click_Application [2]
0x18AA	0x0052 ;?ICS?lstr2_MatrixRGB_Click_Application+0
; end of ?ICS?lstr2_MatrixRGB_Click_Application
;MatrixRGB_Click_Application.c,0 :: ?ICS?lstr3_MatrixRGB_Click_Application [2]
0x18AC	0x0047 ;?ICS?lstr3_MatrixRGB_Click_Application+0
; end of ?ICS?lstr3_MatrixRGB_Click_Application
;,0 :: _initBlock_4 [8]
; Containing: ?ICS?lstr4_MatrixRGB_Click_Application [3]
;             ?ICS?lstr5_MatrixRGB_Click_Application [5]
0x18AE	0x42002042 ;_initBlock_4+0 : ?ICS?lstr4_MatrixRGB_Click_Application at 0x18AE : ?ICS?lstr5_MatrixRGB_Click_Application at 0x18B1
0x18B2	0x00203A79 ;_initBlock_4+4
; end of _initBlock_4
;,0 :: _initBlock_5 [14]
; Containing: ?ICS?lstr6_MatrixRGB_Click_Application [7]
;             ?ICS?lstr7_MatrixRGB_Click_Application [7]
0x18B6	0x65726F43 ;_initBlock_5+0 : ?ICS?lstr6_MatrixRGB_Click_Application at 0x18B6
0x18BA	0x4C002079 ;_initBlock_5+4 : ?ICS?lstr7_MatrixRGB_Click_Application at 0x18BD
0x18BE	0x79656B61 ;_initBlock_5+8
0x18C2	0x0020 ;_initBlock_5+12
; end of _initBlock_5
;resources.c,0 :: ?ICS_MikroeBITMAP_bmp [2048]
0x18C4	0x00000000 ;?ICS_MikroeBITMAP_bmp+0
0x18C8	0x00000000 ;?ICS_MikroeBITMAP_bmp+4
0x18CC	0x00000000 ;?ICS_MikroeBITMAP_bmp+8
0x18D0	0x00000000 ;?ICS_MikroeBITMAP_bmp+12
0x18D4	0x00000000 ;?ICS_MikroeBITMAP_bmp+16
0x18D8	0x00000000 ;?ICS_MikroeBITMAP_bmp+20
0x18DC	0x00000000 ;?ICS_MikroeBITMAP_bmp+24
0x18E0	0x00000000 ;?ICS_MikroeBITMAP_bmp+28
0x18E4	0x00000000 ;?ICS_MikroeBITMAP_bmp+32
0x18E8	0x00000000 ;?ICS_MikroeBITMAP_bmp+36
0x18EC	0x00000000 ;?ICS_MikroeBITMAP_bmp+40
0x18F0	0x00000000 ;?ICS_MikroeBITMAP_bmp+44
0x18F4	0x00000000 ;?ICS_MikroeBITMAP_bmp+48
0x18F8	0x00000000 ;?ICS_MikroeBITMAP_bmp+52
0x18FC	0x00000000 ;?ICS_MikroeBITMAP_bmp+56
0x1900	0x00000000 ;?ICS_MikroeBITMAP_bmp+60
0x1904	0x00000000 ;?ICS_MikroeBITMAP_bmp+64
0x1908	0x00000000 ;?ICS_MikroeBITMAP_bmp+68
0x190C	0x00000000 ;?ICS_MikroeBITMAP_bmp+72
0x1910	0x00000000 ;?ICS_MikroeBITMAP_bmp+76
0x1914	0x00000000 ;?ICS_MikroeBITMAP_bmp+80
0x1918	0x00000000 ;?ICS_MikroeBITMAP_bmp+84
0x191C	0x00000000 ;?ICS_MikroeBITMAP_bmp+88
0x1920	0x00000000 ;?ICS_MikroeBITMAP_bmp+92
0x1924	0x00000000 ;?ICS_MikroeBITMAP_bmp+96
0x1928	0x00000000 ;?ICS_MikroeBITMAP_bmp+100
0x192C	0x00000000 ;?ICS_MikroeBITMAP_bmp+104
0x1930	0x00000000 ;?ICS_MikroeBITMAP_bmp+108
0x1934	0x00000000 ;?ICS_MikroeBITMAP_bmp+112
0x1938	0x00000000 ;?ICS_MikroeBITMAP_bmp+116
0x193C	0x00000000 ;?ICS_MikroeBITMAP_bmp+120
0x1940	0x00000000 ;?ICS_MikroeBITMAP_bmp+124
0x1944	0x00000000 ;?ICS_MikroeBITMAP_bmp+128
0x1948	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+132
0x194C	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+136
0x1950	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+140
0x1954	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+144
0x1958	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+148
0x195C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+152
0x1960	0x00000000 ;?ICS_MikroeBITMAP_bmp+156
0x1964	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+160
0x1968	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+164
0x196C	0x00000000 ;?ICS_MikroeBITMAP_bmp+168
0x1970	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+172
0x1974	0x00000000 ;?ICS_MikroeBITMAP_bmp+176
0x1978	0x00000000 ;?ICS_MikroeBITMAP_bmp+180
0x197C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+184
0x1980	0x00000000 ;?ICS_MikroeBITMAP_bmp+188
0x1984	0x00000000 ;?ICS_MikroeBITMAP_bmp+192
0x1988	0x00000000 ;?ICS_MikroeBITMAP_bmp+196
0x198C	0x00000000 ;?ICS_MikroeBITMAP_bmp+200
0x1990	0x00000000 ;?ICS_MikroeBITMAP_bmp+204
0x1994	0x00000000 ;?ICS_MikroeBITMAP_bmp+208
0x1998	0x00000000 ;?ICS_MikroeBITMAP_bmp+212
0x199C	0x00000000 ;?ICS_MikroeBITMAP_bmp+216
0x19A0	0x00000000 ;?ICS_MikroeBITMAP_bmp+220
0x19A4	0x00000000 ;?ICS_MikroeBITMAP_bmp+224
0x19A8	0x00000000 ;?ICS_MikroeBITMAP_bmp+228
0x19AC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+232
0x19B0	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+236
0x19B4	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+240
0x19B8	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+244
0x19BC	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+248
0x19C0	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+252
0x19C4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+256
0x19C8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+260
0x19CC	0x00000000 ;?ICS_MikroeBITMAP_bmp+264
0x19D0	0x00000000 ;?ICS_MikroeBITMAP_bmp+268
0x19D4	0x00000000 ;?ICS_MikroeBITMAP_bmp+272
0x19D8	0x00000000 ;?ICS_MikroeBITMAP_bmp+276
0x19DC	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+280
0x19E0	0x00000000 ;?ICS_MikroeBITMAP_bmp+284
0x19E4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+288
0x19E8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+292
0x19EC	0x00000000 ;?ICS_MikroeBITMAP_bmp+296
0x19F0	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+300
0x19F4	0x00000000 ;?ICS_MikroeBITMAP_bmp+304
0x19F8	0x00000000 ;?ICS_MikroeBITMAP_bmp+308
0x19FC	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+312
0x1A00	0x00000000 ;?ICS_MikroeBITMAP_bmp+316
0x1A04	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+320
0x1A08	0x00000000 ;?ICS_MikroeBITMAP_bmp+324
0x1A0C	0x00000000 ;?ICS_MikroeBITMAP_bmp+328
0x1A10	0x00000000 ;?ICS_MikroeBITMAP_bmp+332
0x1A14	0x00000000 ;?ICS_MikroeBITMAP_bmp+336
0x1A18	0x00000000 ;?ICS_MikroeBITMAP_bmp+340
0x1A1C	0x00000000 ;?ICS_MikroeBITMAP_bmp+344
0x1A20	0x00000000 ;?ICS_MikroeBITMAP_bmp+348
0x1A24	0x00000000 ;?ICS_MikroeBITMAP_bmp+352
0x1A28	0x00000000 ;?ICS_MikroeBITMAP_bmp+356
0x1A2C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+360
0x1A30	0x00000000 ;?ICS_MikroeBITMAP_bmp+364
0x1A34	0x00000000 ;?ICS_MikroeBITMAP_bmp+368
0x1A38	0x00000000 ;?ICS_MikroeBITMAP_bmp+372
0x1A3C	0x00000000 ;?ICS_MikroeBITMAP_bmp+376
0x1A40	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+380
0x1A44	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+384
0x1A48	0x00000000 ;?ICS_MikroeBITMAP_bmp+388
0x1A4C	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+392
0x1A50	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+396
0x1A54	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+400
0x1A58	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+404
0x1A5C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+408
0x1A60	0x00000000 ;?ICS_MikroeBITMAP_bmp+412
0x1A64	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+416
0x1A68	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+420
0x1A6C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+424
0x1A70	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+428
0x1A74	0x00000000 ;?ICS_MikroeBITMAP_bmp+432
0x1A78	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+436
0x1A7C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+440
0x1A80	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+444
0x1A84	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+448
0x1A88	0x00000000 ;?ICS_MikroeBITMAP_bmp+452
0x1A8C	0x00000000 ;?ICS_MikroeBITMAP_bmp+456
0x1A90	0x00000000 ;?ICS_MikroeBITMAP_bmp+460
0x1A94	0x00000000 ;?ICS_MikroeBITMAP_bmp+464
0x1A98	0x00000000 ;?ICS_MikroeBITMAP_bmp+468
0x1A9C	0x00000000 ;?ICS_MikroeBITMAP_bmp+472
0x1AA0	0x00000000 ;?ICS_MikroeBITMAP_bmp+476
0x1AA4	0x00000000 ;?ICS_MikroeBITMAP_bmp+480
0x1AA8	0x00000000 ;?ICS_MikroeBITMAP_bmp+484
0x1AAC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+488
0x1AB0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+492
0x1AB4	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+496
0x1AB8	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+500
0x1ABC	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+504
0x1AC0	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+508
0x1AC4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+512
0x1AC8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+516
0x1ACC	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+520
0x1AD0	0x00000000 ;?ICS_MikroeBITMAP_bmp+524
0x1AD4	0x00000000 ;?ICS_MikroeBITMAP_bmp+528
0x1AD8	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+532
0x1ADC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+536
0x1AE0	0x00000000 ;?ICS_MikroeBITMAP_bmp+540
0x1AE4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+544
0x1AE8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+548
0x1AEC	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+552
0x1AF0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+556
0x1AF4	0x00000000 ;?ICS_MikroeBITMAP_bmp+560
0x1AF8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+564
0x1AFC	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+568
0x1B00	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+572
0x1B04	0x00000000 ;?ICS_MikroeBITMAP_bmp+576
0x1B08	0x00000000 ;?ICS_MikroeBITMAP_bmp+580
0x1B0C	0x00000000 ;?ICS_MikroeBITMAP_bmp+584
0x1B10	0x00000000 ;?ICS_MikroeBITMAP_bmp+588
0x1B14	0x00000000 ;?ICS_MikroeBITMAP_bmp+592
0x1B18	0x00000000 ;?ICS_MikroeBITMAP_bmp+596
0x1B1C	0x00000000 ;?ICS_MikroeBITMAP_bmp+600
0x1B20	0x00000000 ;?ICS_MikroeBITMAP_bmp+604
0x1B24	0x00000000 ;?ICS_MikroeBITMAP_bmp+608
0x1B28	0x00000000 ;?ICS_MikroeBITMAP_bmp+612
0x1B2C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+616
0x1B30	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+620
0x1B34	0x00000000 ;?ICS_MikroeBITMAP_bmp+624
0x1B38	0x00000000 ;?ICS_MikroeBITMAP_bmp+628
0x1B3C	0x00000000 ;?ICS_MikroeBITMAP_bmp+632
0x1B40	0x00000000 ;?ICS_MikroeBITMAP_bmp+636
0x1B44	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+640
0x1B48	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+644
0x1B4C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+648
0x1B50	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+652
0x1B54	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+656
0x1B58	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+660
0x1B5C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+664
0x1B60	0x00000000 ;?ICS_MikroeBITMAP_bmp+668
0x1B64	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+672
0x1B68	0x00000000 ;?ICS_MikroeBITMAP_bmp+676
0x1B6C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+680
0x1B70	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+684
0x1B74	0x00000000 ;?ICS_MikroeBITMAP_bmp+688
0x1B78	0x00000000 ;?ICS_MikroeBITMAP_bmp+692
0x1B7C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+696
0x1B80	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+700
0x1B84	0x00000000 ;?ICS_MikroeBITMAP_bmp+704
0x1B88	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+708
0x1B8C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+712
0x1B90	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+716
0x1B94	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+720
0x1B98	0x00000000 ;?ICS_MikroeBITMAP_bmp+724
0x1B9C	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+728
0x1BA0	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+732
0x1BA4	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+736
0x1BA8	0x00000000 ;?ICS_MikroeBITMAP_bmp+740
0x1BAC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+744
0x1BB0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+748
0x1BB4	0x00000000 ;?ICS_MikroeBITMAP_bmp+752
0x1BB8	0x00000000 ;?ICS_MikroeBITMAP_bmp+756
0x1BBC	0x00000000 ;?ICS_MikroeBITMAP_bmp+760
0x1BC0	0x00000000 ;?ICS_MikroeBITMAP_bmp+764
0x1BC4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+768
0x1BC8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+772
0x1BCC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+776
0x1BD0	0x00000000 ;?ICS_MikroeBITMAP_bmp+780
0x1BD4	0x00000000 ;?ICS_MikroeBITMAP_bmp+784
0x1BD8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+788
0x1BDC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+792
0x1BE0	0x00000000 ;?ICS_MikroeBITMAP_bmp+796
0x1BE4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+800
0x1BE8	0x00000000 ;?ICS_MikroeBITMAP_bmp+804
0x1BEC	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+808
0x1BF0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+812
0x1BF4	0x00000000 ;?ICS_MikroeBITMAP_bmp+816
0x1BF8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+820
0x1BFC	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+824
0x1C00	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+828
0x1C04	0x00000000 ;?ICS_MikroeBITMAP_bmp+832
0x1C08	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+836
0x1C0C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+840
0x1C10	0x00000000 ;?ICS_MikroeBITMAP_bmp+844
0x1C14	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+848
0x1C18	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+852
0x1C1C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+856
0x1C20	0x00000000 ;?ICS_MikroeBITMAP_bmp+860
0x1C24	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+864
0x1C28	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+868
0x1C2C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+872
0x1C30	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+876
0x1C34	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+880
0x1C38	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+884
0x1C3C	0x00000000 ;?ICS_MikroeBITMAP_bmp+888
0x1C40	0x00000000 ;?ICS_MikroeBITMAP_bmp+892
0x1C44	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+896
0x1C48	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+900
0x1C4C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+904
0x1C50	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+908
0x1C54	0x00000000 ;?ICS_MikroeBITMAP_bmp+912
0x1C58	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+916
0x1C5C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+920
0x1C60	0x00000000 ;?ICS_MikroeBITMAP_bmp+924
0x1C64	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+928
0x1C68	0x00000000 ;?ICS_MikroeBITMAP_bmp+932
0x1C6C	0x00000000 ;?ICS_MikroeBITMAP_bmp+936
0x1C70	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+940
0x1C74	0x00000000 ;?ICS_MikroeBITMAP_bmp+944
0x1C78	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+948
0x1C7C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+952
0x1C80	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+956
0x1C84	0x00000000 ;?ICS_MikroeBITMAP_bmp+960
0x1C88	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+964
0x1C8C	0x00000000 ;?ICS_MikroeBITMAP_bmp+968
0x1C90	0x00000000 ;?ICS_MikroeBITMAP_bmp+972
0x1C94	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+976
0x1C98	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+980
0x1C9C	0x00000000 ;?ICS_MikroeBITMAP_bmp+984
0x1CA0	0x00000000 ;?ICS_MikroeBITMAP_bmp+988
0x1CA4	0x00000000 ;?ICS_MikroeBITMAP_bmp+992
0x1CA8	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+996
0x1CAC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1000
0x1CB0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1004
0x1CB4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1008
0x1CB8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1012
0x1CBC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1016
0x1CC0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1020
0x1CC4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1024
0x1CC8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1028
0x1CCC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1032
0x1CD0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1036
0x1CD4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1040
0x1CD8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1044
0x1CDC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1048
0x1CE0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1052
0x1CE4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1056
0x1CE8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1060
0x1CEC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1064
0x1CF0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1068
0x1CF4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1072
0x1CF8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1076
0x1CFC	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1080
0x1D00	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1084
0x1D04	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1088
0x1D08	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1092
0x1D0C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1096
0x1D10	0x00000000 ;?ICS_MikroeBITMAP_bmp+1100
0x1D14	0x00000000 ;?ICS_MikroeBITMAP_bmp+1104
0x1D18	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1108
0x1D1C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1112
0x1D20	0x00000000 ;?ICS_MikroeBITMAP_bmp+1116
0x1D24	0x00000000 ;?ICS_MikroeBITMAP_bmp+1120
0x1D28	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1124
0x1D2C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1128
0x1D30	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1132
0x1D34	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1136
0x1D38	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1140
0x1D3C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1144
0x1D40	0x00000000 ;?ICS_MikroeBITMAP_bmp+1148
0x1D44	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1152
0x1D48	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1156
0x1D4C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1160
0x1D50	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1164
0x1D54	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1168
0x1D58	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1172
0x1D5C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1176
0x1D60	0x00000000 ;?ICS_MikroeBITMAP_bmp+1180
0x1D64	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1184
0x1D68	0x00000000 ;?ICS_MikroeBITMAP_bmp+1188
0x1D6C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1192
0x1D70	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1196
0x1D74	0x00000000 ;?ICS_MikroeBITMAP_bmp+1200
0x1D78	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1204
0x1D7C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1208
0x1D80	0x00000000 ;?ICS_MikroeBITMAP_bmp+1212
0x1D84	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1216
0x1D88	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1220
0x1D8C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1224
0x1D90	0x00000000 ;?ICS_MikroeBITMAP_bmp+1228
0x1D94	0x00000000 ;?ICS_MikroeBITMAP_bmp+1232
0x1D98	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1236
0x1D9C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1240
0x1DA0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1244
0x1DA4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1248
0x1DA8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1252
0x1DAC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1256
0x1DB0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1260
0x1DB4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1264
0x1DB8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1268
0x1DBC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1272
0x1DC0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1276
0x1DC4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1280
0x1DC8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1284
0x1DCC	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1288
0x1DD0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1292
0x1DD4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1296
0x1DD8	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1300
0x1DDC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1304
0x1DE0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1308
0x1DE4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1312
0x1DE8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1316
0x1DEC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1320
0x1DF0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1324
0x1DF4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1328
0x1DF8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1332
0x1DFC	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1336
0x1E00	0x00000000 ;?ICS_MikroeBITMAP_bmp+1340
0x1E04	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1344
0x1E08	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1348
0x1E0C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1352
0x1E10	0x00000000 ;?ICS_MikroeBITMAP_bmp+1356
0x1E14	0x00000000 ;?ICS_MikroeBITMAP_bmp+1360
0x1E18	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1364
0x1E1C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1368
0x1E20	0x00000000 ;?ICS_MikroeBITMAP_bmp+1372
0x1E24	0x00000000 ;?ICS_MikroeBITMAP_bmp+1376
0x1E28	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1380
0x1E2C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1384
0x1E30	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1388
0x1E34	0x00000000 ;?ICS_MikroeBITMAP_bmp+1392
0x1E38	0x00000000 ;?ICS_MikroeBITMAP_bmp+1396
0x1E3C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1400
0x1E40	0x00000000 ;?ICS_MikroeBITMAP_bmp+1404
0x1E44	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1408
0x1E48	0x00000000 ;?ICS_MikroeBITMAP_bmp+1412
0x1E4C	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1416
0x1E50	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1420
0x1E54	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1424
0x1E58	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1428
0x1E5C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1432
0x1E60	0x00000000 ;?ICS_MikroeBITMAP_bmp+1436
0x1E64	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1440
0x1E68	0x00000000 ;?ICS_MikroeBITMAP_bmp+1444
0x1E6C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1448
0x1E70	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1452
0x1E74	0x00000000 ;?ICS_MikroeBITMAP_bmp+1456
0x1E78	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1460
0x1E7C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1464
0x1E80	0x00000000 ;?ICS_MikroeBITMAP_bmp+1468
0x1E84	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1472
0x1E88	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1476
0x1E8C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1480
0x1E90	0x00000000 ;?ICS_MikroeBITMAP_bmp+1484
0x1E94	0x00000000 ;?ICS_MikroeBITMAP_bmp+1488
0x1E98	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1492
0x1E9C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1496
0x1EA0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1500
0x1EA4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1504
0x1EA8	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1508
0x1EAC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1512
0x1EB0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1516
0x1EB4	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1520
0x1EB8	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1524
0x1EBC	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1528
0x1EC0	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1532
0x1EC4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1536
0x1EC8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1540
0x1ECC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1544
0x1ED0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1548
0x1ED4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1552
0x1ED8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1556
0x1EDC	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1560
0x1EE0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1564
0x1EE4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1568
0x1EE8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1572
0x1EEC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1576
0x1EF0	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1580
0x1EF4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1584
0x1EF8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1588
0x1EFC	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1592
0x1F00	0x00000000 ;?ICS_MikroeBITMAP_bmp+1596
0x1F04	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1600
0x1F08	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1604
0x1F0C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1608
0x1F10	0x00000000 ;?ICS_MikroeBITMAP_bmp+1612
0x1F14	0x00000000 ;?ICS_MikroeBITMAP_bmp+1616
0x1F18	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1620
0x1F1C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1624
0x1F20	0x00000000 ;?ICS_MikroeBITMAP_bmp+1628
0x1F24	0x00000000 ;?ICS_MikroeBITMAP_bmp+1632
0x1F28	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1636
0x1F2C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1640
0x1F30	0x00000000 ;?ICS_MikroeBITMAP_bmp+1644
0x1F34	0x00000000 ;?ICS_MikroeBITMAP_bmp+1648
0x1F38	0x00000000 ;?ICS_MikroeBITMAP_bmp+1652
0x1F3C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1656
0x1F40	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1660
0x1F44	0x00000000 ;?ICS_MikroeBITMAP_bmp+1664
0x1F48	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1668
0x1F4C	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1672
0x1F50	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1676
0x1F54	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1680
0x1F58	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1684
0x1F5C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1688
0x1F60	0x00000000 ;?ICS_MikroeBITMAP_bmp+1692
0x1F64	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1696
0x1F68	0x00000000 ;?ICS_MikroeBITMAP_bmp+1700
0x1F6C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1704
0x1F70	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1708
0x1F74	0x00000000 ;?ICS_MikroeBITMAP_bmp+1712
0x1F78	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1716
0x1F7C	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1720
0x1F80	0x00000000 ;?ICS_MikroeBITMAP_bmp+1724
0x1F84	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1728
0x1F88	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1732
0x1F8C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1736
0x1F90	0x00000000 ;?ICS_MikroeBITMAP_bmp+1740
0x1F94	0x00000000 ;?ICS_MikroeBITMAP_bmp+1744
0x1F98	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1748
0x1F9C	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1752
0x1FA0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1756
0x1FA4	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1760
0x1FA8	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1764
0x1FAC	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1768
0x1FB0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1772
0x1FB4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1776
0x1FB8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1780
0x1FBC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1784
0x1FC0	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1788
0x1FC4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1792
0x1FC8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1796
0x1FCC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1800
0x1FD0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1804
0x1FD4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1808
0x1FD8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1812
0x1FDC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1816
0x1FE0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1820
0x1FE4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1824
0x1FE8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1828
0x1FEC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1832
0x1FF0	0x00000000 ;?ICS_MikroeBITMAP_bmp+1836
0x1FF4	0x00000000 ;?ICS_MikroeBITMAP_bmp+1840
0x1FF8	0x00000000 ;?ICS_MikroeBITMAP_bmp+1844
0x1FFC	0x00000000 ;?ICS_MikroeBITMAP_bmp+1848
0x2000	0x00000000 ;?ICS_MikroeBITMAP_bmp+1852
0x2004	0x00000000 ;?ICS_MikroeBITMAP_bmp+1856
0x2008	0x00000000 ;?ICS_MikroeBITMAP_bmp+1860
0x200C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1864
0x2010	0x00000000 ;?ICS_MikroeBITMAP_bmp+1868
0x2014	0x00000000 ;?ICS_MikroeBITMAP_bmp+1872
0x2018	0x00000000 ;?ICS_MikroeBITMAP_bmp+1876
0x201C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1880
0x2020	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1884
0x2024	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1888
0x2028	0x00000000 ;?ICS_MikroeBITMAP_bmp+1892
0x202C	0xE8E40000 ;?ICS_MikroeBITMAP_bmp+1896
0x2030	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1900
0x2034	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1904
0x2038	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1908
0x203C	0xE8E4E8E4 ;?ICS_MikroeBITMAP_bmp+1912
0x2040	0x0000E8E4 ;?ICS_MikroeBITMAP_bmp+1916
0x2044	0x00000000 ;?ICS_MikroeBITMAP_bmp+1920
0x2048	0x00000000 ;?ICS_MikroeBITMAP_bmp+1924
0x204C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1928
0x2050	0x00000000 ;?ICS_MikroeBITMAP_bmp+1932
0x2054	0x00000000 ;?ICS_MikroeBITMAP_bmp+1936
0x2058	0x00000000 ;?ICS_MikroeBITMAP_bmp+1940
0x205C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1944
0x2060	0x00000000 ;?ICS_MikroeBITMAP_bmp+1948
0x2064	0x00000000 ;?ICS_MikroeBITMAP_bmp+1952
0x2068	0x00000000 ;?ICS_MikroeBITMAP_bmp+1956
0x206C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1960
0x2070	0x00000000 ;?ICS_MikroeBITMAP_bmp+1964
0x2074	0x00000000 ;?ICS_MikroeBITMAP_bmp+1968
0x2078	0x00000000 ;?ICS_MikroeBITMAP_bmp+1972
0x207C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1976
0x2080	0x00000000 ;?ICS_MikroeBITMAP_bmp+1980
0x2084	0x00000000 ;?ICS_MikroeBITMAP_bmp+1984
0x2088	0x00000000 ;?ICS_MikroeBITMAP_bmp+1988
0x208C	0x00000000 ;?ICS_MikroeBITMAP_bmp+1992
0x2090	0x00000000 ;?ICS_MikroeBITMAP_bmp+1996
0x2094	0x00000000 ;?ICS_MikroeBITMAP_bmp+2000
0x2098	0x00000000 ;?ICS_MikroeBITMAP_bmp+2004
0x209C	0x00000000 ;?ICS_MikroeBITMAP_bmp+2008
0x20A0	0x00000000 ;?ICS_MikroeBITMAP_bmp+2012
0x20A4	0x00000000 ;?ICS_MikroeBITMAP_bmp+2016
0x20A8	0x00000000 ;?ICS_MikroeBITMAP_bmp+2020
0x20AC	0x00000000 ;?ICS_MikroeBITMAP_bmp+2024
0x20B0	0x00000000 ;?ICS_MikroeBITMAP_bmp+2028
0x20B4	0x00000000 ;?ICS_MikroeBITMAP_bmp+2032
0x20B8	0x00000000 ;?ICS_MikroeBITMAP_bmp+2036
0x20BC	0x00000000 ;?ICS_MikroeBITMAP_bmp+2040
0x20C0	0x00000000 ;?ICS_MikroeBITMAP_bmp+2044
; end of ?ICS_MikroeBITMAP_bmp
;,0 :: _initBlock_7 [113]
; Containing: ?ICS?lstr8_MatrixRGB_Click_Application [7]
;             ?ICS?lstr9_MatrixRGB_Click_Application [2]
;             ?ICS?lstr10_MatrixRGB_Click_Application [2]
;             ?ICS?lstr11_MatrixRGB_Click_Application [2]
;             ?ICSmatrixrgb_hw_spi_buffer [100]
0x20C4	0x7274614D ;_initBlock_7+0 : ?ICS?lstr8_MatrixRGB_Click_Application at 0x20C4
0x20C8	0x52007869 ;_initBlock_7+4 : ?ICS?lstr9_MatrixRGB_Click_Application at 0x20CB
0x20CC	0x42004700 ;_initBlock_7+8 : ?ICS?lstr10_MatrixRGB_Click_Application at 0x20CD : ?ICS?lstr11_MatrixRGB_Click_Application at 0x20CF
0x20D0	0x00000000 ;_initBlock_7+12 : ?ICSmatrixrgb_hw_spi_buffer at 0x20D1
0x20D4	0x00000000 ;_initBlock_7+16
0x20D8	0x00000000 ;_initBlock_7+20
0x20DC	0x00000000 ;_initBlock_7+24
0x20E0	0x00000000 ;_initBlock_7+28
0x20E4	0x00000000 ;_initBlock_7+32
0x20E8	0x00000000 ;_initBlock_7+36
0x20EC	0x00000000 ;_initBlock_7+40
0x20F0	0x00000000 ;_initBlock_7+44
0x20F4	0x00000000 ;_initBlock_7+48
0x20F8	0x00000000 ;_initBlock_7+52
0x20FC	0x00000000 ;_initBlock_7+56
0x2100	0x00000000 ;_initBlock_7+60
0x2104	0x00000000 ;_initBlock_7+64
0x2108	0x00000000 ;_initBlock_7+68
0x210C	0x00000000 ;_initBlock_7+72
0x2110	0x00000000 ;_initBlock_7+76
0x2114	0x00000000 ;_initBlock_7+80
0x2118	0x00000000 ;_initBlock_7+84
0x211C	0x00000000 ;_initBlock_7+88
0x2120	0x00000000 ;_initBlock_7+92
0x2124	0x00000000 ;_initBlock_7+96
0x2128	0x00000000 ;_initBlock_7+100
0x212C	0x00000000 ;_initBlock_7+104
0x2130	0x00000000 ;_initBlock_7+108
0x2134	0x00 ;_initBlock_7+112
; end of _initBlock_7
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x2138	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x213C	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x2140	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x2144	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x2148	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x214C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x2150	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x2154	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x2158	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x215C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x2160	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x2164	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x2168	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x216C	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x2170	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x2174	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x2178	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x217C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x2180	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x2184	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x2188	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x218C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x2190	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x2194	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x2198	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x219C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x21A0	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [34]    __Lib_SPI_123_SPIx_Read
0x0174      [28]    _SPI1_Write
0x0190      [16]    _matrixrgb_hal_cs_high
0x01A0     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0238      [28]    _SPI3_Write
0x0254      [28]    _SPI2_Write
0x0270      [16]    _matrixrgb_hal_cs_low
0x0280     [140]    _GPIO_Clk_Enable
0x030C      [52]    _matrixrgb_hal_init
0x0340      [84]    _matrixrgb_hal_write
0x0394     [500]    _GPIO_Config
0x0588      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x05CC     [272]    _GPIO_Alternate_Function_Enable
0x06DC      [24]    _GPIO_Digital_Input
0x06F4      [28]    _GPIO_Digital_Output
0x0710      [96]    _matrixrgb_init
0x0770      [84]    _SPI3_Init_Advanced
0x07C4      [52]    _matrixrgb_scroll_off_scrn_up
0x07F8     [168]    _matrixrgb_scroll_text_left
0x08A0     [168]    _matrixrgb_scroll_text_right
0x0948      [52]    _matrixrgb_scroll_off_scrn_left
0x097C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x09E8      [52]    _matrixrgb_scroll_off_scrn_right
0x0A1C     [192]    _matrixrgb_scroll_img_right
0x0AE0     [176]    _system_setup
0x0B90      [20]    ___CC2DW
0x0BA4      [58]    ___FillZeros
0x0BE0      [12]    _matrixrgb_set_color
0x0BEC      [52]    _matrixrgb_scroll_off_scrn_down
0x0C20     [192]    _matrixrgb_scroll_img_left
0x0CE0      [20]    __Lib_System_105_107_InitialSetUpFosc
0x0CF4       [8]    ___GenExcept
0x0CFC     [604]    _main
0x0F58     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000    [2054]    _MikroE_Sign_bmp
0x20000806       [8]    ?lstr1_MatrixRGB_Click_Application
0x2000080E       [2]    ?lstr2_MatrixRGB_Click_Application
0x20000810       [2]    ?lstr3_MatrixRGB_Click_Application
0x20000812       [3]    ?lstr4_MatrixRGB_Click_Application
0x20000815       [5]    ?lstr5_MatrixRGB_Click_Application
0x2000081A       [7]    ?lstr6_MatrixRGB_Click_Application
0x20000821       [7]    ?lstr7_MatrixRGB_Click_Application
0x20000828    [2048]    _MikroeBITMAP_bmp
0x20001028       [7]    ?lstr8_MatrixRGB_Click_Application
0x2000102F       [2]    ?lstr9_MatrixRGB_Click_Application
0x20001031       [2]    ?lstr10_MatrixRGB_Click_Application
0x20001033       [2]    ?lstr11_MatrixRGB_Click_Application
0x20001035     [100]    matrixrgb_hw_spi_buffer
0x2000109C       [4]    matrixrgb_hal_write_spi_p
0x200010A0       [4]    _SPI_Wr_Ptr
0x200010A4       [4]    matrixrgb_hal_read_spi_p
0x200010A8       [4]    _SPI_Rd_Ptr
0x200010AC       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x109C    [2054]    ?ICS_MikroE_Sign_bmp
0x18A2       [8]    ?ICS?lstr1_MatrixRGB_Click_Application
0x18AA       [2]    ?ICS?lstr2_MatrixRGB_Click_Application
0x18AC       [2]    ?ICS?lstr3_MatrixRGB_Click_Application
0x18AE       [3]    ?ICS?lstr4_MatrixRGB_Click_Application
0x18B1       [5]    ?ICS?lstr5_MatrixRGB_Click_Application
0x18B6       [7]    ?ICS?lstr6_MatrixRGB_Click_Application
0x18BD       [7]    ?ICS?lstr7_MatrixRGB_Click_Application
0x18C4    [2048]    ?ICS_MikroeBITMAP_bmp
0x20C4       [7]    ?ICS?lstr8_MatrixRGB_Click_Application
0x20CB       [2]    ?ICS?lstr9_MatrixRGB_Click_Application
0x20CD       [2]    ?ICS?lstr10_MatrixRGB_Click_Application
0x20CF       [2]    ?ICS?lstr11_MatrixRGB_Click_Application
0x20D1     [100]    ?ICSmatrixrgb_hw_spi_buffer
0x2138     [108]    __GPIO_MODULE_SPI3_PC10_11_12
