projectDir = '"/net/bull/root/Desktop/Cadence/simulation"
designInfo = '("ATSim" "L1_read_ctrl_tb" "config" "spectreVerilog")
descriptionText = "None"
