Metric,Value
design__instance__count,793
design__instance__area,130252
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,80
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0000982812634902075
power__switching__total,0.000043976902816211805
power__leakage__total,9.362459962858338E-8
power__total,0.00014235179696697742
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.29915690216237034
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.279000580535636
timing__hold__ws__corner:nom_tt_025C_1v80,0.32556280814934807
timing__setup__ws__corner:nom_tt_025C_1v80,536.3471170116259
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.325563
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,124
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,80
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.32932965620055693
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2958334494441613
timing__hold__ws__corner:nom_ss_100C_1v60,0.8873628749625716
timing__setup__ws__corner:nom_ss_100C_1v60,473.8003403721845
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.887363
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,80
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2872879515596358
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27144312565981943
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11848344862814733
timing__setup__ws__corner:nom_ff_n40C_1v95,560.9253025274561
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118483
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,80
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.29509093226429217
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2774221764168861
timing__hold__ws__corner:min_tt_025C_1v80,0.3227322944680139
timing__setup__ws__corner:min_tt_025C_1v80,538.2591023025027
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.322732
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,60
design__max_fanout_violation__count__corner:min_ss_100C_1v60,80
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3225077796105093
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.29309741574489473
timing__hold__ws__corner:min_ss_100C_1v60,0.8840416426904746
timing__setup__ws__corner:min_ss_100C_1v60,477.34069070751076
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.884042
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,80
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28386846454708065
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2693438048831829
timing__hold__ws__corner:min_ff_n40C_1v95,0.11620527091718524
timing__setup__ws__corner:min_ff_n40C_1v95,562.1988225196312
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116205
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,80
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3026486646958727
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2827273772900987
timing__hold__ws__corner:max_tt_025C_1v80,0.32838588333620694
timing__setup__ws__corner:max_tt_025C_1v80,534.4495699495482
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.328386
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,162
design__max_fanout_violation__count__corner:max_ss_100C_1v60,80
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.33424816638335625
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2983093578814013
timing__hold__ws__corner:max_ss_100C_1v60,0.8925651581584908
timing__setup__ws__corner:max_ss_100C_1v60,470.33670023278046
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.892565
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,80
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28885536447013105
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2746835336934379
timing__hold__ws__corner:max_ff_n40C_1v95,0.1206015321744307
timing__setup__ws__corner:max_ff_n40C_1v95,559.6570689733845
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120601
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,162
design__max_fanout_violation__count,80
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28386846454708065
clock__skew__worst_setup,0.2693438048831829
timing__hold__ws,0.11620527091718524
timing__setup__ws,470.33670023278046
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116205
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,15.0 15.0 450.0 444.0
design__core__bbox,24.38 24.48 442.98 437.92
design__io,266
design__die__area,186615
design__core__area,173066
design__instance__count__stdcell,789
design__instance__area__stdcell,2088.25
design__instance__count__macros,4
design__instance__area__macros,128164
design__instance__utilization,0.752616
design__instance__utilization__stdcell,0.0465069
design__instance__count__class:macro,4
design__instance__count__class:multi_input_combinational_cell,16
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2665
design__instance__count__class:tap_cell,380
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,264
design__io__hpwl,11616951
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15019
design__violations,0
design__instance__count__class:timing_repair_buffer,231
design__instance__count__class:clock_buffer,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,159
antenna_diodes_count,0
route__net,613
route__net__special,2
route__drc_errors__iter:1,11
route__wirelength__iter:1,15029
route__drc_errors__iter:2,0
route__wirelength__iter:2,15026
route__drc_errors,0
route__wirelength,15026
route__vias,1480
route__vias__singlecut,1480
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,872.82
timing__unannotated_net__count__corner:nom_tt_025C_1v80,172
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,172
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,172
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,172
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,172
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,172
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,172
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,172
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,172
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,172
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.00000245186
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00000236172
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,3.3279E-8
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00000236172
design_powergrid__voltage__worst,0.00000236172
design_powergrid__voltage__worst__net:vccd1,1.8
design_powergrid__drop__worst,0.00000245186
design_powergrid__drop__worst__net:vccd1,0.00000245186
design_powergrid__voltage__worst__net:vssd1,0.00000236172
design_powergrid__drop__worst__net:vssd1,0.00000236172
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,4.48999999999999983917066946094431845182270990335382521152496337890625E-8
ir__drop__worst,0.00000244999999999999983619331477002756258798399358056485652923583984375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
