Classic Timing Analyzer report for CSC343_Single_Cycle_CPU
Fri Apr 17 16:06:47 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Rw[3]'
  7. Clock Setup: 'Rw[2]'
  8. Clock Setup: 'Rw[1]'
  9. Clock Setup: 'Rw[0]'
 10. Clock Setup: 'op[1]'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                          ; To                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 13.633 ns                        ; Ra[3]                                                                         ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; --         ; Rw[3]    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 24.001 ns                        ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow                                                                       ; Rw[0]      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 24.015 ns                        ; Ra[3]                                                                         ; overflow                                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.458 ns                         ; a[1]                                                                          ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; --         ; Rw[0]    ; 0            ;
; Clock Setup: 'Rw[0]'         ; N/A   ; None          ; 37.47 MHz ( period = 26.686 ns ) ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; 0            ;
; Clock Setup: 'Rw[1]'         ; N/A   ; None          ; 37.93 MHz ( period = 26.364 ns ) ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; 0            ;
; Clock Setup: 'Rw[2]'         ; N/A   ; None          ; 38.05 MHz ( period = 26.280 ns ) ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; 0            ;
; Clock Setup: 'Rw[3]'         ; N/A   ; None          ; 38.25 MHz ( period = 26.144 ns ) ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; 0            ;
; Clock Setup: 'op[1]'         ; N/A   ; None          ; 38.45 MHz ( period = 26.008 ns ) ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                               ;                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Rw[3]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Rw[2]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Rw[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Rw[0]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; op[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Rw[3]'                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.25 MHz ( period = 26.144 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.990 ns               ;
; N/A                                     ; 38.32 MHz ( period = 26.094 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.079 ns               ;
; N/A                                     ; 38.40 MHz ( period = 26.042 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 38.45 MHz ( period = 26.006 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 38.47 MHz ( period = 25.992 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.956 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.899 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.956 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 38.56 MHz ( period = 25.932 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.001 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.906 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.988 ns               ;
; N/A                                     ; 38.64 MHz ( period = 25.882 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.090 ns               ;
; N/A                                     ; 38.65 MHz ( period = 25.874 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.824 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 38.93 MHz ( period = 25.686 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.737 ns               ;
; N/A                                     ; 39.01 MHz ( period = 25.636 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 39.02 MHz ( period = 25.628 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 39.02 MHz ( period = 25.628 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 39.06 MHz ( period = 25.600 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.937 ns               ;
; N/A                                     ; 39.09 MHz ( period = 25.582 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.646 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.578 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.576 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 39.12 MHz ( period = 25.564 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.876 ns               ;
; N/A                                     ; 39.14 MHz ( period = 25.550 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 39.17 MHz ( period = 25.532 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 39.18 MHz ( period = 25.526 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 39.18 MHz ( period = 25.520 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.692 ns               ;
; N/A                                     ; 39.19 MHz ( period = 25.514 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.965 ns               ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.843 ns               ;
; N/A                                     ; 39.26 MHz ( period = 25.470 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.781 ns               ;
; N/A                                     ; 39.28 MHz ( period = 25.458 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.789 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 39.34 MHz ( period = 25.418 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 39.38 MHz ( period = 25.396 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 39.41 MHz ( period = 25.374 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 39.42 MHz ( period = 25.368 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 39.43 MHz ( period = 25.360 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.538 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.356 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.338 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.910 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.320 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.856 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.318 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.318 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.601 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.316 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.310 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.627 ns               ;
; N/A                                     ; 39.54 MHz ( period = 25.288 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.752 ns               ;
; N/A                                     ; 39.54 MHz ( period = 25.288 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.741 ns               ;
; N/A                                     ; 39.57 MHz ( period = 25.270 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.698 ns               ;
; N/A                                     ; 39.58 MHz ( period = 25.264 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 39.61 MHz ( period = 25.246 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.240 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.224 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.574 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.214 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.67 MHz ( period = 25.206 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.190 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 39.71 MHz ( period = 25.180 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 39.71 MHz ( period = 25.180 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.72 MHz ( period = 25.178 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 39.78 MHz ( period = 25.138 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 39.79 MHz ( period = 25.130 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 39.79 MHz ( period = 25.130 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 39.80 MHz ( period = 25.128 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.514 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.122 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.120 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.681 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.116 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.277 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.112 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.647 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.612 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.104 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.616 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.088 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.086 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.641 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.641 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.072 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.070 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.770 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.062 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 39.91 MHz ( period = 25.056 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.540 ns               ;
; N/A                                     ; 39.92 MHz ( period = 25.048 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 39.92 MHz ( period = 25.048 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 39.93 MHz ( period = 25.046 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 39.94 MHz ( period = 25.036 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.483 ns               ;
; N/A                                     ; 39.95 MHz ( period = 25.030 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.96 MHz ( period = 25.028 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.453 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.018 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.590 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.014 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.340 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.012 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.585 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.006 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.629 ns               ;
; N/A                                     ; 40.00 MHz ( period = 25.000 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.536 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.721 ns               ;
; N/A                                     ; 40.02 MHz ( period = 24.986 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.978 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.344 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.978 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 40.05 MHz ( period = 24.970 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.476 ns               ;
; N/A                                     ; 40.06 MHz ( period = 24.960 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 40.06 MHz ( period = 24.960 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 40.07 MHz ( period = 24.954 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.461 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.704 ns               ;
; N/A                                     ; 40.09 MHz ( period = 24.942 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 40.09 MHz ( period = 24.942 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.940 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.934 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.480 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.790 ns               ;
; N/A                                     ; 40.12 MHz ( period = 24.928 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.908 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.904 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.546 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.896 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.729 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.896 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.445 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.890 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.784 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.890 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.884 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.322 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.878 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.675 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.876 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.648 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.860 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.424 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.860 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.860 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.348 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.858 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.352 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.858 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.392 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.854 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.788 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.852 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.545 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.846 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.842 ns )                    ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.420 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.842 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.333 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.475 ns               ;
; N/A                                     ; 40.27 MHz ( period = 24.834 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 40.27 MHz ( period = 24.830 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.28 MHz ( period = 24.824 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.356 ns               ;
; N/A                                     ; 40.29 MHz ( period = 24.818 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.810 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.808 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.481 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.804 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.479 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.798 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.792 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.395 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.384 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.565 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.402 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.732 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.778 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.478 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.772 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.552 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.321 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.762 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.760 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.758 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.410 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.756 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.308 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.756 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.756 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.257 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.754 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.390 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.754 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.754 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.261 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.752 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.321 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.750 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.750 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.750 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.683 ns               ;
; N/A                                     ; 40.41 MHz ( period = 24.748 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.740 ns )                    ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.483 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.740 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.396 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.740 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.654 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.738 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.417 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.738 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.487 ns               ;
; N/A                                     ; 40.43 MHz ( period = 24.736 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 40.43 MHz ( period = 24.732 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.629 ns               ;
; N/A                                     ; 40.44 MHz ( period = 24.728 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.423 ns               ;
; N/A                                     ; 40.44 MHz ( period = 24.728 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.425 ns               ;
; N/A                                     ; 40.45 MHz ( period = 24.722 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.419 ns               ;
; N/A                                     ; 40.45 MHz ( period = 24.722 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 40.46 MHz ( period = 24.718 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.399 ns               ;
; N/A                                     ; 40.46 MHz ( period = 24.718 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 40.46 MHz ( period = 24.716 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.583 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.708 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.708 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.476 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.708 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.708 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.357 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.208 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.487 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 40.49 MHz ( period = 24.696 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.355 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.694 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.694 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.429 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.307 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.391 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.690 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.458 ns               ;
; N/A                                     ; 40.51 MHz ( period = 24.688 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]      ; Rw[3]    ; None                        ; None                      ; 11.447 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Rw[2]'                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.05 MHz ( period = 26.280 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.079 ns               ;
; N/A                                     ; 38.46 MHz ( period = 25.998 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 38.52 MHz ( period = 25.962 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 38.64 MHz ( period = 25.878 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 38.67 MHz ( period = 25.860 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.988 ns               ;
; N/A                                     ; 38.69 MHz ( period = 25.848 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 38.69 MHz ( period = 25.844 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.750 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.090 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.702 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.965 ns               ;
; N/A                                     ; 38.96 MHz ( period = 25.668 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.990 ns               ;
; N/A                                     ; 38.97 MHz ( period = 25.664 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 38.98 MHz ( period = 25.656 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.642 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.638 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 39.01 MHz ( period = 25.636 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.598 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.566 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 39.12 MHz ( period = 25.562 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 39.13 MHz ( period = 25.554 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.538 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 39.17 MHz ( period = 25.532 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 39.17 MHz ( period = 25.530 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 39.18 MHz ( period = 25.526 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 39.22 MHz ( period = 25.498 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.843 ns               ;
; N/A                                     ; 39.27 MHz ( period = 25.462 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.277 ns               ;
; N/A                                     ; 39.28 MHz ( period = 25.458 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.789 ns               ;
; N/A                                     ; 39.28 MHz ( period = 25.456 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.601 ns               ;
; N/A                                     ; 39.29 MHz ( period = 25.450 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 39.31 MHz ( period = 25.442 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 39.33 MHz ( period = 25.428 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.899 ns               ;
; N/A                                     ; 39.33 MHz ( period = 25.424 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 39.34 MHz ( period = 25.418 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 39.38 MHz ( period = 25.394 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.781 ns               ;
; N/A                                     ; 39.41 MHz ( period = 25.374 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 39.41 MHz ( period = 25.372 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 39.43 MHz ( period = 25.360 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.340 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.356 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.354 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.338 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.910 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.324 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.344 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.320 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.856 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.318 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.318 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.001 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.318 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.316 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.476 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.314 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 39.53 MHz ( period = 25.298 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 39.56 MHz ( period = 25.280 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.480 ns               ;
; N/A                                     ; 39.57 MHz ( period = 25.270 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.876 ns               ;
; N/A                                     ; 39.58 MHz ( period = 25.268 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 39.58 MHz ( period = 25.266 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.417 ns               ;
; N/A                                     ; 39.58 MHz ( period = 25.264 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.481 ns               ;
; N/A                                     ; 39.60 MHz ( period = 25.254 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.240 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.470 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.240 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.236 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.752 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.236 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.234 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.222 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.222 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.654 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.218 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.698 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.69 MHz ( period = 25.196 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 39.69 MHz ( period = 25.196 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 39.71 MHz ( period = 25.180 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 39.72 MHz ( period = 25.178 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.322 ns               ;
; N/A                                     ; 39.73 MHz ( period = 25.172 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 39.77 MHz ( period = 25.142 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 39.78 MHz ( period = 25.136 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.065 ns               ;
; N/A                                     ; 39.80 MHz ( period = 25.126 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.122 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.937 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.120 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.118 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.478 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.112 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.112 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.108 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.108 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.612 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.646 ns               ;
; N/A                                     ; 39.84 MHz ( period = 25.102 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 39.84 MHz ( period = 25.100 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 39.85 MHz ( period = 25.096 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 39.85 MHz ( period = 25.096 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.088 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 39.88 MHz ( period = 25.078 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.514 ns               ;
; N/A                                     ; 39.88 MHz ( period = 25.078 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.729 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.072 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.070 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.770 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.068 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.424 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.066 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.064 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.062 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.220 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.060 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.583 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.060 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.675 ns               ;
; N/A                                     ; 39.91 MHz ( period = 25.058 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.487 ns               ;
; N/A                                     ; 39.95 MHz ( period = 25.034 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.020 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.018 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.018 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.014 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.012 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.249 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.006 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.996 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.721 ns               ;
; N/A                                     ; 40.02 MHz ( period = 24.986 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.974 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.282 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.972 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.972 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.627 ns               ;
; N/A                                     ; 40.05 MHz ( period = 24.968 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.616 ns               ;
; N/A                                     ; 40.06 MHz ( period = 24.962 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.692 ns               ;
; N/A                                     ; 40.07 MHz ( period = 24.958 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.646 ns               ;
; N/A                                     ; 40.07 MHz ( period = 24.958 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 40.07 MHz ( period = 24.956 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.704 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.284 ns               ;
; N/A                                     ; 40.09 MHz ( period = 24.944 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.098 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.940 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.940 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.936 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.371 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.305 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.930 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.790 ns               ;
; N/A                                     ; 40.12 MHz ( period = 24.928 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.461 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.922 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.650 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.920 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.920 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.916 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.224 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.912 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.910 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.908 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.906 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.340 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.902 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.900 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 10.933 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.896 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.445 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.894 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.004 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.894 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.257 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.890 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.784 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.890 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.890 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.244 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.888 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.882 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.333 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.874 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.629 ns               ;
; N/A                                     ; 40.21 MHz ( period = 24.872 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.360 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.866 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.737 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.866 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.864 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.121 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.862 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.476 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.862 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.069 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.854 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.241 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.854 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.788 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.850 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.848 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.546 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.840 ns )                    ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.307 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.475 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.470 ns               ;
; N/A                                     ; 40.27 MHz ( period = 24.832 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.27 MHz ( period = 24.832 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.392 ns               ;
; N/A                                     ; 40.28 MHz ( period = 24.828 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 10.933 ns               ;
; N/A                                     ; 40.28 MHz ( period = 24.826 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.356 ns               ;
; N/A                                     ; 40.28 MHz ( period = 24.826 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 40.29 MHz ( period = 24.820 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 40.29 MHz ( period = 24.818 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.245 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.816 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.812 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.004 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.808 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.806 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.741 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.806 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.804 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.410 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.479 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.282 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.395 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.792 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.384 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.565 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.786 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.106 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.396 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.772 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.552 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.397 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.545 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.768 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.764 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.764 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.762 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.760 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.279 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.756 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 10.979 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.756 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.261 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.754 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]      ; Rw[2]    ; None                        ; None                      ; 11.366 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Rw[1]'                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 37.93 MHz ( period = 26.364 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.965 ns               ;
; N/A                                     ; 38.01 MHz ( period = 26.310 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.090 ns               ;
; N/A                                     ; 38.16 MHz ( period = 26.204 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.079 ns               ;
; N/A                                     ; 38.33 MHz ( period = 26.092 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 38.34 MHz ( period = 26.080 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 38.37 MHz ( period = 26.060 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 38.38 MHz ( period = 26.052 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.988 ns               ;
; N/A                                     ; 38.52 MHz ( period = 25.958 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.952 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 38.62 MHz ( period = 25.896 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.781 ns               ;
; N/A                                     ; 38.71 MHz ( period = 25.834 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.876 ns               ;
; N/A                                     ; 38.97 MHz ( period = 25.664 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.001 ns               ;
; N/A                                     ; 38.98 MHz ( period = 25.656 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.642 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.640 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.675 ns               ;
; N/A                                     ; 39.01 MHz ( period = 25.636 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.729 ns               ;
; N/A                                     ; 39.01 MHz ( period = 25.632 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.627 ns               ;
; N/A                                     ; 39.02 MHz ( period = 25.630 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 39.09 MHz ( period = 25.582 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 39.13 MHz ( period = 25.558 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.990 ns               ;
; N/A                                     ; 39.19 MHz ( period = 25.518 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 39.22 MHz ( period = 25.496 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 39.25 MHz ( period = 25.480 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.789 ns               ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.843 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 39.31 MHz ( period = 25.442 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.616 ns               ;
; N/A                                     ; 39.31 MHz ( period = 25.436 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.654 ns               ;
; N/A                                     ; 39.32 MHz ( period = 25.434 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 39.32 MHz ( period = 25.434 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.629 ns               ;
; N/A                                     ; 39.35 MHz ( period = 25.414 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 39.36 MHz ( period = 25.406 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 39.39 MHz ( period = 25.390 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 39.42 MHz ( period = 25.368 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 39.43 MHz ( period = 25.364 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.356 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.352 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.338 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.899 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.336 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.336 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 39.48 MHz ( period = 25.332 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.48 MHz ( period = 25.328 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.856 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.324 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.910 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.312 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.737 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.306 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 39.55 MHz ( period = 25.286 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 39.55 MHz ( period = 25.286 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.417 ns               ;
; N/A                                     ; 39.59 MHz ( period = 25.260 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.698 ns               ;
; N/A                                     ; 39.59 MHz ( period = 25.256 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.752 ns               ;
; N/A                                     ; 39.60 MHz ( period = 25.250 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.692 ns               ;
; N/A                                     ; 39.61 MHz ( period = 25.248 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.523 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.234 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.536 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.232 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.230 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.590 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.228 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.228 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.224 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.224 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.212 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.69 MHz ( period = 25.194 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.648 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.192 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 39.71 MHz ( period = 25.184 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 39.73 MHz ( period = 25.172 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 39.73 MHz ( period = 25.168 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.545 ns               ;
; N/A                                     ; 39.74 MHz ( period = 25.166 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 39.75 MHz ( period = 25.160 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.487 ns               ;
; N/A                                     ; 39.76 MHz ( period = 25.152 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.607 ns               ;
; N/A                                     ; 39.78 MHz ( period = 25.136 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 39.80 MHz ( period = 25.126 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.122 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.298 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.116 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.514 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.110 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.110 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.612 ns               ;
; N/A                                     ; 39.84 MHz ( period = 25.098 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.732 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.090 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.352 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.088 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.084 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.084 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.084 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.070 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.770 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.068 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.423 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.066 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.185 ns               ;
; N/A                                     ; 39.91 MHz ( period = 25.056 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 39.93 MHz ( period = 25.044 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.481 ns               ;
; N/A                                     ; 39.94 MHz ( period = 25.040 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.94 MHz ( period = 25.038 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.270 ns               ;
; N/A                                     ; 39.95 MHz ( period = 25.030 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 39.96 MHz ( period = 25.028 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.307 ns               ;
; N/A                                     ; 39.96 MHz ( period = 25.026 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.424 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.014 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.012 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.310 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.248 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.004 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.242 ns               ;
; N/A                                     ; 40.00 MHz ( period = 25.002 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 40.00 MHz ( period = 25.000 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.601 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.996 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.646 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.721 ns               ;
; N/A                                     ; 40.02 MHz ( period = 24.986 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.424 ns               ;
; N/A                                     ; 40.02 MHz ( period = 24.986 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.538 ns               ;
; N/A                                     ; 40.03 MHz ( period = 24.984 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.395 ns               ;
; N/A                                     ; 40.03 MHz ( period = 24.984 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.937 ns               ;
; N/A                                     ; 40.03 MHz ( period = 24.982 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 40.03 MHz ( period = 24.982 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.976 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.974 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.974 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 40.05 MHz ( period = 24.970 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 40.05 MHz ( period = 24.966 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 40.06 MHz ( period = 24.964 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 40.06 MHz ( period = 24.962 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 40.07 MHz ( period = 24.956 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.373 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.952 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.097 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.367 ns               ;
; N/A                                     ; 40.09 MHz ( period = 24.944 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.936 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.704 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 40.12 MHz ( period = 24.928 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.406 ns               ;
; N/A                                     ; 40.12 MHz ( period = 24.928 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 40.12 MHz ( period = 24.924 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.277 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.920 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.920 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.368 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.918 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.445 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.908 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.337 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.906 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.906 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.906 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.904 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.391 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.902 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.790 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.898 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.222 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.888 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.880 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.880 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.880 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.878 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.384 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.876 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.874 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 40.21 MHz ( period = 24.872 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.399 ns               ;
; N/A                                     ; 40.21 MHz ( period = 24.868 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.546 ns               ;
; N/A                                     ; 40.21 MHz ( period = 24.868 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.784 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.850 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.850 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.848 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.848 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.844 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.356 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.842 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.384 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.840 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.788 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.475 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.836 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.364 ns               ;
; N/A                                     ; 40.29 MHz ( period = 24.822 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.395 ns               ;
; N/A                                     ; 40.29 MHz ( period = 24.818 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 40.29 MHz ( period = 24.818 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.814 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.357 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.814 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.812 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.812 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.810 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.479 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.808 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.802 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.344 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.340 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.798 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.460 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.796 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.476 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.167 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.198 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.792 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.252 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.565 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.788 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.788 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.276 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.788 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.540 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.784 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.409 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.339 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.776 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.776 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.556 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.571 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.261 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.772 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.772 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.344 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.768 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.480 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.768 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.764 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.153 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.762 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.552 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.762 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.760 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 40.39 MHz ( period = 24.758 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]      ; Rw[1]    ; None                        ; None                      ; 11.303 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Rw[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 37.47 MHz ( period = 26.686 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 37.78 MHz ( period = 26.470 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 12.079 ns               ;
; N/A                                     ; 37.87 MHz ( period = 26.408 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.965 ns               ;
; N/A                                     ; 37.99 MHz ( period = 26.322 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 38.11 MHz ( period = 26.238 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.988 ns               ;
; N/A                                     ; 38.38 MHz ( period = 26.058 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 38.41 MHz ( period = 26.038 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.030 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.654 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.002 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 12.090 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.002 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.781 ns               ;
; N/A                                     ; 38.57 MHz ( period = 25.930 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.910 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.908 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.904 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 38.67 MHz ( period = 25.862 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 38.77 MHz ( period = 25.790 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 38.78 MHz ( period = 25.788 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.789 ns               ;
; N/A                                     ; 38.87 MHz ( period = 25.726 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.675 ns               ;
; N/A                                     ; 38.89 MHz ( period = 25.716 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 38.89 MHz ( period = 25.714 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 38.92 MHz ( period = 25.692 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 38.98 MHz ( period = 25.652 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 39.00 MHz ( period = 25.640 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.574 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.601 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.566 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 39.12 MHz ( period = 25.562 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 39.12 MHz ( period = 25.560 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 39.13 MHz ( period = 25.556 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.698 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.627 ns               ;
; N/A                                     ; 39.19 MHz ( period = 25.514 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 39.20 MHz ( period = 25.512 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.487 ns               ;
; N/A                                     ; 39.22 MHz ( period = 25.500 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 39.24 MHz ( period = 25.486 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.24 MHz ( period = 25.482 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.514 ns               ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.843 ns               ;
; N/A                                     ; 39.26 MHz ( period = 25.470 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 39.29 MHz ( period = 25.452 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.220 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.444 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.249 ns               ;
; N/A                                     ; 39.31 MHz ( period = 25.438 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.417 ns               ;
; N/A                                     ; 39.31 MHz ( period = 25.438 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 39.33 MHz ( period = 25.426 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 39.35 MHz ( period = 25.414 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.729 ns               ;
; N/A                                     ; 39.36 MHz ( period = 25.408 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 39.37 MHz ( period = 25.402 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 39.39 MHz ( period = 25.388 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 39.41 MHz ( period = 25.376 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 39.43 MHz ( period = 25.362 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.356 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.352 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 39.45 MHz ( period = 25.348 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.364 ns               ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 39.46 MHz ( period = 25.340 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.282 ns               ;
; N/A                                     ; 39.48 MHz ( period = 25.328 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.320 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.320 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.320 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.310 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 39.51 MHz ( period = 25.310 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.098 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.306 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.481 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.304 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.302 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 39.53 MHz ( period = 25.298 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.277 ns               ;
; N/A                                     ; 39.53 MHz ( period = 25.296 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.244 ns               ;
; N/A                                     ; 39.55 MHz ( period = 25.282 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.57 MHz ( period = 25.274 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.180 ns               ;
; N/A                                     ; 39.57 MHz ( period = 25.270 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 39.58 MHz ( period = 25.268 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 39.59 MHz ( period = 25.258 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.185 ns               ;
; N/A                                     ; 39.60 MHz ( period = 25.254 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 39.61 MHz ( period = 25.246 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.616 ns               ;
; N/A                                     ; 39.61 MHz ( period = 25.246 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.307 ns               ;
; N/A                                     ; 39.61 MHz ( period = 25.244 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.752 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.236 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.333 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.236 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.230 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.990 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.228 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.228 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.226 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.445 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.222 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.356 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.222 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.856 ns               ;
; N/A                                     ; 39.67 MHz ( period = 25.210 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 39.67 MHz ( period = 25.208 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.298 ns               ;
; N/A                                     ; 39.67 MHz ( period = 25.208 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.192 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.192 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.186 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 39.71 MHz ( period = 25.180 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.536 ns               ;
; N/A                                     ; 39.72 MHz ( period = 25.174 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.219 ns               ;
; N/A                                     ; 39.73 MHz ( period = 25.172 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 39.73 MHz ( period = 25.168 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.876 ns               ;
; N/A                                     ; 39.74 MHz ( period = 25.166 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.248 ns               ;
; N/A                                     ; 39.74 MHz ( period = 25.162 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 39.75 MHz ( period = 25.160 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.242 ns               ;
; N/A                                     ; 39.76 MHz ( period = 25.154 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 39.76 MHz ( period = 25.152 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.261 ns               ;
; N/A                                     ; 39.76 MHz ( period = 25.150 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 39.76 MHz ( period = 25.148 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 39.77 MHz ( period = 25.146 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.384 ns               ;
; N/A                                     ; 39.77 MHz ( period = 25.142 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 39.78 MHz ( period = 25.138 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 39.79 MHz ( period = 25.134 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.176 ns               ;
; N/A                                     ; 39.79 MHz ( period = 25.130 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 39.80 MHz ( period = 25.126 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.629 ns               ;
; N/A                                     ; 39.80 MHz ( period = 25.124 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.395 ns               ;
; N/A                                     ; 39.80 MHz ( period = 25.124 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.122 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.118 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.168 ns               ;
; N/A                                     ; 39.81 MHz ( period = 25.118 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.174 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.116 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.612 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.352 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 39.85 MHz ( period = 25.094 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.088 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.088 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.208 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.088 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.088 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.220 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.084 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.270 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.082 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.082 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.082 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.470 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.357 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.249 ns               ;
; N/A                                     ; 39.88 MHz ( period = 25.074 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.88 MHz ( period = 25.074 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.070 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.770 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.068 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.066 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.186 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.064 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.062 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.060 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.106 ns               ;
; N/A                                     ; 39.93 MHz ( period = 25.044 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 39.93 MHz ( period = 25.044 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 39.93 MHz ( period = 25.044 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 10.931 ns               ;
; N/A                                     ; 39.94 MHz ( period = 25.038 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.321 ns               ;
; N/A                                     ; 39.94 MHz ( period = 25.038 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 39.94 MHz ( period = 25.036 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 39.95 MHz ( period = 25.032 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 39.95 MHz ( period = 25.032 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.097 ns               ;
; N/A                                     ; 39.95 MHz ( period = 25.032 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 39.96 MHz ( period = 25.026 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.523 ns               ;
; N/A                                     ; 39.96 MHz ( period = 25.022 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.322 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.018 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.243 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.018 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.121 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.014 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.012 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.257 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.008 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.008 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.008 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.545 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.008 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.065 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.004 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.242 ns               ;
; N/A                                     ; 40.00 MHz ( period = 24.998 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.899 ns               ;
; N/A                                     ; 40.00 MHz ( period = 24.998 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.996 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.271 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.721 ns               ;
; N/A                                     ; 40.02 MHz ( period = 24.990 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.265 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.976 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.282 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.976 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.256 ns               ;
; N/A                                     ; 40.05 MHz ( period = 24.966 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.348 ns               ;
; N/A                                     ; 40.06 MHz ( period = 24.960 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.201 ns               ;
; N/A                                     ; 40.07 MHz ( period = 24.954 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.322 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.948 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.010 ns               ;
; N/A                                     ; 40.09 MHz ( period = 24.946 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.098 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.940 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.940 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.938 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.934 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.244 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.930 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.607 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.916 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.293 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.912 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.910 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.910 ns               ;
; N/A                                     ; 40.15 MHz ( period = 24.908 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.026 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.902 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.898 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 10.789 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.304 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.888 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.886 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.004 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.886 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 10.901 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.880 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.198 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.880 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 10.874 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.878 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.874 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.289 ns               ;
; N/A                                     ; 40.21 MHz ( period = 24.868 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.590 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.866 ns )                    ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.583 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.866 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.340 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.862 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.862 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.858 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.139 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.858 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 10.852 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.856 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]      ; Rw[0]    ; None                        ; None                      ; 11.546 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'op[1]'                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.45 MHz ( period = 26.008 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 12.079 ns               ;
; N/A                                     ; 38.48 MHz ( period = 25.988 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.910 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 12.090 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.802 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 38.97 MHz ( period = 25.662 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 38.98 MHz ( period = 25.652 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.990 ns               ;
; N/A                                     ; 39.01 MHz ( period = 25.632 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 12.057 ns               ;
; N/A                                     ; 39.04 MHz ( period = 25.612 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.965 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 39.13 MHz ( period = 25.554 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 12.001 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.988 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.542 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 39.16 MHz ( period = 25.536 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 39.24 MHz ( period = 25.486 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.781 ns               ;
; N/A                                     ; 39.24 MHz ( period = 25.482 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.843 ns               ;
; N/A                                     ; 39.28 MHz ( period = 25.456 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.910 ns               ;
; N/A                                     ; 39.29 MHz ( period = 25.454 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.789 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 39.32 MHz ( period = 25.434 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.856 ns               ;
; N/A                                     ; 39.40 MHz ( period = 25.378 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 39.42 MHz ( period = 25.368 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 39.44 MHz ( period = 25.356 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 39.45 MHz ( period = 25.346 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 39.47 MHz ( period = 25.336 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.627 ns               ;
; N/A                                     ; 39.50 MHz ( period = 25.316 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.306 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.737 ns               ;
; N/A                                     ; 39.53 MHz ( period = 25.296 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 39.57 MHz ( period = 25.270 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 39.59 MHz ( period = 25.256 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.876 ns               ;
; N/A                                     ; 39.60 MHz ( period = 25.254 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 12.053 ns               ;
; N/A                                     ; 39.61 MHz ( period = 25.248 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.238 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.224 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.919 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.222 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.218 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.65 MHz ( period = 25.218 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.214 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.601 ns               ;
; N/A                                     ; 39.67 MHz ( period = 25.208 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.616 ns               ;
; N/A                                     ; 39.69 MHz ( period = 25.194 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.899 ns               ;
; N/A                                     ; 39.70 MHz ( period = 25.186 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 39.71 MHz ( period = 25.180 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.877 ns               ;
; N/A                                     ; 39.77 MHz ( period = 25.146 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.654 ns               ;
; N/A                                     ; 39.78 MHz ( period = 25.140 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 39.79 MHz ( period = 25.130 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.542 ns               ;
; N/A                                     ; 39.79 MHz ( period = 25.130 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.692 ns               ;
; N/A                                     ; 39.79 MHz ( period = 25.130 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.590 ns               ;
; N/A                                     ; 39.80 MHz ( period = 25.126 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.937 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.116 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 39.82 MHz ( period = 25.110 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.108 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.536 ns               ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.612 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.090 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.646 ns               ;
; N/A                                     ; 39.86 MHz ( period = 25.088 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.637 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.729 ns               ;
; N/A                                     ; 39.88 MHz ( period = 25.078 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.906 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.070 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.770 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.068 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.704 ns               ;
; N/A                                     ; 39.91 MHz ( period = 25.058 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.675 ns               ;
; N/A                                     ; 39.91 MHz ( period = 25.056 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.852 ns               ;
; N/A                                     ; 39.92 MHz ( period = 25.052 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.824 ns               ;
; N/A                                     ; 39.94 MHz ( period = 25.036 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.277 ns               ;
; N/A                                     ; 39.95 MHz ( period = 25.032 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 39.96 MHz ( period = 25.024 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.629 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.016 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.344 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.012 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.752 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.008 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 39.99 MHz ( period = 25.004 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 40.01 MHz ( period = 24.992 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.721 ns               ;
; N/A                                     ; 40.02 MHz ( period = 24.990 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.698 ns               ;
; N/A                                     ; 40.02 MHz ( period = 24.990 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 40.02 MHz ( period = 24.988 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 40.03 MHz ( period = 24.982 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.402 ns               ;
; N/A                                     ; 40.03 MHz ( period = 24.982 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 40.03 MHz ( period = 24.980 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.648 ns               ;
; N/A                                     ; 40.03 MHz ( period = 24.980 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.538 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.972 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.480 ns               ;
; N/A                                     ; 40.04 MHz ( period = 24.972 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.788 ns               ;
; N/A                                     ; 40.05 MHz ( period = 24.970 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.352 ns               ;
; N/A                                     ; 40.06 MHz ( period = 24.962 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.469 ns               ;
; N/A                                     ; 40.06 MHz ( period = 24.962 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.730 ns               ;
; N/A                                     ; 40.07 MHz ( period = 24.956 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.390 ns               ;
; N/A                                     ; 40.07 MHz ( period = 24.954 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.545 ns               ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.790 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.938 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.340 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.936 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 40.10 MHz ( period = 24.936 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.457 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 40.12 MHz ( period = 24.928 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 40.12 MHz ( period = 24.928 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.920 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.918 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.668 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.918 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.916 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.479 ns               ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.894 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.476 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.894 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.784 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 40.17 MHz ( period = 24.892 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.445 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.884 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.424 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.884 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.732 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.884 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.882 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.741 ns               ;
; N/A                                     ; 40.19 MHz ( period = 24.882 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.874 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 40.21 MHz ( period = 24.868 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.348 ns               ;
; N/A                                     ; 40.21 MHz ( period = 24.868 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 40.22 MHz ( period = 24.866 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.738 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.860 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 40.23 MHz ( period = 24.858 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.453 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.852 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.514 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.850 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.332 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.848 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.384 ns               ;
; N/A                                     ; 40.24 MHz ( period = 24.848 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.401 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.844 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.842 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.417 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.840 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.838 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.475 ns               ;
; N/A                                     ; 40.27 MHz ( period = 24.830 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.27 MHz ( period = 24.830 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 40.28 MHz ( period = 24.828 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.423 ns               ;
; N/A                                     ; 40.28 MHz ( period = 24.828 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.451 ns               ;
; N/A                                     ; 40.28 MHz ( period = 24.824 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.356 ns               ;
; N/A                                     ; 40.29 MHz ( period = 24.818 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.487 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.816 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.664 ns               ;
; N/A                                     ; 40.31 MHz ( period = 24.810 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.429 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.804 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.423 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.804 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.391 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.307 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.552 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.565 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.786 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.786 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.337 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.776 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.289 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.395 ns               ;
; N/A                                     ; 40.36 MHz ( period = 24.774 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 40.37 MHz ( period = 24.772 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.754 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.754 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.462 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.754 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.261 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.750 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.750 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.447 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.750 ns )                    ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.277 ns               ;
; N/A                                     ; 40.41 MHz ( period = 24.748 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.328 ns               ;
; N/A                                     ; 40.41 MHz ( period = 24.744 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.211 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.742 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.384 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.742 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.488 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.740 ns )                    ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.395 ns               ;
; N/A                                     ; 40.43 MHz ( period = 24.732 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.574 ns               ;
; N/A                                     ; 40.43 MHz ( period = 24.732 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.425 ns               ;
; N/A                                     ; 40.44 MHz ( period = 24.730 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]      ; op[1]    ; None                        ; None                      ; 11.299 ns               ;
; N/A                                     ; 40.44 MHz ( period = 24.726 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.419 ns               ;
; N/A                                     ; 40.44 MHz ( period = 24.726 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 40.45 MHz ( period = 24.724 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.333 ns               ;
; N/A                                     ; 40.45 MHz ( period = 24.724 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 40.45 MHz ( period = 24.724 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 40.45 MHz ( period = 24.722 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.373 ns               ;
; N/A                                     ; 40.46 MHz ( period = 24.716 ns )                    ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.367 ns               ;
; N/A                                     ; 40.46 MHz ( period = 24.716 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 40.46 MHz ( period = 24.714 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.681 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.712 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.641 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.712 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.478 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.706 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.594 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.704 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.480 ns               ;
; N/A                                     ; 40.49 MHz ( period = 24.696 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.523 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.303 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.683 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.690 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.690 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.591 ns               ;
; N/A                                     ; 40.50 MHz ( period = 24.690 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.024 ns               ;
; N/A                                     ; 40.51 MHz ( period = 24.688 ns )                    ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 40.51 MHz ( period = 24.684 ns )                    ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 40.51 MHz ( period = 24.684 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.540 ns               ;
; N/A                                     ; 40.52 MHz ( period = 24.680 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 40.53 MHz ( period = 24.676 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.362 ns               ;
; N/A                                     ; 40.53 MHz ( period = 24.676 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.458 ns               ;
; N/A                                     ; 40.53 MHz ( period = 24.676 ns )                    ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 40.54 MHz ( period = 24.670 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.629 ns               ;
; N/A                                     ; 40.54 MHz ( period = 24.668 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.537 ns               ;
; N/A                                     ; 40.54 MHz ( period = 24.668 ns )                    ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.540 ns               ;
; N/A                                     ; 40.54 MHz ( period = 24.666 ns )                    ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.310 ns               ;
; N/A                                     ; 40.54 MHz ( period = 24.666 ns )                    ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.406 ns               ;
; N/A                                     ; 40.55 MHz ( period = 24.662 ns )                    ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 40.55 MHz ( period = 24.662 ns )                    ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 40.55 MHz ( period = 24.660 ns )                    ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]      ; op[1]    ; None                        ; None                      ; 11.359 ns               ;
; N/A                                     ; 40.55 MHz ( period = 24.658 ns )                    ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]      ; op[1]    ; None                        ; None                      ; 11.420 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+---------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                                                                              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+---------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 13.633 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.583 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.582 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.564 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.539 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.527 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.498 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.493 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.442 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.430 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.424 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.404 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.403 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.382 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.375 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.375 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.373 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.361 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.360 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.357 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.352 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.350 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.350 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 13.349 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.343 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.321 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.318 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.311 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 13.306 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 13.294 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.294 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.288 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.284 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.278 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.274 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.270 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.257 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 13.249 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.241 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.240 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.227 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.224 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.220 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.218 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.215 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.212 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.209 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.205 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.196 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.187 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.181 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.175 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.168 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.165 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.162 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.161 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.155 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.140 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.133 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.129 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.128 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 13.127 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.124 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.121 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.117 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.101 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.099 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.097 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 13.092 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.089 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.079 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.076 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.075 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 13.075 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.069 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.064 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.063 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 13.062 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.054 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.043 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.041 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.033 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.029 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.024 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 13.015 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.015 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 13.014 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 13.007 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.990 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.978 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.976 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.975 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.969 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.968 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.968 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.967 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.966 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.966 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.965 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.964 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.960 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.956 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.945 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.943 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.940 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.929 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.929 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 12.920 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.920 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.909 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.905 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.891 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.891 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.886 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.882 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.880 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.871 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.868 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.867 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.862 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.854 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.846 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.837 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.831 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.822 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.816 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.815 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.811 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.803 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.795 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.794 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.793 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.790 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.787 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.783 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.782 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.776 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.770 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.767 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.765 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.757 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.746 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.744 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.739 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.735 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.733 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.731 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.719 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.714 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.708 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.695 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.689 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.687 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.686 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.682 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.669 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.667 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.664 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.652 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.650 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.646 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.636 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.635 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.634 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.634 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.633 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.632 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.627 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.619 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.616 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.613 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.611 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.607 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.603 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.598 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.597 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.589 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.583 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.583 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.580 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.577 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.573 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.572 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.570 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.563 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.560 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.555 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.553 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.551 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.549 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 12.548 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.547 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.543 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 12.530 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[3]    ;
; N/A                                     ; None                                                ; 12.529 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.514 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 12.510 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.509 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 12.509 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 12.507 ns  ; Ra[3] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                                                                                 ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+---------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                           ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 24.001 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.862 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.767 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.660 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.659 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.628 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.623 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.572 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.553 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.521 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.520 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.516 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.504 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.484 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.481 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.454 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; overflow ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.444 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.433 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.429 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.426 ns  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.415 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.414 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.405 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.403 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.401 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.393 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.393 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.384 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.382 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.381 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.380 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.377 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.377 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.365 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.362 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.359 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.356 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.354 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.342 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.339 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.333 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.328 ns  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.315 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; cout     ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.313 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.313 ns  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.310 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.306 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.305 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.290 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.287 ns  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.276 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.274 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.266 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.264 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.262 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.262 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.262 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.260 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.254 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.254 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.253 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.251 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.250 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.245 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.243 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.242 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.241 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.238 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.231 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.228 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.223 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.220 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.217 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.217 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q   ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.215 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.209 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.200 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.199 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.199 ns  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.194 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.189 ns  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.181 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.180 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.174 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.174 ns  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.173 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.171 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.167 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.167 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.165 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.162 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.161 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.151 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.151 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.146 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.146 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.135 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.133 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.132 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.127 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.125 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.123 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.123 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.123 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.121 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.120 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.118 ns  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.114 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.112 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.111 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.111 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.107 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.105 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.104 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.101 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.095 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.092 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.090 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.089 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.087 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.084 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.082 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.079 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.078 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.078 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.076 ns  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.072 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.070 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.070 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.067 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.066 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.061 ns  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.060 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.060 ns  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.054 ns  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.052 ns  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.045 ns  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.042 ns  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.042 ns  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.042 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.041 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.041 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.041 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.040 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[3]      ;
; N/A                                     ; None                                                ; 23.034 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.028 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.027 ns  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.026 ns  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.023 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.022 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.021 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.018 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 23.017 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.017 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 23.013 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.012 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.012 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.007 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 23.007 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 23.007 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 23.000 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 22.995 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 22.994 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; overflow ; Rw[3]      ;
; N/A                                     ; None                                                ; 22.994 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 22.993 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.992 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.992 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 22.991 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.988 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.986 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.984 ns  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 22.984 ns  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q   ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.984 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; op[1]      ;
; N/A                                     ; None                                                ; 22.982 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.981 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[3]      ;
; N/A                                     ; None                                                ; 22.979 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.979 ns  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.977 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.972 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[3]      ;
; N/A                                     ; None                                                ; 22.968 ns  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 22.968 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.967 ns  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 22.966 ns  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 22.966 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.965 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.964 ns  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 22.963 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 22.962 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.961 ns  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.957 ns  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 22.957 ns  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; op[1]      ;
; N/A                                     ; None                                                ; 22.956 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.951 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.948 ns  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[1]      ;
; N/A                                     ; None                                                ; 22.947 ns  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.945 ns  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.944 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.943 ns  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; cout     ; Rw[0]      ;
; N/A                                     ; None                                                ; 22.941 ns  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[2]      ;
; N/A                                     ; None                                                ; 22.940 ns  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q  ; overflow ; Rw[3]      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------+----------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+-------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To       ;
+-------+-------------------+-----------------+-------+----------+
; N/A   ; None              ; 24.015 ns       ; Ra[3] ; overflow ;
; N/A   ; None              ; 23.876 ns       ; Ra[3] ; cout     ;
; N/A   ; None              ; 22.021 ns       ; op[0] ; overflow ;
; N/A   ; None              ; 21.882 ns       ; op[0] ; cout     ;
; N/A   ; None              ; 19.498 ns       ; Ra[2] ; overflow ;
; N/A   ; None              ; 19.359 ns       ; Ra[2] ; cout     ;
; N/A   ; None              ; 19.197 ns       ; Ra[1] ; overflow ;
; N/A   ; None              ; 19.160 ns       ; Rb[3] ; overflow ;
; N/A   ; None              ; 19.151 ns       ; Ra[0] ; overflow ;
; N/A   ; None              ; 19.058 ns       ; Ra[1] ; cout     ;
; N/A   ; None              ; 19.021 ns       ; Rb[3] ; cout     ;
; N/A   ; None              ; 19.012 ns       ; Ra[0] ; cout     ;
; N/A   ; None              ; 18.915 ns       ; Rb[2] ; overflow ;
; N/A   ; None              ; 18.865 ns       ; Rb[0] ; overflow ;
; N/A   ; None              ; 18.776 ns       ; Rb[2] ; cout     ;
; N/A   ; None              ; 18.726 ns       ; Rb[0] ; cout     ;
; N/A   ; None              ; 18.425 ns       ; Rb[1] ; overflow ;
; N/A   ; None              ; 18.286 ns       ; Rb[1] ; cout     ;
; N/A   ; None              ; 14.948 ns       ; Rw[1] ; seg_a[3] ;
; N/A   ; None              ; 14.944 ns       ; Rw[1] ; seg_c[3] ;
; N/A   ; None              ; 14.916 ns       ; Rw[1] ; seg_d[3] ;
; N/A   ; None              ; 14.907 ns       ; Rw[1] ; seg_b[3] ;
; N/A   ; None              ; 14.904 ns       ; Rw[1] ; seg_e[3] ;
; N/A   ; None              ; 14.892 ns       ; Rw[0] ; seg_a[3] ;
; N/A   ; None              ; 14.888 ns       ; Rw[0] ; seg_c[3] ;
; N/A   ; None              ; 14.860 ns       ; Rw[0] ; seg_d[3] ;
; N/A   ; None              ; 14.851 ns       ; Rw[0] ; seg_b[3] ;
; N/A   ; None              ; 14.848 ns       ; Rw[0] ; seg_e[3] ;
; N/A   ; None              ; 14.635 ns       ; Rw[1] ; seg_f[3] ;
; N/A   ; None              ; 14.581 ns       ; Rw[1] ; seg_g[3] ;
; N/A   ; None              ; 14.579 ns       ; Rw[0] ; seg_f[3] ;
; N/A   ; None              ; 14.525 ns       ; Rw[0] ; seg_g[3] ;
; N/A   ; None              ; 14.223 ns       ; Rw[1] ; seg_c[2] ;
; N/A   ; None              ; 14.190 ns       ; Rw[1] ; seg_d[2] ;
; N/A   ; None              ; 14.174 ns       ; Rw[1] ; seg_a[2] ;
; N/A   ; None              ; 14.171 ns       ; Rw[1] ; seg_b[2] ;
; N/A   ; None              ; 14.076 ns       ; Rw[1] ; seg_f[2] ;
; N/A   ; None              ; 13.897 ns       ; Rw[1] ; seg_e[2] ;
; N/A   ; None              ; 13.888 ns       ; Rw[1] ; seg_g[2] ;
; N/A   ; None              ; 13.804 ns       ; Rw[2] ; seg_c[2] ;
; N/A   ; None              ; 13.770 ns       ; Rw[2] ; seg_d[2] ;
; N/A   ; None              ; 13.759 ns       ; Rw[3] ; seg_c[2] ;
; N/A   ; None              ; 13.756 ns       ; Rw[2] ; seg_a[2] ;
; N/A   ; None              ; 13.749 ns       ; Rw[2] ; seg_b[2] ;
; N/A   ; None              ; 13.725 ns       ; Rw[3] ; seg_d[2] ;
; N/A   ; None              ; 13.711 ns       ; Rw[3] ; seg_a[2] ;
; N/A   ; None              ; 13.704 ns       ; Rw[3] ; seg_b[2] ;
; N/A   ; None              ; 13.662 ns       ; Rw[2] ; seg_f[2] ;
; N/A   ; None              ; 13.617 ns       ; Rw[3] ; seg_f[2] ;
; N/A   ; None              ; 13.520 ns       ; Rw[0] ; seg_c[2] ;
; N/A   ; None              ; 13.512 ns       ; Rw[2] ; seg_e[2] ;
; N/A   ; None              ; 13.495 ns       ; Rw[2] ; seg_c[3] ;
; N/A   ; None              ; 13.487 ns       ; Rw[0] ; seg_d[2] ;
; N/A   ; None              ; 13.487 ns       ; Rw[2] ; seg_a[3] ;
; N/A   ; None              ; 13.471 ns       ; Rw[0] ; seg_a[2] ;
; N/A   ; None              ; 13.468 ns       ; Rw[0] ; seg_b[2] ;
; N/A   ; None              ; 13.467 ns       ; Rw[2] ; seg_g[2] ;
; N/A   ; None              ; 13.467 ns       ; Rw[3] ; seg_e[2] ;
; N/A   ; None              ; 13.457 ns       ; Rw[2] ; seg_b[3] ;
; N/A   ; None              ; 13.453 ns       ; Rw[2] ; seg_d[3] ;
; N/A   ; None              ; 13.439 ns       ; Rw[2] ; seg_e[3] ;
; N/A   ; None              ; 13.435 ns       ; Rw[2] ; seg_a[1] ;
; N/A   ; None              ; 13.422 ns       ; Rw[3] ; seg_g[2] ;
; N/A   ; None              ; 13.421 ns       ; Rw[2] ; seg_e[1] ;
; N/A   ; None              ; 13.404 ns       ; Rw[1] ; seg_a[1] ;
; N/A   ; None              ; 13.382 ns       ; Rw[2] ; seg_b[1] ;
; N/A   ; None              ; 13.374 ns       ; Rw[1] ; seg_e[1] ;
; N/A   ; None              ; 13.373 ns       ; Rw[0] ; seg_f[2] ;
; N/A   ; None              ; 13.369 ns       ; Rw[1] ; seg_b[1] ;
; N/A   ; None              ; 13.252 ns       ; Rw[2] ; seg_d[1] ;
; N/A   ; None              ; 13.249 ns       ; Rw[2] ; seg_f[1] ;
; N/A   ; None              ; 13.236 ns       ; Rw[1] ; seg_f[1] ;
; N/A   ; None              ; 13.236 ns       ; Rw[1] ; seg_d[1] ;
; N/A   ; None              ; 13.234 ns       ; Rw[1] ; seg_g[1] ;
; N/A   ; None              ; 13.231 ns       ; Rw[2] ; seg_g[1] ;
; N/A   ; None              ; 13.206 ns       ; Rw[2] ; seg_c[1] ;
; N/A   ; None              ; 13.203 ns       ; Rw[1] ; seg_c[1] ;
; N/A   ; None              ; 13.194 ns       ; Rw[0] ; seg_e[2] ;
; N/A   ; None              ; 13.185 ns       ; Rw[0] ; seg_g[2] ;
; N/A   ; None              ; 13.182 ns       ; Rw[2] ; seg_f[3] ;
; N/A   ; None              ; 13.161 ns       ; Rw[2] ; seg_g[3] ;
; N/A   ; None              ; 13.111 ns       ; Rw[3] ; seg_c[3] ;
; N/A   ; None              ; 13.103 ns       ; Rw[3] ; seg_a[3] ;
; N/A   ; None              ; 13.091 ns       ; Rw[1] ; seg_a[0] ;
; N/A   ; None              ; 13.084 ns       ; Rw[3] ; seg_a[1] ;
; N/A   ; None              ; 13.073 ns       ; Rw[3] ; seg_b[3] ;
; N/A   ; None              ; 13.070 ns       ; Rw[1] ; seg_c[0] ;
; N/A   ; None              ; 13.069 ns       ; Rw[3] ; seg_e[1] ;
; N/A   ; None              ; 13.069 ns       ; Rw[3] ; seg_d[3] ;
; N/A   ; None              ; 13.063 ns       ; Rw[1] ; seg_b[0] ;
; N/A   ; None              ; 13.055 ns       ; Rw[3] ; seg_e[3] ;
; N/A   ; None              ; 13.030 ns       ; Rw[3] ; seg_b[1] ;
; N/A   ; None              ; 12.986 ns       ; Rw[0] ; seg_a[1] ;
; N/A   ; None              ; 12.969 ns       ; Rw[2] ; seg_a[0] ;
; N/A   ; None              ; 12.956 ns       ; Rw[0] ; seg_e[1] ;
; N/A   ; None              ; 12.951 ns       ; Rw[0] ; seg_b[1] ;
; N/A   ; None              ; 12.949 ns       ; Rw[2] ; seg_c[0] ;
; N/A   ; None              ; 12.945 ns       ; Rw[2] ; seg_b[0] ;
; N/A   ; None              ; 12.900 ns       ; Rw[3] ; seg_d[1] ;
; N/A   ; None              ; 12.896 ns       ; Rw[3] ; seg_f[1] ;
; N/A   ; None              ; 12.882 ns       ; Rw[3] ; seg_g[1] ;
; N/A   ; None              ; 12.853 ns       ; Rw[3] ; seg_c[1] ;
; N/A   ; None              ; 12.845 ns       ; Rw[1] ; seg_e[0] ;
; N/A   ; None              ; 12.833 ns       ; Rw[1] ; seg_g[0] ;
; N/A   ; None              ; 12.827 ns       ; Rw[1] ; seg_f[0] ;
; N/A   ; None              ; 12.823 ns       ; Rw[1] ; seg_d[0] ;
; N/A   ; None              ; 12.818 ns       ; Rw[0] ; seg_f[1] ;
; N/A   ; None              ; 12.818 ns       ; Rw[0] ; seg_d[1] ;
; N/A   ; None              ; 12.816 ns       ; Rw[0] ; seg_g[1] ;
; N/A   ; None              ; 12.798 ns       ; Rw[3] ; seg_f[3] ;
; N/A   ; None              ; 12.785 ns       ; Rw[0] ; seg_c[1] ;
; N/A   ; None              ; 12.777 ns       ; Rw[3] ; seg_g[3] ;
; N/A   ; None              ; 12.726 ns       ; Rw[2] ; seg_d[0] ;
; N/A   ; None              ; 12.721 ns       ; Rw[2] ; seg_e[0] ;
; N/A   ; None              ; 12.709 ns       ; Rw[2] ; seg_g[0] ;
; N/A   ; None              ; 12.703 ns       ; Rw[2] ; seg_f[0] ;
; N/A   ; None              ; 12.356 ns       ; Rw[3] ; seg_a[0] ;
; N/A   ; None              ; 12.336 ns       ; Rw[3] ; seg_c[0] ;
; N/A   ; None              ; 12.332 ns       ; Rw[3] ; seg_b[0] ;
; N/A   ; None              ; 12.209 ns       ; Rw[0] ; seg_a[0] ;
; N/A   ; None              ; 12.184 ns       ; Rw[0] ; seg_b[0] ;
; N/A   ; None              ; 12.181 ns       ; Rw[0] ; seg_c[0] ;
; N/A   ; None              ; 12.113 ns       ; Rw[3] ; seg_d[0] ;
; N/A   ; None              ; 12.108 ns       ; Rw[3] ; seg_e[0] ;
; N/A   ; None              ; 12.096 ns       ; Rw[3] ; seg_g[0] ;
; N/A   ; None              ; 12.090 ns       ; Rw[3] ; seg_f[0] ;
; N/A   ; None              ; 11.959 ns       ; Rw[0] ; seg_e[0] ;
; N/A   ; None              ; 11.955 ns       ; Rw[0] ; seg_d[0] ;
; N/A   ; None              ; 11.945 ns       ; Rw[0] ; seg_g[0] ;
; N/A   ; None              ; 11.941 ns       ; Rw[0] ; seg_f[0] ;
+-------+-------------------+-----------------+-------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                                                                              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.458 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 4.224 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 4.210 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 4.116 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 4.029 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 4.023 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.976 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.886 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.874 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.868 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.837 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.800 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q    ; op[1]    ;
; N/A                                     ; None                                                ; 3.784 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.781 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.773 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q    ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.771 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.763 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.763 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q    ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.737 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.721 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.700 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q    ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.686 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.675 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q    ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.643 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.638 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.614 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.586 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.582 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.559 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.551 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.524 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.520 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.507 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.503 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.486 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.476 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.474 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.473 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.473 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.461 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.453 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.453 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.434 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.428 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.406 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.401 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.400 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.400 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.365 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.362 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.338 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.331 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.326 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.326 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.321 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.309 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.308 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.300 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.294 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.293 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.288 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.285 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.282 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.277 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.276 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.275 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.272 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.260 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.260 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.254 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.248 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.236 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.233 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.222 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.213 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.205 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.186 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.184 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.183 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.182 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.180 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.177 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.172 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.171 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.163 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.161 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.159 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.157 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.139 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.136 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.129 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 3.124 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.110 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.099 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.097 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.088 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.086 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.078 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.062 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.058 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 3.049 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.039 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.037 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.032 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 3.031 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 3.028 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q    ; op[1]    ;
; N/A                                     ; None                                                ; 3.017 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 3.005 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.005 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 3.001 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q    ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.995 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.991 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q    ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.985 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.977 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.975 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.967 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 2.963 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 2.962 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.958 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.952 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.948 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.928 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q    ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.923 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.904 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.903 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q    ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.899 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.894 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 2.892 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.884 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.872 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 2.868 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 2.867 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.850 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.834 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.822 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.800 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.765 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.763 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.761 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.746 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.740 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.718 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.697 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.694 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.686 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.680 ns  ; a[1]  ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.653 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.635 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.621 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 2.621 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.602 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 2.599 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.561 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.558 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; op[1]    ;
; N/A                                     ; None                                                ; 2.547 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.518 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.505 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.504 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.425 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.409 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.407 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.385 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.380 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.377 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.341 ns  ; a[0]  ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q   ; Rw[3]    ;
; N/A                                     ; None                                                ; 2.327 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.323 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.289 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.287 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.263 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.249 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.226 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; op[1]    ;
; N/A                                     ; None                                                ; 2.223 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.220 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.198 ns  ; Rb[2] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.191 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.187 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.184 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.183 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 2.183 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.181 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.174 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 2.165 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.163 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.150 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.149 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.145 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.143 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 2.141 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 2.137 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[1]    ;
; N/A                                     ; None                                                ; 2.129 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.127 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[2]    ;
; N/A                                     ; None                                                ; 2.124 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.123 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.121 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.116 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; op[1]    ;
; N/A                                     ; None                                                ; 2.112 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst5|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.105 ns  ; Ra[0] ; 16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.103 ns  ; Rb[2] ; 16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; N/A                                     ; None                                                ; 2.100 ns  ; Ra[2] ; 16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q  ; Rw[0]    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                                                                                 ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+---------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 17 16:06:41 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s14|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s13|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s12|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s11|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s10|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s9|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s8|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s7|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s6|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s5|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s4|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s3|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst7|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst15|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst14|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst5|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst4|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst3|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst1|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst9|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst11|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst12|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst13|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst6|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst8|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
    Warning: Node "16x16_register:inst|SRAM16:inst10|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff0|Q" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Rw[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Rw[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Rw[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Rw[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "op[1]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~20" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~18" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~12" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~28" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~8" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~14" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~21" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~19" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~22" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~16" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~13" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~10" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~26" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~6" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~0" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~29" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~30" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~24" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~9" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~15" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~23" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~17" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~11" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~27" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~7" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~1" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~31" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~25" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~4" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~2" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~5" as buffer
    Info: Detected gated clock "16x16_register:inst|decode4to16:inst16|Mux15~3" as buffer
Info: Clock "Rw[3]" has Internal fmax of 38.25 MHz between source register "16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q" and destination register "16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" (period= 26.144 ns)
    Info: + Longest register to register delay is 11.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: 2: + IC(0.283 ns) + CELL(0.275 ns) = 0.558 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~134'
        Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 1.084 ns; Loc. = LCCOMB_X41_Y21_N26; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~135'
        Info: 4: + IC(0.758 ns) + CELL(0.275 ns) = 2.117 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~136'
        Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 3.022 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 2; COMB Node = '16x16_register:inst|Qa[2]~139'
        Info: 6: + IC(1.503 ns) + CELL(0.271 ns) = 4.796 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0'
        Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 5.199 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0'
        Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 5.599 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 6.002 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0'
        Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 6.406 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0'
        Info: 11: + IC(0.258 ns) + CELL(0.150 ns) = 6.814 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0'
        Info: 12: + IC(0.265 ns) + CELL(0.271 ns) = 7.350 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0'
        Info: 13: + IC(0.758 ns) + CELL(0.150 ns) = 8.258 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0'
        Info: 14: + IC(0.258 ns) + CELL(0.271 ns) = 8.787 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0'
        Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 9.194 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0'
        Info: 16: + IC(0.257 ns) + CELL(0.150 ns) = 9.601 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0'
        Info: 17: + IC(0.259 ns) + CELL(0.150 ns) = 10.010 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0'
        Info: 18: + IC(0.254 ns) + CELL(0.150 ns) = 10.414 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0'
        Info: 19: + IC(0.260 ns) + CELL(0.150 ns) = 10.824 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5|cout[15]~0'
        Info: 20: + IC(1.016 ns) + CELL(0.150 ns) = 11.990 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 3.588 ns ( 29.92 % )
        Info: Total interconnect delay = 8.402 ns ( 70.08 % )
    Info: - Smallest clock skew is -0.140 ns
        Info: + Shortest clock path from clock "Rw[3]" to destination register is 7.073 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 76; CLK Node = 'Rw[3]'
            Info: 2: + IC(1.590 ns) + CELL(0.150 ns) = 2.729 ns; Loc. = LCCOMB_X34_Y25_N0; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~4'
            Info: 3: + IC(0.444 ns) + CELL(0.275 ns) = 3.448 ns; Loc. = LCCOMB_X33_Y25_N2; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~5'
            Info: 4: + IC(1.963 ns) + CELL(0.000 ns) = 5.411 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl'
            Info: 5: + IC(1.387 ns) + CELL(0.275 ns) = 7.073 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
            Info: Total cell delay = 1.689 ns ( 23.88 % )
            Info: Total interconnect delay = 5.384 ns ( 76.12 % )
        Info: - Longest clock path from clock "Rw[3]" to source register is 7.213 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 76; CLK Node = 'Rw[3]'
            Info: 2: + IC(1.571 ns) + CELL(0.398 ns) = 2.958 ns; Loc. = LCCOMB_X34_Y25_N28; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~20'
            Info: 3: + IC(0.429 ns) + CELL(0.150 ns) = 3.537 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~21'
            Info: 4: + IC(2.166 ns) + CELL(0.000 ns) = 5.703 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl'
            Info: 5: + IC(1.360 ns) + CELL(0.150 ns) = 7.213 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst|SRAM:s16_s2|Positive_Dff:s0|D_latch:p_dff1|Q'
            Info: Total cell delay = 1.687 ns ( 23.39 % )
            Info: Total interconnect delay = 5.526 ns ( 76.61 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.942 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Rw[2]" has Internal fmax of 38.05 MHz between source register "16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" and destination register "16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" (period= 26.28 ns)
    Info: + Longest register to register delay is 11.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~144'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~145'
        Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~146'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst|Qa[0]~149'
        Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1'
        Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0'
        Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0'
        Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0'
        Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0'
        Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0'
        Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0'
        Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0'
        Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0'
        Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0'
        Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0'
        Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0'
        Info: 21: + IC(0.260 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5|cout[15]~0'
        Info: 22: + IC(0.903 ns) + CELL(0.150 ns) = 11.966 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 3.907 ns ( 32.65 % )
        Info: Total interconnect delay = 8.059 ns ( 67.35 % )
    Info: - Smallest clock skew is -0.028 ns
        Info: + Shortest clock path from clock "Rw[2]" to destination register is 7.214 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 76; CLK Node = 'Rw[2]'
            Info: 2: + IC(1.598 ns) + CELL(0.275 ns) = 2.872 ns; Loc. = LCCOMB_X34_Y25_N20; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~18'
            Info: 3: + IC(0.665 ns) + CELL(0.271 ns) = 3.808 ns; Loc. = LCCOMB_X33_Y25_N0; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~19'
            Info: 4: + IC(1.616 ns) + CELL(0.000 ns) = 5.424 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~19clkctrl'
            Info: 5: + IC(1.370 ns) + CELL(0.420 ns) = 7.214 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst1|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
            Info: Total cell delay = 1.965 ns ( 27.24 % )
            Info: Total interconnect delay = 5.249 ns ( 72.76 % )
        Info: - Longest clock path from clock "Rw[2]" to source register is 7.242 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 76; CLK Node = 'Rw[2]'
            Info: 2: + IC(1.588 ns) + CELL(0.275 ns) = 2.862 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~16'
            Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 3.633 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17'
            Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 5.772 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl'
            Info: 5: + IC(1.320 ns) + CELL(0.150 ns) = 7.242 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
            Info: Total cell delay = 1.699 ns ( 23.46 % )
            Info: Total interconnect delay = 5.543 ns ( 76.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.146 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Rw[1]" has Internal fmax of 37.93 MHz between source register "16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" and destination register "16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" (period= 26.364 ns)
    Info: + Longest register to register delay is 11.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~144'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~145'
        Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~146'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst|Qa[0]~149'
        Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1'
        Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0'
        Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0'
        Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0'
        Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0'
        Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0'
        Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0'
        Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0'
        Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0'
        Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0'
        Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0'
        Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0'
        Info: 21: + IC(0.260 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5|cout[15]~0'
        Info: 22: + IC(0.902 ns) + CELL(0.150 ns) = 11.965 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 3.907 ns ( 32.65 % )
        Info: Total interconnect delay = 8.058 ns ( 67.35 % )
    Info: - Smallest clock skew is -0.268 ns
        Info: + Shortest clock path from clock "Rw[1]" to destination register is 7.169 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 76; CLK Node = 'Rw[1]'
            Info: 2: + IC(1.582 ns) + CELL(0.275 ns) = 2.856 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~22'
            Info: 3: + IC(0.444 ns) + CELL(0.393 ns) = 3.693 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~23'
            Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 5.527 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~23clkctrl'
            Info: 5: + IC(1.367 ns) + CELL(0.275 ns) = 7.169 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst3|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
            Info: Total cell delay = 1.942 ns ( 27.09 % )
            Info: Total interconnect delay = 5.227 ns ( 72.91 % )
        Info: - Longest clock path from clock "Rw[1]" to source register is 7.437 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 76; CLK Node = 'Rw[1]'
            Info: 2: + IC(1.620 ns) + CELL(0.438 ns) = 3.057 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~16'
            Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 3.828 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17'
            Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 5.967 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl'
            Info: 5: + IC(1.320 ns) + CELL(0.150 ns) = 7.437 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
            Info: Total cell delay = 1.862 ns ( 25.04 % )
            Info: Total interconnect delay = 5.575 ns ( 74.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.949 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Rw[0]" has Internal fmax of 37.47 MHz between source register "16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" and destination register "16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" (period= 26.686 ns)
    Info: + Longest register to register delay is 11.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~144'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~145'
        Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~146'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst|Qa[0]~149'
        Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1'
        Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0'
        Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0'
        Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0'
        Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0'
        Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0'
        Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0'
        Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0'
        Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0'
        Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0'
        Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0'
        Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0'
        Info: 21: + IC(0.260 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5|cout[15]~0'
        Info: 22: + IC(0.903 ns) + CELL(0.150 ns) = 11.966 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 3.907 ns ( 32.65 % )
        Info: Total interconnect delay = 8.059 ns ( 67.35 % )
    Info: - Smallest clock skew is -0.379 ns
        Info: + Shortest clock path from clock "Rw[0]" to destination register is 7.292 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 76; CLK Node = 'Rw[0]'
            Info: 2: + IC(1.736 ns) + CELL(0.150 ns) = 2.885 ns; Loc. = LCCOMB_X34_Y25_N28; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~20'
            Info: 3: + IC(0.429 ns) + CELL(0.150 ns) = 3.464 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~21'
            Info: 4: + IC(2.166 ns) + CELL(0.000 ns) = 5.630 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~21clkctrl'
            Info: 5: + IC(1.387 ns) + CELL(0.275 ns) = 7.292 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
            Info: Total cell delay = 1.574 ns ( 21.59 % )
            Info: Total interconnect delay = 5.718 ns ( 78.41 % )
        Info: - Longest clock path from clock "Rw[0]" to source register is 7.671 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 76; CLK Node = 'Rw[0]'
            Info: 2: + IC(1.916 ns) + CELL(0.376 ns) = 3.291 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~16'
            Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 4.062 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17'
            Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 6.201 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl'
            Info: 5: + IC(1.320 ns) + CELL(0.150 ns) = 7.671 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
            Info: Total cell delay = 1.800 ns ( 23.46 % )
            Info: Total interconnect delay = 5.871 ns ( 76.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.998 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "op[1]" has Internal fmax of 38.45 MHz between source register "16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" and destination register "16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" (period= 26.008 ns)
    Info: + Longest register to register delay is 12.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~144'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~145'
        Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~146'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst|Qa[0]~149'
        Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1'
        Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0'
        Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0'
        Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0'
        Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0'
        Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0'
        Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0'
        Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0'
        Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0'
        Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0'
        Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0'
        Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0'
        Info: 21: + IC(0.260 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5|cout[15]~0'
        Info: 22: + IC(1.016 ns) + CELL(0.150 ns) = 12.079 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 3.907 ns ( 32.35 % )
        Info: Total interconnect delay = 8.172 ns ( 67.65 % )
    Info: - Smallest clock skew is 0.017 ns
        Info: + Shortest clock path from clock "op[1]" to destination register is 7.346 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'op[1]'
            Info: 2: + IC(2.451 ns) + CELL(0.438 ns) = 3.721 ns; Loc. = LCCOMB_X33_Y25_N2; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~5'
            Info: 3: + IC(1.963 ns) + CELL(0.000 ns) = 5.684 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl'
            Info: 4: + IC(1.387 ns) + CELL(0.275 ns) = 7.346 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
            Info: Total cell delay = 1.545 ns ( 21.03 % )
            Info: Total interconnect delay = 5.801 ns ( 78.97 % )
        Info: - Longest clock path from clock "op[1]" to source register is 7.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'op[1]'
            Info: 2: + IC(2.450 ns) + CELL(0.438 ns) = 3.720 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17'
            Info: 3: + IC(2.139 ns) + CELL(0.000 ns) = 5.859 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl'
            Info: 4: + IC(1.320 ns) + CELL(0.150 ns) = 7.329 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
            Info: Total cell delay = 1.420 ns ( 19.38 % )
            Info: Total interconnect delay = 5.909 ns ( 80.62 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.942 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q" (data pin = "Ra[3]", clock pin = "Rw[3]") is 13.633 ns
    Info: + Longest pin to register delay is 19.764 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 60; PIN Node = 'Ra[3]'
        Info: 2: + IC(7.063 ns) + CELL(0.437 ns) = 8.332 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~134'
        Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 8.858 ns; Loc. = LCCOMB_X41_Y21_N26; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~135'
        Info: 4: + IC(0.758 ns) + CELL(0.275 ns) = 9.891 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~136'
        Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 10.796 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 2; COMB Node = '16x16_register:inst|Qa[2]~139'
        Info: 6: + IC(1.503 ns) + CELL(0.271 ns) = 12.570 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0'
        Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 12.973 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0'
        Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 13.373 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 13.776 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0'
        Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 14.180 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0'
        Info: 11: + IC(0.258 ns) + CELL(0.150 ns) = 14.588 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0'
        Info: 12: + IC(0.265 ns) + CELL(0.271 ns) = 15.124 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0'
        Info: 13: + IC(0.758 ns) + CELL(0.150 ns) = 16.032 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0'
        Info: 14: + IC(0.258 ns) + CELL(0.271 ns) = 16.561 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0'
        Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 16.968 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0'
        Info: 16: + IC(0.257 ns) + CELL(0.150 ns) = 17.375 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0'
        Info: 17: + IC(0.259 ns) + CELL(0.150 ns) = 17.784 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0'
        Info: 18: + IC(0.254 ns) + CELL(0.150 ns) = 18.188 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0'
        Info: 19: + IC(0.260 ns) + CELL(0.150 ns) = 18.598 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 16; COMB Node = 'mux:inst5|cout[15]~0'
        Info: 20: + IC(1.016 ns) + CELL(0.150 ns) = 19.764 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 4.582 ns ( 23.18 % )
        Info: Total interconnect delay = 15.182 ns ( 76.82 % )
    Info: + Micro setup delay of destination is 0.942 ns
    Info: - Shortest clock path from clock "Rw[3]" to destination register is 7.073 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 76; CLK Node = 'Rw[3]'
        Info: 2: + IC(1.590 ns) + CELL(0.150 ns) = 2.729 ns; Loc. = LCCOMB_X34_Y25_N0; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~4'
        Info: 3: + IC(0.444 ns) + CELL(0.275 ns) = 3.448 ns; Loc. = LCCOMB_X33_Y25_N2; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~5'
        Info: 4: + IC(1.963 ns) + CELL(0.000 ns) = 5.411 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~5clkctrl'
        Info: 5: + IC(1.387 ns) + CELL(0.275 ns) = 7.073 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst8|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 1.689 ns ( 23.88 % )
        Info: Total interconnect delay = 5.384 ns ( 76.12 % )
Info: tco from clock "Rw[0]" to destination pin "overflow" through register "16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q" is 24.001 ns
    Info: + Longest clock path from clock "Rw[0]" to source register is 7.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 76; CLK Node = 'Rw[0]'
        Info: 2: + IC(1.916 ns) + CELL(0.376 ns) = 3.291 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~16'
        Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 4.062 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17'
        Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 6.201 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl'
        Info: 5: + IC(1.320 ns) + CELL(0.150 ns) = 7.671 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: Total cell delay = 1.800 ns ( 23.46 % )
        Info: Total interconnect delay = 5.871 ns ( 76.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 16.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 3; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s0|Positive_Dff:s0|D_latch:p_dff1|Q'
        Info: 2: + IC(1.116 ns) + CELL(0.150 ns) = 1.266 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~144'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.675 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~145'
        Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.206 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = '16x16_register:inst|Qa[0]~146'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.603 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = '16x16_register:inst|Qa[0]~149'
        Info: 6: + IC(0.924 ns) + CELL(0.271 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder0|cout~1'
        Info: 7: + IC(0.258 ns) + CELL(0.419 ns) = 4.475 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0'
        Info: 8: + IC(0.260 ns) + CELL(0.150 ns) = 4.885 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0'
        Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 5.288 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0'
        Info: 11: + IC(0.253 ns) + CELL(0.150 ns) = 6.091 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0'
        Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0'
        Info: 13: + IC(0.258 ns) + CELL(0.150 ns) = 6.903 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0'
        Info: 14: + IC(0.265 ns) + CELL(0.271 ns) = 7.439 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0'
        Info: 15: + IC(0.758 ns) + CELL(0.150 ns) = 8.347 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0'
        Info: 16: + IC(0.258 ns) + CELL(0.271 ns) = 8.876 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 9.283 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0'
        Info: 18: + IC(0.257 ns) + CELL(0.150 ns) = 9.690 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0'
        Info: 19: + IC(0.259 ns) + CELL(0.150 ns) = 10.099 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0'
        Info: 20: + IC(0.254 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0'
        Info: 21: + IC(0.804 ns) + CELL(0.416 ns) = 11.723 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 1; COMB Node = 'ADDSUB16:inst1|overflow'
        Info: 22: + IC(1.809 ns) + CELL(2.798 ns) = 16.330 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'overflow'
        Info: Total cell delay = 6.821 ns ( 41.77 % )
        Info: Total interconnect delay = 9.509 ns ( 58.23 % )
Info: Longest tpd from source pin "Ra[3]" to destination pin "overflow" is 24.015 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 60; PIN Node = 'Ra[3]'
    Info: 2: + IC(7.063 ns) + CELL(0.437 ns) = 8.332 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~134'
    Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 8.858 ns; Loc. = LCCOMB_X41_Y21_N26; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~135'
    Info: 4: + IC(0.758 ns) + CELL(0.275 ns) = 9.891 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = '16x16_register:inst|Qa[2]~136'
    Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 10.796 ns; Loc. = LCCOMB_X41_Y14_N28; Fanout = 2; COMB Node = '16x16_register:inst|Qa[2]~139'
    Info: 6: + IC(1.503 ns) + CELL(0.271 ns) = 12.570 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0'
    Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 12.973 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0'
    Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 13.373 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0'
    Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 13.776 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0'
    Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 14.180 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0'
    Info: 11: + IC(0.258 ns) + CELL(0.150 ns) = 14.588 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0'
    Info: 12: + IC(0.265 ns) + CELL(0.271 ns) = 15.124 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0'
    Info: 13: + IC(0.758 ns) + CELL(0.150 ns) = 16.032 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0'
    Info: 14: + IC(0.258 ns) + CELL(0.271 ns) = 16.561 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0'
    Info: 15: + IC(0.257 ns) + CELL(0.150 ns) = 16.968 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0'
    Info: 16: + IC(0.257 ns) + CELL(0.150 ns) = 17.375 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0'
    Info: 17: + IC(0.259 ns) + CELL(0.150 ns) = 17.784 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0'
    Info: 18: + IC(0.254 ns) + CELL(0.150 ns) = 18.188 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 3; COMB Node = 'ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0'
    Info: 19: + IC(0.804 ns) + CELL(0.416 ns) = 19.408 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 1; COMB Node = 'ADDSUB16:inst1|overflow'
    Info: 20: + IC(1.809 ns) + CELL(2.798 ns) = 24.015 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'overflow'
    Info: Total cell delay = 7.496 ns ( 31.21 % )
    Info: Total interconnect delay = 16.519 ns ( 68.79 % )
Info: th for register "16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q" (data pin = "a[1]", clock pin = "Rw[0]") is 4.458 ns
    Info: + Longest clock path from clock "Rw[0]" to destination register is 7.807 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 76; CLK Node = 'Rw[0]'
        Info: 2: + IC(1.916 ns) + CELL(0.376 ns) = 3.291 ns; Loc. = LCCOMB_X34_Y25_N16; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~16'
        Info: 3: + IC(0.496 ns) + CELL(0.275 ns) = 4.062 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 1; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17'
        Info: 4: + IC(2.139 ns) + CELL(0.000 ns) = 6.201 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = '16x16_register:inst|decode4to16:inst16|Mux15~17clkctrl'
        Info: 5: + IC(1.335 ns) + CELL(0.271 ns) = 7.807 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 1.921 ns ( 24.61 % )
        Info: Total interconnect delay = 5.886 ns ( 75.39 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'a[1]'
        Info: 2: + IC(1.017 ns) + CELL(0.438 ns) = 2.454 ns; Loc. = LCCOMB_X42_Y19_N4; Fanout = 16; COMB Node = 'mux:inst5|cout[1]~15'
        Info: 3: + IC(0.457 ns) + CELL(0.438 ns) = 3.349 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 1; REG Node = '16x16_register:inst|SRAM16:inst2|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff0|Q'
        Info: Total cell delay = 1.875 ns ( 55.99 % )
        Info: Total interconnect delay = 1.474 ns ( 44.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 515 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Fri Apr 17 16:06:48 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:10


