NDSummary.OnToolTipsLoaded("SystemVerilogModule:up_spi_master",{114:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype114\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/9/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/9/2\"><span class=\"SHKeyword\">module</span> up_spi_master #(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">ADDRESS_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">32</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">BUS_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">4</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">WORD_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"3/5/4/6\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:3/5/4/6\"><span class=\"SHNumber\">4</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:4/2/5/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\">CLOCK_SPEED</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:4/4/5/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"4/5/5/6\" data-NarrowGridArea=\"5/4/6/5\" style=\"grid-area:4/5/5/6\"><span class=\"SHNumber\">100000000</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:5/2/6/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\">SELECT_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:5/4/6/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"5/5/6/6\" data-NarrowGridArea=\"6/4/7/5\" style=\"grid-area:5/5/6/6\"><span class=\"SHNumber\">16</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"6/2/7/3\" data-NarrowGridArea=\"7/1/8/2\" style=\"grid-area:6/2/7/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:6/3/7/4\">DEFAULT_RATE_DIV</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"6/4/7/5\" data-NarrowGridArea=\"7/3/8/4\" style=\"grid-area:6/4/7/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"6/5/7/6\" data-NarrowGridArea=\"7/4/8/5\" style=\"grid-area:6/5/7/6\"><span class=\"SHNumber\">0</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"7/2/8/3\" data-NarrowGridArea=\"8/1/9/2\" style=\"grid-area:7/2/8/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"7/3/8/4\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:7/3/8/4\">DEFAULT_CPOL</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"8/3/9/4\" style=\"grid-area:7/4/8/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"7/5/8/6\" data-NarrowGridArea=\"8/4/9/5\" style=\"grid-area:7/5/8/6\"><span class=\"SHNumber\">0</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"8/2/9/3\" data-NarrowGridArea=\"9/1/10/2\" style=\"grid-area:8/2/9/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"8/3/9/4\" data-NarrowGridArea=\"9/2/10/3\" style=\"grid-area:8/3/9/4\">DEFAULT_CPHA</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"8/4/9/5\" data-NarrowGridArea=\"9/3/10/4\" style=\"grid-area:8/4/9/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"8/5/9/6\" data-NarrowGridArea=\"9/4/10/5\" style=\"grid-area:8/5/9/6\"><span class=\"SHNumber\">0</span></div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"8/6/9/7\" data-NarrowGridArea=\"10/1/11/6\" style=\"grid-area:8/6/9/7\">) ( <span class=\"SHKeyword\">input wire</span> clk, <span class=\"SHKeyword\">input wire</span> rstn, <span class=\"SHKeyword\">input wire</span> up_rreq, <span class=\"SHKeyword\">output wire</span> up_rack, <span class=\"SHKeyword\">input wire</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class=\"SHNumber\">2</span>)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] up_raddr, <span class=\"SHKeyword\">output wire</span> [(BUS_WIDTH*<span class=\"SHNumber\">8</span>)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] up_rdata, <span class=\"SHKeyword\">input wire</span> up_wreq, <span class=\"SHKeyword\">output wire</span> up_wack, <span class=\"SHKeyword\">input wire</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class=\"SHNumber\">2</span>)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] up_waddr, <span class=\"SHKeyword\">input wire</span> [(BUS_WIDTH*<span class=\"SHNumber\">8</span>)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] up_wdata, <span class=\"SHKeyword\">output wire</span> irq, <span class=\"SHKeyword\">output wire</span> sclk, <span class=\"SHKeyword\">output wire</span> mosi, <span class=\"SHKeyword\">input wire</span> miso, <span class=\"SHKeyword\">output wire</span> [SELECT_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] ss_n )</div></div></div></div><div class=\"TTSummary\">SPI Master core with axis input/output data. Read/Write is size of BUS_WIDTH bytes. Write activates core for read.</div></div>",135:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype135\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> DIVISOR = BUS_WIDTH/<span class=\"SHNumber\">2</span></div></div><div class=\"TTSummary\">Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).</div></div>",136:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype136\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> REG_SIZE = <span class=\"SHNumber\">8</span></div></div><div class=\"TTSummary\">Number of bits for the register address</div></div>",137:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">Core has 7 registers at the offsets that follow when at a full 32 bit bus width, Internal address is OFFSET &gt;&gt; BUS_WIDTH/2 (32bit would be h4 &gt;&gt; 2 = 1 for internal address).</div></div>",48:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype48\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> RX_DATA_REG = <span class=\"SHNumber\">8\'h0</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for RX DATA OUTPUT</div></div>",171:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype171\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> TX_DATA_REG = <span class=\"SHNumber\">8\'h4</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to write the TX DATA INPUT.</div></div>",140:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype140\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> STATUS_REG = <span class=\"SHNumber\">8\'h8</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to read the status bits.</div></div>",149:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype149\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> CONTROL_REG = <span class=\"SHNumber\">8\'hC</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to set the control bits.</div></div>",158:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype158\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> RESERVED = <span class=\"SHNumber\">8\'h10</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset that is not used.</div></div>",159:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype159\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SLAVE_SELECT_REG = <span class=\"SHNumber\">8\'h14</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to set the slave select value</div></div>",160:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype160\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> EOP_VALUE_REG = <span class=\"SHNumber\">8\'h18</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to set the end of packet match value</div></div>",161:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype161\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> CONTROL_EXT_REG = <span class=\"SHNumber\">8\'h1C</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for control register extensions</div></div>"});