From a2fe5b2b4233a005fd5d8cbd92fc91a73f98f495 Mon Sep 17 00:00:00 2001
From: Richard Hu <richard.hu@technexion.com>
Date: Fri, 11 Feb 2022 15:49:36 +0800
Subject: [PATCH] arm64: dts: imx8mm-evk: add support for TechNexion Vizionlink
 with TEVI-OV5640

---
 arch/arm64/boot/dts/freescale/Makefile        |   3 +-
 ...imx8mp-evk-vizionlink-tevi-ov5640-csi1.dts | 100 +++++++++++++++
 ...imx8mp-evk-vizionlink-tevi-ov5640-csi2.dts | 118 ++++++++++++++++++
 3 files changed, 220 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-evk-vizionlink-tevi-ov5640-csi1.dts
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-evk-vizionlink-tevi-ov5640-csi2.dts

diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index e686fba37072..737ae9af9d63 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -108,7 +108,8 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb imx8mp-evk-rm67191.dtb imx8mp-evk-it626
 			  imx8mp-evk-tevi-ov5640-csi1.dtb imx8mp-evk-tevi-ov5640-csi2.dtb \
 			  imx8mp-evk-tevi-ar0521-csi1.dtb imx8mp-evk-tevi-ar0521-csi2.dtb \
 			  imx8mp-evk-tevi-ar0144-csi1.dtb imx8mp-evk-tevi-ar0144-csi2.dtb \
-			  imx8mp-evk-tevi-ar0234-csi1.dtb imx8mp-evk-tevi-ar0234-csi2.dtb
+			  imx8mp-evk-tevi-ar0234-csi1.dtb imx8mp-evk-tevi-ar0234-csi2.dtb \
+			  imx8mp-evk-vizionlink-tevi-ov5640-csi1.dtb imx8mp-evk-vizionlink-tevi-ov5640-csi2.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mq-evk.dtb imx8mq-evk-rpmsg.dtb imx8mp-ab2.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-ddr4-evk.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk-ndm.dtb
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-vizionlink-tevi-ov5640-csi1.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-vizionlink-tevi-ov5640-csi1.dts
new file mode 100644
index 000000000000..275920ef3c00
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-vizionlink-tevi-ov5640-csi1.dts
@@ -0,0 +1,100 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 Technexion Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "imx8mp-evk.dts"
+
+&i2c2 {
+	clock-frequency = <400000>;
+	/delete-node/ ov5640_mipi@3c;
+
+	vizionlink@30 {
+		compatible = "tn,vizionlink";
+		reg = <0x30>;
+		pinctrl-0 = <&pinctrl_csi0_pwn>;
+		pdb-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
+		ser_alias_id = <0x1b>;
+		//i2c addr alias map "gpio extender, eeprom , sensor"
+		i2c_addr_alias_map_local = <0x25 0x54 0x3c>;
+		i2c_addr_alias_map_remote = <0x25 0x54 0x3c>;
+		//deserializer output csi lanes 1~4. default 4
+		des_csi_lanes = <4>;
+		//1: Enable 0: Disable continuous clock. default 0
+		des_csi_continuous_clock = <0>;
+		//serializer input csi lanes 1~4. default 4
+		ser_csi_lanes = <2>;
+		//1: Enable 0: Disable continuous clock. default 0
+		ser_csi_continuous_clock = <0>;
+		status = "okay";
+		i2c_dev_list {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vizionlink_pca9554_a25_0: vizionlink_pca9554@25 {
+				compatible = "nxp,pca9554";
+				reg = <0x25>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				status = "okay";
+			};
+			ov5640_otp_0: eeprom@54 {
+				compatible = "atmel,24c1024";
+				pagesize = <128>;
+				reg = <0x54>;
+				//read-only;
+			};
+			vizionlink_tevi_ov5640_0: vizionlink_ov5640_mipi@3c {
+				compatible = "ovti,ov5640";
+				reg = <0x3c>;
+				clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO1>;
+				clock-names = "xclk";
+				assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO1>;
+				assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+				assigned-clock-rates = <24000000>;
+				csi_id = <0>;
+				powerdown-gpios = <&vizionlink_pca9554_a25_0 2 GPIO_ACTIVE_HIGH>;
+				reset-gpios = <&vizionlink_pca9554_a25_0 4 GPIO_ACTIVE_LOW>;
+				mclk = <24000000>;
+				mclk_source = <0>;
+				mipi_csi;
+				nvmem = <&ov5640_otp_0>;
+				nvmem-names = "calib-data";
+				status = "okay";
+				port {
+					ov5640_mipi_0_ep: endpoint {
+						remote-endpoint = <&mipi_csi0_ep>;
+						data-lanes = <1 2>;
+						clock-lanes = <0>;
+					};
+				};
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	port@0 {
+		reg = <0>;
+		mipi_csi0_ep: endpoint {
+			remote-endpoint = <&ov5640_mipi_0_ep>;
+			data-lanes = <4>;
+			csis-hs-settle = <13>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+		};
+	};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-vizionlink-tevi-ov5640-csi2.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-vizionlink-tevi-ov5640-csi2.dts
new file mode 100644
index 000000000000..d2c343c8f508
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-vizionlink-tevi-ov5640-csi2.dts
@@ -0,0 +1,118 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 Technexion Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "imx8mp-evk.dts"
+
+&i2c2 {
+	ov5640_0: ov5640_mipi@3c {
+		status = "disabled";
+	};
+};
+
+&i2c3 {
+	clock-frequency = <400000>;
+	/delete-node/ ov5640_mipi@3c;
+
+	vizionlink@30 {
+		compatible = "tn,vizionlink";
+		reg = <0x30>;
+		pinctrl-0 = <&pinctrl_csi0_pwn>;
+		pdb-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
+		ser_alias_id = <0x1b>;
+	        //i2c addr alias map "gpio extender, eeprom , sensor"
+		i2c_addr_alias_map_local = <0x25 0x54 0x3c>;
+		i2c_addr_alias_map_remote = <0x25 0x54 0x3c>;
+	        //deserializer output csi lanes 1~4. default 4
+		des_csi_lanes = <4>;
+	        //1: Enable 0: Disable continuous clock. default 0
+		des_csi_continuous_clock = <0>;
+	        //serializer input csi lanes 1~4. default 4
+		ser_csi_lanes = <2>;
+	        //1: Enable 0: Disable continuous clock. default 0
+		ser_csi_continuous_clock = <0>;
+	        status = "okay";
+	        i2c_dev_list {
+			#address-cells = <1>;
+			#size-cells = <0>;
+		        vizionlink_pca9554_a25_1: vizionlink_pca9554@25 {
+				compatible = "nxp,pca9554";
+				reg = <0x25>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				status = "okay";
+			};
+		        ov5640_otp_1: eeprom@54 {
+				compatible = "atmel,24c1024";
+				pagesize = <128>;
+				reg = <0x54>;
+				//read-only;
+			};
+		        vizionlink_tevi_ov5640_1: vizionlink_ov5640_mipi@3c {
+				compatible = "ovti,ov5640";
+				reg = <0x3c>;
+				clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO1>;
+				clock-names = "xclk";
+				assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO1>;
+				assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+				assigned-clock-rates = <24000000>;
+				csi_id = <0>;
+				powerdown-gpios = <&vizionlink_pca9554_a25_1 2 GPIO_ACTIVE_HIGH>;
+				reset-gpios = <&vizionlink_pca9554_a25_1 4 GPIO_ACTIVE_LOW>;
+				mclk = <24000000>;
+				mclk_source = <0>;
+				mipi_csi;
+				nvmem = <&ov5640_otp_1>;
+				nvmem-names = "calib-data";
+				status = "okay";
+			port {
+					ov5640_mipi_1_ep: endpoint {
+						remote-endpoint = <&mipi_csi1_ep>;
+						data-lanes = <1 2>;
+						clock-lanes = <0>;
+					};
+				};
+			};
+		};
+	};
+};
+
+&isi_0 {
+	status = "disabled";
+};
+
+&isi_1 {
+	status = "okay";
+};
+
+&mipi_csi_0 {
+	status = "disabled";
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	port@1 {
+		reg = <1>;
+		mipi_csi1_ep: endpoint {
+			remote-endpoint = <&ov5640_mipi_1_ep>;
+			data-lanes = <4>;
+			csis-hs-settle = <13>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+		};
+	};
+};
\ No newline at end of file
-- 
2.25.1

