%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta> <reloc>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
idloc IDLOC 5 8000 8000 4 2 1
reset_vec CODE 0 0 0 3 2 1
end_init CODE 0 37 37 2 2 1
config CONFIG 4 8007 8007 5 2 1
$dist/default/debug\IR_18857.X.debug.o
cinit CODE 0 39 39 14 2 1
idloc IDLOC 5 8000 8000 4 2 1
text1 CODE 0 1F2 1F2 10 2 1
text2 CODE 0 1DD 1DD 15 2 1
text3 CODE 0 226 226 6 2 1
text4 CODE 0 218 218 8 2 1
text5 CODE 0 148 148 2A 2 1
text6 CODE 0 20F 20F 9 2 1
text7 CODE 0 9D 9D 45 2 1
text8 CODE 0 22C 22C 6 2 1
text9 CODE 0 232 232 6 2 1
text10 CODE 0 238 238 6 2 1
text11 CODE 0 23E 23E 6 2 1
text12 CODE 0 244 244 6 2 1
text14 CODE 0 E2 E2 39 2 1
text15 CODE 0 4D 4D 50 2 1
text16 CODE 0 24A 24A 6 2 1
text17 CODE 0 202 202 D 2 1
text18 CODE 0 279 279 1 2 1
text19 CODE 0 11B 11B 2D 2 1
text20 CODE 0 172 172 22 2 1
text21 CODE 0 26E 26E 4 2 1
text22 CODE 0 27A 27A 1 2 1
text23 CODE 0 272 272 4 2 1
text24 CODE 0 194 194 19 2 1
nvBANK0 BANK0 1 43 43 D 1 1
maintext CODE 0 1C5 1C5 18 2 1
cstackCOMMON COMMON 1 78 78 3 1 1
cstackBANK0 BANK0 1 50 50 3 1 1
stringtext1 STRCODE 0 1AD 1AD 18 2 1
stringtext2 STRCODE 0 250 250 5 2 1
stringtext3 STRCODE 0 255 255 5 2 1
stringtext4 STRCODE 0 25A 25A 5 2 1
stringtext5 STRCODE 0 25F 25F 5 2 1
stringtext6 STRCODE 0 264 264 5 2 1
stringtext7 STRCODE 0 269 269 5 2 1
stringtext8 STRCODE 0 276 276 3 2 1
intentry CODE 0 4 4 33 2 1
bssBANK0 BANK0 1 20 20 23 1 1
clrtext CODE 0 220 220 6 2 1
bssCOMMON COMMON 1 70 70 8 1 1
config CONFIG 4 8007 8007 5 2 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 53-6F 1
RAM A0-EF 1
RAM 120-16F 1
RAM 1A0-1EF 1
RAM 220-26F 1
RAM 2A0-2EF 1
RAM 320-36F 1
RAM 3A0-3EF 1
RAM 420-46F 1
RAM 4A0-4EF 1
RAM 520-56F 1
RAM 5A0-5EF 1
RAM 620-66F 1
RAM 6A0-6EF 1
RAM 720-76F 1
RAM 7A0-7EF 1
RAM 820-86F 1
RAM 8A0-8EF 1
RAM 920-96F 1
RAM 9A0-9EF 1
RAM A20-A6F 1
RAM AA0-AEF 1
RAM B20-B6F 1
RAM BA0-BEF 1
RAM C20-C6F 1
RAM CA0-CEF 1
RAM D20-D6F 1
RAM DA0-DEF 1
RAM E20-E6F 1
RAM EA0-EEF 1
RAM F20-F6F 1
RAM FA0-FEF 1
RAM 1020-106F 1
RAM 10A0-10EF 1
RAM 1120-116F 1
RAM 11A0-11EF 1
RAM 1220-126F 1
RAM 12A0-12EF 1
RAM 1320-136F 1
RAM 13A0-13EF 1
RAM 1420-146F 1
RAM 14A0-14EF 1
RAM 1520-156F 1
RAM 15A0-15EF 1
RAM 1620-166F 1
RAM 16A0-16EF 1
RAM 1720-176F 1
RAM 17A0-17EF 1
RAM 1820-186F 1
RAM 18A0-18EF 1
RAM 1920-196F 1
BANK0 53-6F 1
BANK1 A0-EF 1
BANK2 120-16F 1
BANK3 1A0-1EF 1
BANK4 220-26F 1
BANK5 2A0-2EF 1
BANK6 320-36F 1
BANK7 3A0-3EF 1
BANK8 420-46F 1
BANK9 4A0-4EF 1
CONST 3-3 2
CONST 27B-7FFF 2
ENTRY 3-3 2
ENTRY 27B-7FFF 2
SFR10 500-51F 1
SFR11 580-59F 1
SFR12 600-61F 1
SFR13 680-69F 1
SFR14 700-71F 1
SFR15 780-79F 1
SFR16 800-81F 1
SFR17 880-89F 1
SFR18 900-91F 1
SFR19 980-99F 1
SFR20 A00-A1F 1
SFR21 A80-A9F 1
SFR22 B00-B1F 1
SFR23 B80-B9F 1
SFR24 C00-C1F 1
SFR25 C80-C9F 1
SFR26 D00-D1F 1
SFR27 D80-D9F 1
SFR28 E00-E1F 1
SFR29 E80-E9F 1
SFR30 F00-F1F 1
SFR31 F80-F9F 1
SFR32 1000-101F 1
SFR33 1080-109F 1
SFR34 1100-111F 1
SFR35 1180-119F 1
SFR36 1200-121F 1
SFR37 1280-129F 1
SFR38 1300-131F 1
SFR39 1380-139F 1
SFR40 1400-141F 1
SFR41 1480-149F 1
SFR42 1500-151F 1
SFR43 1580-159F 1
SFR44 1600-161F 1
SFR45 1680-169F 1
SFR46 1700-171F 1
SFR47 1780-179F 1
SFR48 1800-181F 1
SFR49 1880-189F 1
SFR50 1900-191F 1
SFR51 1980-19EF 1
SFR52 1A00-1A6F 1
SFR53 1A80-1AEF 1
SFR54 1B00-1B6F 1
SFR55 1B80-1BEF 1
SFR56 1C00-1C6F 1
SFR57 1C80-1CEF 1
SFR58 1D00-1D6F 1
SFR59 1D80-1DEF 1
SFR60 1E00-1E6F 1
SFR61 1E80-1EEF 1
SFR62 1F00-1F6F 1
SFR63 1F80-1FEF 1
CODE 3-3 2
CODE 27B-7FFF 2
SFR0 0-1F 1
SFR1 80-9F 1
SFR2 100-11F 1
SFR3 180-19F 1
SFR4 200-21F 1
SFR5 280-29F 1
SFR6 300-31F 1
SFR7 380-39F 1
SFR8 400-41F 1
SFR9 480-49F 1
BANK10 520-56F 1
BANK11 5A0-5EF 1
BANK12 620-66F 1
BANK13 6A0-6EF 1
BANK14 720-76F 1
BANK15 7A0-7EF 1
BANK16 820-86F 1
BANK17 8A0-8EF 1
BANK18 920-96F 1
BANK19 9A0-9EF 1
BANK20 A20-A6F 1
BANK21 AA0-AEF 1
BANK22 B20-B6F 1
BANK23 BA0-BEF 1
BANK24 C20-C6F 1
BANK25 CA0-CEF 1
BANK26 D20-D6F 1
BANK27 DA0-DEF 1
BANK28 E20-E6F 1
BANK29 EA0-EEF 1
BANK30 F20-F6F 1
BANK31 FA0-FEF 1
BANK32 1020-106F 1
BANK33 10A0-10EF 1
BANK34 1120-116F 1
BANK35 11A0-11EF 1
BANK36 1220-126F 1
BANK37 12A0-12EF 1
BANK38 1320-136F 1
BANK39 13A0-13EF 1
BANK40 1420-146F 1
BANK41 14A0-14EF 1
BANK42 1520-156F 1
BANK43 15A0-15EF 1
BANK44 1620-166F 1
BANK45 16A0-16EF 1
BANK46 1720-176F 1
BANK47 17A0-17EF 1
BANK48 1820-186F 1
BANK49 18A0-18EF 1
BANK50 1920-196F 1
BIGRAM 2000-2FEF 1
COMMON 7B-7D 1
EEDATA F000-F0FF 2
STRCODE 3-3 2
STRCODE 27B-7FFF 2
STRING 3-3 2
STRING 27B-7FFF 2
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/debug\IR_18857.X.debug.o
39 cinit CODE >7672:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
39 cinit CODE >7675:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
39 cinit CODE >7750:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
3A cinit CODE >7751:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
3B cinit CODE >7752:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
3C cinit CODE >7753:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
3D cinit CODE >7754:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
3E cinit CODE >7755:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
41 cinit CODE >7759:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
42 cinit CODE >7760:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
43 cinit CODE >7761:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
44 cinit CODE >7762:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
45 cinit CODE >7763:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
46 cinit CODE >7764:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
49 cinit CODE >7770:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
49 cinit CODE >7772:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
4A cinit CODE >7773:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
4B cinit CODE >7774:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
4 intentry CODE >52:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
6 intentry CODE >55:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
F intentry CODE >57:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
12 intentry CODE >58:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
13 intentry CODE >59:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
17 intentry CODE >61:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
1F intentry CODE >63:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
25 intentry CODE >64:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
26 intentry CODE >65:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
2E intentry CODE >67:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
34 intentry CODE >68:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
35 intentry CODE >77:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
35 intentry CODE >78:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/interrupt_manager.c
194 text24 CODE >240:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
194 text24 CODE >242:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
1A1 text24 CODE >243:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
1A3 text24 CODE >243:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
1A7 text24 CODE >245:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
1A8 text24 CODE >247:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
1AC text24 CODE >248:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
272 text23 CODE >260:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
272 text23 CODE >261:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
275 text23 CODE >262:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
27A text22 CODE >250:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
26E text21 CODE >252:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
26E text21 CODE >255:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
270 text21 CODE >256:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
271 text21 CODE >258:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
172 text20 CODE >197:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
172 text20 CODE >201:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
175 text20 CODE >201:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
179 text20 CODE >203:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
184 text20 CODE >204:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
186 text20 CODE >204:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
18A text20 CODE >206:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
18B text20 CODE >208:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
190 text20 CODE >209:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
191 text20 CODE >210:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
191 text20 CODE >212:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
193 text20 CODE >214:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
11B text19 CODE >91:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
11B text19 CODE >95:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
124 text19 CODE >98:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
128 text19 CODE >99:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
129 text19 CODE >100:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
12F text19 CODE >102:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
131 text19 CODE >104:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
136 text19 CODE >105:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
13F text19 CODE >105:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
143 text19 CODE >105:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
147 text19 CODE >109:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
279 text18 CODE >146:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
279 text18 CODE >149:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
202 text17 CODE >132:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
202 text17 CODE >136:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
209 text17 CODE >138:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
20E text17 CODE >140:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
24A text16 CODE >121:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
24A text16 CODE >124:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
24C text16 CODE >127:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
24F text16 CODE >130:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
4D text15 CODE >11:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
4D text15 CODE >13:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
52 text15 CODE >14:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
57 text15 CODE >16:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
59 text15 CODE >16:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
5D text15 CODE >18:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
69 text15 CODE >51:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
70 text15 CODE >53:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
7C text15 CODE >55:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
7E text15 CODE >56:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
7F text15 CODE >57:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
8B text15 CODE >59:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
8F text15 CODE >68:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
94 text15 CODE >70:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
95 text15 CODE >72:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
9B text15 CODE >74:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
9C text15 CODE >82:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
E2 text14 CODE >216:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
E2 text14 CODE >219:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
E7 text14 CODE >221:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
EC text14 CODE >222:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
F1 text14 CODE >223:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
F7 text14 CODE >226:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
FC text14 CODE >227:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
101 text14 CODE >228:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
107 text14 CODE >231:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
110 text14 CODE >232:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
116 text14 CODE >233:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
117 text14 CODE >234:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
11A text14 CODE >238:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
244 text12 CODE >272:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
244 text12 CODE >273:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
249 text12 CODE >274:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
23E text11 CODE >264:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
23E text11 CODE >265:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
243 text11 CODE >266:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
238 text10 CODE >268:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
238 text10 CODE >269:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
23D text10 CODE >270:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
232 text9 CODE >280:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
232 text9 CODE >281:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
237 text9 CODE >282:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
22C text8 CODE >276:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
22C text8 CODE >277:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
231 text8 CODE >278:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
9D text7 CODE >88:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
9D text7 CODE >91:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
9F text7 CODE >92:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
A7 text7 CODE >93:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
A9 text7 CODE >94:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
B1 text7 CODE >98:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
B4 text7 CODE >101:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
B6 text7 CODE >104:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
B8 text7 CODE >107:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
BA text7 CODE >110:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
BC text7 CODE >113:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
C4 text7 CODE >114:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
CC text7 CODE >115:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
D4 text7 CODE >117:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
D6 text7 CODE >120:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
D7 text7 CODE >121:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
D8 text7 CODE >122:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
DC text7 CODE >124:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
DD text7 CODE >125:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
DE text7 CODE >126:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
DF text7 CODE >129:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
E1 text7 CODE >130:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/eusart.c
20F text6 CODE >59:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
20F text6 CODE >62:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
212 text6 CODE >64:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
213 text6 CODE >66:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
214 text6 CODE >68:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
216 text6 CODE >70:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
217 text6 CODE >71:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
148 text5 CODE >55:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
148 text5 CODE >60:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
14A text5 CODE >61:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
14B text5 CODE >62:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
14C text5 CODE >67:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
14E text5 CODE >68:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
150 text5 CODE >69:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
152 text5 CODE >74:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
155 text5 CODE >75:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
157 text5 CODE >76:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
159 text5 CODE >81:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
15A text5 CODE >82:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
15C text5 CODE >83:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
15D text5 CODE >84:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
15E text5 CODE >89:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
15F text5 CODE >90:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
160 text5 CODE >91:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
161 text5 CODE >96:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
163 text5 CODE >97:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
165 text5 CODE >98:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
167 text5 CODE >103:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
169 text5 CODE >104:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
16B text5 CODE >105:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
16D text5 CODE >106:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
16E text5 CODE >115:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
171 text5 CODE >116:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/pin_manager.c
218 text4 CODE >73:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
218 text4 CODE >76:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
21A text4 CODE >78:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
21B text4 CODE >80:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
21C text4 CODE >82:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
21D text4 CODE >84:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
21E text4 CODE >86:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
21F text4 CODE >87:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
226 text3 CODE >142:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
226 text3 CODE >143:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
22B text3 CODE >144:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1DD text2 CODE >61:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1DD text2 CODE >66:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1E0 text2 CODE >69:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1E2 text2 CODE >72:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1E3 text2 CODE >75:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1E5 text2 CODE >78:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1E6 text2 CODE >81:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1EE text2 CODE >84:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1F1 text2 CODE >85:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/tmr0.c
1F2 text1 CODE >50:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
1F2 text1 CODE >52:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
1F5 text1 CODE >53:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
1F8 text1 CODE >54:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
1FB text1 CODE >55:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
1FE text1 CODE >56:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
201 text1 CODE >57:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\mcc_generated_files/mcc.c
1C5 maintext CODE >110:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
1C5 maintext CODE >113:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
1C8 maintext CODE >116:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
1C9 maintext CODE >119:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
1CA maintext CODE >121:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
1D2 maintext CODE >122:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
1DA maintext CODE >124:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
1DA maintext CODE >127:C:\Users\ELEICS-4\MPLABXProjects\IR_18857.X\main.c
220 clrtext CODE >7739:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
220 clrtext CODE >7740:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
221 clrtext CODE >7741:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
221 clrtext CODE >7742:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
222 clrtext CODE >7743:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
223 clrtext CODE >7744:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
224 clrtext CODE >7745:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
225 clrtext CODE >7746:C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
___latbits 4 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__Hspace_0 27B 0 ABS 0 - -
__Hspace_1 7B 0 ABS 0 - -
__Hspace_2 0 0 ABS 0 - -
__Hspace_3 0 0 ABS 0 - -
__Hspace_4 10013 0 ABS 0 - -
__Heeprom_data 0 0 EEDATA 3 eeprom_data -
_PMD_Initialize 430 0 CODE 0 text4 dist/default/debug\IR_18857.X.debug.o
_tt 3F 0 BANK0 1 bssBANK0 dist/default/debug\IR_18857.X.debug.o
Tmr1_intt@i 79 0 COMMON 1 cstackCOMMON dist/default/debug\IR_18857.X.debug.o
__Hstrings 0 0 ABS 0 strings -
_EUSART_RxDefaultInterruptHandler 49 0 BANK0 1 nvBANK0 dist/default/debug\IR_18857.X.debug.o
_LATA 16 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_LATB 17 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_LATC 18 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_PMD0 796 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_PMD1 797 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_PMD2 798 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_PMD3 799 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_PMD4 79A 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_PMD5 79B 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_WPUA 1F39 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_WPUB 1F44 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_WPUC 1F4F 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_WPUE 1F65 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
___sp 0 0 STACK 2 stack C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
_main 38A 0 CODE 0 maintext dist/default/debug\IR_18857.X.debug.o
btemp 7E 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
start 6E 0 CODE 0 init C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
_TMR0_InterruptHandler 4D 0 BANK0 1 nvBANK0 dist/default/debug\IR_18857.X.debug.o
__HbssCOMMON 0 0 ABS 0 bssCOMMON -
__end_of_TMR0_SetInterruptHandler 458 0 CODE 0 text3 dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_SetFramingErrorHandler 488 0 CODE 0 text11 dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_SetOverrunErrorHandler 47C 0 CODE 0 text10 dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_Initialize 1C4 0 CODE 0 text7 dist/default/debug\IR_18857.X.debug.o
__Hpowerup 0 0 CODE 0 powerup -
__end_of_received_data 13A 0 CODE 0 text15 dist/default/debug\IR_18857.X.debug.o
TMR0_SetInterruptHandler@InterruptHandler 50 0 BANK0 1 cstackBANK0 dist/default/debug\IR_18857.X.debug.o
intlevel0 0 0 ENTRY 0 functab C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
intlevel1 0 0 ENTRY 0 functab C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
intlevel2 0 0 ENTRY 0 functab C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
intlevel3 0 0 ENTRY 0 functab C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
intlevel4 0 0 ENTRY 0 functab C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
intlevel5 0 0 ENTRY 0 functab C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
__LbssCOMMON 0 0 ABS 0 bssCOMMON -
wtemp0 7E 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__Hfunctab 0 0 ENTRY 0 functab -
_RC1STAbits 11D 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_EUSART_DefaultFramingErrorHandler 4F4 0 CODE 0 text22 dist/default/debug\IR_18857.X.debug.o
_EUSART_DefaultOverrunErrorHandler 4DC 0 CODE 0 text21 dist/default/debug\IR_18857.X.debug.o
__end_of_PMD_Initialize 440 0 CODE 0 text4 dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_Transmit_ISR 328 0 CODE 0 text20 dist/default/debug\IR_18857.X.debug.o
__Hclrtext 0 0 ABS 0 clrtext -
_eusartTxBuffer 30 0 BANK0 1 bssBANK0 dist/default/debug\IR_18857.X.debug.o
_ANSELA 1F38 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_ANSELB 1F43 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_ANSELC 1F4E 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TMR0_DefaultInterruptHandler 4F2 0 CODE 0 text18 dist/default/debug\IR_18857.X.debug.o
_RX_index 76 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
__end_of_INTERRUPT_InterruptManager 6E 0 CODE 0 intentry dist/default/debug\IR_18857.X.debug.o
__end_of_Tmr1_intt 290 0 CODE 0 text19 dist/default/debug\IR_18857.X.debug.o
EUSART_SetRxInterruptHandler@interruptHandler 50 0 BANK0 1 cstackBANK0 dist/default/debug\IR_18857.X.debug.o
__Lmaintext 0 0 ABS 0 maintext -
__LnvBANK0 0 0 ABS 0 nvBANK0 -
_INLVLA 1F3C 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_INLVLB 1F47 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_INLVLC 1F52 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_INLVLE 1F68 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
___stackhi 0 0 ABS 0 - C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
___stacklo 0 0 ABS 0 - C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
_Tmr1_intt 236 0 CODE 0 text19 dist/default/debug\IR_18857.X.debug.o
_EUSART_Initialize 13A 0 CODE 0 text7 dist/default/debug\IR_18857.X.debug.o
_PIN_MANAGER_Initialize 290 0 CODE 0 text5 dist/default/debug\IR_18857.X.debug.o
start_initialization 72 0 CODE 0 cinit dist/default/debug\IR_18857.X.debug.o
_ODCONA 1F3A 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_ODCONB 1F45 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_ODCONC 1F50 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_EUSART_SetErrorHandler 488 0 CODE 0 text12 dist/default/debug\IR_18857.X.debug.o
_OSCFRQ 893 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
EUSART_SetOverrunErrorHandler@interruptHandler 50 0 BANK0 1 cstackBANK0 dist/default/debug\IR_18857.X.debug.o
_eusartRxBuffer 28 0 BANK0 1 bssBANK0 dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_DefaultErrorHandler 4EC 0 CODE 0 text23 dist/default/debug\IR_18857.X.debug.o
_EUSART_RxDataHandler 328 0 CODE 0 text24 dist/default/debug\IR_18857.X.debug.o
_RC1REG 119 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_RC1STA 11D 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__end_of_SYSTEM_Initialize 404 0 CODE 0 text1 dist/default/debug\IR_18857.X.debug.o
clear_ram0 440 0 CODE 0 clrtext dist/default/debug\IR_18857.X.debug.o
__pcstackBANK0 50 0 BANK0 1 cstackBANK0 dist/default/debug\IR_18857.X.debug.o
_T0CON0 1E 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_T0CON1 1F 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TX1REG 11A 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TX1STA 11E 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_DefaultFramingErrorHandler 4F6 0 CODE 0 text22 dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_DefaultOverrunErrorHandler 4E4 0 CODE 0 text21 dist/default/debug\IR_18857.X.debug.o
_EUSART_TxDefaultInterruptHandler 4B 0 BANK0 1 nvBANK0 dist/default/debug\IR_18857.X.debug.o
___int_sp 0 0 STACK 2 stack C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
__Hbank0 0 0 ABS 0 bank0 -
__Hbank1 0 0 ABS 0 bank1 -
__Hbank2 0 0 ABS 0 bank2 -
__Hbank3 0 0 ABS 0 bank3 -
__Hbank4 0 0 ABS 0 bank4 -
__Hbank5 0 0 ABS 0 bank5 -
__Hbank6 0 0 ABS 0 bank6 -
__Hbank7 0 0 ABS 0 bank7 -
__Hbank8 0 0 ABS 0 bank8 -
__Hbank9 0 0 ABS 0 bank9 -
__Hcinit 9A 0 CODE 0 cinit -
__Hidloc 10008 0 IDLOC 5 idloc -
__Hsfr10 0 0 ABS 0 sfr10 -
__Hsfr11 0 0 ABS 0 sfr11 -
__Hsfr12 0 0 ABS 0 sfr12 -
__Hsfr13 0 0 ABS 0 sfr13 -
__Hsfr14 0 0 ABS 0 sfr14 -
__Hsfr15 0 0 ABS 0 sfr15 -
__Hsfr16 0 0 ABS 0 sfr16 -
__Hsfr17 0 0 ABS 0 sfr17 -
__Hsfr18 0 0 ABS 0 sfr18 -
__Hsfr19 0 0 ABS 0 sfr19 -
__Hsfr20 0 0 ABS 0 sfr20 -
__Hsfr21 0 0 ABS 0 sfr21 -
__Hsfr22 0 0 ABS 0 sfr22 -
__Hsfr23 0 0 ABS 0 sfr23 -
__Hsfr24 0 0 ABS 0 sfr24 -
__Hsfr25 0 0 ABS 0 sfr25 -
__Hsfr26 0 0 ABS 0 sfr26 -
__Hsfr27 0 0 ABS 0 sfr27 -
__Hsfr28 0 0 ABS 0 sfr28 -
__Hsfr29 0 0 ABS 0 sfr29 -
__Hsfr30 0 0 ABS 0 sfr30 -
__Hsfr31 0 0 ABS 0 sfr31 -
__Hsfr32 0 0 ABS 0 sfr32 -
__Hsfr33 0 0 ABS 0 sfr33 -
__Hsfr34 0 0 ABS 0 sfr34 -
__Hsfr35 0 0 ABS 0 sfr35 -
__Hsfr36 0 0 ABS 0 sfr36 -
__Hsfr37 0 0 ABS 0 sfr37 -
__Hsfr38 0 0 ABS 0 sfr38 -
__Hsfr39 0 0 ABS 0 sfr39 -
__Hsfr40 0 0 ABS 0 sfr40 -
__Hsfr41 0 0 ABS 0 sfr41 -
__Hsfr42 0 0 ABS 0 sfr42 -
__Hsfr43 0 0 ABS 0 sfr43 -
__Hsfr44 0 0 ABS 0 sfr44 -
__Hsfr45 0 0 ABS 0 sfr45 -
__Hsfr46 0 0 ABS 0 sfr46 -
__Hsfr47 0 0 ABS 0 sfr47 -
__Hsfr48 0 0 ABS 0 sfr48 -
__Hsfr49 0 0 ABS 0 sfr49 -
__Hsfr50 0 0 ABS 0 sfr50 -
__Hsfr51 0 0 ABS 0 sfr51 -
__Hsfr52 0 0 ABS 0 sfr52 -
__Hsfr53 0 0 ABS 0 sfr53 -
__Hsfr54 0 0 ABS 0 sfr54 -
__Hsfr55 0 0 ABS 0 sfr55 -
__Hsfr56 0 0 ABS 0 sfr56 -
__Hsfr57 0 0 ABS 0 sfr57 -
__Hsfr58 0 0 ABS 0 sfr58 -
__Hsfr59 0 0 ABS 0 sfr59 -
__Hsfr60 0 0 ABS 0 sfr60 -
__Hsfr61 0 0 ABS 0 sfr61 -
__Hsfr62 0 0 ABS 0 sfr62 -
__Hsfr63 0 0 ABS 0 sfr63 -
__Hstack 0 0 STACK 2 stack -
__Hbank10 0 0 ABS 0 bank10 -
__Hbank11 0 0 ABS 0 bank11 -
__Hbank12 0 0 ABS 0 bank12 -
__Hbank13 0 0 ABS 0 bank13 -
__Hbank14 0 0 ABS 0 bank14 -
__Hbank15 0 0 ABS 0 bank15 -
__Hbank16 0 0 ABS 0 bank16 -
__Hbank17 0 0 ABS 0 bank17 -
__Hbank18 0 0 ABS 0 bank18 -
__Hbank19 0 0 ABS 0 bank19 -
__Hbank20 0 0 ABS 0 bank20 -
__Hbank21 0 0 ABS 0 bank21 -
__Hbank22 0 0 ABS 0 bank22 -
__Hbank23 0 0 ABS 0 bank23 -
__Hbank24 0 0 ABS 0 bank24 -
__Hbank25 0 0 ABS 0 bank25 -
__Hbank26 0 0 ABS 0 bank26 -
__Hbank27 0 0 ABS 0 bank27 -
__Hbank28 0 0 ABS 0 bank28 -
__Hbank29 0 0 ABS 0 bank29 -
__Hbank30 0 0 ABS 0 bank30 -
__Hbank31 0 0 ABS 0 bank31 -
__Hbank32 0 0 ABS 0 bank32 -
__Hbank33 0 0 ABS 0 bank33 -
__Hbank34 0 0 ABS 0 bank34 -
__Hbank35 0 0 ABS 0 bank35 -
__Hbank36 0 0 ABS 0 bank36 -
__Hbank37 0 0 ABS 0 bank37 -
__Hbank38 0 0 ABS 0 bank38 -
__Hbank39 0 0 ABS 0 bank39 -
__Hbank40 0 0 ABS 0 bank40 -
__Hbank41 0 0 ABS 0 bank41 -
__Hbank42 0 0 ABS 0 bank42 -
__Hbank43 0 0 ABS 0 bank43 -
__Hbank44 0 0 ABS 0 bank44 -
__Hbank45 0 0 ABS 0 bank45 -
__Hbank46 0 0 ABS 0 bank46 -
__Hbank47 0 0 ABS 0 bank47 -
__Hbank48 0 0 ABS 0 bank48 -
__Hbank49 0 0 ABS 0 bank49 -
__Hbank50 0 0 ABS 0 bank50 -
__Hbank51 0 0 BANK51 1 bank51 -
__Hbank52 0 0 BANK52 1 bank52 -
__Hbank53 0 0 BANK53 1 bank53 -
__Hbank54 0 0 BANK54 1 bank54 -
__Hbank55 0 0 BANK55 1 bank55 -
__Hbank56 0 0 BANK56 1 bank56 -
__Hbank57 0 0 BANK57 1 bank57 -
__Hbank58 0 0 BANK58 1 bank58 -
__Hbank59 0 0 BANK59 1 bank59 -
__Hbank60 0 0 BANK60 1 bank60 -
__Hbank61 0 0 BANK61 1 bank61 -
__Hbank62 0 0 BANK62 1 bank62 -
__Hbank63 0 0 BANK63 1 bank63 -
__Hbigram 0 0 ABS 0 bigram -
__Hmaintext 0 0 ABS 0 maintext -
_BAUD1CON 11F 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__Hcommon 0 0 ABS 0 common -
__Hconfig 10018 0 CONFIG 4 config -
__Lbank0 0 0 ABS 0 bank0 -
__Lbank1 0 0 ABS 0 bank1 -
__Lbank2 0 0 ABS 0 bank2 -
__Lbank3 0 0 ABS 0 bank3 -
__Lbank4 0 0 ABS 0 bank4 -
__Lbank5 0 0 ABS 0 bank5 -
__Lbank6 0 0 ABS 0 bank6 -
__Lbank7 0 0 ABS 0 bank7 -
__Lbank8 0 0 ABS 0 bank8 -
__Lbank9 0 0 ABS 0 bank9 -
__Lcinit 72 0 CODE 0 cinit -
__Lidloc 0 0 IDLOC 5 idloc -
EUSART_SetErrorHandler@interruptHandler 50 0 BANK0 1 cstackBANK0 dist/default/debug\IR_18857.X.debug.o
__Lsfr10 0 0 ABS 0 sfr10 -
__Lsfr11 0 0 ABS 0 sfr11 -
__Lsfr12 0 0 ABS 0 sfr12 -
__Lsfr13 0 0 ABS 0 sfr13 -
__Lsfr14 0 0 ABS 0 sfr14 -
__Lsfr15 0 0 ABS 0 sfr15 -
__Lsfr16 0 0 ABS 0 sfr16 -
__Lsfr17 0 0 ABS 0 sfr17 -
__Lsfr18 0 0 ABS 0 sfr18 -
__Lsfr19 0 0 ABS 0 sfr19 -
__Lsfr20 0 0 ABS 0 sfr20 -
__Lsfr21 0 0 ABS 0 sfr21 -
__Lsfr22 0 0 ABS 0 sfr22 -
__Lsfr23 0 0 ABS 0 sfr23 -
__Lsfr24 0 0 ABS 0 sfr24 -
__Lsfr25 0 0 ABS 0 sfr25 -
__Lsfr26 0 0 ABS 0 sfr26 -
__Lsfr27 0 0 ABS 0 sfr27 -
__Lsfr28 0 0 ABS 0 sfr28 -
__Lsfr29 0 0 ABS 0 sfr29 -
__Lsfr30 0 0 ABS 0 sfr30 -
__Lsfr31 0 0 ABS 0 sfr31 -
__Lsfr32 0 0 ABS 0 sfr32 -
__Lsfr33 0 0 ABS 0 sfr33 -
__Lsfr34 0 0 ABS 0 sfr34 -
__Lsfr35 0 0 ABS 0 sfr35 -
__Lsfr36 0 0 ABS 0 sfr36 -
__Lsfr37 0 0 ABS 0 sfr37 -
__Lsfr38 0 0 ABS 0 sfr38 -
__Lsfr39 0 0 ABS 0 sfr39 -
__Lsfr40 0 0 ABS 0 sfr40 -
__Lsfr41 0 0 ABS 0 sfr41 -
__Lsfr42 0 0 ABS 0 sfr42 -
__Lsfr43 0 0 ABS 0 sfr43 -
__Lsfr44 0 0 ABS 0 sfr44 -
__Lsfr45 0 0 ABS 0 sfr45 -
__Lsfr46 0 0 ABS 0 sfr46 -
__Lsfr47 0 0 ABS 0 sfr47 -
__Lsfr48 0 0 ABS 0 sfr48 -
__Lsfr49 0 0 ABS 0 sfr49 -
__Lsfr50 0 0 ABS 0 sfr50 -
__Lsfr51 0 0 ABS 0 sfr51 -
__Lsfr52 0 0 ABS 0 sfr52 -
__Lsfr53 0 0 ABS 0 sfr53 -
__Lsfr54 0 0 ABS 0 sfr54 -
__Lsfr55 0 0 ABS 0 sfr55 -
__Lsfr56 0 0 ABS 0 sfr56 -
__Lsfr57 0 0 ABS 0 sfr57 -
__Lsfr58 0 0 ABS 0 sfr58 -
__Lsfr59 0 0 ABS 0 sfr59 -
__Lsfr60 0 0 ABS 0 sfr60 -
__Lsfr61 0 0 ABS 0 sfr61 -
__Lsfr62 0 0 ABS 0 sfr62 -
__Lsfr63 0 0 ABS 0 sfr63 -
__Lstack 0 0 STACK 2 stack -
_INTCONbits B 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__Habs1 0 0 ABS 0 abs1 -
__Hcode 0 0 ABS 0 code -
__Hheap 0 0 HEAP 7 heap -
__Hinit 6E 0 CODE 0 init -
__Hsfr0 0 0 ABS 0 sfr0 -
__Hsfr1 0 0 ABS 0 sfr1 -
__Hsfr2 0 0 ABS 0 sfr2 -
__Hsfr3 0 0 ABS 0 sfr3 -
__Hsfr4 0 0 ABS 0 sfr4 -
__Hsfr5 0 0 ABS 0 sfr5 -
__Hsfr6 0 0 ABS 0 sfr6 -
__Hsfr7 0 0 ABS 0 sfr7 -
__Hsfr8 0 0 ABS 0 sfr8 -
__Hsfr9 0 0 ABS 0 sfr9 -
__Htext 0 0 ABS 0 text -
__Labs1 0 0 ABS 0 abs1 -
__Lcode 0 0 ABS 0 code -
__Lheap 0 0 HEAP 7 heap -
__Linit 6E 0 CODE 0 init -
__Lsfr0 0 0 ABS 0 sfr0 -
__Lsfr1 0 0 ABS 0 sfr1 -
__Lsfr2 0 0 ABS 0 sfr2 -
__Lsfr3 0 0 ABS 0 sfr3 -
__Lsfr4 0 0 ABS 0 sfr4 -
__Lsfr5 0 0 ABS 0 sfr5 -
__Lsfr6 0 0 ABS 0 sfr6 -
__Lsfr7 0 0 ABS 0 sfr7 -
__Lsfr8 0 0 ABS 0 sfr8 -
__Lsfr9 0 0 ABS 0 sfr9 -
__Ltext 0 0 ABS 0 text -
__pstringtext1 35A 0 STRCODE 0 stringtext1 dist/default/debug\IR_18857.X.debug.o
__pstringtext2 4A0 0 STRCODE 0 stringtext2 dist/default/debug\IR_18857.X.debug.o
__pstringtext3 4AA 0 STRCODE 0 stringtext3 dist/default/debug\IR_18857.X.debug.o
__pstringtext4 4B4 0 STRCODE 0 stringtext4 dist/default/debug\IR_18857.X.debug.o
__pstringtext5 4BE 0 STRCODE 0 stringtext5 dist/default/debug\IR_18857.X.debug.o
__pstringtext6 4C8 0 STRCODE 0 stringtext6 dist/default/debug\IR_18857.X.debug.o
__pstringtext7 4D2 0 STRCODE 0 stringtext7 dist/default/debug\IR_18857.X.debug.o
__pstringtext8 4EC 0 STRCODE 0 stringtext8 dist/default/debug\IR_18857.X.debug.o
__pnvBANK0 43 0 BANK0 1 nvBANK0 dist/default/debug\IR_18857.X.debug.o
__LcstackBANK0 0 0 ABS 0 cstackBANK0 -
int$flags 7E 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__HcstackCOMMON 0 0 ABS 0 cstackCOMMON -
__S0 27B 0 ABS 0 - -
__S1 7B 0 ABS 0 - -
__S3 0 0 ABS 0 - -
__end_of_TMR0_DefaultInterruptHandler 4F4 0 CODE 0 text18 dist/default/debug\IR_18857.X.debug.o
_TMR0_CallBack 404 0 CODE 0 text17 dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_Receive_ISR 236 0 CODE 0 text14 dist/default/debug\IR_18857.X.debug.o
_SYSTEM_Initialize 3E4 0 CODE 0 text1 dist/default/debug\IR_18857.X.debug.o
_EUSART_SetTxInterruptHandler 458 0 CODE 0 text8 dist/default/debug\IR_18857.X.debug.o
__HnvBANK0 0 0 ABS 0 nvBANK0 -
__Lintentry 8 0 CODE 0 intentry -
_rx_data 77 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
reset_vec 0 0 CODE 0 reset_vec C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
__LbssBANK0 0 0 ABS 0 bssBANK0 -
__Lstringtext1 0 0 ABS 0 stringtext1 -
__Lstringtext2 0 0 ABS 0 stringtext2 -
__Lstringtext3 0 0 ABS 0 stringtext3 -
__Lstringtext4 0 0 ABS 0 stringtext4 -
__Lstringtext5 0 0 ABS 0 stringtext5 -
__Lstringtext6 0 0 ABS 0 stringtext6 -
__Lstringtext7 0 0 ABS 0 stringtext7 -
__Lstringtext8 0 0 ABS 0 stringtext8 -
_INTERRUPT_InterruptManager 8 0 CODE 0 intentry dist/default/debug\IR_18857.X.debug.o
_PIE0bits 716 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_PIE3bits 719 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
EUSART_SetFramingErrorHandler@interruptHandler 50 0 BANK0 1 cstackBANK0 dist/default/debug\IR_18857.X.debug.o
_TMR0_ISR 494 0 CODE 0 text16 dist/default/debug\IR_18857.X.debug.o
__ptext10 470 0 CODE 0 text10 dist/default/debug\IR_18857.X.debug.o
__ptext11 47C 0 CODE 0 text11 dist/default/debug\IR_18857.X.debug.o
__ptext12 488 0 CODE 0 text12 dist/default/debug\IR_18857.X.debug.o
__ptext14 1C4 0 CODE 0 text14 dist/default/debug\IR_18857.X.debug.o
__ptext15 9A 0 CODE 0 text15 dist/default/debug\IR_18857.X.debug.o
__ptext16 494 0 CODE 0 text16 dist/default/debug\IR_18857.X.debug.o
__ptext17 404 0 CODE 0 text17 dist/default/debug\IR_18857.X.debug.o
__ptext18 4F2 0 CODE 0 text18 dist/default/debug\IR_18857.X.debug.o
__ptext19 236 0 CODE 0 text19 dist/default/debug\IR_18857.X.debug.o
__ptext20 2E4 0 CODE 0 text20 dist/default/debug\IR_18857.X.debug.o
__ptext21 4DC 0 CODE 0 text21 dist/default/debug\IR_18857.X.debug.o
__ptext22 4F4 0 CODE 0 text22 dist/default/debug\IR_18857.X.debug.o
__ptext23 4E4 0 CODE 0 text23 dist/default/debug\IR_18857.X.debug.o
__ptext24 328 0 CODE 0 text24 dist/default/debug\IR_18857.X.debug.o
_EUSART_Receive_ISR 1C4 0 CODE 0 text14 dist/default/debug\IR_18857.X.debug.o
__end_of_PIN_MANAGER_Initialize 2E4 0 CODE 0 text5 dist/default/debug\IR_18857.X.debug.o
__end_of_TMR0_Initialize 3E4 0 CODE 0 text2 dist/default/debug\IR_18857.X.debug.o
__Lbank10 0 0 ABS 0 bank10 -
__Lbank11 0 0 ABS 0 bank11 -
__Lbank12 0 0 ABS 0 bank12 -
__Lbank13 0 0 ABS 0 bank13 -
__Lbank14 0 0 ABS 0 bank14 -
__Lbank15 0 0 ABS 0 bank15 -
__Lbank16 0 0 ABS 0 bank16 -
__Lbank17 0 0 ABS 0 bank17 -
__Lbank18 0 0 ABS 0 bank18 -
__Lbank19 0 0 ABS 0 bank19 -
__Lbank20 0 0 ABS 0 bank20 -
__Lbank21 0 0 ABS 0 bank21 -
__Lbank22 0 0 ABS 0 bank22 -
__Lbank23 0 0 ABS 0 bank23 -
__Lbank24 0 0 ABS 0 bank24 -
__Lbank25 0 0 ABS 0 bank25 -
__Lbank26 0 0 ABS 0 bank26 -
__Lbank27 0 0 ABS 0 bank27 -
__Lbank28 0 0 ABS 0 bank28 -
__Lbank29 0 0 ABS 0 bank29 -
__Lbank30 0 0 ABS 0 bank30 -
__Lbank31 0 0 ABS 0 bank31 -
__Lbank32 0 0 ABS 0 bank32 -
__Lbank33 0 0 ABS 0 bank33 -
__Lbank34 0 0 ABS 0 bank34 -
__Lbank35 0 0 ABS 0 bank35 -
__Lbank36 0 0 ABS 0 bank36 -
__Lbank37 0 0 ABS 0 bank37 -
__Lbank38 0 0 ABS 0 bank38 -
__Lbank39 0 0 ABS 0 bank39 -
__Lbank40 0 0 ABS 0 bank40 -
__Lbank41 0 0 ABS 0 bank41 -
__Lbank42 0 0 ABS 0 bank42 -
__Lbank43 0 0 ABS 0 bank43 -
__Lbank44 0 0 ABS 0 bank44 -
__Lbank45 0 0 ABS 0 bank45 -
__Lbank46 0 0 ABS 0 bank46 -
__Lbank47 0 0 ABS 0 bank47 -
__Lbank48 0 0 ABS 0 bank48 -
__Lbank49 0 0 ABS 0 bank49 -
__Lbank50 0 0 ABS 0 bank50 -
__Lbank51 0 0 BANK51 1 bank51 -
__Lbank52 0 0 BANK52 1 bank52 -
__Lbank53 0 0 BANK53 1 bank53 -
__Lbank54 0 0 BANK54 1 bank54 -
__Lbank55 0 0 BANK55 1 bank55 -
__Lbank56 0 0 BANK56 1 bank56 -
__Lbank57 0 0 BANK57 1 bank57 -
__Lbank58 0 0 BANK58 1 bank58 -
__Lbank59 0 0 BANK59 1 bank59 -
__Lbank60 0 0 BANK60 1 bank60 -
__Lbank61 0 0 BANK61 1 bank61 -
__Lbank62 0 0 BANK62 1 bank62 -
__Lbank63 0 0 BANK63 1 bank63 -
__pmaintext 38A 0 CODE 0 maintext dist/default/debug\IR_18857.X.debug.o
__Lbigram 0 0 ABS 0 bigram -
__end_of_EUSART_SetErrorHandler 494 0 CODE 0 text12 dist/default/debug\IR_18857.X.debug.o
__Lcommon 0 0 ABS 0 common -
__Lconfig 0 0 CONFIG 4 config -
__end_of_TMR0_ISR 4A0 0 CODE 0 text16 dist/default/debug\IR_18857.X.debug.o
_LATAbits 16 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TMR0_SetInterruptHandler 44C 0 CODE 0 text3 dist/default/debug\IR_18857.X.debug.o
_EUSART_FramingErrorHandler 47 0 BANK0 1 nvBANK0 dist/default/debug\IR_18857.X.debug.o
_EUSART_OverrunErrorHandler 45 0 BANK0 1 nvBANK0 dist/default/debug\IR_18857.X.debug.o
_EUSART_SetRxInterruptHandler 464 0 CODE 0 text9 dist/default/debug\IR_18857.X.debug.o
_OSCCON1 88D 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_OSCCON3 88F 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_OSCTUNE 892 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_EUSART_ErrorHandler 43 0 BANK0 1 nvBANK0 dist/default/debug\IR_18857.X.debug.o
__Lspace_0 0 0 ABS 0 - -
__Lspace_1 0 0 ABS 0 - -
__Lspace_2 0 0 ABS 0 - -
__Lspace_3 0 0 ABS 0 - -
__Lspace_4 0 0 ABS 0 - -
__pbssCOMMON 70 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
EUSART_SetTxInterruptHandler@interruptHandler 50 0 BANK0 1 cstackBANK0 dist/default/debug\IR_18857.X.debug.o
__HcstackBANK0 0 0 ABS 0 cstackBANK0 -
_PIR0bits 70C 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_PIR3bits 70F 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__Lend_init 6E 0 CODE 0 end_init -
_EUSART_DefaultErrorHandler 4E4 0 CODE 0 text23 dist/default/debug\IR_18857.X.debug.o
__LcstackCOMMON 0 0 ABS 0 cstackCOMMON -
_EUSART_SetFramingErrorHandler 47C 0 CODE 0 text11 dist/default/debug\IR_18857.X.debug.o
_EUSART_SetOverrunErrorHandler 470 0 CODE 0 text10 dist/default/debug\IR_18857.X.debug.o
end_of_initialization 92 0 CODE 0 cinit dist/default/debug\IR_18857.X.debug.o
_TMR0_Initialize 3BA 0 CODE 0 text2 dist/default/debug\IR_18857.X.debug.o
__Hintentry 6E 0 CODE 0 intentry -
_TX1STAbits 11E 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__Lstrings 0 0 ABS 0 strings -
__Hreset_vec 6 0 CODE 0 reset_vec -
__HbssBANK0 0 0 ABS 0 bssBANK0 -
__end_of_BUtton01 4DC 0 STRCODE 0 stringtext7 dist/default/debug\IR_18857.X.debug.o
__end_of_BUtton02 4C8 0 STRCODE 0 stringtext5 dist/default/debug\IR_18857.X.debug.o
__end_of_BUtton03 4B4 0 STRCODE 0 stringtext3 dist/default/debug\IR_18857.X.debug.o
__end_of_BUtton11 4D2 0 STRCODE 0 stringtext6 dist/default/debug\IR_18857.X.debug.o
__end_of_BUtton22 4BE 0 STRCODE 0 stringtext4 dist/default/debug\IR_18857.X.debug.o
__end_of_BUtton33 4AA 0 STRCODE 0 stringtext2 dist/default/debug\IR_18857.X.debug.o
__ptext1 3E4 0 CODE 0 text1 dist/default/debug\IR_18857.X.debug.o
__ptext2 3BA 0 CODE 0 text2 dist/default/debug\IR_18857.X.debug.o
__ptext3 44C 0 CODE 0 text3 dist/default/debug\IR_18857.X.debug.o
__ptext4 430 0 CODE 0 text4 dist/default/debug\IR_18857.X.debug.o
__ptext5 290 0 CODE 0 text5 dist/default/debug\IR_18857.X.debug.o
__ptext6 41E 0 CODE 0 text6 dist/default/debug\IR_18857.X.debug.o
__ptext7 13A 0 CODE 0 text7 dist/default/debug\IR_18857.X.debug.o
__ptext8 458 0 CODE 0 text8 dist/default/debug\IR_18857.X.debug.o
__ptext9 464 0 CODE 0 text9 dist/default/debug\IR_18857.X.debug.o
_eusartTxBufferRemaining 4F 0 BANK0 1 nvBANK0 dist/default/debug\IR_18857.X.debug.o
__end_of_TMR0_CallBack 41E 0 CODE 0 text17 dist/default/debug\IR_18857.X.debug.o
__Lpowerup 0 0 CODE 0 powerup -
__Leeprom_data 0 0 EEDATA 3 eeprom_data -
__Lreset_vec 0 0 CODE 0 reset_vec -
__Hstringtext1 0 0 ABS 0 stringtext1 -
__Hstringtext2 0 0 ABS 0 stringtext2 -
__Hstringtext3 0 0 ABS 0 stringtext3 -
__Hstringtext4 0 0 ABS 0 stringtext4 -
__Hstringtext5 0 0 ABS 0 stringtext5 -
__Hstringtext6 0 0 ABS 0 stringtext6 -
__Hstringtext7 0 0 ABS 0 stringtext7 -
__Hstringtext8 0 0 ABS 0 stringtext8 -
_eusartRxStatusBuffer 20 0 BANK0 1 bssBANK0 dist/default/debug\IR_18857.X.debug.o
_SLRCONA 1F3B 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_SLRCONB 1F46 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_SLRCONC 1F51 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
___heap_hi 0 0 ABS 0 - C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
___heap_lo 0 0 ABS 0 - C:\Users\ELEICS-4\AppData\Local\Temp\xcAs65k.o
__end_of__initialization 92 0 CODE 0 cinit dist/default/debug\IR_18857.X.debug.o
__Lfunctab 0 0 ENTRY 0 functab -
_received_data 9A 0 CODE 0 text15 dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_SetTxInterruptHandler 464 0 CODE 0 text8 dist/default/debug\IR_18857.X.debug.o
_SP1BRGH 11C 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_SP1BRGL 11B 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_eusartRxCount 70 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
__Lclrtext 0 0 ABS 0 clrtext -
__pcstackCOMMON 78 0 COMMON 1 cstackCOMMON dist/default/debug\IR_18857.X.debug.o
_T0CON0bits 1E 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__Hend_init 72 0 CODE 0 end_init -
__end_of_addr 4F2 0 STRCODE 0 stringtext8 dist/default/debug\IR_18857.X.debug.o
__end_of_main 3BA 0 CODE 0 maintext dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_RxDataHandler 35A 0 CODE 0 text24 dist/default/debug\IR_18857.X.debug.o
_MyBuf 38 0 BANK0 1 bssBANK0 dist/default/debug\IR_18857.X.debug.o
_OSCEN 891 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_Press 75 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
_RXPPS 1ECB 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TMR0H 1D 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TMR0L 1C 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TRISA 11 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TRISB 12 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
_TRISC 13 0 ABS 0 - dist/default/debug\IR_18857.X.debug.o
__Hram 0 0 ABS 0 ram -
__Lram 0 0 ABS 0 ram -
_eusartRxLastError 3E 0 BANK0 1 bssBANK0 dist/default/debug\IR_18857.X.debug.o
__pintentry 8 0 CODE 0 intentry dist/default/debug\IR_18857.X.debug.o
__end_of_OSCILLATOR_Initialize 430 0 CODE 0 text6 dist/default/debug\IR_18857.X.debug.o
__end_of_BUtton 38A 0 STRCODE 0 stringtext1 dist/default/debug\IR_18857.X.debug.o
__initialization 72 0 CODE 0 cinit dist/default/debug\IR_18857.X.debug.o
__pbssBANK0 20 0 BANK0 1 bssBANK0 dist/default/debug\IR_18857.X.debug.o
_EUSART_Transmit_ISR 2E4 0 CODE 0 text20 dist/default/debug\IR_18857.X.debug.o
_eusartRxHead 72 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
_eusartRxTail 71 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
_eusartTxHead 74 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
_eusartTxTail 73 0 COMMON 1 bssCOMMON dist/default/debug\IR_18857.X.debug.o
__end_of_EUSART_SetRxInterruptHandler 470 0 CODE 0 text9 dist/default/debug\IR_18857.X.debug.o
_OSCILLATOR_Initialize 41E 0 CODE 0 text6 dist/default/debug\IR_18857.X.debug.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
- 1 7E 2
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
text18 0 279 4F2 2 2
text21 0 26E 4DC 8 2
maintext 0 1C5 38A 8B 2
stringtext1 0 1AD 35A 18 2
stringtext2 0 250 4A0 1E 2
stringtext8 0 276 4EC 3 2
intentry 0 4 8 1A9 2
reset_vec 0 0 0 3 2
bssBANK0 1 20 20 33 1
bssCOMMON 1 70 70 B 1
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
