<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/simple/base.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>cpu/simple/base.hh</h1><a href="cpu_2simple_2base_8hh.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2011-2012 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span>
<a name="l00004"></a>00004 <span class="comment"> * All rights reserved</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00007"></a>00007 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00008"></a>00008 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00009"></a>00009 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00010"></a>00010 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00011"></a>00011 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00012"></a>00012 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00013"></a>00013 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span>
<a name="l00016"></a>00016 <span class="comment"> * All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00020"></a>00020 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00021"></a>00021 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00022"></a>00022 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00023"></a>00023 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00024"></a>00024 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00025"></a>00025 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00026"></a>00026 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00027"></a>00027 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00030"></a>00030 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00032"></a>00032 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00033"></a>00033 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00035"></a>00035 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00036"></a>00036 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00037"></a>00037 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00038"></a>00038 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00039"></a>00039 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * Authors: Steve Reinhardt</span>
<a name="l00042"></a>00042 <span class="comment"> *          Dave Greene</span>
<a name="l00043"></a>00043 <span class="comment"> *          Nathan Binkert</span>
<a name="l00044"></a>00044 <span class="comment"> */</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="preprocessor">#ifndef __CPU_SIMPLE_BASE_HH__</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define __CPU_SIMPLE_BASE_HH__</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html" title="Declaration of Statistics objects.">base/statistics.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="checker_2cpu_8hh.html">cpu/checker/cpu.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="pc__event_8hh.html">cpu/pc_event.hh</a>&quot;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span>
<a name="l00056"></a>00056 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span>
<a name="l00057"></a>00057 <span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html" title="Declaration of the Packet class.">mem/packet.hh</a>&quot;</span>
<a name="l00058"></a>00058 <span class="preprocessor">#include &quot;<a class="code" href="port_8hh.html" title="Port Object Declaration.">mem/port.hh</a>&quot;</span>
<a name="l00059"></a>00059 <span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html" title="Declaration of a request, the overall memory request consisting of the parts of the...">mem/request.hh</a>&quot;</span>
<a name="l00060"></a>00060 <span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span>
<a name="l00061"></a>00061 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00062"></a>00062 <span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span>
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <span class="comment">// forward declarations</span>
<a name="l00065"></a>00065 <span class="keyword">class </span><a class="code" href="classCheckpoint.html">Checkpoint</a>;
<a name="l00066"></a>00066 <span class="keyword">class </span><a class="code" href="classProcess.html">Process</a>;
<a name="l00067"></a>00067 <span class="keyword">class </span>Processor;
<a name="l00068"></a>00068 <span class="keyword">class </span><a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a>;
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="keyword">namespace </span>TheISA
<a name="l00071"></a>00071 {
<a name="l00072"></a>00072     <span class="keyword">class </span>DTB;
<a name="l00073"></a>00073     <span class="keyword">class </span>ITB;
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 <span class="keyword">namespace </span>Trace {
<a name="l00077"></a>00077     <span class="keyword">class </span>InstRecord;
<a name="l00078"></a>00078 }
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="keyword">struct </span>BaseSimpleCPUParams;
<a name="l00081"></a>00081 <span class="keyword">class </span><a class="code" href="classBPredUnit.html" title="Basically a wrapper class to hold both the branch predictor and the BTB.">BPredUnit</a>;
<a name="l00082"></a>00082 
<a name="l00083"></a><a class="code" href="classBaseSimpleCPU.html">00083</a> <span class="keyword">class </span><a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseCPU.html">BaseCPU</a>, <span class="keyword">public</span> <a class="code" href="classExecContext.html" title="The ExecContext is an abstract base class the provides the interface used by the...">ExecContext</a>
<a name="l00084"></a>00084 {
<a name="l00085"></a>00085   <span class="keyword">protected</span>:
<a name="l00086"></a><a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">00086</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">TheISA::MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a>;
<a name="l00087"></a><a class="code" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">00087</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a9dc38d5e1803de53d6bf5d15e22bad7f">TheISA::FloatReg</a> <a class="code" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a>;
<a name="l00088"></a><a class="code" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">00088</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a320a4070bf0f71a598dac381b6afe14e">TheISA::FloatRegBits</a> <a class="code" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a>;
<a name="l00089"></a><a class="code" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">00089</a>     <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#ae8905fed8514f6c0789c1bd3c5b89015">TheISA::CCReg</a> <a class="code" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a>;
<a name="l00090"></a>00090 
<a name="l00091"></a><a class="code" href="classBaseSimpleCPU.html#a5b535e43e7f2c9459c5d600e91e81ca1">00091</a>     <a class="code" href="classBPredUnit.html" title="Basically a wrapper class to hold both the branch predictor and the BTB.">BPredUnit</a> *<a class="code" href="classBaseSimpleCPU.html#a5b535e43e7f2c9459c5d600e91e81ca1">branchPred</a>;
<a name="l00092"></a>00092 
<a name="l00093"></a>00093   <span class="keyword">protected</span>:
<a name="l00094"></a><a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">00094</a>     <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>;
<a name="l00095"></a>00095 
<a name="l00096"></a><a class="code" href="classBaseSimpleCPU.html#a4b78450067adf34604e4059d614ce18a">00096</a>     <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a4b78450067adf34604e4059d614ce18a">checkPcEventQueue</a>() {
<a name="l00097"></a>00097         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> oldpc, <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ae13a8a60b7d1aa44cb6e1087904934a8">instAddr</a>();
<a name="l00098"></a>00098         <span class="keywordflow">do</span> {
<a name="l00099"></a>00099             oldpc = pc;
<a name="l00100"></a>00100             <a class="code" href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">system</a>-&gt;pcEventQueue.service(<a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>);
<a name="l00101"></a>00101             pc = <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ae13a8a60b7d1aa44cb6e1087904934a8">instAddr</a>();
<a name="l00102"></a>00102         } <span class="keywordflow">while</span> (oldpc != pc);
<a name="l00103"></a>00103     }
<a name="l00104"></a>00104 
<a name="l00105"></a>00105   <span class="keyword">public</span>:
<a name="l00106"></a>00106     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a3ff77fcb015bb29f2f067cb4ca3bb710">wakeup</a>();
<a name="l00107"></a>00107 
<a name="l00108"></a><a class="code" href="classBaseSimpleCPU.html#ad0954d5aff40135d17f99fb797023745">00108</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ad0954d5aff40135d17f99fb797023745">zero_fill_64</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>) {
<a name="l00109"></a>00109       <span class="keyword">static</span> <span class="keywordtype">int</span> warned = 0;
<a name="l00110"></a>00110       <span class="keywordflow">if</span> (!warned) {
<a name="l00111"></a>00111         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a> (<span class="stringliteral">&quot;WH64 is not implemented&quot;</span>);
<a name="l00112"></a>00112         warned = 1;
<a name="l00113"></a>00113       }
<a name="l00114"></a>00114     };
<a name="l00115"></a>00115 
<a name="l00116"></a>00116   <span class="keyword">public</span>:
<a name="l00117"></a>00117     <a class="code" href="classBaseSimpleCPU.html#a6cbe27af7326aeeb9053eb9c1dcfc680">BaseSimpleCPU</a>(BaseSimpleCPUParams *params);
<a name="l00118"></a>00118     <span class="keyword">virtual</span> <a class="code" href="classBaseSimpleCPU.html#a9e4da8c845182af0f6824571a038fb77">~BaseSimpleCPU</a>();
<a name="l00119"></a>00119 
<a name="l00120"></a>00120   <span class="keyword">public</span>:
<a name="l00122"></a><a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d">00122</a>     <a class="code" href="classSimpleThread.html" title="The SimpleThread object provides a combination of the ThreadState object and the...">SimpleThread</a> *<a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>;
<a name="l00123"></a>00123 
<a name="l00127"></a><a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d">00127</a>     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>;
<a name="l00128"></a>00128 
<a name="l00129"></a><a class="code" href="classBaseSimpleCPU.html#aacbd50a6bd42f585916eb8b39b939616">00129</a>     <a class="code" href="classCheckerCPU.html" title="CheckerCPU class.">CheckerCPU</a> *<a class="code" href="classBaseSimpleCPU.html#aacbd50a6bd42f585916eb8b39b939616">checker</a>;
<a name="l00130"></a>00130 
<a name="l00131"></a>00131   <span class="keyword">protected</span>:
<a name="l00132"></a>00132 
<a name="l00133"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">00133</a>     <span class="keyword">enum</span> <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">Status</a> {
<a name="l00134"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">00134</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>,
<a name="l00135"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">00135</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">Running</a>,
<a name="l00136"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca44febafa688e82a2b504a9915a9a9783">00136</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca44febafa688e82a2b504a9915a9a9783">Faulting</a>,
<a name="l00137"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1">00137</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1">ITBWaitResponse</a>,
<a name="l00138"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238caa7496511aa8e1d7e460bc897e01f5b79">00138</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238caa7496511aa8e1d7e460bc897e01f5b79">IcacheRetry</a>,
<a name="l00139"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4bd34dc9a46a8fd926a6ef60e5cec13a">00139</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4bd34dc9a46a8fd926a6ef60e5cec13a">IcacheWaitResponse</a>,
<a name="l00140"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca06e3061ff50abdc4f3edb3bb0d9ba3b6">00140</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca06e3061ff50abdc4f3edb3bb0d9ba3b6">IcacheWaitSwitch</a>,
<a name="l00141"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4e90a1dadb40a968915e9ba0e0f3408b">00141</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4e90a1dadb40a968915e9ba0e0f3408b">DTBWaitResponse</a>,
<a name="l00142"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca308562041789795b2d147e312bcc8ad2">00142</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca308562041789795b2d147e312bcc8ad2">DcacheRetry</a>,
<a name="l00143"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca88acfb70dd3d2bf3c5312aa1603c51d5">00143</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca88acfb70dd3d2bf3c5312aa1603c51d5">DcacheWaitResponse</a>,
<a name="l00144"></a><a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca7ed6f8b9511312fe416e75c40129225e">00144</a>         <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca7ed6f8b9511312fe416e75c40129225e">DcacheWaitSwitch</a>,
<a name="l00145"></a>00145     };
<a name="l00146"></a>00146 
<a name="l00147"></a><a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">00147</a>     <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">Status</a> <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a>;
<a name="l00148"></a>00148 
<a name="l00149"></a>00149   <span class="keyword">public</span>:
<a name="l00150"></a>00150 
<a name="l00151"></a>00151     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="classBaseSimpleCPU.html#ae14bdcb5f42150a99d0513e0e10e91e6">dbg_vtophys</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);
<a name="l00152"></a>00152 
<a name="l00153"></a><a class="code" href="classBaseSimpleCPU.html#ae086a30968c555e2843fbea5957346db">00153</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#ae086a30968c555e2843fbea5957346db">interval_stats</a>;
<a name="l00154"></a>00154 
<a name="l00155"></a>00155     <span class="comment">// current instruction</span>
<a name="l00156"></a><a class="code" href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">00156</a>     <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">TheISA::MachInst</a> <a class="code" href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">inst</a>;
<a name="l00157"></a>00157 
<a name="l00158"></a><a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">00158</a>     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>;
<a name="l00159"></a><a class="code" href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">00159</a>     <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">curMacroStaticInst</a>;
<a name="l00160"></a>00160 
<a name="l00161"></a>00161     <span class="comment">//This is the offset from the current pc that fetch should be performed at</span>
<a name="l00162"></a><a class="code" href="classBaseSimpleCPU.html#afb57c61efa50fcc79e5c1c1d67e19e11">00162</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="classBaseSimpleCPU.html#afb57c61efa50fcc79e5c1c1d67e19e11">fetchOffset</a>;
<a name="l00163"></a>00163     <span class="comment">//This flag says to stay at the current pc. This is useful for</span>
<a name="l00164"></a>00164     <span class="comment">//instructions which go beyond MachInst boundaries.</span>
<a name="l00165"></a><a class="code" href="classBaseSimpleCPU.html#a15483d2869b46930a1e62ae733a1b45f">00165</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#a15483d2869b46930a1e62ae733a1b45f">stayAtPC</a>;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a3e4cbf8767e698f193906151e081bedd">checkForInterrupts</a>();
<a name="l00168"></a>00168     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a9ec5f0ef84496e3679b1926f1c450e72">setupFetchRequest</a>(<a class="code" href="classRequest.html">Request</a> *req);
<a name="l00169"></a>00169     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#afd61f01f4e1ffb85eff494734ce68e88">preExecute</a>();
<a name="l00170"></a>00170     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a>();
<a name="l00171"></a>00171     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#afc76c2294665f501521339e45c92237a">advancePC</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault);
<a name="l00172"></a>00172 
<a name="l00173"></a>00173     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ad6d1ed581e51d87edbc7472ab88addd4">haltContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> thread_num);
<a name="l00174"></a>00174 
<a name="l00175"></a>00175     <span class="comment">// statistics</span>
<a name="l00176"></a>00176     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a6ba9f5c41f7a03512c3942809726f743">regStats</a>();
<a name="l00177"></a>00177     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ac93eb0132511fec316787a5dbb728b7c">resetStats</a>();
<a name="l00178"></a>00178 
<a name="l00179"></a>00179     <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a2e24c87d88b073c4790bacf887870840">startup</a>();
<a name="l00180"></a>00180 
<a name="l00181"></a>00181     <span class="comment">// number of simulated instructions</span>
<a name="l00182"></a><a class="code" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">00182</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">numInst</a>;
<a name="l00183"></a><a class="code" href="classBaseSimpleCPU.html#a5734d247b7fcf897d765ab875469e9c0">00183</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a5734d247b7fcf897d765ab875469e9c0">startNumInst</a>;
<a name="l00184"></a><a class="code" href="classBaseSimpleCPU.html#a08a4734e5c8359bb018ed39dfc049e8a">00184</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a08a4734e5c8359bb018ed39dfc049e8a">numInsts</a>;
<a name="l00185"></a><a class="code" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">00185</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">numOp</a>;
<a name="l00186"></a><a class="code" href="classBaseSimpleCPU.html#a00a8db332170c1ffad7b96b4db17de14">00186</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a00a8db332170c1ffad7b96b4db17de14">startNumOp</a>;
<a name="l00187"></a><a class="code" href="classBaseSimpleCPU.html#af1c21f0050605dccc4a905c93df82d1e">00187</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#af1c21f0050605dccc4a905c93df82d1e">numOps</a>;
<a name="l00188"></a>00188 
<a name="l00189"></a><a class="code" href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">00189</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">countInst</a>()
<a name="l00190"></a>00190     {
<a name="l00191"></a>00191         <span class="keywordflow">if</span> (!<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;isMicroop() || <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;isLastMicroop()) {
<a name="l00192"></a>00192             <a class="code" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">numInst</a>++;
<a name="l00193"></a>00193             <a class="code" href="classBaseSimpleCPU.html#a08a4734e5c8359bb018ed39dfc049e8a">numInsts</a>++;
<a name="l00194"></a>00194         }
<a name="l00195"></a>00195         <a class="code" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">numOp</a>++;
<a name="l00196"></a>00196         <a class="code" href="classBaseSimpleCPU.html#af1c21f0050605dccc4a905c93df82d1e">numOps</a>++;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198         <a class="code" href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">system</a>-&gt;totalNumInsts++;
<a name="l00199"></a>00199         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="structThreadState.html#aa26e090179ceb3a65ba34cd1c725b127">funcExeInst</a>++;
<a name="l00200"></a>00200     }
<a name="l00201"></a>00201 
<a name="l00202"></a><a class="code" href="classBaseSimpleCPU.html#a1592d67217cd1d89b364fa684762cf91">00202</a>     <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a1592d67217cd1d89b364fa684762cf91">totalInsts</a>()<span class="keyword"> const</span>
<a name="l00203"></a>00203 <span class="keyword">    </span>{
<a name="l00204"></a>00204         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">numInst</a> - <a class="code" href="classBaseSimpleCPU.html#a5734d247b7fcf897d765ab875469e9c0">startNumInst</a>;
<a name="l00205"></a>00205     }
<a name="l00206"></a>00206 
<a name="l00207"></a><a class="code" href="classBaseSimpleCPU.html#a8722329f0d68307cda0dd4c52be7b092">00207</a>     <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a8722329f0d68307cda0dd4c52be7b092">totalOps</a>()<span class="keyword"> const</span>
<a name="l00208"></a>00208 <span class="keyword">    </span>{
<a name="l00209"></a>00209         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">numOp</a> - <a class="code" href="classBaseSimpleCPU.html#a00a8db332170c1ffad7b96b4db17de14">startNumOp</a>;
<a name="l00210"></a>00210     }
<a name="l00211"></a>00211 
<a name="l00212"></a>00212     <span class="comment">//number of integer alu accesses</span>
<a name="l00213"></a><a class="code" href="classBaseSimpleCPU.html#a78862caa247382f68558022ed3459a2b">00213</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a78862caa247382f68558022ed3459a2b">numIntAluAccesses</a>;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215     <span class="comment">//number of float alu accesses</span>
<a name="l00216"></a><a class="code" href="classBaseSimpleCPU.html#a92e4441d4c4489fae909a34333495ced">00216</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a92e4441d4c4489fae909a34333495ced">numFpAluAccesses</a>;
<a name="l00217"></a>00217 
<a name="l00218"></a>00218     <span class="comment">//number of function calls/returns</span>
<a name="l00219"></a><a class="code" href="classBaseSimpleCPU.html#a7b93383a26942fde16504e3064587eb4">00219</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a7b93383a26942fde16504e3064587eb4">numCallsReturns</a>;
<a name="l00220"></a>00220 
<a name="l00221"></a>00221     <span class="comment">//conditional control instructions;</span>
<a name="l00222"></a><a class="code" href="classBaseSimpleCPU.html#af8fec9bfa83e2c08e6c4aa0701a9786b">00222</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#af8fec9bfa83e2c08e6c4aa0701a9786b">numCondCtrlInsts</a>;
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <span class="comment">//number of int instructions</span>
<a name="l00225"></a><a class="code" href="classBaseSimpleCPU.html#a6f079f8c42e0225140a9ceab4aa5a58c">00225</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a6f079f8c42e0225140a9ceab4aa5a58c">numIntInsts</a>;
<a name="l00226"></a>00226 
<a name="l00227"></a>00227     <span class="comment">//number of float instructions</span>
<a name="l00228"></a><a class="code" href="classBaseSimpleCPU.html#a058eb4a543b25184edd85729f055e6d3">00228</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a058eb4a543b25184edd85729f055e6d3">numFpInsts</a>;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230     <span class="comment">//number of integer register file accesses</span>
<a name="l00231"></a><a class="code" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">00231</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">numIntRegReads</a>;
<a name="l00232"></a><a class="code" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">00232</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">numIntRegWrites</a>;
<a name="l00233"></a>00233 
<a name="l00234"></a>00234     <span class="comment">//number of float register file accesses</span>
<a name="l00235"></a><a class="code" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">00235</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">numFpRegReads</a>;
<a name="l00236"></a><a class="code" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">00236</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">numFpRegWrites</a>;
<a name="l00237"></a>00237 
<a name="l00238"></a>00238     <span class="comment">//number of condition code register file accesses</span>
<a name="l00239"></a><a class="code" href="classBaseSimpleCPU.html#ae9cb5377e827ff3d80c601c9f7453613">00239</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ae9cb5377e827ff3d80c601c9f7453613">numCCRegReads</a>;
<a name="l00240"></a><a class="code" href="classBaseSimpleCPU.html#aac436055ad76b1adfdfdd55eb4f922a2">00240</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#aac436055ad76b1adfdfdd55eb4f922a2">numCCRegWrites</a>;
<a name="l00241"></a>00241 
<a name="l00242"></a>00242     <span class="comment">// number of simulated memory references</span>
<a name="l00243"></a><a class="code" href="classBaseSimpleCPU.html#ac1b3fcbdd48d87892dfabb31e8de3708">00243</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ac1b3fcbdd48d87892dfabb31e8de3708">numMemRefs</a>;
<a name="l00244"></a><a class="code" href="classBaseSimpleCPU.html#a142996d0158217aa13095d8ccceea87e">00244</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a142996d0158217aa13095d8ccceea87e">numLoadInsts</a>;
<a name="l00245"></a><a class="code" href="classBaseSimpleCPU.html#af28a4a72f6d566f938303cb29ba0214f">00245</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#af28a4a72f6d566f938303cb29ba0214f">numStoreInsts</a>;
<a name="l00246"></a>00246 
<a name="l00247"></a>00247     <span class="comment">// number of idle cycles</span>
<a name="l00248"></a><a class="code" href="classBaseSimpleCPU.html#a0c7d34ef49592cc15fc377fc2e2babc8">00248</a>     <a class="code" href="classStats_1_1Formula.html" title="A formula for statistics that is calculated when printed.">Stats::Formula</a> <a class="code" href="classBaseSimpleCPU.html#a0c7d34ef49592cc15fc377fc2e2babc8">numIdleCycles</a>;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250     <span class="comment">// number of busy cycles</span>
<a name="l00251"></a><a class="code" href="classBaseSimpleCPU.html#ab595129bb527284dfe4f9c1c6cb5af8c">00251</a>     <a class="code" href="classStats_1_1Formula.html" title="A formula for statistics that is calculated when printed.">Stats::Formula</a> <a class="code" href="classBaseSimpleCPU.html#ab595129bb527284dfe4f9c1c6cb5af8c">numBusyCycles</a>;
<a name="l00252"></a>00252 
<a name="l00253"></a>00253     <span class="comment">// number of simulated loads</span>
<a name="l00254"></a><a class="code" href="classBaseSimpleCPU.html#a23b8900df5c1d60413ecd43a2c7f2f33">00254</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a23b8900df5c1d60413ecd43a2c7f2f33">numLoad</a>;
<a name="l00255"></a><a class="code" href="classBaseSimpleCPU.html#a8d04099ba1cf18c47d8200a0593a598f">00255</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a8d04099ba1cf18c47d8200a0593a598f">startNumLoad</a>;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257     <span class="comment">// number of idle cycles</span>
<a name="l00258"></a><a class="code" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">00258</a>     <a class="code" href="classStats_1_1Average.html" title="A stat that calculates the per tick average of a value.">Stats::Average</a> <a class="code" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">notIdleFraction</a>;
<a name="l00259"></a><a class="code" href="classBaseSimpleCPU.html#a68ca2081a99bf8cb1dfd4415917f931a">00259</a>     <a class="code" href="classStats_1_1Formula.html" title="A formula for statistics that is calculated when printed.">Stats::Formula</a> <a class="code" href="classBaseSimpleCPU.html#a68ca2081a99bf8cb1dfd4415917f931a">idleFraction</a>;
<a name="l00260"></a>00260 
<a name="l00261"></a>00261     <span class="comment">// number of cycles stalled for I-cache responses</span>
<a name="l00262"></a><a class="code" href="classBaseSimpleCPU.html#ad77c1de1fb7c9215616064010b90884c">00262</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ad77c1de1fb7c9215616064010b90884c">icacheStallCycles</a>;
<a name="l00263"></a><a class="code" href="classBaseSimpleCPU.html#a739bb5beeeebfab6bb035432760258e6">00263</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a739bb5beeeebfab6bb035432760258e6">lastIcacheStall</a>;
<a name="l00264"></a>00264 
<a name="l00265"></a>00265     <span class="comment">// number of cycles stalled for D-cache responses</span>
<a name="l00266"></a><a class="code" href="classBaseSimpleCPU.html#ae6b1258deb670c827fd19ef71b1d9b9a">00266</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#ae6b1258deb670c827fd19ef71b1d9b9a">dcacheStallCycles</a>;
<a name="l00267"></a><a class="code" href="classBaseSimpleCPU.html#a0bdd58c0fe479d88ab4f4c9ab523af24">00267</a>     <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e" title="Statistics counter type.">Counter</a> <a class="code" href="classBaseSimpleCPU.html#a0bdd58c0fe479d88ab4f4c9ab523af24">lastDcacheStall</a>;
<a name="l00268"></a>00268 
<a name="l00271"></a><a class="code" href="classBaseSimpleCPU.html#afc7411176220fa63a9860d571fcb4f1e">00271</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#afc7411176220fa63a9860d571fcb4f1e">numBranches</a>;
<a name="l00273"></a><a class="code" href="classBaseSimpleCPU.html#aa9588c5f983ac5676583c2eb5248be97">00273</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#aa9588c5f983ac5676583c2eb5248be97" title="Number of branches predicted as taken.">numPredictedBranches</a>;
<a name="l00275"></a><a class="code" href="classBaseSimpleCPU.html#a833ed3e18c21d219934dfff0aedfb890">00275</a>     <a class="code" href="classStats_1_1Scalar.html" title="This is a simple scalar statistic, like a counter.">Stats::Scalar</a> <a class="code" href="classBaseSimpleCPU.html#a833ed3e18c21d219934dfff0aedfb890" title="Number of misprediced branches.">numBranchMispred</a>;
<a name="l00277"></a>00277 
<a name="l00278"></a>00278     <span class="comment">// instruction mix histogram by OpClass</span>
<a name="l00279"></a><a class="code" href="classBaseSimpleCPU.html#a97e7e1ecbd50e792456962896af130a9">00279</a>     <a class="code" href="classStats_1_1Vector.html" title="A vector of scalar stats.">Stats::Vector</a> <a class="code" href="classBaseSimpleCPU.html#a97e7e1ecbd50e792456962896af130a9">statExecutedInstType</a>;
<a name="l00280"></a>00280 
<a name="l00281"></a>00281     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#af94b6f4b9deb113559bc6f1ecccf41ff">serializeThread</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid);
<a name="l00282"></a>00282     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a8fa895b89375a622051bd220c743e0e5">unserializeThread</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section,
<a name="l00283"></a>00283                            <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid);
<a name="l00284"></a>00284 
<a name="l00285"></a>00285     <span class="comment">// These functions are only used in CPU models that split</span>
<a name="l00286"></a>00286     <span class="comment">// effective address computation from the actual memory access.</span>
<a name="l00287"></a><a class="code" href="classBaseSimpleCPU.html#aa8293839bfb89c97a349a9f0520dbe33">00287</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#aa8293839bfb89c97a349a9f0520dbe33" title="Record the effective address of the instruction.">setEA</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> EA) { <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;BaseSimpleCPU::setEA() not implemented\n&quot;</span>); }
<a name="l00288"></a><a class="code" href="classBaseSimpleCPU.html#a89b954a9a8a432dfc6210696c6818734">00288</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a89b954a9a8a432dfc6210696c6818734" title="Get the effective address of the instruction.">getEA</a>()<span class="keyword"> const  </span>{ <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;BaseSimpleCPU::getEA() not implemented\n&quot;</span>); }
<a name="l00289"></a>00289 
<a name="l00290"></a>00290     <span class="comment">// The register accessor methods provide the index of the</span>
<a name="l00291"></a>00291     <span class="comment">// instruction&apos;s operand (e.g., 0 or 1), not the architectural</span>
<a name="l00292"></a>00292     <span class="comment">// register index, to simplify the implementation of register</span>
<a name="l00293"></a>00293     <span class="comment">// renaming.  We find the architectural register index by indexing</span>
<a name="l00294"></a>00294     <span class="comment">// into the instruction&apos;s own operand index table.  Note that a</span>
<a name="l00295"></a>00295     <span class="comment">// raw pointer to the StaticInst is provided instead of a</span>
<a name="l00296"></a>00296     <span class="comment">// ref-counted StaticInstPtr to redice overhead.  This is fine as</span>
<a name="l00297"></a>00297     <span class="comment">// long as these methods don&apos;t copy the pointer into any long-term</span>
<a name="l00298"></a>00298     <span class="comment">// storage (which is pretty hard to imagine they would have reason</span>
<a name="l00299"></a>00299     <span class="comment">// to do).</span>
<a name="l00300"></a>00300 
<a name="l00301"></a><a class="code" href="classBaseSimpleCPU.html#a369276664845d8a3ea449829de83fac3">00301</a>     <a class="code" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a> <a class="code" href="classBaseSimpleCPU.html#a369276664845d8a3ea449829de83fac3" title="Reads an integer register.">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00302"></a>00302     {
<a name="l00303"></a>00303         <a class="code" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">numIntRegReads</a>++;
<a name="l00304"></a>00304         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a158a908e3bf09d626cf259d7bf3be0e6">readIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx));
<a name="l00305"></a>00305     }
<a name="l00306"></a>00306 
<a name="l00307"></a><a class="code" href="classBaseSimpleCPU.html#a2bb5a9851be5078abb88cde37f798f20">00307</a>     <a class="code" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a> <a class="code" href="classBaseSimpleCPU.html#a2bb5a9851be5078abb88cde37f798f20" title="Reads a floating point register of single register width.">readFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00308"></a>00308     {
<a name="l00309"></a>00309         <a class="code" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">numFpRegReads</a>++;
<a name="l00310"></a>00310         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>;
<a name="l00311"></a>00311         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a962682446cebe5c0dfa6fe1c71a63a07">readFloatReg</a>(reg_idx);
<a name="l00312"></a>00312     }
<a name="l00313"></a>00313 
<a name="l00314"></a><a class="code" href="classBaseSimpleCPU.html#a2219ef52a5d329b042ea7c0ac53be6ab">00314</a>     <a class="code" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a> <a class="code" href="classBaseSimpleCPU.html#a2219ef52a5d329b042ea7c0ac53be6ab" title="Reads a floating point register in its binary format, instead of by value.">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00315"></a>00315     {
<a name="l00316"></a>00316         <a class="code" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">numFpRegReads</a>++;
<a name="l00317"></a>00317         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>;
<a name="l00318"></a>00318         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ae5cc41dcc3e52c056c9a95f525c018dc">readFloatRegBits</a>(reg_idx);
<a name="l00319"></a>00319     }
<a name="l00320"></a>00320 
<a name="l00321"></a><a class="code" href="classBaseSimpleCPU.html#a022ff0953ffead683818d59ccecd868b">00321</a>     <a class="code" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a> <a class="code" href="classBaseSimpleCPU.html#a022ff0953ffead683818d59ccecd868b">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00322"></a>00322     {
<a name="l00323"></a>00323         <a class="code" href="classBaseSimpleCPU.html#ae9cb5377e827ff3d80c601c9f7453613">numCCRegReads</a>++;
<a name="l00324"></a>00324         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01cafe08b035472ce92eb50dbbd96e9125e2">TheISA::CC_Reg_Base</a>;
<a name="l00325"></a>00325         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a34437b7583a1d0c5ce29f69a8e074e95">readCCReg</a>(reg_idx);
<a name="l00326"></a>00326     }
<a name="l00327"></a>00327 
<a name="l00328"></a><a class="code" href="classBaseSimpleCPU.html#a26b4a9c3f0c1a13ab910bc5a29d8f93c">00328</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a26b4a9c3f0c1a13ab910bc5a29d8f93c" title="Sets an integer register to a value.">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00329"></a>00329     {
<a name="l00330"></a>00330         <a class="code" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">numIntRegWrites</a>++;
<a name="l00331"></a>00331         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a7bd7bf4d67e786dcb101c4f1071366fe">setIntReg</a>(si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx), val);
<a name="l00332"></a>00332     }
<a name="l00333"></a>00333 
<a name="l00334"></a><a class="code" href="classBaseSimpleCPU.html#afce13ebbc8e40a376a5a7926a21ef30b">00334</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#afce13ebbc8e40a376a5a7926a21ef30b" title="Sets a floating point register of single width to a value.">setFloatRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00335"></a>00335     {
<a name="l00336"></a>00336         <a class="code" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">numFpRegWrites</a>++;
<a name="l00337"></a>00337         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>;
<a name="l00338"></a>00338         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a4b227198d63b7a42c9f80dd111abf519">setFloatReg</a>(reg_idx, val);
<a name="l00339"></a>00339     }
<a name="l00340"></a>00340 
<a name="l00341"></a><a class="code" href="classBaseSimpleCPU.html#ab0e0eabc3392f945bb73462e043e6a40">00341</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ab0e0eabc3392f945bb73462e043e6a40" title="Sets the bits of a floating point register of single width to a binary value.">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,
<a name="l00342"></a>00342                                 <a class="code" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00343"></a>00343     {
<a name="l00344"></a>00344         <a class="code" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">numFpRegWrites</a>++;
<a name="l00345"></a>00345         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf4b98e555714814c2a550ff990572424">TheISA::FP_Reg_Base</a>;
<a name="l00346"></a>00346         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a1a868950369e63b12107b954ef3494ee">setFloatRegBits</a>(reg_idx, val);
<a name="l00347"></a>00347     }
<a name="l00348"></a>00348 
<a name="l00349"></a><a class="code" href="classBaseSimpleCPU.html#ae47d6f79acabf7910a1a5e995a29b958">00349</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ae47d6f79acabf7910a1a5e995a29b958">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00350"></a>00350     {
<a name="l00351"></a>00351         <a class="code" href="classBaseSimpleCPU.html#aac436055ad76b1adfdfdd55eb4f922a2">numCCRegWrites</a>++;
<a name="l00352"></a>00352         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01cafe08b035472ce92eb50dbbd96e9125e2">TheISA::CC_Reg_Base</a>;
<a name="l00353"></a>00353         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ac8096a3110a9a6a013b2a7c275f59fd7">setCCReg</a>(reg_idx, val);
<a name="l00354"></a>00354     }
<a name="l00355"></a>00355 
<a name="l00356"></a><a class="code" href="classBaseSimpleCPU.html#a8578a4d2e59834ec78459685f08a11ca">00356</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#a8578a4d2e59834ec78459685f08a11ca">readPredicate</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a93f9230a1b805bf2e55c4ac3f284de88">readPredicate</a>(); }
<a name="l00357"></a><a class="code" href="classBaseSimpleCPU.html#ae2caf7fd5843a4efeae886f19f34368d">00357</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ae2caf7fd5843a4efeae886f19f34368d">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00358"></a>00358     {
<a name="l00359"></a>00359         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">setPredicate</a>(val);
<a name="l00360"></a>00360         <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>) {
<a name="l00361"></a>00361             <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#aca7dc52b54d4c4a24934ef6d8e049eda">setPredicate</a>(val);
<a name="l00362"></a>00362         }
<a name="l00363"></a>00363     }
<a name="l00364"></a><a class="code" href="classBaseSimpleCPU.html#a59a0a34abf16541b8b0276476c810099">00364</a>     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classBaseSimpleCPU.html#a59a0a34abf16541b8b0276476c810099">pcState</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#aac01d6afdb95c2a68442b54255549c79">pcState</a>(); }
<a name="l00365"></a><a class="code" href="classBaseSimpleCPU.html#a77da5344fb65a866412e59522050d38c">00365</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a77da5344fb65a866412e59522050d38c">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>) { <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#aac01d6afdb95c2a68442b54255549c79">pcState</a>(val); }
<a name="l00366"></a><a class="code" href="classBaseSimpleCPU.html#a958055154e09fbc02ccb8190c3b885c5">00366</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a958055154e09fbc02ccb8190c3b885c5">instAddr</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ae13a8a60b7d1aa44cb6e1087904934a8">instAddr</a>(); }
<a name="l00367"></a><a class="code" href="classBaseSimpleCPU.html#a55c758e5062219839e7d09a584bd1ea0">00367</a>     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="classBaseSimpleCPU.html#a55c758e5062219839e7d09a584bd1ea0">nextInstAddr</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#adc2011fe77988b3d733f20d6102acfd3">nextInstAddr</a>(); }
<a name="l00368"></a><a class="code" href="classBaseSimpleCPU.html#a318985967fa29a6d519e133ba2a205d0">00368</a>     <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classBaseSimpleCPU.html#a318985967fa29a6d519e133ba2a205d0">microPC</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a4e7bc0525ebc5b5e7f0734adba1f379b">microPC</a>(); }
<a name="l00369"></a>00369 
<a name="l00370"></a><a class="code" href="classBaseSimpleCPU.html#a909aa609cbe8790d7637c35dbf9ad251">00370</a>     <a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#a909aa609cbe8790d7637c35dbf9ad251">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> const</span>
<a name="l00371"></a>00371 <span class="keyword">    </span>{
<a name="l00372"></a>00372         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a2b8d46173768d362c83c70f303bae937">readMiscRegNoEffect</a>(misc_reg);
<a name="l00373"></a>00373     }
<a name="l00374"></a>00374 
<a name="l00375"></a><a class="code" href="classBaseSimpleCPU.html#a1b6b03cc38068c8a6754d6576c0a3a65">00375</a>     <a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#a1b6b03cc38068c8a6754d6576c0a3a65" title="Reads a miscellaneous register, handling any architectural side effects due to reading...">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)
<a name="l00376"></a>00376     {
<a name="l00377"></a>00377         <a class="code" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">numIntRegReads</a>++;
<a name="l00378"></a>00378         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a0542e586bd65ac0a1fed99712b031c6c">readMiscReg</a>(misc_reg);
<a name="l00379"></a>00379     }
<a name="l00380"></a>00380 
<a name="l00381"></a><a class="code" href="classBaseSimpleCPU.html#aa1a5528bc2b757c42060f86b9a4e6ca3">00381</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#aa1a5528bc2b757c42060f86b9a4e6ca3" title="Sets a miscellaneous register, handling any architectural side effects due to writing...">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00382"></a>00382     {
<a name="l00383"></a>00383         <a class="code" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">numIntRegWrites</a>++;
<a name="l00384"></a>00384         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a8a30c0cb2aa94300004848fc237911b7">setMiscReg</a>(misc_reg, val);
<a name="l00385"></a>00385     }
<a name="l00386"></a>00386 
<a name="l00387"></a><a class="code" href="classBaseSimpleCPU.html#a87fc3c3887beb2075ce82e86e4f8cae4">00387</a>     <a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#a87fc3c3887beb2075ce82e86e4f8cae4">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)
<a name="l00388"></a>00388     {
<a name="l00389"></a>00389         <a class="code" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">numIntRegReads</a>++;
<a name="l00390"></a>00390         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ae151ec23f46a8c2dba01f533d24abbf5" title="Return logical index (architectural reg num) of i&amp;#39;th source reg.">srcRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf96ed0bc2dfd151c4a1385458056b7d5">TheISA::Misc_Reg_Base</a>;
<a name="l00391"></a>00391         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a0542e586bd65ac0a1fed99712b031c6c">readMiscReg</a>(reg_idx);
<a name="l00392"></a>00392     }
<a name="l00393"></a>00393 
<a name="l00394"></a><a class="code" href="classBaseSimpleCPU.html#a99b0290ef6449a289944a1e3c95649af">00394</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a99b0290ef6449a289944a1e3c95649af">setMiscRegOperand</a>(
<a name="l00395"></a>00395             <span class="keyword">const</span> <a class="code" href="classStaticInst.html" title="Base, ISA-independent static instruction class.">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <span class="keyword">const</span> <a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)
<a name="l00396"></a>00396     {
<a name="l00397"></a>00397         <a class="code" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">numIntRegWrites</a>++;
<a name="l00398"></a>00398         <span class="keywordtype">int</span> reg_idx = si-&gt;<a class="code" href="classStaticInst.html#ad5a7482935794f7140ab566d4bc36903" title="Return logical index (architectural reg num) of i&amp;#39;th destination reg.">destRegIdx</a>(idx) - <a class="code" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01caf96ed0bc2dfd151c4a1385458056b7d5">TheISA::Misc_Reg_Base</a>;
<a name="l00399"></a>00399         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a8a30c0cb2aa94300004848fc237911b7">setMiscReg</a>(reg_idx, val);
<a name="l00400"></a>00400     }
<a name="l00401"></a>00401 
<a name="l00402"></a><a class="code" href="classBaseSimpleCPU.html#a5471e77178135f9327d6319e2a1e6273">00402</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a5471e77178135f9327d6319e2a1e6273" title="Invalidate a page in the DTLB and ITLB.">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)
<a name="l00403"></a>00403     {
<a name="l00404"></a>00404         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a1743e2bfa14c673773d5006ecd686add">demapPage</a>(vaddr, asn);
<a name="l00405"></a>00405     }
<a name="l00406"></a>00406 
<a name="l00407"></a><a class="code" href="classBaseSimpleCPU.html#a66e58d196260a49f9abf5d7257c9b4f7">00407</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a66e58d196260a49f9abf5d7257c9b4f7">demapInstPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)
<a name="l00408"></a>00408     {
<a name="l00409"></a>00409         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a237a071dd10c6c27d67461baed7dda0a">demapInstPage</a>(vaddr, asn);
<a name="l00410"></a>00410     }
<a name="l00411"></a>00411 
<a name="l00412"></a><a class="code" href="classBaseSimpleCPU.html#a37a86d0fa2fa72cd5e9d90be668d9331">00412</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a37a86d0fa2fa72cd5e9d90be668d9331">demapDataPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)
<a name="l00413"></a>00413     {
<a name="l00414"></a>00414         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a0c3b2b13c9c2f135c1b24c25ceb51ec8">demapDataPage</a>(vaddr, asn);
<a name="l00415"></a>00415     }
<a name="l00416"></a>00416 
<a name="l00417"></a><a class="code" href="classBaseSimpleCPU.html#a60c7fcaeff18053932dfaefee8dd94dd">00417</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classBaseSimpleCPU.html#a60c7fcaeff18053932dfaefee8dd94dd" title="Returns the number of consecutive store conditional failures.">readStCondFailures</a>()<span class="keyword"> const </span>{
<a name="l00418"></a>00418         <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab289f2e6447d6905825eb3bbc60808c4">readStCondFailures</a>();
<a name="l00419"></a>00419     }
<a name="l00420"></a>00420 
<a name="l00421"></a><a class="code" href="classBaseSimpleCPU.html#a8de474130f40fb62c01e8fbde525928f">00421</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a8de474130f40fb62c01e8fbde525928f" title="Sets the number of consecutive store conditional failures.">setStCondFailures</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sc_failures) {
<a name="l00422"></a>00422         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab3d61a45228d76e5d34e64b7400ee406">setStCondFailures</a>(sc_failures);
<a name="l00423"></a>00423     }
<a name="l00424"></a>00424 
<a name="l00425"></a><a class="code" href="classBaseSimpleCPU.html#a9428dd9bede3b0eb6a438878c6adf86d">00425</a>     <a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> <a class="code" href="classBaseSimpleCPU.html#a9428dd9bede3b0eb6a438878c6adf86d">readRegOtherThread</a>(<span class="keywordtype">int</span> regIdx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)
<a name="l00426"></a>00426     {
<a name="l00427"></a>00427         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Simple CPU models do not support multithreaded &quot;</span>
<a name="l00428"></a>00428               <span class="stringliteral">&quot;register access.\n&quot;</span>);
<a name="l00429"></a>00429     }
<a name="l00430"></a>00430 
<a name="l00431"></a><a class="code" href="classBaseSimpleCPU.html#a74c7ab70e7f52f1eb09629d46e424e94">00431</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a74c7ab70e7f52f1eb09629d46e424e94">setRegOtherThread</a>(<span class="keywordtype">int</span> regIdx, <a class="code" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>,
<a name="l00432"></a>00432                            <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)
<a name="l00433"></a>00433     {
<a name="l00434"></a>00434         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Simple CPU models do not support multithreaded &quot;</span>
<a name="l00435"></a>00435               <span class="stringliteral">&quot;register access.\n&quot;</span>);
<a name="l00436"></a>00436     }
<a name="l00437"></a>00437 
<a name="l00438"></a>00438     <span class="comment">//Fault CacheOp(uint8_t Op, Addr EA);</span>
<a name="l00439"></a>00439 
<a name="l00440"></a><a class="code" href="classBaseSimpleCPU.html#a3a8e3261f4ea3a1fd3841a237f7c03f5">00440</a>     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classBaseSimpleCPU.html#a3a8e3261f4ea3a1fd3841a237f7c03f5" title="Somewhat Alpha-specific function that handles returning from an error or interrupt...">hwrei</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a3ec4ccf85da553df7160361ea325f2b8">hwrei</a>(); }
<a name="l00441"></a><a class="code" href="classBaseSimpleCPU.html#ad93974bea5bdf0fc50f3f195c240d45f">00441</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#ad93974bea5bdf0fc50f3f195c240d45f" title="Check for special simulator handling of specific PAL calls.">simPalCheck</a>(<span class="keywordtype">int</span> palFunc) { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ab29b8d730fe9832dc230e74667c9e5c4" title="Check for special simulator handling of specific PAL calls.">simPalCheck</a>(palFunc); }
<a name="l00442"></a>00442 
<a name="l00443"></a>00443     <span class="keywordtype">void</span>
<a name="l00444"></a><a class="code" href="classBaseSimpleCPU.html#a3cf57684ad3c85b19784db8950c0ba1c">00444</a>     <a class="code" href="classBaseSimpleCPU.html#a3cf57684ad3c85b19784db8950c0ba1c" title="Executes a syscall specified by the callnum.">syscall</a>(int64_t callnum)
<a name="l00445"></a>00445     {
<a name="l00446"></a>00446         <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>)
<a name="l00447"></a>00447             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Syscall emulation isn&apos;t available in FS mode.\n&quot;</span>);
<a name="l00448"></a>00448 
<a name="l00449"></a>00449         <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#ae9cfc9774bb72c4fc197461014974438">syscall</a>(callnum);
<a name="l00450"></a>00450     }
<a name="l00451"></a>00451 
<a name="l00452"></a><a class="code" href="classBaseSimpleCPU.html#a0ce3a38aea510a5763eee01734c41649">00452</a>     <a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="classBaseSimpleCPU.html#a0ce3a38aea510a5763eee01734c41649" title="Returns a pointer to the ThreadContext.">tcBase</a>() { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>; }
<a name="l00453"></a>00453 
<a name="l00454"></a>00454   <span class="keyword">private</span>:
<a name="l00455"></a><a class="code" href="classBaseSimpleCPU.html#a7451f0d385575d3e42a8c5483064b98d">00455</a>     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classBaseSimpleCPU.html#a7451f0d385575d3e42a8c5483064b98d">pred_pc</a>;
<a name="l00456"></a>00456 
<a name="l00457"></a>00457   <span class="keyword">public</span>:
<a name="l00458"></a>00458     <span class="comment">// monitor/mwait funtions</span>
<a name="l00459"></a><a class="code" href="classBaseSimpleCPU.html#a91aeed1286948ff8cf809400404a4bbb">00459</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#a91aeed1286948ff8cf809400404a4bbb">armMonitor</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> address) { <a class="code" href="classBaseSimpleCPU.html#a91aeed1286948ff8cf809400404a4bbb">BaseCPU::armMonitor</a>(address); }
<a name="l00460"></a><a class="code" href="classBaseSimpleCPU.html#af0600e1035bb6f622d68064f3bad925b">00460</a>     <span class="keywordtype">bool</span> <a class="code" href="classBaseSimpleCPU.html#af0600e1035bb6f622d68064f3bad925b">mwait</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">PacketPtr</a> pkt) { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#af0600e1035bb6f622d68064f3bad925b">BaseCPU::mwait</a>(pkt); }
<a name="l00461"></a><a class="code" href="classBaseSimpleCPU.html#ac9424f5496cc3ac0f5e84effaef17d09">00461</a>     <span class="keywordtype">void</span> <a class="code" href="classBaseSimpleCPU.html#ac9424f5496cc3ac0f5e84effaef17d09">mwaitAtomic</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>)
<a name="l00462"></a>00462     { <span class="keywordflow">return</span> <a class="code" href="classBaseSimpleCPU.html#ac9424f5496cc3ac0f5e84effaef17d09">BaseCPU::mwaitAtomic</a>(tc, <a class="code" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d" title="SimpleThread object, provides all the architectural state.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a62d84f3353aa11c12fa51020ff3d9a83">dtb</a>); }
<a name="l00463"></a><a class="code" href="classBaseSimpleCPU.html#a91b611557b0be1d25d2ad4eb889c4da0">00463</a>     AddressMonitor *<a class="code" href="classBaseSimpleCPU.html#a91b611557b0be1d25d2ad4eb889c4da0">getAddrMonitor</a>() { <span class="keywordflow">return</span> BaseCPU::getCpuAddrMonitor(); }
<a name="l00464"></a>00464 };
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <span class="preprocessor">#endif // __CPU_SIMPLE_BASE_HH__</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:08 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
