; ModuleID = '/llk/IR_all_yes/drivers/thermal/qcom/tsens-v2.c_pt.bc'
source_filename = "../drivers/thermal/qcom/tsens-v2.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.tsens_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.tsens_features = type { i32, i8, i32 }
%struct.reg_field = type { i32, i32, i32, i32, i32 }
%struct.tsens_plat_data = type { i32, ptr, ptr, ptr, ptr }

@ops_generic_v2 = internal constant { %struct.tsens_ops, [32 x i8] } { %struct.tsens_ops { ptr @init_common, ptr null, ptr @get_temp_tsens_valid, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@tsens_v2_feat = internal global { %struct.tsens_features, [20 x i8] } { %struct.tsens_features { i32 3, i8 -96, i32 16 }, [20 x i8] zeroinitializer }, align 32
@tsens_v2_regfields = internal constant { [320 x %struct.reg_field], [1600 x i8] } { [320 x %struct.reg_field] [%struct.reg_field { i32 0, i32 28, i32 31, i32 0, i32 0 }, %struct.reg_field { i32 0, i32 16, i32 27, i32 0, i32 0 }, %struct.reg_field { i32 0, i32 0, i32 15, i32 0, i32 0 }, %struct.reg_field { i32 4, i32 0, i32 0, i32 0, i32 0 }, %struct.reg_field { i32 4, i32 1, i32 1, i32 0, i32 0 }, %struct.reg_field zeroinitializer, %struct.reg_field zeroinitializer, %struct.reg_field { i32 228, i32 0, i32 0, i32 0, i32 0 }, %struct.reg_field { i32 4, i32 0, i32 2, i32 0, i32 0 }, %struct.reg_field { i32 160, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 164, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 168, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 172, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 176, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 180, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 184, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 188, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 192, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 196, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 200, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 204, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 208, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 212, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 216, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 220, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 160, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 164, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 168, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 172, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 176, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 180, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 184, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 188, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 192, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 196, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 200, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 204, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 208, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 212, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 216, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 220, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 160, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 164, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 168, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 172, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 176, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 180, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 184, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 188, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 192, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 196, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 200, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 204, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 208, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 212, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 216, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 220, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 0, i32 0, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 1, i32 1, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 2, i32 2, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 3, i32 3, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 4, i32 4, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 5, i32 5, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 6, i32 6, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 7, i32 7, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 8, i32 8, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 9, i32 9, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 10, i32 10, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 11, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 12, i32 12, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 13, i32 13, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 14, i32 14, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 15, i32 15, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 0, i32 0, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 1, i32 1, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 2, i32 2, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 3, i32 3, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 4, i32 4, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 5, i32 5, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 6, i32 6, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 7, i32 7, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 8, i32 8, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 9, i32 9, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 10, i32 10, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 11, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 12, i32 12, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 13, i32 13, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 14, i32 14, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 15, i32 15, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 0, i32 0, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 1, i32 1, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 2, i32 2, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 3, i32 3, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 4, i32 4, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 5, i32 5, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 6, i32 6, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 7, i32 7, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 8, i32 8, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 9, i32 9, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 10, i32 10, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 11, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 12, i32 12, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 13, i32 13, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 14, i32 14, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 15, i32 15, i32 0, i32 0 }, %struct.reg_field { i32 32, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 36, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 40, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 44, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 48, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 52, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 56, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 60, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 64, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 68, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 72, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 76, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 80, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 84, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 88, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 92, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 160, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 164, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 168, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 172, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 176, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 180, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 184, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 188, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 192, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 196, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 200, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 204, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 208, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 212, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 216, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 220, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 22, i32 22, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 23, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 24, i32 24, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 25, i32 25, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 26, i32 26, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 27, i32 27, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 28, i32 28, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 29, i32 29, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 30, i32 30, i32 0, i32 0 }, %struct.reg_field { i32 8, i32 31, i32 31, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 22, i32 22, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 23, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 24, i32 24, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 25, i32 25, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 26, i32 26, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 27, i32 27, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 28, i32 28, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 29, i32 29, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 30, i32 30, i32 0, i32 0 }, %struct.reg_field { i32 12, i32 31, i32 31, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 17, i32 17, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 18, i32 18, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 21, i32 21, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 22, i32 22, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 23, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 24, i32 24, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 25, i32 25, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 26, i32 26, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 27, i32 27, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 28, i32 28, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 29, i32 29, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 30, i32 30, i32 0, i32 0 }, %struct.reg_field { i32 16, i32 31, i32 31, i32 0, i32 0 }, %struct.reg_field { i32 32, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 36, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 40, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 44, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 48, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 52, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 56, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 60, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 64, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 68, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 72, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 76, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 80, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 84, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 88, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 92, i32 12, i32 23, i32 0, i32 0 }, %struct.reg_field { i32 160, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 164, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 168, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 172, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 176, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 180, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 184, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 188, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 192, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 196, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 200, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 204, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 208, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 212, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 216, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 220, i32 19, i32 19, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 0, i32 0, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 1, i32 1, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 2, i32 2, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 3, i32 3, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 4, i32 4, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 5, i32 5, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 6, i32 6, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 7, i32 7, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 8, i32 8, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 9, i32 9, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 10, i32 10, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 11, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 12, i32 12, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 13, i32 13, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 14, i32 14, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 15, i32 15, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 0, i32 0, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 1, i32 1, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 2, i32 2, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 3, i32 3, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 4, i32 4, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 5, i32 5, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 6, i32 6, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 7, i32 7, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 8, i32 8, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 9, i32 9, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 10, i32 10, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 11, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 12, i32 12, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 13, i32 13, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 14, i32 14, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 15, i32 15, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 0, i32 0, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 1, i32 1, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 2, i32 2, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 3, i32 3, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 4, i32 4, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 5, i32 5, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 6, i32 6, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 7, i32 7, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 8, i32 8, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 9, i32 9, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 10, i32 10, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 11, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 12, i32 12, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 13, i32 13, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 14, i32 14, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 15, i32 15, i32 0, i32 0 }, %struct.reg_field { i32 96, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 100, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 104, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 108, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 112, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 116, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 120, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 124, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 128, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 132, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 136, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 140, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 144, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 148, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 152, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 156, i32 0, i32 11, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 31, i32 31, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 31, i32 31, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 31, i32 31, i32 0, i32 0 }, %struct.reg_field { i32 316, i32 0, i32 7, i32 0, i32 0 }, %struct.reg_field { i32 20, i32 30, i32 30, i32 0, i32 0 }, %struct.reg_field { i32 24, i32 30, i32 30, i32 0, i32 0 }, %struct.reg_field { i32 28, i32 30, i32 30, i32 0, i32 0 }, %struct.reg_field { i32 160, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 164, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 168, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 172, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 176, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 180, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 184, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 188, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 192, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 196, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 200, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 204, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 208, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 212, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 216, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 220, i32 16, i32 16, i32 0, i32 0 }, %struct.reg_field { i32 160, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 164, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 168, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 172, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 176, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 180, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 184, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 188, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 192, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 196, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 200, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 204, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 208, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 212, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 216, i32 20, i32 20, i32 0, i32 0 }, %struct.reg_field { i32 220, i32 20, i32 20, i32 0, i32 0 }], [1600 x i8] zeroinitializer }, align 32
@data_tsens_v2 = dso_local global { %struct.tsens_plat_data, [44 x i8] } { %struct.tsens_plat_data { i32 0, ptr @ops_generic_v2, ptr null, ptr @tsens_v2_feat, ptr @tsens_v2_regfields }, [44 x i8] zeroinitializer }, align 32
@data_8996 = dso_local global { %struct.tsens_plat_data, [44 x i8] } { %struct.tsens_plat_data { i32 13, ptr @ops_generic_v2, ptr null, ptr @tsens_v2_feat, ptr @tsens_v2_regfields }, [44 x i8] zeroinitializer }, align 32
@___asan_gen_.1 = private unnamed_addr constant [15 x i8] c"ops_generic_v2\00", align 1
@___asan_gen_.3 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.14, i32 93, i32 31 }
@___asan_gen_.4 = private unnamed_addr constant [14 x i8] c"tsens_v2_feat\00", align 1
@___asan_gen_.6 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.14, i32 31, i32 30 }
@___asan_gen_.7 = private unnamed_addr constant [19 x i8] c"tsens_v2_regfields\00", align 1
@___asan_gen_.9 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.14, i32 39, i32 31 }
@___asan_gen_.10 = private unnamed_addr constant [14 x i8] c"data_tsens_v2\00", align 1
@___asan_gen_.12 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.14, i32 98, i32 24 }
@___asan_gen_.13 = private unnamed_addr constant [10 x i8] c"data_8996\00", align 1
@___asan_gen_.14 = private constant [35 x i8] c"../drivers/thermal/qcom/tsens-v2.c\00", align 1
@___asan_gen_.15 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.14, i32 105, i32 24 }
@llvm.compiler.used = appending global [5 x ptr] [ptr @ops_generic_v2, ptr @tsens_v2_feat, ptr @tsens_v2_regfields, ptr @data_tsens_v2, ptr @data_8996], section "llvm.metadata"
@0 = internal global [5 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @ops_generic_v2 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1 to i32), i32 ptrtoint (ptr @___asan_gen_.14 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tsens_v2_feat to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.4 to i32), i32 ptrtoint (ptr @___asan_gen_.14 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.6 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tsens_v2_regfields to i32), i32 6400, i32 8000, i32 ptrtoint (ptr @___asan_gen_.7 to i32), i32 ptrtoint (ptr @___asan_gen_.14 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.9 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @data_tsens_v2 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.10 to i32), i32 ptrtoint (ptr @___asan_gen_.14 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.12 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @data_8996 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.13 to i32), i32 ptrtoint (ptr @___asan_gen_.14 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.15 to i32), i32 0 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @init_common(ptr noundef) #0

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @get_temp_tsens_valid(ptr noundef, ptr noundef) #0

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #1 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 5)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #1 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 5)
  ret void
}

attributes #0 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #1 = { nounwind uwtable(sync) "frame-pointer"="all" }

!llvm.asan.globals = !{!0, !2, !4, !6, !8}
!llvm.module.flags = !{!10, !11, !12, !13, !14, !15, !16, !17}
!llvm.ident = !{!18}

!0 = !{ptr @data_tsens_v2, !1, !"data_tsens_v2", i1 false, i1 false}
!1 = !{!"../drivers/thermal/qcom/tsens-v2.c", i32 98, i32 24}
!2 = !{ptr @data_8996, !3, !"data_8996", i1 false, i1 false}
!3 = !{!"../drivers/thermal/qcom/tsens-v2.c", i32 105, i32 24}
!4 = !{ptr @ops_generic_v2, !5, !"ops_generic_v2", i1 false, i1 false}
!5 = !{!"../drivers/thermal/qcom/tsens-v2.c", i32 93, i32 31}
!6 = !{ptr @tsens_v2_feat, !7, !"tsens_v2_feat", i1 false, i1 false}
!7 = !{!"../drivers/thermal/qcom/tsens-v2.c", i32 31, i32 30}
!8 = !{ptr @tsens_v2_regfields, !9, !"tsens_v2_regfields", i1 false, i1 false}
!9 = !{!"../drivers/thermal/qcom/tsens-v2.c", i32 39, i32 31}
!10 = !{i32 1, !"wchar_size", i32 2}
!11 = !{i32 1, !"min_enum_size", i32 4}
!12 = !{i32 8, !"branch-target-enforcement", i32 0}
!13 = !{i32 8, !"sign-return-address", i32 0}
!14 = !{i32 8, !"sign-return-address-all", i32 0}
!15 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!16 = !{i32 7, !"uwtable", i32 1}
!17 = !{i32 7, !"frame-pointer", i32 2}
!18 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
