# WEEK 1

| Day | Topic | Completed |
|-----|-------|-----------|
| Day 1 | Introduction to Verilog RTL design and Synthesis | âœ… |
| Day 2 | Timing libs, hierarchical vs flat synthesis and efficient flop coding styles |  |
| Day 3 | Combinational and sequential optimizations |  |
| Day 4 | GLS, blocking vs non-blocking and Synthesis-Simulation mismatch |  |
| Day 5 | Optimization in synthesis |  |




