--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1547514 paths analyzed, 308 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.591ns.
--------------------------------------------------------------------------------
Slack:                  3.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.436ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.C4      net (fanout=14)       1.065   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.436ns (6.846ns logic, 9.590ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  3.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.416ns (Levels of Logic = 9)
  Clock Path Skew:      -0.125ns (0.596 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y49.A2       net (fanout=7)        0.786   M_add_s[6]
    SLICE_X9Y49.A        Tilo                  0.259   M_add_s[2]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o11
    SLICE_X9Y50.D3       net (fanout=5)        1.483   M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o1
    SLICE_X9Y50.D        Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW1
    SLICE_X8Y48.C2       net (fanout=1)        0.726   N64
    SLICE_X8Y48.C        Tilo                  0.255   M_alu_out[7]_GND_1_o_equal_23_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A1      net (fanout=2)        1.881   M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y36.D3      net (fanout=16)       0.924   M_state_q_M_counter_d<0>4
    SLICE_X17Y36.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<16>1
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     16.416ns (6.587ns logic, 9.829ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  3.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.418ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y51.A2       net (fanout=7)        0.567   M_add_s[6]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.C4      net (fanout=14)       1.065   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.418ns (6.846ns logic, 9.572ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  3.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.406ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.D4      net (fanout=14)       1.035   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<3>1
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.406ns (6.846ns logic, 9.560ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  3.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.388ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y51.A2       net (fanout=7)        0.567   M_add_s[6]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.D4      net (fanout=14)       1.035   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<3>1
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.388ns (6.846ns logic, 9.542ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  3.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.383ns (Levels of Logic = 9)
  Clock Path Skew:      -0.125ns (0.596 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y49.A2       net (fanout=7)        0.786   M_add_s[6]
    SLICE_X9Y49.A        Tilo                  0.259   M_add_s[2]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o11
    SLICE_X9Y50.D3       net (fanout=5)        1.483   M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o1
    SLICE_X9Y50.D        Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW1
    SLICE_X8Y48.C2       net (fanout=1)        0.726   N64
    SLICE_X8Y48.C        Tilo                  0.255   M_alu_out[7]_GND_1_o_equal_23_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A1      net (fanout=2)        1.881   M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y36.C3      net (fanout=16)       0.891   M_state_q_M_counter_d<0>4
    SLICE_X17Y36.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<15>1
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     16.383ns (6.587ns logic, 9.796ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  3.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.378ns (Levels of Logic = 9)
  Clock Path Skew:      -0.125ns (0.596 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y47.B2       net (fanout=19)       1.246   M_add_s[0]
    SLICE_X9Y47.B        Tilo                  0.259   N73
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_7_o3_SW0
    SLICE_X8Y46.B1       net (fanout=1)        1.212   N66
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_M_counter_d<0>45
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_7_o3
    SLICE_X8Y46.D1       net (fanout=3)        0.598   M_alu_out[7]_PWR_1_o_equal_7_o
    SLICE_X8Y46.D        Tilo                  0.254   M_state_q_M_counter_d<0>45
                                                       M_state_q_M_counter_d<0>45
    SLICE_X14Y38.A3      net (fanout=2)        1.468   M_state_q_M_counter_d<0>45
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y36.D3      net (fanout=16)       0.924   M_state_q_M_counter_d<0>4
    SLICE_X17Y36.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<16>1
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     16.378ns (6.581ns logic, 9.797ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  3.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.355ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y47.B2       net (fanout=19)       1.246   M_add_s[0]
    SLICE_X9Y47.B        Tilo                  0.259   N73
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_7_o3_SW0
    SLICE_X8Y46.B1       net (fanout=1)        1.212   N66
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_M_counter_d<0>45
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_7_o3
    SLICE_X8Y46.D1       net (fanout=3)        0.598   M_alu_out[7]_PWR_1_o_equal_7_o
    SLICE_X8Y46.D        Tilo                  0.254   M_state_q_M_counter_d<0>45
                                                       M_state_q_M_counter_d<0>45
    SLICE_X14Y39.B3      net (fanout=2)        1.304   M_state_q_M_counter_d<0>45
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.C4      net (fanout=14)       1.065   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.355ns (6.581ns logic, 9.774ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.345ns (Levels of Logic = 9)
  Clock Path Skew:      -0.125ns (0.596 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y47.B2       net (fanout=19)       1.246   M_add_s[0]
    SLICE_X9Y47.B        Tilo                  0.259   N73
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_7_o3_SW0
    SLICE_X8Y46.B1       net (fanout=1)        1.212   N66
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_M_counter_d<0>45
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_7_o3
    SLICE_X8Y46.D1       net (fanout=3)        0.598   M_alu_out[7]_PWR_1_o_equal_7_o
    SLICE_X8Y46.D        Tilo                  0.254   M_state_q_M_counter_d<0>45
                                                       M_state_q_M_counter_d<0>45
    SLICE_X14Y38.A3      net (fanout=2)        1.468   M_state_q_M_counter_d<0>45
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y36.C3      net (fanout=16)       0.891   M_state_q_M_counter_d<0>4
    SLICE_X17Y36.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<15>1
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     16.345ns (6.581ns logic, 9.764ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  3.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.325ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y47.B2       net (fanout=19)       1.246   M_add_s[0]
    SLICE_X9Y47.B        Tilo                  0.259   N73
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_7_o3_SW0
    SLICE_X8Y46.B1       net (fanout=1)        1.212   N66
    SLICE_X8Y46.B        Tilo                  0.254   M_state_q_M_counter_d<0>45
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_7_o3
    SLICE_X8Y46.D1       net (fanout=3)        0.598   M_alu_out[7]_PWR_1_o_equal_7_o
    SLICE_X8Y46.D        Tilo                  0.254   M_state_q_M_counter_d<0>45
                                                       M_state_q_M_counter_d<0>45
    SLICE_X14Y39.B3      net (fanout=2)        1.304   M_state_q_M_counter_d<0>45
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.D4      net (fanout=14)       1.035   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<3>1
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.325ns (6.581ns logic, 9.744ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  3.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.301ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.D5       net (fanout=4)        0.952   n0022[7]
    SLICE_X9Y51.D        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X9Y51.A3       net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.C4      net (fanout=14)       1.065   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.301ns (6.846ns logic, 9.455ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  3.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.271ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M7       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.D5       net (fanout=4)        0.952   n0022[7]
    SLICE_X9Y51.D        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum81_1
    SLICE_X9Y51.A3       net (fanout=1)        0.359   alu/add/Mmux_sum81
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.D4      net (fanout=14)       1.035   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<3>1
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.271ns (6.846ns logic, 9.425ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  3.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.213ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y34.C4      net (fanout=14)       0.842   M_state_q_M_counter_d<0>49
    SLICE_X17Y34.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<6>1
                                                       M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                     16.213ns (6.846ns logic, 9.367ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  3.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.213ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X6Y49.B2       net (fanout=7)        1.432   M_add_s[6]
    SLICE_X6Y49.B        Tilo                  0.235   _n0315[0]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_41_o21
    SLICE_X7Y48.A2       net (fanout=4)        0.747   M_state_q_M_alu_out[7]_PWR_1_o_equal_41_o2
    SLICE_X7Y48.A        Tilo                  0.259   M_alu_out[7]_PWR_1_o_equal_83_o
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_15_o
    SLICE_X7Y48.C2       net (fanout=3)        0.538   M_alu_out[7]_GND_1_o_equal_15_o
    SLICE_X7Y48.C        Tilo                  0.259   M_alu_out[7]_PWR_1_o_equal_83_o
                                                       M_state_q_M_counter_d<0>42
    SLICE_X14Y39.B5      net (fanout=2)        1.835   M_state_q_M_counter_d<0>42
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.C4      net (fanout=14)       1.065   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.213ns (6.567ns logic, 9.646ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  3.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.204ns (Levels of Logic = 10)
  Clock Path Skew:      -0.124ns (0.597 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X12Y35.C3      net (fanout=14)       0.867   M_state_q_M_counter_d<0>49
    SLICE_X12Y35.CLK     Tas                   0.339   M_counter_q[9]
                                                       M_state_q_M_counter_d<9>1
                                                       M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                     16.204ns (6.812ns logic, 9.392ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  3.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.213ns (Levels of Logic = 10)
  Clock Path Skew:      -0.114ns (0.601 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd12
                                                       M_state_q_FSM_FFd11
    SLICE_X13Y47.A2      net (fanout=14)       1.064   M_state_q_FSM_FFd11
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.C4      net (fanout=14)       1.065   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.213ns (6.787ns logic, 9.426ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.195ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y51.A2       net (fanout=7)        0.567   M_add_s[6]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y34.C4      net (fanout=14)       0.842   M_state_q_M_counter_d<0>49
    SLICE_X17Y34.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<6>1
                                                       M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                     16.195ns (6.846ns logic, 9.349ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  3.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.193ns (Levels of Logic = 9)
  Clock Path Skew:      -0.119ns (0.596 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd12
                                                       M_state_q_FSM_FFd11
    SLICE_X13Y47.A2      net (fanout=14)       1.064   M_state_q_FSM_FFd11
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y49.A2       net (fanout=7)        0.786   M_add_s[6]
    SLICE_X9Y49.A        Tilo                  0.259   M_add_s[2]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o11
    SLICE_X9Y50.D3       net (fanout=5)        1.483   M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o1
    SLICE_X9Y50.D        Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW1
    SLICE_X8Y48.C2       net (fanout=1)        0.726   N64
    SLICE_X8Y48.C        Tilo                  0.255   M_alu_out[7]_GND_1_o_equal_23_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A1      net (fanout=2)        1.881   M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y36.D3      net (fanout=16)       0.924   M_state_q_M_counter_d<0>4
    SLICE_X17Y36.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<16>1
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                     16.193ns (6.528ns logic, 9.665ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  3.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.186ns (Levels of Logic = 10)
  Clock Path Skew:      -0.124ns (0.597 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y51.A2       net (fanout=7)        0.567   M_add_s[6]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X12Y35.C3      net (fanout=14)       0.867   M_state_q_M_counter_d<0>49
    SLICE_X12Y35.CLK     Tas                   0.339   M_counter_q[9]
                                                       M_state_q_M_counter_d<9>1
                                                       M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                     16.186ns (6.812ns logic, 9.374ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  3.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.195ns (Levels of Logic = 10)
  Clock Path Skew:      -0.114ns (0.601 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd12
                                                       M_state_q_FSM_FFd11
    SLICE_X13Y47.A2      net (fanout=14)       1.064   M_state_q_FSM_FFd11
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y51.A2       net (fanout=7)        0.567   M_add_s[6]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.C4      net (fanout=14)       1.065   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.195ns (6.787ns logic, 9.408ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  3.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.179ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.594 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y49.A2       net (fanout=7)        0.786   M_add_s[6]
    SLICE_X9Y49.A        Tilo                  0.259   M_add_s[2]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o11
    SLICE_X9Y50.D3       net (fanout=5)        1.483   M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o1
    SLICE_X9Y50.D        Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW1
    SLICE_X8Y48.C2       net (fanout=1)        0.726   N64
    SLICE_X8Y48.C        Tilo                  0.255   M_alu_out[7]_GND_1_o_equal_23_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A1      net (fanout=2)        1.881   M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y37.D3      net (fanout=16)       0.687   M_state_q_M_counter_d<0>4
    SLICE_X17Y37.CLK     Tas                   0.373   M_counter_q[20]
                                                       M_state_q_M_counter_d<20>1
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                     16.179ns (6.587ns logic, 9.592ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  3.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.183ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y34.D4      net (fanout=14)       0.812   M_state_q_M_counter_d<0>49
    SLICE_X17Y34.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<7>1
                                                       M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                     16.183ns (6.846ns logic, 9.337ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  3.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.183ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X6Y49.B2       net (fanout=7)        1.432   M_add_s[6]
    SLICE_X6Y49.B        Tilo                  0.235   _n0315[0]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_41_o21
    SLICE_X7Y48.A2       net (fanout=4)        0.747   M_state_q_M_alu_out[7]_PWR_1_o_equal_41_o2
    SLICE_X7Y48.A        Tilo                  0.259   M_alu_out[7]_PWR_1_o_equal_83_o
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_15_o
    SLICE_X7Y48.C2       net (fanout=3)        0.538   M_alu_out[7]_GND_1_o_equal_15_o
    SLICE_X7Y48.C        Tilo                  0.259   M_alu_out[7]_PWR_1_o_equal_83_o
                                                       M_state_q_M_counter_d<0>42
    SLICE_X14Y39.B5      net (fanout=2)        1.835   M_state_q_M_counter_d<0>42
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.D4      net (fanout=14)       1.035   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<3>1
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.183ns (6.567ns logic, 9.616ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  3.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.183ns (Levels of Logic = 10)
  Clock Path Skew:      -0.114ns (0.601 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd12
                                                       M_state_q_FSM_FFd11
    SLICE_X13Y47.A2      net (fanout=14)       1.064   M_state_q_FSM_FFd11
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.D4      net (fanout=14)       1.035   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<3>1
                                                       M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     16.183ns (6.787ns logic, 9.396ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  3.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.168ns (Levels of Logic = 9)
  Clock Path Skew:      -0.125ns (0.596 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y49.A2       net (fanout=7)        0.786   M_add_s[6]
    SLICE_X9Y49.A        Tilo                  0.259   M_add_s[2]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o11
    SLICE_X9Y50.D3       net (fanout=5)        1.483   M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o1
    SLICE_X9Y50.D        Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW1
    SLICE_X8Y48.C2       net (fanout=1)        0.726   N64
    SLICE_X8Y48.C        Tilo                  0.255   M_alu_out[7]_GND_1_o_equal_23_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A1      net (fanout=2)        1.881   M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y36.A6      net (fanout=16)       0.676   M_state_q_M_counter_d<0>4
    SLICE_X17Y36.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<13>1
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                     16.168ns (6.587ns logic, 9.581ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  3.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.168ns (Levels of Logic = 9)
  Clock Path Skew:      -0.125ns (0.596 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y49.A2       net (fanout=7)        0.786   M_add_s[6]
    SLICE_X9Y49.A        Tilo                  0.259   M_add_s[2]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o11
    SLICE_X9Y50.D3       net (fanout=5)        1.483   M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o1
    SLICE_X9Y50.D        Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW1
    SLICE_X8Y48.C2       net (fanout=1)        0.726   N64
    SLICE_X8Y48.C        Tilo                  0.255   M_alu_out[7]_GND_1_o_equal_23_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A1      net (fanout=2)        1.881   M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y36.B6      net (fanout=16)       0.676   M_state_q_M_counter_d<0>4
    SLICE_X17Y36.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<14>1
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                     16.168ns (6.587ns logic, 9.581ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.166ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X9Y48.B2       net (fanout=13)       1.300   M_state_q_FSM_FFd10
    SLICE_X9Y48.B        Tilo                  0.259   M_state_q_FSM_FFd9_0
                                                       _n0315<16>_SW0
    SLICE_X9Y48.D2       net (fanout=3)        0.543   N9
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd9_0
                                                       _n0315<16>_1
    DSP48_X0Y12.B2       net (fanout=2)        1.055   _n0315<16>1
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y33.C4      net (fanout=14)       1.065   M_state_q_M_counter_d<0>49
    SLICE_X17Y33.CLK     Tas                   0.373   M_counter_q[3]
                                                       M_state_q_M_counter_d<2>1
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                     16.166ns (6.846ns logic, 9.320ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.165ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y51.A2       net (fanout=7)        0.567   M_add_s[6]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y34.D4      net (fanout=14)       0.812   M_state_q_M_counter_d<0>49
    SLICE_X17Y34.CLK     Tas                   0.373   M_counter_q[7]
                                                       M_state_q_M_counter_d<7>1
                                                       M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                     16.165ns (6.846ns logic, 9.319ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  3.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.151ns (Levels of Logic = 10)
  Clock Path Skew:      -0.132ns (0.589 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.CMUX     Tshcko                0.535   N23
                                                       M_state_q_FSM_FFd10
    SLICE_X13Y47.A4      net (fanout=13)       1.228   M_state_q_FSM_FFd10
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=1)        1.181   alu/add/n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum11
    SLICE_X9Y51.A5       net (fanout=19)       0.265   M_add_s[0]
    SLICE_X9Y51.A        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/z_SW0
    SLICE_X11Y46.B1      net (fanout=1)        1.592   alu/add/N53
    SLICE_X11Y46.B       Tilo                  0.259   io_led_16_OBUF
                                                       alu/add/z
    SLICE_X11Y46.C4      net (fanout=4)        0.341   M_add_z
    SLICE_X11Y46.C       Tilo                  0.259   io_led_16_OBUF
                                                       M_state_q_M_alu_out[7]_GND_1_o_equal_109_o11
    SLICE_X12Y47.C5      net (fanout=2)        0.698   M_state_q_M_alu_out[7]_GND_1_o_equal_109_o1
    SLICE_X12Y47.C       Tilo                  0.255   N60
                                                       M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B1      net (fanout=2)        1.280   M_state_q_M_counter_d<0>41
    SLICE_X14Y39.B       Tilo                  0.235   M_counter_q[27]
                                                       M_state_q_M_counter_d<0>49_1
    SLICE_X17Y40.A3      net (fanout=14)       0.780   M_state_q_M_counter_d<0>49
    SLICE_X17Y40.CLK     Tas                   0.373   M_counter_q[29]
                                                       M_state_q_M_counter_d<28>1
                                                       M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                     16.151ns (6.846ns logic, 9.305ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  3.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd11 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.160ns (Levels of Logic = 9)
  Clock Path Skew:      -0.119ns (0.596 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd11 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd12
                                                       M_state_q_FSM_FFd11
    SLICE_X13Y47.A2      net (fanout=14)       1.064   M_state_q_FSM_FFd11
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<1>_SW0
    SLICE_X13Y47.D3      net (fanout=3)        0.402   N5
    SLICE_X13Y47.D       Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q__n0315<18>
    DSP48_X0Y12.B4       net (fanout=12)       1.538   _n0315[18]
    DSP48_X0Y12.M6       Tdspdo_B_M            3.894   alu/add/Mmult_n0022
                                                       alu/add/Mmult_n0022
    SLICE_X9Y51.C5       net (fanout=1)        0.861   alu/add/n0022[6]
    SLICE_X9Y51.C        Tilo                  0.259   alu/add/Mmux_sum81
                                                       alu/add/Mmux_sum71
    SLICE_X9Y49.A2       net (fanout=7)        0.786   M_add_s[6]
    SLICE_X9Y49.A        Tilo                  0.259   M_add_s[2]
                                                       M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o11
    SLICE_X9Y50.D3       net (fanout=5)        1.483   M_state_q_M_alu_out[7]_PWR_1_o_equal_49_o1
    SLICE_X9Y50.D        Tilo                  0.259   N64
                                                       M_state_q_M_counter_d<0>44_SW1
    SLICE_X8Y48.C2       net (fanout=1)        0.726   N64
    SLICE_X8Y48.C        Tilo                  0.255   M_alu_out[7]_GND_1_o_equal_23_o
                                                       M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A1      net (fanout=2)        1.881   M_state_q_M_counter_d<0>44
    SLICE_X14Y38.A       Tilo                  0.235   M_counter_q[12]
                                                       M_state_q_M_counter_d<0>49
    SLICE_X17Y36.C3      net (fanout=16)       0.891   M_state_q_M_counter_d<0>4
    SLICE_X17Y36.CLK     Tas                   0.373   M_counter_q[16]
                                                       M_state_q_M_counter_d<15>1
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     16.160ns (6.528ns logic, 9.632ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[9]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[9]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: N23/SR
  Logical resource: M_state_q_FSM_FFd10/SR
  Location pin: SLICE_X6Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: N23/CLK
  Logical resource: M_state_q_FSM_FFd10/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd7/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd7/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd7/CLK
  Logical resource: M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd12/CLK
  Logical resource: M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd12/CLK
  Logical resource: M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.591|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1547514 paths, 0 nets, and 1150 connections

Design statistics:
   Minimum period:  16.591ns{1}   (Maximum frequency:  60.274MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 16 23:17:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



