(edif system_xillyvga_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2013 5 23 22 21 59)
      (program "Xilinx ngc2edif" (version "P.28xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system_xillyvga_0_wrapper.ngc system_xillyvga_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
  )

  (library system_xillyvga_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell xillyvga_core
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port S_AXI_ACLK
              (direction INPUT)
            )
            (port S_AXI_ARESETN
              (direction INPUT)
            )
            (port S_AXI_ARVALID
              (direction INPUT)
            )
            (port S_AXI_AWVALID
              (direction INPUT)
            )
            (port S_AXI_BREADY
              (direction INPUT)
            )
            (port S_AXI_RREADY
              (direction INPUT)
            )
            (port S_AXI_WVALID
              (direction INPUT)
            )
            (port clk_in
              (direction INPUT)
            )
            (port m_axi_aclk
              (direction INPUT)
            )
            (port m_axi_aresetn
              (direction INPUT)
            )
            (port m_axi_arready
              (direction INPUT)
            )
            (port m_axi_awready
              (direction INPUT)
            )
            (port m_axi_bvalid
              (direction INPUT)
            )
            (port m_axi_rlast
              (direction INPUT)
            )
            (port m_axi_rvalid
              (direction INPUT)
            )
            (port m_axi_wready
              (direction INPUT)
            )
            (port S_AXI_ARREADY
              (direction OUTPUT)
            )
            (port S_AXI_AWREADY
              (direction OUTPUT)
            )
            (port S_AXI_BVALID
              (direction OUTPUT)
            )
            (port S_AXI_RVALID
              (direction OUTPUT)
            )
            (port S_AXI_WREADY
              (direction OUTPUT)
            )
            (port m_axi_arvalid
              (direction OUTPUT)
            )
            (port m_axi_awvalid
              (direction OUTPUT)
            )
            (port m_axi_bready
              (direction OUTPUT)
            )
            (port m_axi_rready
              (direction OUTPUT)
            )
            (port m_axi_wlast
              (direction OUTPUT)
            )
            (port m_axi_wvalid
              (direction OUTPUT)
            )
            (port vga_clk
              (direction OUTPUT)
            )
            (port vga_hsync
              (direction OUTPUT)
            )
            (port vga_de
              (direction OUTPUT)
            )
            (port vga_vsync
              (direction OUTPUT)
            )
            (port (array (rename S_AXI_ARADDR "S_AXI_ARADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_AWADDR "S_AXI_AWADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WDATA "S_AXI_WDATA<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WSTRB "S_AXI_WSTRB<3:0>") 4)
              (direction INPUT))
            (port (array (rename m_axi_bresp "m_axi_bresp<1:0>") 2)
              (direction INPUT))
            (port (array (rename m_axi_rdata "m_axi_rdata<31:0>") 32)
              (direction INPUT))
            (port (array (rename m_axi_rresp "m_axi_rresp<1:0>") 2)
              (direction INPUT))
            (port (array (rename S_AXI_BRESP "S_AXI_BRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename S_AXI_RDATA "S_AXI_RDATA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename S_AXI_RRESP "S_AXI_RRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename m_axi_araddr "m_axi_araddr<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename m_axi_arburst "m_axi_arburst<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename m_axi_arcache "m_axi_arcache<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename m_axi_arlen "m_axi_arlen<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename m_axi_arprot "m_axi_arprot<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename m_axi_arsize "m_axi_arsize<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename m_axi_awaddr "m_axi_awaddr<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename m_axi_awburst "m_axi_awburst<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename m_axi_awcache "m_axi_awcache<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename m_axi_awlen "m_axi_awlen<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename m_axi_awprot "m_axi_awprot<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename m_axi_awsize "m_axi_awsize<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename m_axi_wdata "m_axi_wdata<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename m_axi_wstrb "m_axi_wstrb<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename vga_blue "vga_blue<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename vga_green "vga_green<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename vga_red "vga_red<7:0>") 8)
              (direction OUTPUT))
          )
      )
    )
    (cell system_xillyvga_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port S_AXI_ACLK
              (direction INPUT)
            )
            (port S_AXI_ARESETN
              (direction INPUT)
            )
            (port S_AXI_AWVALID
              (direction INPUT)
            )
            (port S_AXI_WVALID
              (direction INPUT)
            )
            (port S_AXI_BREADY
              (direction INPUT)
            )
            (port S_AXI_ARVALID
              (direction INPUT)
            )
            (port S_AXI_RREADY
              (direction INPUT)
            )
            (port m_axi_aclk
              (direction INPUT)
            )
            (port m_axi_aresetn
              (direction INPUT)
            )
            (port m_axi_arready
              (direction INPUT)
            )
            (port m_axi_rvalid
              (direction INPUT)
            )
            (port m_axi_rlast
              (direction INPUT)
            )
            (port m_axi_awready
              (direction INPUT)
            )
            (port m_axi_wready
              (direction INPUT)
            )
            (port m_axi_bvalid
              (direction INPUT)
            )
            (port clk_in
              (direction INPUT)
            )
            (port S_AXI_ARREADY
              (direction OUTPUT)
            )
            (port S_AXI_RVALID
              (direction OUTPUT)
            )
            (port S_AXI_WREADY
              (direction OUTPUT)
            )
            (port S_AXI_BVALID
              (direction OUTPUT)
            )
            (port S_AXI_AWREADY
              (direction OUTPUT)
            )
            (port m_axi_arvalid
              (direction OUTPUT)
            )
            (port m_axi_rready
              (direction OUTPUT)
            )
            (port m_axi_awvalid
              (direction OUTPUT)
            )
            (port m_axi_wvalid
              (direction OUTPUT)
            )
            (port m_axi_wlast
              (direction OUTPUT)
            )
            (port m_axi_bready
              (direction OUTPUT)
            )
            (port vga_clk
              (direction OUTPUT)
            )
            (port vga_hsync
              (direction OUTPUT)
            )
            (port vga_vsync
              (direction OUTPUT)
            )
            (port vga_de
              (direction OUTPUT)
            )
            (port (array (rename S_AXI_AWADDR "S_AXI_AWADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WDATA "S_AXI_WDATA<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WSTRB "S_AXI_WSTRB<3:0>") 4)
              (direction INPUT))
            (port (array (rename S_AXI_ARADDR "S_AXI_ARADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename m_axi_rdata "m_axi_rdata<31:0>") 32)
              (direction INPUT))
            (port (array (rename m_axi_rresp "m_axi_rresp<1:0>") 2)
              (direction INPUT))
            (port (array (rename m_axi_bresp "m_axi_bresp<1:0>") 2)
              (direction INPUT))
            (port (array (rename S_AXI_RDATA "S_AXI_RDATA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename S_AXI_RRESP "S_AXI_RRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename S_AXI_BRESP "S_AXI_BRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename m_axi_araddr "m_axi_araddr<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename m_axi_arlen "m_axi_arlen<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename m_axi_arsize "m_axi_arsize<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename m_axi_arburst "m_axi_arburst<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename m_axi_arprot "m_axi_arprot<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename m_axi_arcache "m_axi_arcache<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename m_axi_awaddr "m_axi_awaddr<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename m_axi_awlen "m_axi_awlen<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename m_axi_awsize "m_axi_awsize<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename m_axi_awburst "m_axi_awburst<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename m_axi_awprot "m_axi_awprot<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename m_axi_awcache "m_axi_awcache<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename m_axi_wdata "m_axi_wdata<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename m_axi_wstrb "m_axi_wstrb<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename vga_red "vga_red<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename vga_green "vga_green<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename vga_blue "vga_blue<7:0>") 8)
              (direction OUTPUT))
            (designator "xc7z020clg484-1")
            (property TYPE (string "system_xillyvga_0_wrapper") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_AWADDR<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_WDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:S_AXI_WSTRB<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_ARADDR<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:m_axi_rdata<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:m_axi_rresp<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:m_axi_bresp<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:S_AXI_RDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_RRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_BRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:m_axi_araddr<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:m_axi_arlen<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:m_axi_arsize<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:m_axi_arburst<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:m_axi_arprot<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:m_axi_arcache<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:m_axi_awaddr<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:m_axi_awlen<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:m_axi_awsize<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:m_axi_awburst<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:m_axi_awprot<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:m_axi_awcache<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:m_axi_wdata<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:m_axi_wstrb<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:vga_red<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:vga_green<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:vga_blue<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_xillyvga_0_wrapper_system_xillyvga_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance (rename xillyvga_0_xillyvga_core_ins "xillyvga_0/xillyvga_core_ins")
              (viewRef view_1 (cellRef xillyvga_core (libraryRef system_xillyvga_0_wrapper_lib)))
              (property BUS_INFO (string "32:INPUT:S_AXI_ARADDR<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:S_AXI_AWADDR<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:S_AXI_WDATA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:S_AXI_WSTRB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:m_axi_bresp<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:m_axi_rdata<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:m_axi_rresp<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:S_AXI_BRESP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:S_AXI_RDATA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:S_AXI_RRESP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:m_axi_araddr<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:m_axi_arburst<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:m_axi_arcache<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:m_axi_arlen<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:m_axi_arprot<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:m_axi_arsize<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:m_axi_awaddr<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:m_axi_awburst<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:m_axi_awcache<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:m_axi_awlen<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:m_axi_awprot<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:m_axi_awsize<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:m_axi_wdata<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:m_axi_wstrb<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:vga_blue<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:vga_green<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:vga_red<7:0>") (owner "Xilinx"))
            )
            (net (rename S_AXI_AWADDR_31_ "S_AXI_AWADDR<31>")
              (joined
                (portRef (member S_AXI_AWADDR 0))
                (portRef (member S_AXI_AWADDR 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_30_ "S_AXI_AWADDR<30>")
              (joined
                (portRef (member S_AXI_AWADDR 1))
                (portRef (member S_AXI_AWADDR 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_29_ "S_AXI_AWADDR<29>")
              (joined
                (portRef (member S_AXI_AWADDR 2))
                (portRef (member S_AXI_AWADDR 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_28_ "S_AXI_AWADDR<28>")
              (joined
                (portRef (member S_AXI_AWADDR 3))
                (portRef (member S_AXI_AWADDR 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_27_ "S_AXI_AWADDR<27>")
              (joined
                (portRef (member S_AXI_AWADDR 4))
                (portRef (member S_AXI_AWADDR 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_26_ "S_AXI_AWADDR<26>")
              (joined
                (portRef (member S_AXI_AWADDR 5))
                (portRef (member S_AXI_AWADDR 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_25_ "S_AXI_AWADDR<25>")
              (joined
                (portRef (member S_AXI_AWADDR 6))
                (portRef (member S_AXI_AWADDR 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_24_ "S_AXI_AWADDR<24>")
              (joined
                (portRef (member S_AXI_AWADDR 7))
                (portRef (member S_AXI_AWADDR 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_23_ "S_AXI_AWADDR<23>")
              (joined
                (portRef (member S_AXI_AWADDR 8))
                (portRef (member S_AXI_AWADDR 8) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_22_ "S_AXI_AWADDR<22>")
              (joined
                (portRef (member S_AXI_AWADDR 9))
                (portRef (member S_AXI_AWADDR 9) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_21_ "S_AXI_AWADDR<21>")
              (joined
                (portRef (member S_AXI_AWADDR 10))
                (portRef (member S_AXI_AWADDR 10) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_20_ "S_AXI_AWADDR<20>")
              (joined
                (portRef (member S_AXI_AWADDR 11))
                (portRef (member S_AXI_AWADDR 11) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_19_ "S_AXI_AWADDR<19>")
              (joined
                (portRef (member S_AXI_AWADDR 12))
                (portRef (member S_AXI_AWADDR 12) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_18_ "S_AXI_AWADDR<18>")
              (joined
                (portRef (member S_AXI_AWADDR 13))
                (portRef (member S_AXI_AWADDR 13) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_17_ "S_AXI_AWADDR<17>")
              (joined
                (portRef (member S_AXI_AWADDR 14))
                (portRef (member S_AXI_AWADDR 14) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_16_ "S_AXI_AWADDR<16>")
              (joined
                (portRef (member S_AXI_AWADDR 15))
                (portRef (member S_AXI_AWADDR 15) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_15_ "S_AXI_AWADDR<15>")
              (joined
                (portRef (member S_AXI_AWADDR 16))
                (portRef (member S_AXI_AWADDR 16) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_14_ "S_AXI_AWADDR<14>")
              (joined
                (portRef (member S_AXI_AWADDR 17))
                (portRef (member S_AXI_AWADDR 17) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_13_ "S_AXI_AWADDR<13>")
              (joined
                (portRef (member S_AXI_AWADDR 18))
                (portRef (member S_AXI_AWADDR 18) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_12_ "S_AXI_AWADDR<12>")
              (joined
                (portRef (member S_AXI_AWADDR 19))
                (portRef (member S_AXI_AWADDR 19) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_11_ "S_AXI_AWADDR<11>")
              (joined
                (portRef (member S_AXI_AWADDR 20))
                (portRef (member S_AXI_AWADDR 20) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_10_ "S_AXI_AWADDR<10>")
              (joined
                (portRef (member S_AXI_AWADDR 21))
                (portRef (member S_AXI_AWADDR 21) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_9_ "S_AXI_AWADDR<9>")
              (joined
                (portRef (member S_AXI_AWADDR 22))
                (portRef (member S_AXI_AWADDR 22) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_8_ "S_AXI_AWADDR<8>")
              (joined
                (portRef (member S_AXI_AWADDR 23))
                (portRef (member S_AXI_AWADDR 23) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_7_ "S_AXI_AWADDR<7>")
              (joined
                (portRef (member S_AXI_AWADDR 24))
                (portRef (member S_AXI_AWADDR 24) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_6_ "S_AXI_AWADDR<6>")
              (joined
                (portRef (member S_AXI_AWADDR 25))
                (portRef (member S_AXI_AWADDR 25) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_5_ "S_AXI_AWADDR<5>")
              (joined
                (portRef (member S_AXI_AWADDR 26))
                (portRef (member S_AXI_AWADDR 26) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_4_ "S_AXI_AWADDR<4>")
              (joined
                (portRef (member S_AXI_AWADDR 27))
                (portRef (member S_AXI_AWADDR 27) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_3_ "S_AXI_AWADDR<3>")
              (joined
                (portRef (member S_AXI_AWADDR 28))
                (portRef (member S_AXI_AWADDR 28) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_2_ "S_AXI_AWADDR<2>")
              (joined
                (portRef (member S_AXI_AWADDR 29))
                (portRef (member S_AXI_AWADDR 29) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_1_ "S_AXI_AWADDR<1>")
              (joined
                (portRef (member S_AXI_AWADDR 30))
                (portRef (member S_AXI_AWADDR 30) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_AWADDR_0_ "S_AXI_AWADDR<0>")
              (joined
                (portRef (member S_AXI_AWADDR 31))
                (portRef (member S_AXI_AWADDR 31) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_31_ "S_AXI_WDATA<31>")
              (joined
                (portRef (member S_AXI_WDATA 0))
                (portRef (member S_AXI_WDATA 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_30_ "S_AXI_WDATA<30>")
              (joined
                (portRef (member S_AXI_WDATA 1))
                (portRef (member S_AXI_WDATA 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_29_ "S_AXI_WDATA<29>")
              (joined
                (portRef (member S_AXI_WDATA 2))
                (portRef (member S_AXI_WDATA 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_28_ "S_AXI_WDATA<28>")
              (joined
                (portRef (member S_AXI_WDATA 3))
                (portRef (member S_AXI_WDATA 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_27_ "S_AXI_WDATA<27>")
              (joined
                (portRef (member S_AXI_WDATA 4))
                (portRef (member S_AXI_WDATA 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_26_ "S_AXI_WDATA<26>")
              (joined
                (portRef (member S_AXI_WDATA 5))
                (portRef (member S_AXI_WDATA 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_25_ "S_AXI_WDATA<25>")
              (joined
                (portRef (member S_AXI_WDATA 6))
                (portRef (member S_AXI_WDATA 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_24_ "S_AXI_WDATA<24>")
              (joined
                (portRef (member S_AXI_WDATA 7))
                (portRef (member S_AXI_WDATA 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_23_ "S_AXI_WDATA<23>")
              (joined
                (portRef (member S_AXI_WDATA 8))
                (portRef (member S_AXI_WDATA 8) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_22_ "S_AXI_WDATA<22>")
              (joined
                (portRef (member S_AXI_WDATA 9))
                (portRef (member S_AXI_WDATA 9) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_21_ "S_AXI_WDATA<21>")
              (joined
                (portRef (member S_AXI_WDATA 10))
                (portRef (member S_AXI_WDATA 10) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_20_ "S_AXI_WDATA<20>")
              (joined
                (portRef (member S_AXI_WDATA 11))
                (portRef (member S_AXI_WDATA 11) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_19_ "S_AXI_WDATA<19>")
              (joined
                (portRef (member S_AXI_WDATA 12))
                (portRef (member S_AXI_WDATA 12) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_18_ "S_AXI_WDATA<18>")
              (joined
                (portRef (member S_AXI_WDATA 13))
                (portRef (member S_AXI_WDATA 13) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_17_ "S_AXI_WDATA<17>")
              (joined
                (portRef (member S_AXI_WDATA 14))
                (portRef (member S_AXI_WDATA 14) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_16_ "S_AXI_WDATA<16>")
              (joined
                (portRef (member S_AXI_WDATA 15))
                (portRef (member S_AXI_WDATA 15) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_15_ "S_AXI_WDATA<15>")
              (joined
                (portRef (member S_AXI_WDATA 16))
                (portRef (member S_AXI_WDATA 16) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_14_ "S_AXI_WDATA<14>")
              (joined
                (portRef (member S_AXI_WDATA 17))
                (portRef (member S_AXI_WDATA 17) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_13_ "S_AXI_WDATA<13>")
              (joined
                (portRef (member S_AXI_WDATA 18))
                (portRef (member S_AXI_WDATA 18) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_12_ "S_AXI_WDATA<12>")
              (joined
                (portRef (member S_AXI_WDATA 19))
                (portRef (member S_AXI_WDATA 19) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_11_ "S_AXI_WDATA<11>")
              (joined
                (portRef (member S_AXI_WDATA 20))
                (portRef (member S_AXI_WDATA 20) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_10_ "S_AXI_WDATA<10>")
              (joined
                (portRef (member S_AXI_WDATA 21))
                (portRef (member S_AXI_WDATA 21) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_9_ "S_AXI_WDATA<9>")
              (joined
                (portRef (member S_AXI_WDATA 22))
                (portRef (member S_AXI_WDATA 22) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_8_ "S_AXI_WDATA<8>")
              (joined
                (portRef (member S_AXI_WDATA 23))
                (portRef (member S_AXI_WDATA 23) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_7_ "S_AXI_WDATA<7>")
              (joined
                (portRef (member S_AXI_WDATA 24))
                (portRef (member S_AXI_WDATA 24) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_6_ "S_AXI_WDATA<6>")
              (joined
                (portRef (member S_AXI_WDATA 25))
                (portRef (member S_AXI_WDATA 25) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_5_ "S_AXI_WDATA<5>")
              (joined
                (portRef (member S_AXI_WDATA 26))
                (portRef (member S_AXI_WDATA 26) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_4_ "S_AXI_WDATA<4>")
              (joined
                (portRef (member S_AXI_WDATA 27))
                (portRef (member S_AXI_WDATA 27) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_3_ "S_AXI_WDATA<3>")
              (joined
                (portRef (member S_AXI_WDATA 28))
                (portRef (member S_AXI_WDATA 28) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_2_ "S_AXI_WDATA<2>")
              (joined
                (portRef (member S_AXI_WDATA 29))
                (portRef (member S_AXI_WDATA 29) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_1_ "S_AXI_WDATA<1>")
              (joined
                (portRef (member S_AXI_WDATA 30))
                (portRef (member S_AXI_WDATA 30) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WDATA_0_ "S_AXI_WDATA<0>")
              (joined
                (portRef (member S_AXI_WDATA 31))
                (portRef (member S_AXI_WDATA 31) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WSTRB_3_ "S_AXI_WSTRB<3>")
              (joined
                (portRef (member S_AXI_WSTRB 0))
                (portRef (member S_AXI_WSTRB 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WSTRB_2_ "S_AXI_WSTRB<2>")
              (joined
                (portRef (member S_AXI_WSTRB 1))
                (portRef (member S_AXI_WSTRB 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WSTRB_1_ "S_AXI_WSTRB<1>")
              (joined
                (portRef (member S_AXI_WSTRB 2))
                (portRef (member S_AXI_WSTRB 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_WSTRB_0_ "S_AXI_WSTRB<0>")
              (joined
                (portRef (member S_AXI_WSTRB 3))
                (portRef (member S_AXI_WSTRB 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_31_ "S_AXI_ARADDR<31>")
              (joined
                (portRef (member S_AXI_ARADDR 0))
                (portRef (member S_AXI_ARADDR 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_30_ "S_AXI_ARADDR<30>")
              (joined
                (portRef (member S_AXI_ARADDR 1))
                (portRef (member S_AXI_ARADDR 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_29_ "S_AXI_ARADDR<29>")
              (joined
                (portRef (member S_AXI_ARADDR 2))
                (portRef (member S_AXI_ARADDR 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_28_ "S_AXI_ARADDR<28>")
              (joined
                (portRef (member S_AXI_ARADDR 3))
                (portRef (member S_AXI_ARADDR 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_27_ "S_AXI_ARADDR<27>")
              (joined
                (portRef (member S_AXI_ARADDR 4))
                (portRef (member S_AXI_ARADDR 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_26_ "S_AXI_ARADDR<26>")
              (joined
                (portRef (member S_AXI_ARADDR 5))
                (portRef (member S_AXI_ARADDR 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_25_ "S_AXI_ARADDR<25>")
              (joined
                (portRef (member S_AXI_ARADDR 6))
                (portRef (member S_AXI_ARADDR 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_24_ "S_AXI_ARADDR<24>")
              (joined
                (portRef (member S_AXI_ARADDR 7))
                (portRef (member S_AXI_ARADDR 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_23_ "S_AXI_ARADDR<23>")
              (joined
                (portRef (member S_AXI_ARADDR 8))
                (portRef (member S_AXI_ARADDR 8) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_22_ "S_AXI_ARADDR<22>")
              (joined
                (portRef (member S_AXI_ARADDR 9))
                (portRef (member S_AXI_ARADDR 9) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_21_ "S_AXI_ARADDR<21>")
              (joined
                (portRef (member S_AXI_ARADDR 10))
                (portRef (member S_AXI_ARADDR 10) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_20_ "S_AXI_ARADDR<20>")
              (joined
                (portRef (member S_AXI_ARADDR 11))
                (portRef (member S_AXI_ARADDR 11) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_19_ "S_AXI_ARADDR<19>")
              (joined
                (portRef (member S_AXI_ARADDR 12))
                (portRef (member S_AXI_ARADDR 12) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_18_ "S_AXI_ARADDR<18>")
              (joined
                (portRef (member S_AXI_ARADDR 13))
                (portRef (member S_AXI_ARADDR 13) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_17_ "S_AXI_ARADDR<17>")
              (joined
                (portRef (member S_AXI_ARADDR 14))
                (portRef (member S_AXI_ARADDR 14) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_16_ "S_AXI_ARADDR<16>")
              (joined
                (portRef (member S_AXI_ARADDR 15))
                (portRef (member S_AXI_ARADDR 15) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_15_ "S_AXI_ARADDR<15>")
              (joined
                (portRef (member S_AXI_ARADDR 16))
                (portRef (member S_AXI_ARADDR 16) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_14_ "S_AXI_ARADDR<14>")
              (joined
                (portRef (member S_AXI_ARADDR 17))
                (portRef (member S_AXI_ARADDR 17) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_13_ "S_AXI_ARADDR<13>")
              (joined
                (portRef (member S_AXI_ARADDR 18))
                (portRef (member S_AXI_ARADDR 18) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_12_ "S_AXI_ARADDR<12>")
              (joined
                (portRef (member S_AXI_ARADDR 19))
                (portRef (member S_AXI_ARADDR 19) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_11_ "S_AXI_ARADDR<11>")
              (joined
                (portRef (member S_AXI_ARADDR 20))
                (portRef (member S_AXI_ARADDR 20) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_10_ "S_AXI_ARADDR<10>")
              (joined
                (portRef (member S_AXI_ARADDR 21))
                (portRef (member S_AXI_ARADDR 21) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_9_ "S_AXI_ARADDR<9>")
              (joined
                (portRef (member S_AXI_ARADDR 22))
                (portRef (member S_AXI_ARADDR 22) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_8_ "S_AXI_ARADDR<8>")
              (joined
                (portRef (member S_AXI_ARADDR 23))
                (portRef (member S_AXI_ARADDR 23) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_7_ "S_AXI_ARADDR<7>")
              (joined
                (portRef (member S_AXI_ARADDR 24))
                (portRef (member S_AXI_ARADDR 24) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_6_ "S_AXI_ARADDR<6>")
              (joined
                (portRef (member S_AXI_ARADDR 25))
                (portRef (member S_AXI_ARADDR 25) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_5_ "S_AXI_ARADDR<5>")
              (joined
                (portRef (member S_AXI_ARADDR 26))
                (portRef (member S_AXI_ARADDR 26) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_4_ "S_AXI_ARADDR<4>")
              (joined
                (portRef (member S_AXI_ARADDR 27))
                (portRef (member S_AXI_ARADDR 27) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_3_ "S_AXI_ARADDR<3>")
              (joined
                (portRef (member S_AXI_ARADDR 28))
                (portRef (member S_AXI_ARADDR 28) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_2_ "S_AXI_ARADDR<2>")
              (joined
                (portRef (member S_AXI_ARADDR 29))
                (portRef (member S_AXI_ARADDR 29) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_1_ "S_AXI_ARADDR<1>")
              (joined
                (portRef (member S_AXI_ARADDR 30))
                (portRef (member S_AXI_ARADDR 30) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_ARADDR_0_ "S_AXI_ARADDR<0>")
              (joined
                (portRef (member S_AXI_ARADDR 31))
                (portRef (member S_AXI_ARADDR 31) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_31_ "m_axi_rdata<31>")
              (joined
                (portRef (member m_axi_rdata 0))
                (portRef (member m_axi_rdata 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_30_ "m_axi_rdata<30>")
              (joined
                (portRef (member m_axi_rdata 1))
                (portRef (member m_axi_rdata 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_29_ "m_axi_rdata<29>")
              (joined
                (portRef (member m_axi_rdata 2))
                (portRef (member m_axi_rdata 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_28_ "m_axi_rdata<28>")
              (joined
                (portRef (member m_axi_rdata 3))
                (portRef (member m_axi_rdata 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_27_ "m_axi_rdata<27>")
              (joined
                (portRef (member m_axi_rdata 4))
                (portRef (member m_axi_rdata 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_26_ "m_axi_rdata<26>")
              (joined
                (portRef (member m_axi_rdata 5))
                (portRef (member m_axi_rdata 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_25_ "m_axi_rdata<25>")
              (joined
                (portRef (member m_axi_rdata 6))
                (portRef (member m_axi_rdata 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_24_ "m_axi_rdata<24>")
              (joined
                (portRef (member m_axi_rdata 7))
                (portRef (member m_axi_rdata 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_23_ "m_axi_rdata<23>")
              (joined
                (portRef (member m_axi_rdata 8))
                (portRef (member m_axi_rdata 8) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_22_ "m_axi_rdata<22>")
              (joined
                (portRef (member m_axi_rdata 9))
                (portRef (member m_axi_rdata 9) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_21_ "m_axi_rdata<21>")
              (joined
                (portRef (member m_axi_rdata 10))
                (portRef (member m_axi_rdata 10) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_20_ "m_axi_rdata<20>")
              (joined
                (portRef (member m_axi_rdata 11))
                (portRef (member m_axi_rdata 11) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_19_ "m_axi_rdata<19>")
              (joined
                (portRef (member m_axi_rdata 12))
                (portRef (member m_axi_rdata 12) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_18_ "m_axi_rdata<18>")
              (joined
                (portRef (member m_axi_rdata 13))
                (portRef (member m_axi_rdata 13) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_17_ "m_axi_rdata<17>")
              (joined
                (portRef (member m_axi_rdata 14))
                (portRef (member m_axi_rdata 14) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_16_ "m_axi_rdata<16>")
              (joined
                (portRef (member m_axi_rdata 15))
                (portRef (member m_axi_rdata 15) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_15_ "m_axi_rdata<15>")
              (joined
                (portRef (member m_axi_rdata 16))
                (portRef (member m_axi_rdata 16) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_14_ "m_axi_rdata<14>")
              (joined
                (portRef (member m_axi_rdata 17))
                (portRef (member m_axi_rdata 17) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_13_ "m_axi_rdata<13>")
              (joined
                (portRef (member m_axi_rdata 18))
                (portRef (member m_axi_rdata 18) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_12_ "m_axi_rdata<12>")
              (joined
                (portRef (member m_axi_rdata 19))
                (portRef (member m_axi_rdata 19) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_11_ "m_axi_rdata<11>")
              (joined
                (portRef (member m_axi_rdata 20))
                (portRef (member m_axi_rdata 20) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_10_ "m_axi_rdata<10>")
              (joined
                (portRef (member m_axi_rdata 21))
                (portRef (member m_axi_rdata 21) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_9_ "m_axi_rdata<9>")
              (joined
                (portRef (member m_axi_rdata 22))
                (portRef (member m_axi_rdata 22) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_8_ "m_axi_rdata<8>")
              (joined
                (portRef (member m_axi_rdata 23))
                (portRef (member m_axi_rdata 23) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_7_ "m_axi_rdata<7>")
              (joined
                (portRef (member m_axi_rdata 24))
                (portRef (member m_axi_rdata 24) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_6_ "m_axi_rdata<6>")
              (joined
                (portRef (member m_axi_rdata 25))
                (portRef (member m_axi_rdata 25) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_5_ "m_axi_rdata<5>")
              (joined
                (portRef (member m_axi_rdata 26))
                (portRef (member m_axi_rdata 26) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_4_ "m_axi_rdata<4>")
              (joined
                (portRef (member m_axi_rdata 27))
                (portRef (member m_axi_rdata 27) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_3_ "m_axi_rdata<3>")
              (joined
                (portRef (member m_axi_rdata 28))
                (portRef (member m_axi_rdata 28) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_2_ "m_axi_rdata<2>")
              (joined
                (portRef (member m_axi_rdata 29))
                (portRef (member m_axi_rdata 29) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_1_ "m_axi_rdata<1>")
              (joined
                (portRef (member m_axi_rdata 30))
                (portRef (member m_axi_rdata 30) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rdata_0_ "m_axi_rdata<0>")
              (joined
                (portRef (member m_axi_rdata 31))
                (portRef (member m_axi_rdata 31) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rresp_1_ "m_axi_rresp<1>")
              (joined
                (portRef (member m_axi_rresp 0))
                (portRef (member m_axi_rresp 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_rresp_0_ "m_axi_rresp<0>")
              (joined
                (portRef (member m_axi_rresp 1))
                (portRef (member m_axi_rresp 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_bresp_1_ "m_axi_bresp<1>")
              (joined
                (portRef (member m_axi_bresp 0))
                (portRef (member m_axi_bresp 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_bresp_0_ "m_axi_bresp<0>")
              (joined
                (portRef (member m_axi_bresp 1))
                (portRef (member m_axi_bresp 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_ACLK
              (joined
                (portRef S_AXI_ACLK)
                (portRef S_AXI_ACLK (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_ARESETN
              (joined
                (portRef S_AXI_ARESETN)
                (portRef S_AXI_ARESETN (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_AWVALID
              (joined
                (portRef S_AXI_AWVALID)
                (portRef S_AXI_AWVALID (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_WVALID
              (joined
                (portRef S_AXI_WVALID)
                (portRef S_AXI_WVALID (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_BREADY
              (joined
                (portRef S_AXI_BREADY)
                (portRef S_AXI_BREADY (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_ARVALID
              (joined
                (portRef S_AXI_ARVALID)
                (portRef S_AXI_ARVALID (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_RREADY
              (joined
                (portRef S_AXI_RREADY)
                (portRef S_AXI_RREADY (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_aclk
              (joined
                (portRef m_axi_aclk)
                (portRef m_axi_aclk (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_aresetn
              (joined
                (portRef m_axi_aresetn)
                (portRef m_axi_aresetn (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_arready
              (joined
                (portRef m_axi_arready)
                (portRef m_axi_arready (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_rvalid
              (joined
                (portRef m_axi_rvalid)
                (portRef m_axi_rvalid (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_rlast
              (joined
                (portRef m_axi_rlast)
                (portRef m_axi_rlast (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_awready
              (joined
                (portRef m_axi_awready)
                (portRef m_axi_awready (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_wready
              (joined
                (portRef m_axi_wready)
                (portRef m_axi_wready (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_bvalid
              (joined
                (portRef m_axi_bvalid)
                (portRef m_axi_bvalid (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net clk_in
              (joined
                (portRef clk_in)
                (portRef clk_in (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_BRESP_1_ "S_AXI_BRESP<1>")
              (joined
                (portRef (member S_AXI_BRESP 0))
                (portRef (member S_AXI_BRESP 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_BRESP_0_ "S_AXI_BRESP<0>")
              (joined
                (portRef (member S_AXI_BRESP 1))
                (portRef (member S_AXI_BRESP 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_31_ "S_AXI_RDATA<31>")
              (joined
                (portRef (member S_AXI_RDATA 0))
                (portRef (member S_AXI_RDATA 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_30_ "S_AXI_RDATA<30>")
              (joined
                (portRef (member S_AXI_RDATA 1))
                (portRef (member S_AXI_RDATA 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_29_ "S_AXI_RDATA<29>")
              (joined
                (portRef (member S_AXI_RDATA 2))
                (portRef (member S_AXI_RDATA 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_28_ "S_AXI_RDATA<28>")
              (joined
                (portRef (member S_AXI_RDATA 3))
                (portRef (member S_AXI_RDATA 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_27_ "S_AXI_RDATA<27>")
              (joined
                (portRef (member S_AXI_RDATA 4))
                (portRef (member S_AXI_RDATA 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_26_ "S_AXI_RDATA<26>")
              (joined
                (portRef (member S_AXI_RDATA 5))
                (portRef (member S_AXI_RDATA 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_25_ "S_AXI_RDATA<25>")
              (joined
                (portRef (member S_AXI_RDATA 6))
                (portRef (member S_AXI_RDATA 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_24_ "S_AXI_RDATA<24>")
              (joined
                (portRef (member S_AXI_RDATA 7))
                (portRef (member S_AXI_RDATA 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_23_ "S_AXI_RDATA<23>")
              (joined
                (portRef (member S_AXI_RDATA 8))
                (portRef (member S_AXI_RDATA 8) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_22_ "S_AXI_RDATA<22>")
              (joined
                (portRef (member S_AXI_RDATA 9))
                (portRef (member S_AXI_RDATA 9) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_21_ "S_AXI_RDATA<21>")
              (joined
                (portRef (member S_AXI_RDATA 10))
                (portRef (member S_AXI_RDATA 10) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_20_ "S_AXI_RDATA<20>")
              (joined
                (portRef (member S_AXI_RDATA 11))
                (portRef (member S_AXI_RDATA 11) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_19_ "S_AXI_RDATA<19>")
              (joined
                (portRef (member S_AXI_RDATA 12))
                (portRef (member S_AXI_RDATA 12) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_18_ "S_AXI_RDATA<18>")
              (joined
                (portRef (member S_AXI_RDATA 13))
                (portRef (member S_AXI_RDATA 13) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_17_ "S_AXI_RDATA<17>")
              (joined
                (portRef (member S_AXI_RDATA 14))
                (portRef (member S_AXI_RDATA 14) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_16_ "S_AXI_RDATA<16>")
              (joined
                (portRef (member S_AXI_RDATA 15))
                (portRef (member S_AXI_RDATA 15) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_15_ "S_AXI_RDATA<15>")
              (joined
                (portRef (member S_AXI_RDATA 16))
                (portRef (member S_AXI_RDATA 16) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_14_ "S_AXI_RDATA<14>")
              (joined
                (portRef (member S_AXI_RDATA 17))
                (portRef (member S_AXI_RDATA 17) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_13_ "S_AXI_RDATA<13>")
              (joined
                (portRef (member S_AXI_RDATA 18))
                (portRef (member S_AXI_RDATA 18) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_12_ "S_AXI_RDATA<12>")
              (joined
                (portRef (member S_AXI_RDATA 19))
                (portRef (member S_AXI_RDATA 19) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_11_ "S_AXI_RDATA<11>")
              (joined
                (portRef (member S_AXI_RDATA 20))
                (portRef (member S_AXI_RDATA 20) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_10_ "S_AXI_RDATA<10>")
              (joined
                (portRef (member S_AXI_RDATA 21))
                (portRef (member S_AXI_RDATA 21) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_9_ "S_AXI_RDATA<9>")
              (joined
                (portRef (member S_AXI_RDATA 22))
                (portRef (member S_AXI_RDATA 22) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_8_ "S_AXI_RDATA<8>")
              (joined
                (portRef (member S_AXI_RDATA 23))
                (portRef (member S_AXI_RDATA 23) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_7_ "S_AXI_RDATA<7>")
              (joined
                (portRef (member S_AXI_RDATA 24))
                (portRef (member S_AXI_RDATA 24) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_6_ "S_AXI_RDATA<6>")
              (joined
                (portRef (member S_AXI_RDATA 25))
                (portRef (member S_AXI_RDATA 25) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_5_ "S_AXI_RDATA<5>")
              (joined
                (portRef (member S_AXI_RDATA 26))
                (portRef (member S_AXI_RDATA 26) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_4_ "S_AXI_RDATA<4>")
              (joined
                (portRef (member S_AXI_RDATA 27))
                (portRef (member S_AXI_RDATA 27) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_3_ "S_AXI_RDATA<3>")
              (joined
                (portRef (member S_AXI_RDATA 28))
                (portRef (member S_AXI_RDATA 28) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_2_ "S_AXI_RDATA<2>")
              (joined
                (portRef (member S_AXI_RDATA 29))
                (portRef (member S_AXI_RDATA 29) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_1_ "S_AXI_RDATA<1>")
              (joined
                (portRef (member S_AXI_RDATA 30))
                (portRef (member S_AXI_RDATA 30) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RDATA_0_ "S_AXI_RDATA<0>")
              (joined
                (portRef (member S_AXI_RDATA 31))
                (portRef (member S_AXI_RDATA 31) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RRESP_1_ "S_AXI_RRESP<1>")
              (joined
                (portRef (member S_AXI_RRESP 0))
                (portRef (member S_AXI_RRESP 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename S_AXI_RRESP_0_ "S_AXI_RRESP<0>")
              (joined
                (portRef (member S_AXI_RRESP 1))
                (portRef (member S_AXI_RRESP 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_31_ "m_axi_araddr<31>")
              (joined
                (portRef (member m_axi_araddr 0))
                (portRef (member m_axi_araddr 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_30_ "m_axi_araddr<30>")
              (joined
                (portRef (member m_axi_araddr 1))
                (portRef (member m_axi_araddr 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_29_ "m_axi_araddr<29>")
              (joined
                (portRef (member m_axi_araddr 2))
                (portRef (member m_axi_araddr 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_28_ "m_axi_araddr<28>")
              (joined
                (portRef (member m_axi_araddr 3))
                (portRef (member m_axi_araddr 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_27_ "m_axi_araddr<27>")
              (joined
                (portRef (member m_axi_araddr 4))
                (portRef (member m_axi_araddr 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_26_ "m_axi_araddr<26>")
              (joined
                (portRef (member m_axi_araddr 5))
                (portRef (member m_axi_araddr 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_25_ "m_axi_araddr<25>")
              (joined
                (portRef (member m_axi_araddr 6))
                (portRef (member m_axi_araddr 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_24_ "m_axi_araddr<24>")
              (joined
                (portRef (member m_axi_araddr 7))
                (portRef (member m_axi_araddr 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_23_ "m_axi_araddr<23>")
              (joined
                (portRef (member m_axi_araddr 8))
                (portRef (member m_axi_araddr 8) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_22_ "m_axi_araddr<22>")
              (joined
                (portRef (member m_axi_araddr 9))
                (portRef (member m_axi_araddr 9) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_21_ "m_axi_araddr<21>")
              (joined
                (portRef (member m_axi_araddr 10))
                (portRef (member m_axi_araddr 10) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_20_ "m_axi_araddr<20>")
              (joined
                (portRef (member m_axi_araddr 11))
                (portRef (member m_axi_araddr 11) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_19_ "m_axi_araddr<19>")
              (joined
                (portRef (member m_axi_araddr 12))
                (portRef (member m_axi_araddr 12) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_18_ "m_axi_araddr<18>")
              (joined
                (portRef (member m_axi_araddr 13))
                (portRef (member m_axi_araddr 13) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_17_ "m_axi_araddr<17>")
              (joined
                (portRef (member m_axi_araddr 14))
                (portRef (member m_axi_araddr 14) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_16_ "m_axi_araddr<16>")
              (joined
                (portRef (member m_axi_araddr 15))
                (portRef (member m_axi_araddr 15) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_15_ "m_axi_araddr<15>")
              (joined
                (portRef (member m_axi_araddr 16))
                (portRef (member m_axi_araddr 16) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_14_ "m_axi_araddr<14>")
              (joined
                (portRef (member m_axi_araddr 17))
                (portRef (member m_axi_araddr 17) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_13_ "m_axi_araddr<13>")
              (joined
                (portRef (member m_axi_araddr 18))
                (portRef (member m_axi_araddr 18) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_12_ "m_axi_araddr<12>")
              (joined
                (portRef (member m_axi_araddr 19))
                (portRef (member m_axi_araddr 19) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_11_ "m_axi_araddr<11>")
              (joined
                (portRef (member m_axi_araddr 20))
                (portRef (member m_axi_araddr 20) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_10_ "m_axi_araddr<10>")
              (joined
                (portRef (member m_axi_araddr 21))
                (portRef (member m_axi_araddr 21) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_9_ "m_axi_araddr<9>")
              (joined
                (portRef (member m_axi_araddr 22))
                (portRef (member m_axi_araddr 22) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_8_ "m_axi_araddr<8>")
              (joined
                (portRef (member m_axi_araddr 23))
                (portRef (member m_axi_araddr 23) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_7_ "m_axi_araddr<7>")
              (joined
                (portRef (member m_axi_araddr 24))
                (portRef (member m_axi_araddr 24) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_6_ "m_axi_araddr<6>")
              (joined
                (portRef (member m_axi_araddr 25))
                (portRef (member m_axi_araddr 25) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_5_ "m_axi_araddr<5>")
              (joined
                (portRef (member m_axi_araddr 26))
                (portRef (member m_axi_araddr 26) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_4_ "m_axi_araddr<4>")
              (joined
                (portRef (member m_axi_araddr 27))
                (portRef (member m_axi_araddr 27) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_3_ "m_axi_araddr<3>")
              (joined
                (portRef (member m_axi_araddr 28))
                (portRef (member m_axi_araddr 28) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_2_ "m_axi_araddr<2>")
              (joined
                (portRef (member m_axi_araddr 29))
                (portRef (member m_axi_araddr 29) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_1_ "m_axi_araddr<1>")
              (joined
                (portRef (member m_axi_araddr 30))
                (portRef (member m_axi_araddr 30) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_araddr_0_ "m_axi_araddr<0>")
              (joined
                (portRef (member m_axi_araddr 31))
                (portRef (member m_axi_araddr 31) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arburst_1_ "m_axi_arburst<1>")
              (joined
                (portRef (member m_axi_arburst 0))
                (portRef (member m_axi_arburst 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arburst_0_ "m_axi_arburst<0>")
              (joined
                (portRef (member m_axi_arburst 1))
                (portRef (member m_axi_arburst 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arcache_3_ "m_axi_arcache<3>")
              (joined
                (portRef (member m_axi_arcache 0))
                (portRef (member m_axi_arcache 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arcache_2_ "m_axi_arcache<2>")
              (joined
                (portRef (member m_axi_arcache 1))
                (portRef (member m_axi_arcache 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arcache_1_ "m_axi_arcache<1>")
              (joined
                (portRef (member m_axi_arcache 2))
                (portRef (member m_axi_arcache 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arcache_0_ "m_axi_arcache<0>")
              (joined
                (portRef (member m_axi_arcache 3))
                (portRef (member m_axi_arcache 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arlen_3_ "m_axi_arlen<3>")
              (joined
                (portRef (member m_axi_arlen 0))
                (portRef (member m_axi_arlen 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arlen_2_ "m_axi_arlen<2>")
              (joined
                (portRef (member m_axi_arlen 1))
                (portRef (member m_axi_arlen 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arlen_1_ "m_axi_arlen<1>")
              (joined
                (portRef (member m_axi_arlen 2))
                (portRef (member m_axi_arlen 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arlen_0_ "m_axi_arlen<0>")
              (joined
                (portRef (member m_axi_arlen 3))
                (portRef (member m_axi_arlen 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arprot_2_ "m_axi_arprot<2>")
              (joined
                (portRef (member m_axi_arprot 0))
                (portRef (member m_axi_arprot 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arprot_1_ "m_axi_arprot<1>")
              (joined
                (portRef (member m_axi_arprot 1))
                (portRef (member m_axi_arprot 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arprot_0_ "m_axi_arprot<0>")
              (joined
                (portRef (member m_axi_arprot 2))
                (portRef (member m_axi_arprot 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arsize_2_ "m_axi_arsize<2>")
              (joined
                (portRef (member m_axi_arsize 0))
                (portRef (member m_axi_arsize 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arsize_1_ "m_axi_arsize<1>")
              (joined
                (portRef (member m_axi_arsize 1))
                (portRef (member m_axi_arsize 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_arsize_0_ "m_axi_arsize<0>")
              (joined
                (portRef (member m_axi_arsize 2))
                (portRef (member m_axi_arsize 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_31_ "m_axi_awaddr<31>")
              (joined
                (portRef (member m_axi_awaddr 0))
                (portRef (member m_axi_awaddr 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_30_ "m_axi_awaddr<30>")
              (joined
                (portRef (member m_axi_awaddr 1))
                (portRef (member m_axi_awaddr 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_29_ "m_axi_awaddr<29>")
              (joined
                (portRef (member m_axi_awaddr 2))
                (portRef (member m_axi_awaddr 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_28_ "m_axi_awaddr<28>")
              (joined
                (portRef (member m_axi_awaddr 3))
                (portRef (member m_axi_awaddr 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_27_ "m_axi_awaddr<27>")
              (joined
                (portRef (member m_axi_awaddr 4))
                (portRef (member m_axi_awaddr 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_26_ "m_axi_awaddr<26>")
              (joined
                (portRef (member m_axi_awaddr 5))
                (portRef (member m_axi_awaddr 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_25_ "m_axi_awaddr<25>")
              (joined
                (portRef (member m_axi_awaddr 6))
                (portRef (member m_axi_awaddr 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_24_ "m_axi_awaddr<24>")
              (joined
                (portRef (member m_axi_awaddr 7))
                (portRef (member m_axi_awaddr 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_23_ "m_axi_awaddr<23>")
              (joined
                (portRef (member m_axi_awaddr 8))
                (portRef (member m_axi_awaddr 8) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_22_ "m_axi_awaddr<22>")
              (joined
                (portRef (member m_axi_awaddr 9))
                (portRef (member m_axi_awaddr 9) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_21_ "m_axi_awaddr<21>")
              (joined
                (portRef (member m_axi_awaddr 10))
                (portRef (member m_axi_awaddr 10) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_20_ "m_axi_awaddr<20>")
              (joined
                (portRef (member m_axi_awaddr 11))
                (portRef (member m_axi_awaddr 11) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_19_ "m_axi_awaddr<19>")
              (joined
                (portRef (member m_axi_awaddr 12))
                (portRef (member m_axi_awaddr 12) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_18_ "m_axi_awaddr<18>")
              (joined
                (portRef (member m_axi_awaddr 13))
                (portRef (member m_axi_awaddr 13) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_17_ "m_axi_awaddr<17>")
              (joined
                (portRef (member m_axi_awaddr 14))
                (portRef (member m_axi_awaddr 14) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_16_ "m_axi_awaddr<16>")
              (joined
                (portRef (member m_axi_awaddr 15))
                (portRef (member m_axi_awaddr 15) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_15_ "m_axi_awaddr<15>")
              (joined
                (portRef (member m_axi_awaddr 16))
                (portRef (member m_axi_awaddr 16) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_14_ "m_axi_awaddr<14>")
              (joined
                (portRef (member m_axi_awaddr 17))
                (portRef (member m_axi_awaddr 17) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_13_ "m_axi_awaddr<13>")
              (joined
                (portRef (member m_axi_awaddr 18))
                (portRef (member m_axi_awaddr 18) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_12_ "m_axi_awaddr<12>")
              (joined
                (portRef (member m_axi_awaddr 19))
                (portRef (member m_axi_awaddr 19) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_11_ "m_axi_awaddr<11>")
              (joined
                (portRef (member m_axi_awaddr 20))
                (portRef (member m_axi_awaddr 20) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_10_ "m_axi_awaddr<10>")
              (joined
                (portRef (member m_axi_awaddr 21))
                (portRef (member m_axi_awaddr 21) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_9_ "m_axi_awaddr<9>")
              (joined
                (portRef (member m_axi_awaddr 22))
                (portRef (member m_axi_awaddr 22) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_8_ "m_axi_awaddr<8>")
              (joined
                (portRef (member m_axi_awaddr 23))
                (portRef (member m_axi_awaddr 23) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_7_ "m_axi_awaddr<7>")
              (joined
                (portRef (member m_axi_awaddr 24))
                (portRef (member m_axi_awaddr 24) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_6_ "m_axi_awaddr<6>")
              (joined
                (portRef (member m_axi_awaddr 25))
                (portRef (member m_axi_awaddr 25) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_5_ "m_axi_awaddr<5>")
              (joined
                (portRef (member m_axi_awaddr 26))
                (portRef (member m_axi_awaddr 26) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_4_ "m_axi_awaddr<4>")
              (joined
                (portRef (member m_axi_awaddr 27))
                (portRef (member m_axi_awaddr 27) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_3_ "m_axi_awaddr<3>")
              (joined
                (portRef (member m_axi_awaddr 28))
                (portRef (member m_axi_awaddr 28) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_2_ "m_axi_awaddr<2>")
              (joined
                (portRef (member m_axi_awaddr 29))
                (portRef (member m_axi_awaddr 29) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_1_ "m_axi_awaddr<1>")
              (joined
                (portRef (member m_axi_awaddr 30))
                (portRef (member m_axi_awaddr 30) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awaddr_0_ "m_axi_awaddr<0>")
              (joined
                (portRef (member m_axi_awaddr 31))
                (portRef (member m_axi_awaddr 31) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awburst_1_ "m_axi_awburst<1>")
              (joined
                (portRef (member m_axi_awburst 0))
                (portRef (member m_axi_awburst 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awburst_0_ "m_axi_awburst<0>")
              (joined
                (portRef (member m_axi_awburst 1))
                (portRef (member m_axi_awburst 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awcache_3_ "m_axi_awcache<3>")
              (joined
                (portRef (member m_axi_awcache 0))
                (portRef (member m_axi_awcache 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awcache_2_ "m_axi_awcache<2>")
              (joined
                (portRef (member m_axi_awcache 1))
                (portRef (member m_axi_awcache 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awcache_1_ "m_axi_awcache<1>")
              (joined
                (portRef (member m_axi_awcache 2))
                (portRef (member m_axi_awcache 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awcache_0_ "m_axi_awcache<0>")
              (joined
                (portRef (member m_axi_awcache 3))
                (portRef (member m_axi_awcache 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awlen_3_ "m_axi_awlen<3>")
              (joined
                (portRef (member m_axi_awlen 0))
                (portRef (member m_axi_awlen 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awlen_2_ "m_axi_awlen<2>")
              (joined
                (portRef (member m_axi_awlen 1))
                (portRef (member m_axi_awlen 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awlen_1_ "m_axi_awlen<1>")
              (joined
                (portRef (member m_axi_awlen 2))
                (portRef (member m_axi_awlen 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awlen_0_ "m_axi_awlen<0>")
              (joined
                (portRef (member m_axi_awlen 3))
                (portRef (member m_axi_awlen 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awprot_2_ "m_axi_awprot<2>")
              (joined
                (portRef (member m_axi_awprot 0))
                (portRef (member m_axi_awprot 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awprot_1_ "m_axi_awprot<1>")
              (joined
                (portRef (member m_axi_awprot 1))
                (portRef (member m_axi_awprot 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awprot_0_ "m_axi_awprot<0>")
              (joined
                (portRef (member m_axi_awprot 2))
                (portRef (member m_axi_awprot 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awsize_2_ "m_axi_awsize<2>")
              (joined
                (portRef (member m_axi_awsize 0))
                (portRef (member m_axi_awsize 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awsize_1_ "m_axi_awsize<1>")
              (joined
                (portRef (member m_axi_awsize 1))
                (portRef (member m_axi_awsize 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_awsize_0_ "m_axi_awsize<0>")
              (joined
                (portRef (member m_axi_awsize 2))
                (portRef (member m_axi_awsize 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_31_ "m_axi_wdata<31>")
              (joined
                (portRef (member m_axi_wdata 0))
                (portRef (member m_axi_wdata 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_30_ "m_axi_wdata<30>")
              (joined
                (portRef (member m_axi_wdata 1))
                (portRef (member m_axi_wdata 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_29_ "m_axi_wdata<29>")
              (joined
                (portRef (member m_axi_wdata 2))
                (portRef (member m_axi_wdata 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_28_ "m_axi_wdata<28>")
              (joined
                (portRef (member m_axi_wdata 3))
                (portRef (member m_axi_wdata 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_27_ "m_axi_wdata<27>")
              (joined
                (portRef (member m_axi_wdata 4))
                (portRef (member m_axi_wdata 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_26_ "m_axi_wdata<26>")
              (joined
                (portRef (member m_axi_wdata 5))
                (portRef (member m_axi_wdata 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_25_ "m_axi_wdata<25>")
              (joined
                (portRef (member m_axi_wdata 6))
                (portRef (member m_axi_wdata 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_24_ "m_axi_wdata<24>")
              (joined
                (portRef (member m_axi_wdata 7))
                (portRef (member m_axi_wdata 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_23_ "m_axi_wdata<23>")
              (joined
                (portRef (member m_axi_wdata 8))
                (portRef (member m_axi_wdata 8) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_22_ "m_axi_wdata<22>")
              (joined
                (portRef (member m_axi_wdata 9))
                (portRef (member m_axi_wdata 9) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_21_ "m_axi_wdata<21>")
              (joined
                (portRef (member m_axi_wdata 10))
                (portRef (member m_axi_wdata 10) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_20_ "m_axi_wdata<20>")
              (joined
                (portRef (member m_axi_wdata 11))
                (portRef (member m_axi_wdata 11) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_19_ "m_axi_wdata<19>")
              (joined
                (portRef (member m_axi_wdata 12))
                (portRef (member m_axi_wdata 12) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_18_ "m_axi_wdata<18>")
              (joined
                (portRef (member m_axi_wdata 13))
                (portRef (member m_axi_wdata 13) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_17_ "m_axi_wdata<17>")
              (joined
                (portRef (member m_axi_wdata 14))
                (portRef (member m_axi_wdata 14) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_16_ "m_axi_wdata<16>")
              (joined
                (portRef (member m_axi_wdata 15))
                (portRef (member m_axi_wdata 15) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_15_ "m_axi_wdata<15>")
              (joined
                (portRef (member m_axi_wdata 16))
                (portRef (member m_axi_wdata 16) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_14_ "m_axi_wdata<14>")
              (joined
                (portRef (member m_axi_wdata 17))
                (portRef (member m_axi_wdata 17) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_13_ "m_axi_wdata<13>")
              (joined
                (portRef (member m_axi_wdata 18))
                (portRef (member m_axi_wdata 18) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_12_ "m_axi_wdata<12>")
              (joined
                (portRef (member m_axi_wdata 19))
                (portRef (member m_axi_wdata 19) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_11_ "m_axi_wdata<11>")
              (joined
                (portRef (member m_axi_wdata 20))
                (portRef (member m_axi_wdata 20) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_10_ "m_axi_wdata<10>")
              (joined
                (portRef (member m_axi_wdata 21))
                (portRef (member m_axi_wdata 21) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_9_ "m_axi_wdata<9>")
              (joined
                (portRef (member m_axi_wdata 22))
                (portRef (member m_axi_wdata 22) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_8_ "m_axi_wdata<8>")
              (joined
                (portRef (member m_axi_wdata 23))
                (portRef (member m_axi_wdata 23) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_7_ "m_axi_wdata<7>")
              (joined
                (portRef (member m_axi_wdata 24))
                (portRef (member m_axi_wdata 24) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_6_ "m_axi_wdata<6>")
              (joined
                (portRef (member m_axi_wdata 25))
                (portRef (member m_axi_wdata 25) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_5_ "m_axi_wdata<5>")
              (joined
                (portRef (member m_axi_wdata 26))
                (portRef (member m_axi_wdata 26) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_4_ "m_axi_wdata<4>")
              (joined
                (portRef (member m_axi_wdata 27))
                (portRef (member m_axi_wdata 27) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_3_ "m_axi_wdata<3>")
              (joined
                (portRef (member m_axi_wdata 28))
                (portRef (member m_axi_wdata 28) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_2_ "m_axi_wdata<2>")
              (joined
                (portRef (member m_axi_wdata 29))
                (portRef (member m_axi_wdata 29) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_1_ "m_axi_wdata<1>")
              (joined
                (portRef (member m_axi_wdata 30))
                (portRef (member m_axi_wdata 30) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wdata_0_ "m_axi_wdata<0>")
              (joined
                (portRef (member m_axi_wdata 31))
                (portRef (member m_axi_wdata 31) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wstrb_3_ "m_axi_wstrb<3>")
              (joined
                (portRef (member m_axi_wstrb 0))
                (portRef (member m_axi_wstrb 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wstrb_2_ "m_axi_wstrb<2>")
              (joined
                (portRef (member m_axi_wstrb 1))
                (portRef (member m_axi_wstrb 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wstrb_1_ "m_axi_wstrb<1>")
              (joined
                (portRef (member m_axi_wstrb 2))
                (portRef (member m_axi_wstrb 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename m_axi_wstrb_0_ "m_axi_wstrb<0>")
              (joined
                (portRef (member m_axi_wstrb 3))
                (portRef (member m_axi_wstrb 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_blue_7_ "vga_blue<7>")
              (joined
                (portRef (member vga_blue 0))
                (portRef (member vga_blue 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_blue_6_ "vga_blue<6>")
              (joined
                (portRef (member vga_blue 1))
                (portRef (member vga_blue 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_blue_5_ "vga_blue<5>")
              (joined
                (portRef (member vga_blue 2))
                (portRef (member vga_blue 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_blue_4_ "vga_blue<4>")
              (joined
                (portRef (member vga_blue 3))
                (portRef (member vga_blue 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_blue_3_ "vga_blue<3>")
              (joined
                (portRef (member vga_blue 4))
                (portRef (member vga_blue 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_blue_2_ "vga_blue<2>")
              (joined
                (portRef (member vga_blue 5))
                (portRef (member vga_blue 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_blue_1_ "vga_blue<1>")
              (joined
                (portRef (member vga_blue 6))
                (portRef (member vga_blue 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_blue_0_ "vga_blue<0>")
              (joined
                (portRef (member vga_blue 7))
                (portRef (member vga_blue 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_green_7_ "vga_green<7>")
              (joined
                (portRef (member vga_green 0))
                (portRef (member vga_green 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_green_6_ "vga_green<6>")
              (joined
                (portRef (member vga_green 1))
                (portRef (member vga_green 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_green_5_ "vga_green<5>")
              (joined
                (portRef (member vga_green 2))
                (portRef (member vga_green 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_green_4_ "vga_green<4>")
              (joined
                (portRef (member vga_green 3))
                (portRef (member vga_green 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_green_3_ "vga_green<3>")
              (joined
                (portRef (member vga_green 4))
                (portRef (member vga_green 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_green_2_ "vga_green<2>")
              (joined
                (portRef (member vga_green 5))
                (portRef (member vga_green 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_green_1_ "vga_green<1>")
              (joined
                (portRef (member vga_green 6))
                (portRef (member vga_green 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_green_0_ "vga_green<0>")
              (joined
                (portRef (member vga_green 7))
                (portRef (member vga_green 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_red_7_ "vga_red<7>")
              (joined
                (portRef (member vga_red 0))
                (portRef (member vga_red 0) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_red_6_ "vga_red<6>")
              (joined
                (portRef (member vga_red 1))
                (portRef (member vga_red 1) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_red_5_ "vga_red<5>")
              (joined
                (portRef (member vga_red 2))
                (portRef (member vga_red 2) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_red_4_ "vga_red<4>")
              (joined
                (portRef (member vga_red 3))
                (portRef (member vga_red 3) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_red_3_ "vga_red<3>")
              (joined
                (portRef (member vga_red 4))
                (portRef (member vga_red 4) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_red_2_ "vga_red<2>")
              (joined
                (portRef (member vga_red 5))
                (portRef (member vga_red 5) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_red_1_ "vga_red<1>")
              (joined
                (portRef (member vga_red 6))
                (portRef (member vga_red 6) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net (rename vga_red_0_ "vga_red<0>")
              (joined
                (portRef (member vga_red 7))
                (portRef (member vga_red 7) (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_ARREADY
              (joined
                (portRef S_AXI_ARREADY)
                (portRef S_AXI_ARREADY (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_AWREADY
              (joined
                (portRef S_AXI_AWREADY)
                (portRef S_AXI_AWREADY (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_BVALID
              (joined
                (portRef S_AXI_BVALID)
                (portRef S_AXI_BVALID (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_RVALID
              (joined
                (portRef S_AXI_RVALID)
                (portRef S_AXI_RVALID (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net S_AXI_WREADY
              (joined
                (portRef S_AXI_WREADY)
                (portRef S_AXI_WREADY (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_arvalid
              (joined
                (portRef m_axi_arvalid)
                (portRef m_axi_arvalid (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_awvalid
              (joined
                (portRef m_axi_awvalid)
                (portRef m_axi_awvalid (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_bready
              (joined
                (portRef m_axi_bready)
                (portRef m_axi_bready (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_rready
              (joined
                (portRef m_axi_rready)
                (portRef m_axi_rready (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_wlast
              (joined
                (portRef m_axi_wlast)
                (portRef m_axi_wlast (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net m_axi_wvalid
              (joined
                (portRef m_axi_wvalid)
                (portRef m_axi_wvalid (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net vga_clk
              (joined
                (portRef vga_clk)
                (portRef vga_clk (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net vga_hsync
              (joined
                (portRef vga_hsync)
                (portRef vga_hsync (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net vga_vsync
              (joined
                (portRef vga_vsync)
                (portRef vga_vsync (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
            (net vga_de
              (joined
                (portRef vga_de)
                (portRef vga_de (instanceRef xillyvga_0_xillyvga_core_ins))
              )
            )
          )
      )
    )
  )

  (design system_xillyvga_0_wrapper
    (cellRef system_xillyvga_0_wrapper
      (libraryRef system_xillyvga_0_wrapper_lib)
    )
    (property PART (string "xc7z020clg484-1") (owner "Xilinx"))
  )
)

