{"Source Block": ["oh/axi/hdl/emaxi.v@152:162@HdlIdDef", "   reg [7 : 0] \t       wstrb_aligned;\n   \n   reg \t\t       txrr_access;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   reg [1:0] \t       txrr_datamode;\n   reg [3:0] \t       txrr_ctrlmode;\n   reg [31:0] \t       txrr_dstaddr;\n   reg [63:0] \t       m_axi_rdata_fifo;\n   reg \t\t       txrr_access_fifo;\n   \n"], "Clone Blocks": [["oh/axi/hdl/emaxi.v@150:160", "   reg [7:0] \t       wstrb_b;\n   reg [63 : 0]        wdata_aligned;\n   reg [7 : 0] \t       wstrb_aligned;\n   \n   reg \t\t       txrr_access;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   reg [1:0] \t       txrr_datamode;\n   reg [3:0] \t       txrr_ctrlmode;\n   reg [31:0] \t       txrr_dstaddr;\n   reg [63:0] \t       m_axi_rdata_fifo;\n"], ["oh/axi/hdl/emaxi.v@153:163", "   \n   reg \t\t       txrr_access;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   reg [1:0] \t       txrr_datamode;\n   reg [3:0] \t       txrr_ctrlmode;\n   reg [31:0] \t       txrr_dstaddr;\n   reg [63:0] \t       m_axi_rdata_fifo;\n   reg \t\t       txrr_access_fifo;\n   \n \n"], ["oh/axi/hdl/emaxi.v@155:165", "   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   reg [1:0] \t       txrr_datamode;\n   reg [3:0] \t       txrr_ctrlmode;\n   reg [31:0] \t       txrr_dstaddr;\n   reg [63:0] \t       m_axi_rdata_fifo;\n   reg \t\t       txrr_access_fifo;\n   \n \n  \n   \n"], ["oh/axi/hdl/emaxi.v@151:161", "   reg [63 : 0]        wdata_aligned;\n   reg [7 : 0] \t       wstrb_aligned;\n   \n   reg \t\t       txrr_access;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   reg [1:0] \t       txrr_datamode;\n   reg [3:0] \t       txrr_ctrlmode;\n   reg [31:0] \t       txrr_dstaddr;\n   reg [63:0] \t       m_axi_rdata_fifo;\n   reg \t\t       txrr_access_fifo;\n"], ["oh/axi/hdl/emaxi.v@154:164", "   reg \t\t       txrr_access;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   reg [1:0] \t       txrr_datamode;\n   reg [3:0] \t       txrr_ctrlmode;\n   reg [31:0] \t       txrr_dstaddr;\n   reg [63:0] \t       m_axi_rdata_fifo;\n   reg \t\t       txrr_access_fifo;\n   \n \n  \n"], ["oh/axi/hdl/emaxi.v@156:166", "   reg [31:0] \t       txrr_srcaddr;\n   reg [1:0] \t       txrr_datamode;\n   reg [3:0] \t       txrr_ctrlmode;\n   reg [31:0] \t       txrr_dstaddr;\n   reg [63:0] \t       m_axi_rdata_fifo;\n   reg \t\t       txrr_access_fifo;\n   \n \n  \n   \n   //wires\n"]], "Diff Content": {"Delete": [[157, "   reg [1:0] \t       txrr_datamode;\n"]], "Add": [[157, "   reg [3:0] \t       txrr_datamode;\n"]]}}