diff --git a/include/opcode/riscv-opc.h b/include/opcode/riscv-opc.h
index f09200c073..c7bb6fb6d3 100644
--- a/include/opcode/riscv-opc.h
+++ b/include/opcode/riscv-opc.h
@@ -1,6 +1,48 @@
 /* Automatically generated by parse-opcodes.  */
 #ifndef RISCV_ENCODING_H
 #define RISCV_ENCODING_H
+
+#define MATCH_SAES_V1_ENC 0x1c00202b
+#define MASK_SAES_V1_ENC 0xfff0707f
+#define MATCH_SAES_V1_ENC 0x1c00202b
+#define MASK_SAES_V1_ENC  0xfff0707f
+#define MATCH_SAES_V1_DEC 0x1e10202b
+#define MASK_SAES_V1_DEC 0xfff0707f
+#define MATCH_SAES_V1_DEC 0x1e10202b
+#define MASK_SAES_V1_DEC  0xfff0707f
+#define MATCH_SAES_V2_SUB_ENC 0x1600202b
+#define MASK_SAES_V2_SUB_ENC 0xfe00707f
+#define MATCH_SAES_V2_SUB_ENC 0x1600202b
+#define MASK_SAES_V2_SUB_ENC  0xfe00707f
+#define MATCH_SAES_V2_SUB_DEC 0x1200202b
+#define MASK_SAES_V2_SUB_DEC 0xfe00707f
+#define MATCH_SAES_V2_SUB_DEC 0x1200202b
+#define MASK_SAES_V2_SUB_DEC  0xfe00707f
+#define MATCH_SAES_V2_MIX_ENC 0xe00202b
+#define MASK_SAES_V2_MIX_ENC 0xfe00707f
+#define MATCH_SAES_V2_MIX_ENC 0xe00202b
+#define MASK_SAES_V2_MIX_ENC  0xfe00707f
+#define MATCH_SAES_V2_MIX_DEC 0xc00202b
+#define MASK_SAES_V2_MIX_DEC 0xfe00707f
+#define MATCH_SAES_V2_MIX_DEC 0xc00202b
+#define MASK_SAES_V2_MIX_DEC  0xfe00707f
+#define MATCH_SAES_V3_ENCS 0xa00202b
+#define MASK_SAES_V3_ENCS 0x3e00707f
+#define MATCH_SAES_V3_ENCS 0xa00202b
+#define MASK_SAES_V3_ENCS  0x3e00707f
+#define MATCH_SAES_V3_ENCSM 0x600202b
+#define MASK_SAES_V3_ENCSM 0x3e00707f
+#define MATCH_SAES_V3_ENCSM 0x600202b
+#define MASK_SAES_V3_ENCSM  0x3e00707f
+#define MATCH_SAES_V3_DECS 0x400202b
+#define MASK_SAES_V3_DECS 0x3e00707f
+#define MATCH_SAES_V3_DECS 0x400202b
+#define MASK_SAES_V3_DECS  0x3e00707f
+#define MATCH_SAES_V3_DECSM 0x202b
+#define MASK_SAES_V3_DECSM 0x3e00707f
+#define MATCH_SAES_V3_DECSM 0x202b
+#define MASK_SAES_V3_DECSM  0x3e00707f
+
 #define MATCH_SLLI_RV32 0x1013
 #define MASK_SLLI_RV32  0xfe00707f
 #define MATCH_SRLI_RV32 0x5013
diff --git a/opcodes/riscv-opc.c b/opcodes/riscv-opc.c
index cc46d160cd..4b9f3b5134 100644
--- a/opcodes/riscv-opc.c
+++ b/opcodes/riscv-opc.c
@@ -198,6 +198,18 @@ match_srxi_as_c_srxi (const struct riscv_opcode *op, insn_t insn)
 const struct riscv_opcode riscv_opcodes[] =
 {
 /* name,     xlen, isa,   operands, match, mask, match_func, pinfo.  */
+
+{"saes.v1.enc"         , 0, INSN_CLASS_I,      "d,s", MATCH_SAES_V1_ENC, MASK_SAES_V1_ENC, match_opcode, 0},
+{"saes.v1.dec"         , 0, INSN_CLASS_I,      "d,s", MATCH_SAES_V1_DEC, MASK_SAES_V1_DEC, match_opcode, 0},
+{"saes.v2.sub.enc"     , 0, INSN_CLASS_I,    "d,s,t", MATCH_SAES_V2_SUB_ENC, MASK_SAES_V2_SUB_ENC, match_opcode, 0},
+{"saes.v2.sub.dec"     , 0, INSN_CLASS_I,    "d,s,t", MATCH_SAES_V2_SUB_DEC, MASK_SAES_V2_SUB_DEC, match_opcode, 0},
+{"saes.v2.mix.enc"     , 0, INSN_CLASS_I,    "d,s,t", MATCH_SAES_V2_MIX_ENC, MASK_SAES_V2_MIX_ENC, match_opcode, 0},
+{"saes.v2.mix.dec"     , 0, INSN_CLASS_I,    "d,s,t", MATCH_SAES_V2_MIX_DEC, MASK_SAES_V2_MIX_DEC, match_opcode, 0},
+{"saes.v3.encs"        , 0, INSN_CLASS_I,  "d,s,t,w", MATCH_SAES_V3_ENCS, MASK_SAES_V3_ENCS, match_opcode, 0},
+{"saes.v3.encsm"       , 0, INSN_CLASS_I,  "d,s,t,w", MATCH_SAES_V3_ENCSM, MASK_SAES_V3_ENCSM, match_opcode, 0},
+{"saes.v3.decs"        , 0, INSN_CLASS_I,  "d,s,t,w", MATCH_SAES_V3_DECS, MASK_SAES_V3_DECS, match_opcode, 0},
+{"saes.v3.decsm"       , 0, INSN_CLASS_I,  "d,s,t,w", MATCH_SAES_V3_DECSM, MASK_SAES_V3_DECSM, match_opcode, 0},
+
 {"unimp",       0, INSN_CLASS_C,   "",  0, 0xffffU,  match_opcode, INSN_ALIAS },
 {"unimp",       0, INSN_CLASS_I,   "",  MATCH_CSRRW | (CSR_CYCLE << OP_SH_CSR), 0xffffffffU,  match_opcode, 0 }, /* csrw cycle, x0 */
 {"ebreak",      0, INSN_CLASS_C,   "",  MATCH_C_EBREAK, MASK_C_EBREAK, match_opcode, INSN_ALIAS },
