INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Even parity generator/Even parity generator.srcs/sources_1/new/even_parity_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_parity_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Even parity generator/Even parity generator.srcs/sim_1/new/tb_epg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_epg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/Even parity generator/Even parity generator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
