// Seed: 1837148726
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output reg id_3,
    input reg id_4,
    input id_5,
    inout id_6,
    output logic id_7,
    output id_8
);
  logic id_9;
  logic id_10;
  type_16(
      id_1, id_9 == 1, 1
  );
  always @(*) id_3 <= id_4;
endmodule
