
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d84c  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005bc  20000000  0000d84c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205bc  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205bc  2**0
                  CONTENTS
  4 .bss          000037b0  200005c0  0000de10  000205c0  2**4
                  ALLOC
  5 .stack        00010000  20003d70  000115c0  000205c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000205ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   0008d1d7  00000000  00000000  00020643  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000bbe4  00000000  00000000  000ad81a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0002fa94  00000000  00000000  000b93fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00002280  00000000  00000000  000e8e92  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00003150  00000000  00000000  000eb112  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000478ec  00000000  00000000  000ee262  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0003eac3  00000000  00000000  00135b4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011a3f3  00000000  00000000  00174611  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000066d4  00000000  00000000  0028ea04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	70 3d 01 20 f1 02 00 00 ed 02 00 00 ed 02 00 00     p=. ............
      10:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      2c:	ed 02 00 00 ed 02 00 00 00 00 00 00 ed 02 00 00     ................
      3c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      4c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      5c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      6c:	81 67 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .g..............
      7c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      8c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      9c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      ac:	ed 02 00 00 ed 02 00 00 8d 63 00 00 a1 63 00 00     .........c...c..
      bc:	c5 61 00 00 d1 61 00 00 dd 61 00 00 e9 61 00 00     .a...a...a...a..
      cc:	f5 61 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .a..............
      dc:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      f4:	b5 65 00 00 dd 71 00 00 f1 71 00 00 05 72 00 00     .e...q...q...r..
     104:	19 72 00 00 2d 72 00 00 41 72 00 00 55 72 00 00     .r..-r..Ar..Ur..
     114:	69 72 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ir..............
     124:	ed 02 00 00 7d 72 00 00 91 72 00 00 a5 72 00 00     ....}r...r...r..
     134:	b9 72 00 00 cd 72 00 00 e1 72 00 00 f5 72 00 00     .r...r...r...r..
     144:	09 73 00 00 1d 73 00 00 31 73 00 00 45 73 00 00     .s...s..1s..Es..
     154:	59 73 00 00 6d 73 00 00 81 73 00 00 95 73 00 00     Ys..ms...s...s..
     164:	a9 73 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .s..............
     174:	ed 02 00 00 00 00 00 00 00 00 00 00 c5 92 00 00     ................
     184:	d1 92 00 00 dd 92 00 00 e9 92 00 00 00 00 00 00     ................
     194:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1a4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1b4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1c4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1d4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1e4:	ed 02 00 00 ed 02 00 00 cd 7f 00 00 e1 7f 00 00     ................
     1f4:	f5 7f 00 00 09 80 00 00 ed 02 00 00 ed 02 00 00     ................
     204:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     214:	ed 02 00 00 59 5e 00 00 6d 5e 00 00 81 5e 00 00     ....Y^..m^...^..
     224:	95 5e 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .^..............
     234:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     244:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     254:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200005c0 	.word	0x200005c0
     280:	00000000 	.word	0x00000000
     284:	0000d84c 	.word	0x0000d84c

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	0000d84c 	.word	0x0000d84c
     2c4:	200005c4 	.word	0x200005c4
     2c8:	0000d84c 	.word	0x0000d84c
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b03      	ldr	r3, [pc, #12]	; (2e0 <atmel_start_init+0x10>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b03      	ldr	r3, [pc, #12]	; (2e4 <atmel_start_init+0x14>)
     2d8:	4798      	blx	r3
	stdio_redirect_init();
     2da:	4b03      	ldr	r3, [pc, #12]	; (2e8 <atmel_start_init+0x18>)
     2dc:	4798      	blx	r3
     2de:	bd08      	pop	{r3, pc}
     2e0:	00000e25 	.word	0x00000e25
     2e4:	0000b1ad 	.word	0x0000b1ad
     2e8:	00009da5 	.word	0x00009da5

000002ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2ec:	e7fe      	b.n	2ec <Dummy_Handler>
	...

000002f0 <Reset_Handler>:
{
     2f0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2f2:	4b1c      	ldr	r3, [pc, #112]	; (364 <Reset_Handler+0x74>)
     2f4:	4a1c      	ldr	r2, [pc, #112]	; (368 <Reset_Handler+0x78>)
     2f6:	429a      	cmp	r2, r3
     2f8:	d010      	beq.n	31c <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     2fa:	4b1c      	ldr	r3, [pc, #112]	; (36c <Reset_Handler+0x7c>)
     2fc:	4a19      	ldr	r2, [pc, #100]	; (364 <Reset_Handler+0x74>)
     2fe:	429a      	cmp	r2, r3
     300:	d20c      	bcs.n	31c <Reset_Handler+0x2c>
     302:	3b01      	subs	r3, #1
     304:	1a9b      	subs	r3, r3, r2
     306:	f023 0303 	bic.w	r3, r3, #3
     30a:	3304      	adds	r3, #4
     30c:	4413      	add	r3, r2
     30e:	4916      	ldr	r1, [pc, #88]	; (368 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     310:	f851 0b04 	ldr.w	r0, [r1], #4
     314:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     318:	429a      	cmp	r2, r3
     31a:	d1f9      	bne.n	310 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     31c:	4b14      	ldr	r3, [pc, #80]	; (370 <Reset_Handler+0x80>)
     31e:	4a15      	ldr	r2, [pc, #84]	; (374 <Reset_Handler+0x84>)
     320:	429a      	cmp	r2, r3
     322:	d20a      	bcs.n	33a <Reset_Handler+0x4a>
     324:	3b01      	subs	r3, #1
     326:	1a9b      	subs	r3, r3, r2
     328:	f023 0303 	bic.w	r3, r3, #3
     32c:	3304      	adds	r3, #4
     32e:	4413      	add	r3, r2
                *pDest++ = 0;
     330:	2100      	movs	r1, #0
     332:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     336:	4293      	cmp	r3, r2
     338:	d1fb      	bne.n	332 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     33a:	4b0f      	ldr	r3, [pc, #60]	; (378 <Reset_Handler+0x88>)
     33c:	4a0f      	ldr	r2, [pc, #60]	; (37c <Reset_Handler+0x8c>)
     33e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     342:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     344:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     348:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     34c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     350:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     354:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     358:	4b09      	ldr	r3, [pc, #36]	; (380 <Reset_Handler+0x90>)
     35a:	4798      	blx	r3
        main();
     35c:	4b09      	ldr	r3, [pc, #36]	; (384 <Reset_Handler+0x94>)
     35e:	4798      	blx	r3
     360:	e7fe      	b.n	360 <Reset_Handler+0x70>
     362:	bf00      	nop
     364:	20000000 	.word	0x20000000
     368:	0000d84c 	.word	0x0000d84c
     36c:	200005bc 	.word	0x200005bc
     370:	20003d70 	.word	0x20003d70
     374:	200005c0 	.word	0x200005c0
     378:	e000ed00 	.word	0xe000ed00
     37c:	00000000 	.word	0x00000000
     380:	0000b98d 	.word	0x0000b98d
     384:	000099e5 	.word	0x000099e5

00000388 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
     388:	b5f0      	push	{r4, r5, r6, r7, lr}
     38a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     38c:	4a1b      	ldr	r2, [pc, #108]	; (3fc <ADC_0_init+0x74>)
     38e:	6a13      	ldr	r3, [r2, #32]
     390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     394:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     396:	2241      	movs	r2, #65	; 0x41
     398:	4b19      	ldr	r3, [pc, #100]	; (400 <ADC_0_init+0x78>)
     39a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
     39e:	4e19      	ldr	r6, [pc, #100]	; (404 <ADC_0_init+0x7c>)
     3a0:	4d19      	ldr	r5, [pc, #100]	; (408 <ADC_0_init+0x80>)
     3a2:	2400      	movs	r4, #0
     3a4:	9402      	str	r4, [sp, #8]
     3a6:	4b19      	ldr	r3, [pc, #100]	; (40c <ADC_0_init+0x84>)
     3a8:	9301      	str	r3, [sp, #4]
     3aa:	2301      	movs	r3, #1
     3ac:	9300      	str	r3, [sp, #0]
     3ae:	4623      	mov	r3, r4
     3b0:	4632      	mov	r2, r6
     3b2:	4917      	ldr	r1, [pc, #92]	; (410 <ADC_0_init+0x88>)
     3b4:	4628      	mov	r0, r5
     3b6:	4f17      	ldr	r7, [pc, #92]	; (414 <ADC_0_init+0x8c>)
     3b8:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
     3ba:	2310      	movs	r3, #16
     3bc:	1d32      	adds	r2, r6, #4
     3be:	4621      	mov	r1, r4
     3c0:	4628      	mov	r0, r5
     3c2:	4c15      	ldr	r4, [pc, #84]	; (418 <ADC_0_init+0x90>)
     3c4:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3c6:	4b15      	ldr	r3, [pc, #84]	; (41c <ADC_0_init+0x94>)
     3c8:	2280      	movs	r2, #128	; 0x80
     3ca:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3cc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     3d0:	629a      	str	r2, [r3, #40]	; 0x28
     3d2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     3d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d8:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     3dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3e0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e8:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3ec:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     3f0:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3f4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
     3f8:	b005      	add	sp, #20
     3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3fc:	40000800 	.word	0x40000800
     400:	40001c00 	.word	0x40001c00
     404:	200005dc 	.word	0x200005dc
     408:	20001044 	.word	0x20001044
     40c:	20001140 	.word	0x20001140
     410:	43001c00 	.word	0x43001c00
     414:	00004259 	.word	0x00004259
     418:	000042fd 	.word	0x000042fd
     41c:	41008000 	.word	0x41008000

00000420 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
     420:	b5f0      	push	{r4, r5, r6, r7, lr}
     422:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     424:	4a1e      	ldr	r2, [pc, #120]	; (4a0 <ADC_1_init+0x80>)
     426:	6a13      	ldr	r3, [r2, #32]
     428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     42c:	6213      	str	r3, [r2, #32]
     42e:	2241      	movs	r2, #65	; 0x41
     430:	4b1c      	ldr	r3, [pc, #112]	; (4a4 <ADC_1_init+0x84>)
     432:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
     436:	4e1c      	ldr	r6, [pc, #112]	; (4a8 <ADC_1_init+0x88>)
     438:	4d1c      	ldr	r5, [pc, #112]	; (4ac <ADC_1_init+0x8c>)
     43a:	2400      	movs	r4, #0
     43c:	9402      	str	r4, [sp, #8]
     43e:	4b1c      	ldr	r3, [pc, #112]	; (4b0 <ADC_1_init+0x90>)
     440:	9301      	str	r3, [sp, #4]
     442:	2301      	movs	r3, #1
     444:	9300      	str	r3, [sp, #0]
     446:	4623      	mov	r3, r4
     448:	f106 0214 	add.w	r2, r6, #20
     44c:	4919      	ldr	r1, [pc, #100]	; (4b4 <ADC_1_init+0x94>)
     44e:	4628      	mov	r0, r5
     450:	4f19      	ldr	r7, [pc, #100]	; (4b8 <ADC_1_init+0x98>)
     452:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
     454:	2310      	movs	r3, #16
     456:	f106 0218 	add.w	r2, r6, #24
     45a:	4621      	mov	r1, r4
     45c:	4628      	mov	r0, r5
     45e:	4c17      	ldr	r4, [pc, #92]	; (4bc <ADC_1_init+0x9c>)
     460:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     462:	4b17      	ldr	r3, [pc, #92]	; (4c0 <ADC_1_init+0xa0>)
     464:	2204      	movs	r2, #4
     466:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     46a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     46e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     472:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     476:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     47a:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
     47e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     482:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     486:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     48a:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     48e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     492:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     496:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
     49a:	b005      	add	sp, #20
     49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     49e:	bf00      	nop
     4a0:	40000800 	.word	0x40000800
     4a4:	40001c00 	.word	0x40001c00
     4a8:	200005dc 	.word	0x200005dc
     4ac:	20001218 	.word	0x20001218
     4b0:	20000fe0 	.word	0x20000fe0
     4b4:	43002000 	.word	0x43002000
     4b8:	00004259 	.word	0x00004259
     4bc:	000042fd 	.word	0x000042fd
     4c0:	41008000 	.word	0x41008000

000004c4 <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
     4c4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     4c6:	4a05      	ldr	r2, [pc, #20]	; (4dc <CRC_0_init+0x18>)
     4c8:	6993      	ldr	r3, [r2, #24]
     4ca:	f043 0302 	orr.w	r3, r3, #2
     4ce:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
     4d0:	4903      	ldr	r1, [pc, #12]	; (4e0 <CRC_0_init+0x1c>)
     4d2:	4804      	ldr	r0, [pc, #16]	; (4e4 <CRC_0_init+0x20>)
     4d4:	4b04      	ldr	r3, [pc, #16]	; (4e8 <CRC_0_init+0x24>)
     4d6:	4798      	blx	r3
     4d8:	bd08      	pop	{r3, pc}
     4da:	bf00      	nop
     4dc:	40000800 	.word	0x40000800
     4e0:	41002000 	.word	0x41002000
     4e4:	20000fdc 	.word	0x20000fdc
     4e8:	00004599 	.word	0x00004599

000004ec <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
     4ec:	b508      	push	{r3, lr}
     4ee:	4b09      	ldr	r3, [pc, #36]	; (514 <EVENT_SYSTEM_0_init+0x28>)
     4f0:	2240      	movs	r2, #64	; 0x40
     4f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
     4f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
     4fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
     4fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     502:	4a05      	ldr	r2, [pc, #20]	; (518 <EVENT_SYSTEM_0_init+0x2c>)
     504:	6993      	ldr	r3, [r2, #24]
     506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     50a:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
     50c:	4b03      	ldr	r3, [pc, #12]	; (51c <EVENT_SYSTEM_0_init+0x30>)
     50e:	4798      	blx	r3
     510:	bd08      	pop	{r3, pc}
     512:	bf00      	nop
     514:	40001c00 	.word	0x40001c00
     518:	40000800 	.word	0x40000800
     51c:	0000461d 	.word	0x0000461d

00000520 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     520:	4a02      	ldr	r2, [pc, #8]	; (52c <FLASH_0_CLOCK_init+0xc>)
     522:	6913      	ldr	r3, [r2, #16]
     524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     528:	6113      	str	r3, [r2, #16]
     52a:	4770      	bx	lr
     52c:	40000800 	.word	0x40000800

00000530 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     530:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     532:	4b03      	ldr	r3, [pc, #12]	; (540 <FLASH_0_init+0x10>)
     534:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     536:	4903      	ldr	r1, [pc, #12]	; (544 <FLASH_0_init+0x14>)
     538:	4803      	ldr	r0, [pc, #12]	; (548 <FLASH_0_init+0x18>)
     53a:	4b04      	ldr	r3, [pc, #16]	; (54c <FLASH_0_init+0x1c>)
     53c:	4798      	blx	r3
     53e:	bd08      	pop	{r3, pc}
     540:	00000521 	.word	0x00000521
     544:	41004000 	.word	0x41004000
     548:	20000fc0 	.word	0x20000fc0
     54c:	0000463d 	.word	0x0000463d

00000550 <QSPI_INSTANCE_PORT_init>:
}

void QSPI_INSTANCE_PORT_init(void)
{
     550:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     552:	4b5a      	ldr	r3, [pc, #360]	; (6bc <QSPI_INSTANCE_PORT_init+0x16c>)
     554:	f44f 6500 	mov.w	r5, #2048	; 0x800
     558:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     55c:	4a58      	ldr	r2, [pc, #352]	; (6c0 <QSPI_INSTANCE_PORT_init+0x170>)
     55e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     562:	4858      	ldr	r0, [pc, #352]	; (6c4 <QSPI_INSTANCE_PORT_init+0x174>)
     564:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     568:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
     56c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     570:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     574:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
     578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     57c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     580:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     584:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     588:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     58c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     590:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     594:	f44f 7280 	mov.w	r2, #256	; 0x100
     598:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     59a:	494b      	ldr	r1, [pc, #300]	; (6c8 <QSPI_INSTANCE_PORT_init+0x178>)
     59c:	6299      	str	r1, [r3, #40]	; 0x28
     59e:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
     5a2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5a6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
     5aa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     5b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5ca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     5d2:	f44f 7200 	mov.w	r2, #512	; 0x200
     5d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5d8:	f501 7180 	add.w	r1, r1, #256	; 0x100
     5dc:	6299      	str	r1, [r3, #40]	; 0x28
     5de:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5e0:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5e2:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
     5e6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ee:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     5f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     602:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     606:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     60a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     60e:	f44f 6180 	mov.w	r1, #1024	; 0x400
     612:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     614:	4a2d      	ldr	r2, [pc, #180]	; (6cc <QSPI_INSTANCE_PORT_init+0x17c>)
     616:	629a      	str	r2, [r3, #40]	; 0x28
     618:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     61a:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     61c:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
     620:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     624:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     628:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     62c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     630:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     634:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     638:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     63c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     640:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     648:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     64a:	4a21      	ldr	r2, [pc, #132]	; (6d0 <QSPI_INSTANCE_PORT_init+0x180>)
     64c:	629a      	str	r2, [r3, #40]	; 0x28
     64e:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     650:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     652:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
     656:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     65a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     65e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     66a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     66e:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     676:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     67a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     67e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     682:	4a14      	ldr	r2, [pc, #80]	; (6d4 <QSPI_INSTANCE_PORT_init+0x184>)
     684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     688:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     68c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
     690:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     694:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     698:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
     69c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6a8:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6ac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6b0:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6b4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
     6b8:	bc30      	pop	{r4, r5}
     6ba:	4770      	bx	lr
     6bc:	41008000 	.word	0x41008000
     6c0:	40020800 	.word	0x40020800
     6c4:	c0020000 	.word	0xc0020000
     6c8:	40000100 	.word	0x40000100
     6cc:	40000400 	.word	0x40000400
     6d0:	40000800 	.word	0x40000800
     6d4:	40020400 	.word	0x40020400

000006d8 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
     6d8:	4b06      	ldr	r3, [pc, #24]	; (6f4 <QSPI_INSTANCE_CLOCK_init+0x1c>)
     6da:	691a      	ldr	r2, [r3, #16]
     6dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6e0:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
     6e2:	691a      	ldr	r2, [r3, #16]
     6e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
     6e8:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
     6ea:	69da      	ldr	r2, [r3, #28]
     6ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6f0:	61da      	str	r2, [r3, #28]
     6f2:	4770      	bx	lr
     6f4:	40000800 	.word	0x40000800

000006f8 <QSPI_INSTANCE_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QSPI_INSTANCE_init(void)
{
     6f8:	b508      	push	{r3, lr}
	QSPI_INSTANCE_CLOCK_init();
     6fa:	4b04      	ldr	r3, [pc, #16]	; (70c <QSPI_INSTANCE_init+0x14>)
     6fc:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
     6fe:	4904      	ldr	r1, [pc, #16]	; (710 <QSPI_INSTANCE_init+0x18>)
     700:	4804      	ldr	r0, [pc, #16]	; (714 <QSPI_INSTANCE_init+0x1c>)
     702:	4b05      	ldr	r3, [pc, #20]	; (718 <QSPI_INSTANCE_init+0x20>)
     704:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
     706:	4b05      	ldr	r3, [pc, #20]	; (71c <QSPI_INSTANCE_init+0x24>)
     708:	4798      	blx	r3
     70a:	bd08      	pop	{r3, pc}
     70c:	000006d9 	.word	0x000006d9
     710:	42003400 	.word	0x42003400
     714:	20001284 	.word	0x20001284
     718:	000047e9 	.word	0x000047e9
     71c:	00000551 	.word	0x00000551

00000720 <USART_EAST_CLOCK_init>:
     720:	4b06      	ldr	r3, [pc, #24]	; (73c <USART_EAST_CLOCK_init+0x1c>)
     722:	2241      	movs	r2, #65	; 0x41
     724:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     728:	2242      	movs	r2, #66	; 0x42
     72a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     72e:	4a04      	ldr	r2, [pc, #16]	; (740 <USART_EAST_CLOCK_init+0x20>)
     730:	6953      	ldr	r3, [r2, #20]
     732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     736:	6153      	str	r3, [r2, #20]
     738:	4770      	bx	lr
     73a:	bf00      	nop
     73c:	40001c00 	.word	0x40001c00
     740:	40000800 	.word	0x40000800

00000744 <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     744:	4b10      	ldr	r3, [pc, #64]	; (788 <USART_EAST_PORT_init+0x44>)
     746:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
     74a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     74e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     752:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     756:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     75a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     75e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     762:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     766:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
     76a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     76e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     772:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     776:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     77a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     77e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     782:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
     786:	4770      	bx	lr
     788:	41008000 	.word	0x41008000

0000078c <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
     78c:	b510      	push	{r4, lr}
     78e:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
     790:	4b06      	ldr	r3, [pc, #24]	; (7ac <USART_EAST_init+0x20>)
     792:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
     794:	2300      	movs	r3, #0
     796:	9300      	str	r3, [sp, #0]
     798:	2310      	movs	r3, #16
     79a:	4a05      	ldr	r2, [pc, #20]	; (7b0 <USART_EAST_init+0x24>)
     79c:	4905      	ldr	r1, [pc, #20]	; (7b4 <USART_EAST_init+0x28>)
     79e:	4806      	ldr	r0, [pc, #24]	; (7b8 <USART_EAST_init+0x2c>)
     7a0:	4c06      	ldr	r4, [pc, #24]	; (7bc <USART_EAST_init+0x30>)
     7a2:	47a0      	blx	r4
	USART_EAST_PORT_init();
     7a4:	4b06      	ldr	r3, [pc, #24]	; (7c0 <USART_EAST_init+0x34>)
     7a6:	4798      	blx	r3
}
     7a8:	b002      	add	sp, #8
     7aa:	bd10      	pop	{r4, pc}
     7ac:	00000721 	.word	0x00000721
     7b0:	20000604 	.word	0x20000604
     7b4:	40003000 	.word	0x40003000
     7b8:	20001070 	.word	0x20001070
     7bc:	000050c9 	.word	0x000050c9
     7c0:	00000745 	.word	0x00000745

000007c4 <USART_NORTH_CLOCK_init>:
     7c4:	4b06      	ldr	r3, [pc, #24]	; (7e0 <USART_NORTH_CLOCK_init+0x1c>)
     7c6:	2241      	movs	r2, #65	; 0x41
     7c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
     7cc:	2242      	movs	r2, #66	; 0x42
     7ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
     7d2:	4a04      	ldr	r2, [pc, #16]	; (7e4 <USART_NORTH_CLOCK_init+0x20>)
     7d4:	6953      	ldr	r3, [r2, #20]
     7d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     7da:	6153      	str	r3, [r2, #20]
     7dc:	4770      	bx	lr
     7de:	bf00      	nop
     7e0:	40001c00 	.word	0x40001c00
     7e4:	40000800 	.word	0x40000800

000007e8 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7e8:	4b10      	ldr	r3, [pc, #64]	; (82c <USART_NORTH_PORT_init+0x44>)
     7ea:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
     7ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7f6:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7fa:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     802:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     806:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     80a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
     80e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     812:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     816:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     81a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     81e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     822:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     826:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
     82a:	4770      	bx	lr
     82c:	41008000 	.word	0x41008000

00000830 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
     830:	b510      	push	{r4, lr}
     832:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
     834:	4b06      	ldr	r3, [pc, #24]	; (850 <USART_NORTH_init+0x20>)
     836:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
     838:	2300      	movs	r3, #0
     83a:	9300      	str	r3, [sp, #0]
     83c:	2310      	movs	r3, #16
     83e:	4a05      	ldr	r2, [pc, #20]	; (854 <USART_NORTH_init+0x24>)
     840:	4905      	ldr	r1, [pc, #20]	; (858 <USART_NORTH_init+0x28>)
     842:	4806      	ldr	r0, [pc, #24]	; (85c <USART_NORTH_init+0x2c>)
     844:	4c06      	ldr	r4, [pc, #24]	; (860 <USART_NORTH_init+0x30>)
     846:	47a0      	blx	r4
	USART_NORTH_PORT_init();
     848:	4b06      	ldr	r3, [pc, #24]	; (864 <USART_NORTH_init+0x34>)
     84a:	4798      	blx	r3
}
     84c:	b002      	add	sp, #8
     84e:	bd10      	pop	{r4, pc}
     850:	000007c5 	.word	0x000007c5
     854:	20000614 	.word	0x20000614
     858:	40003400 	.word	0x40003400
     85c:	200010c4 	.word	0x200010c4
     860:	000050c9 	.word	0x000050c9
     864:	000007e9 	.word	0x000007e9

00000868 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     868:	4b10      	ldr	r3, [pc, #64]	; (8ac <GRID_AUX_PORT_init+0x44>)
     86a:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
     86e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     872:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     876:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     87a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     87e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     882:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     886:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     88a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
     88e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     892:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     896:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     89a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     89e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8a2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8a6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
     8aa:	4770      	bx	lr
     8ac:	41008000 	.word	0x41008000

000008b0 <GRID_AUX_CLOCK_init>:
     8b0:	4b06      	ldr	r3, [pc, #24]	; (8cc <GRID_AUX_CLOCK_init+0x1c>)
     8b2:	2241      	movs	r2, #65	; 0x41
     8b4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     8b8:	2242      	movs	r2, #66	; 0x42
     8ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     8be:	4a04      	ldr	r2, [pc, #16]	; (8d0 <GRID_AUX_CLOCK_init+0x20>)
     8c0:	6993      	ldr	r3, [r2, #24]
     8c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     8c6:	6193      	str	r3, [r2, #24]
     8c8:	4770      	bx	lr
     8ca:	bf00      	nop
     8cc:	40001c00 	.word	0x40001c00
     8d0:	40000800 	.word	0x40000800

000008d4 <GRID_AUX_init>:

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}

void GRID_AUX_init(void)
{
     8d4:	b508      	push	{r3, lr}
	GRID_AUX_CLOCK_init();
     8d6:	4b05      	ldr	r3, [pc, #20]	; (8ec <GRID_AUX_init+0x18>)
     8d8:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
     8da:	2200      	movs	r2, #0
     8dc:	4904      	ldr	r1, [pc, #16]	; (8f0 <GRID_AUX_init+0x1c>)
     8de:	4805      	ldr	r0, [pc, #20]	; (8f4 <GRID_AUX_init+0x20>)
     8e0:	4b05      	ldr	r3, [pc, #20]	; (8f8 <GRID_AUX_init+0x24>)
     8e2:	4798      	blx	r3
	GRID_AUX_PORT_init();
     8e4:	4b05      	ldr	r3, [pc, #20]	; (8fc <GRID_AUX_init+0x28>)
     8e6:	4798      	blx	r3
     8e8:	bd08      	pop	{r3, pc}
     8ea:	bf00      	nop
     8ec:	000008b1 	.word	0x000008b1
     8f0:	41012000 	.word	0x41012000
     8f4:	20001038 	.word	0x20001038
     8f8:	000052f5 	.word	0x000052f5
     8fc:	00000869 	.word	0x00000869

00000900 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     900:	4b2b      	ldr	r3, [pc, #172]	; (9b0 <UI_SPI_PORT_init+0xb0>)
     902:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     906:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     90a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     90e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
     912:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     916:	4a27      	ldr	r2, [pc, #156]	; (9b4 <UI_SPI_PORT_init+0xb4>)
     918:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     91c:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
     920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     924:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     928:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     92c:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     930:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     934:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     938:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     93c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     940:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     948:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     94c:	4a1a      	ldr	r2, [pc, #104]	; (9b8 <UI_SPI_PORT_init+0xb8>)
     94e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     952:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
     956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     95a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     95e:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     962:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     966:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     96a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     96e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     972:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     974:	4a11      	ldr	r2, [pc, #68]	; (9bc <UI_SPI_PORT_init+0xbc>)
     976:	629a      	str	r2, [r3, #40]	; 0x28
     978:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
     97c:	3210      	adds	r2, #16
     97e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     980:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
     984:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     98c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     994:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     998:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     99c:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     9a4:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     9ac:	4770      	bx	lr
     9ae:	bf00      	nop
     9b0:	41008000 	.word	0x41008000
     9b4:	c0000010 	.word	0xc0000010
     9b8:	c0000020 	.word	0xc0000020
     9bc:	40020000 	.word	0x40020000

000009c0 <UI_SPI_CLOCK_init>:
     9c0:	4b06      	ldr	r3, [pc, #24]	; (9dc <UI_SPI_CLOCK_init+0x1c>)
     9c2:	2241      	movs	r2, #65	; 0x41
     9c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     9c8:	2243      	movs	r2, #67	; 0x43
     9ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     9ce:	4a04      	ldr	r2, [pc, #16]	; (9e0 <UI_SPI_CLOCK_init+0x20>)
     9d0:	6993      	ldr	r3, [r2, #24]
     9d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     9d6:	6193      	str	r3, [r2, #24]
     9d8:	4770      	bx	lr
     9da:	bf00      	nop
     9dc:	40001c00 	.word	0x40001c00
     9e0:	40000800 	.word	0x40000800

000009e4 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
     9e4:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
     9e6:	4b04      	ldr	r3, [pc, #16]	; (9f8 <UI_SPI_init+0x14>)
     9e8:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
     9ea:	4904      	ldr	r1, [pc, #16]	; (9fc <UI_SPI_init+0x18>)
     9ec:	4804      	ldr	r0, [pc, #16]	; (a00 <UI_SPI_init+0x1c>)
     9ee:	4b05      	ldr	r3, [pc, #20]	; (a04 <UI_SPI_init+0x20>)
     9f0:	4798      	blx	r3
	UI_SPI_PORT_init();
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <UI_SPI_init+0x24>)
     9f4:	4798      	blx	r3
     9f6:	bd08      	pop	{r3, pc}
     9f8:	000009c1 	.word	0x000009c1
     9fc:	41014000 	.word	0x41014000
     a00:	20000f38 	.word	0x20000f38
     a04:	000049d9 	.word	0x000049d9
     a08:	00000901 	.word	0x00000901

00000a0c <USART_WEST_CLOCK_init>:
     a0c:	4b06      	ldr	r3, [pc, #24]	; (a28 <USART_WEST_CLOCK_init+0x1c>)
     a0e:	2241      	movs	r2, #65	; 0x41
     a10:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     a14:	2242      	movs	r2, #66	; 0x42
     a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     a1a:	4a04      	ldr	r2, [pc, #16]	; (a2c <USART_WEST_CLOCK_init+0x20>)
     a1c:	6a13      	ldr	r3, [r2, #32]
     a1e:	f043 0301 	orr.w	r3, r3, #1
     a22:	6213      	str	r3, [r2, #32]
     a24:	4770      	bx	lr
     a26:	bf00      	nop
     a28:	40001c00 	.word	0x40001c00
     a2c:	40000800 	.word	0x40000800

00000a30 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a30:	4b10      	ldr	r3, [pc, #64]	; (a74 <USART_WEST_PORT_init+0x44>)
     a32:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     a36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a3a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a42:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a46:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a4a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a4e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a52:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a62:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a6e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     a72:	4770      	bx	lr
     a74:	41008000 	.word	0x41008000

00000a78 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
     a78:	b510      	push	{r4, lr}
     a7a:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
     a7c:	4b07      	ldr	r3, [pc, #28]	; (a9c <USART_WEST_init+0x24>)
     a7e:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
     a80:	2300      	movs	r3, #0
     a82:	9300      	str	r3, [sp, #0]
     a84:	2310      	movs	r3, #16
     a86:	4a06      	ldr	r2, [pc, #24]	; (aa0 <USART_WEST_init+0x28>)
     a88:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     a8c:	4805      	ldr	r0, [pc, #20]	; (aa4 <USART_WEST_init+0x2c>)
     a8e:	4c06      	ldr	r4, [pc, #24]	; (aa8 <USART_WEST_init+0x30>)
     a90:	47a0      	blx	r4
	USART_WEST_PORT_init();
     a92:	4b06      	ldr	r3, [pc, #24]	; (aac <USART_WEST_init+0x34>)
     a94:	4798      	blx	r3
}
     a96:	b002      	add	sp, #8
     a98:	bd10      	pop	{r4, pc}
     a9a:	bf00      	nop
     a9c:	00000a0d 	.word	0x00000a0d
     aa0:	20000624 	.word	0x20000624
     aa4:	20001178 	.word	0x20001178
     aa8:	000050c9 	.word	0x000050c9
     aac:	00000a31 	.word	0x00000a31

00000ab0 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ab0:	4b16      	ldr	r3, [pc, #88]	; (b0c <SYS_I2C_PORT_init+0x5c>)
     ab2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
     ab6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     aba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     abe:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     ac2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ac6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ace:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ad2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     ad6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ada:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ade:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
     ae2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aea:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     aee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     af2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     af6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     afa:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     afe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b02:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b06:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
     b0a:	4770      	bx	lr
     b0c:	41008000 	.word	0x41008000

00000b10 <SYS_I2C_CLOCK_init>:
     b10:	4b06      	ldr	r3, [pc, #24]	; (b2c <SYS_I2C_CLOCK_init+0x1c>)
     b12:	2241      	movs	r2, #65	; 0x41
     b14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     b18:	2242      	movs	r2, #66	; 0x42
     b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     b1e:	4a04      	ldr	r2, [pc, #16]	; (b30 <SYS_I2C_CLOCK_init+0x20>)
     b20:	6a13      	ldr	r3, [r2, #32]
     b22:	f043 0302 	orr.w	r3, r3, #2
     b26:	6213      	str	r3, [r2, #32]
     b28:	4770      	bx	lr
     b2a:	bf00      	nop
     b2c:	40001c00 	.word	0x40001c00
     b30:	40000800 	.word	0x40000800

00000b34 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
     b34:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
     b36:	4b04      	ldr	r3, [pc, #16]	; (b48 <SYS_I2C_init+0x14>)
     b38:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
     b3a:	4904      	ldr	r1, [pc, #16]	; (b4c <SYS_I2C_init+0x18>)
     b3c:	4804      	ldr	r0, [pc, #16]	; (b50 <SYS_I2C_init+0x1c>)
     b3e:	4b05      	ldr	r3, [pc, #20]	; (b54 <SYS_I2C_init+0x20>)
     b40:	4798      	blx	r3
	SYS_I2C_PORT_init();
     b42:	4b05      	ldr	r3, [pc, #20]	; (b58 <SYS_I2C_init+0x24>)
     b44:	4798      	blx	r3
     b46:	bd08      	pop	{r3, pc}
     b48:	00000b11 	.word	0x00000b11
     b4c:	43000400 	.word	0x43000400
     b50:	20000ff8 	.word	0x20000ff8
     b54:	0000471d 	.word	0x0000471d
     b58:	00000ab1 	.word	0x00000ab1

00000b5c <USART_SOUTH_CLOCK_init>:
     b5c:	4b06      	ldr	r3, [pc, #24]	; (b78 <USART_SOUTH_CLOCK_init+0x1c>)
     b5e:	2241      	movs	r2, #65	; 0x41
     b60:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
     b64:	2242      	movs	r2, #66	; 0x42
     b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
     b6a:	4a04      	ldr	r2, [pc, #16]	; (b7c <USART_SOUTH_CLOCK_init+0x20>)
     b6c:	6a13      	ldr	r3, [r2, #32]
     b6e:	f043 0304 	orr.w	r3, r3, #4
     b72:	6213      	str	r3, [r2, #32]
     b74:	4770      	bx	lr
     b76:	bf00      	nop
     b78:	40001c00 	.word	0x40001c00
     b7c:	40000800 	.word	0x40000800

00000b80 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b80:	4b10      	ldr	r3, [pc, #64]	; (bc4 <USART_SOUTH_PORT_init+0x44>)
     b82:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
     b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b8a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b8e:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b92:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b96:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b9a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b9e:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
     ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     baa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bae:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bb2:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     bb6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     bba:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bbe:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
     bc2:	4770      	bx	lr
     bc4:	41008000 	.word	0x41008000

00000bc8 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
     bc8:	b510      	push	{r4, lr}
     bca:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
     bcc:	4b06      	ldr	r3, [pc, #24]	; (be8 <USART_SOUTH_init+0x20>)
     bce:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
     bd0:	2300      	movs	r3, #0
     bd2:	9300      	str	r3, [sp, #0]
     bd4:	2310      	movs	r3, #16
     bd6:	4a05      	ldr	r2, [pc, #20]	; (bec <USART_SOUTH_init+0x24>)
     bd8:	4905      	ldr	r1, [pc, #20]	; (bf0 <USART_SOUTH_init+0x28>)
     bda:	4806      	ldr	r0, [pc, #24]	; (bf4 <USART_SOUTH_init+0x2c>)
     bdc:	4c06      	ldr	r4, [pc, #24]	; (bf8 <USART_SOUTH_init+0x30>)
     bde:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
     be0:	4b06      	ldr	r3, [pc, #24]	; (bfc <USART_SOUTH_init+0x34>)
     be2:	4798      	blx	r3
}
     be4:	b002      	add	sp, #8
     be6:	bd10      	pop	{r4, pc}
     be8:	00000b5d 	.word	0x00000b5d
     bec:	20000634 	.word	0x20000634
     bf0:	43000800 	.word	0x43000800
     bf4:	200011c8 	.word	0x200011c8
     bf8:	000050c9 	.word	0x000050c9
     bfc:	00000b81 	.word	0x00000b81

00000c00 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c00:	4b29      	ldr	r3, [pc, #164]	; (ca8 <GRID_LED_PORT_init+0xa8>)
     c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     c06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c12:	4926      	ldr	r1, [pc, #152]	; (cac <GRID_LED_PORT_init+0xac>)
     c14:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c18:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
     c1c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c20:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c24:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c28:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c2c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c30:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c34:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c38:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
     c3c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c40:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c48:	4919      	ldr	r1, [pc, #100]	; (cb0 <GRID_LED_PORT_init+0xb0>)
     c4a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c4e:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
     c52:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c56:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c5a:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c5e:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     c62:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     c66:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c6a:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c6e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c70:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     c74:	629a      	str	r2, [r3, #40]	; 0x28
     c76:	4a0f      	ldr	r2, [pc, #60]	; (cb4 <GRID_LED_PORT_init+0xb4>)
     c78:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c7a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
     c7e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     c82:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c86:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
     c8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c8e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c92:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c96:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c9a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c9e:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
     ca6:	4770      	bx	lr
     ca8:	41008000 	.word	0x41008000
     cac:	c0004000 	.word	0xc0004000
     cb0:	c0008000 	.word	0xc0008000
     cb4:	c0024000 	.word	0xc0024000

00000cb8 <GRID_LED_CLOCK_init>:
     cb8:	4b06      	ldr	r3, [pc, #24]	; (cd4 <GRID_LED_CLOCK_init+0x1c>)
     cba:	2241      	movs	r2, #65	; 0x41
     cbc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
     cc0:	2242      	movs	r2, #66	; 0x42
     cc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
     cc6:	4a04      	ldr	r2, [pc, #16]	; (cd8 <GRID_LED_CLOCK_init+0x20>)
     cc8:	6a13      	ldr	r3, [r2, #32]
     cca:	f043 0308 	orr.w	r3, r3, #8
     cce:	6213      	str	r3, [r2, #32]
     cd0:	4770      	bx	lr
     cd2:	bf00      	nop
     cd4:	40001c00 	.word	0x40001c00
     cd8:	40000800 	.word	0x40000800

00000cdc <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
     cdc:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
     cde:	4b04      	ldr	r3, [pc, #16]	; (cf0 <GRID_LED_init+0x14>)
     ce0:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
     ce2:	4904      	ldr	r1, [pc, #16]	; (cf4 <GRID_LED_init+0x18>)
     ce4:	4804      	ldr	r0, [pc, #16]	; (cf8 <GRID_LED_init+0x1c>)
     ce6:	4b05      	ldr	r3, [pc, #20]	; (cfc <GRID_LED_init+0x20>)
     ce8:	4798      	blx	r3
	GRID_LED_PORT_init();
     cea:	4b05      	ldr	r3, [pc, #20]	; (d00 <GRID_LED_init+0x24>)
     cec:	4798      	blx	r3
     cee:	bd08      	pop	{r3, pc}
     cf0:	00000cb9 	.word	0x00000cb9
     cf4:	43000c00 	.word	0x43000c00
     cf8:	20001114 	.word	0x20001114
     cfc:	00004c3d 	.word	0x00004c3d
     d00:	00000c01 	.word	0x00000c01

00000d04 <delay_driver_init>:
}

void delay_driver_init(void)
{
     d04:	b508      	push	{r3, lr}
	delay_init(SysTick);
     d06:	4802      	ldr	r0, [pc, #8]	; (d10 <delay_driver_init+0xc>)
     d08:	4b02      	ldr	r3, [pc, #8]	; (d14 <delay_driver_init+0x10>)
     d0a:	4798      	blx	r3
     d0c:	bd08      	pop	{r3, pc}
     d0e:	bf00      	nop
     d10:	e000e010 	.word	0xe000e010
     d14:	000045c9 	.word	0x000045c9

00000d18 <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d18:	4b1e      	ldr	r3, [pc, #120]	; (d94 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
     d1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     d1e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     d24:	6299      	str	r1, [r3, #40]	; 0x28
     d26:	481c      	ldr	r0, [pc, #112]	; (d98 <USB_DEVICE_INSTANCE_PORT_init+0x80>)
     d28:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d2a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d2c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     d30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d38:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     d3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d40:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d48:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     d4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     d50:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     d5c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d5e:	6299      	str	r1, [r3, #40]	; 0x28
     d60:	490e      	ldr	r1, [pc, #56]	; (d9c <USB_DEVICE_INSTANCE_PORT_init+0x84>)
     d62:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d64:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d66:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d72:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d7e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d82:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     d86:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     d8a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     d92:	4770      	bx	lr
     d94:	41008000 	.word	0x41008000
     d98:	c0000100 	.word	0xc0000100
     d9c:	c0000200 	.word	0xc0000200

00000da0 <USB_DEVICE_INSTANCE_CLOCK_init>:
     da0:	2241      	movs	r2, #65	; 0x41
     da2:	4b07      	ldr	r3, [pc, #28]	; (dc0 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
     da4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     da8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     dac:	691a      	ldr	r2, [r3, #16]
     dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     db2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     db4:	699a      	ldr	r2, [r3, #24]
     db6:	f042 0201 	orr.w	r2, r2, #1
     dba:	619a      	str	r2, [r3, #24]
     dbc:	4770      	bx	lr
     dbe:	bf00      	nop
     dc0:	40001c00 	.word	0x40001c00

00000dc4 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
     dc4:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
     dc6:	4b03      	ldr	r3, [pc, #12]	; (dd4 <USB_DEVICE_INSTANCE_init+0x10>)
     dc8:	4798      	blx	r3
	usb_d_init();
     dca:	4b03      	ldr	r3, [pc, #12]	; (dd8 <USB_DEVICE_INSTANCE_init+0x14>)
     dcc:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
     dce:	4b03      	ldr	r3, [pc, #12]	; (ddc <USB_DEVICE_INSTANCE_init+0x18>)
     dd0:	4798      	blx	r3
     dd2:	bd08      	pop	{r3, pc}
     dd4:	00000da1 	.word	0x00000da1
     dd8:	000055bd 	.word	0x000055bd
     ddc:	00000d19 	.word	0x00000d19

00000de0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     de0:	4a02      	ldr	r2, [pc, #8]	; (dec <WDT_0_CLOCK_init+0xc>)
     de2:	6953      	ldr	r3, [r2, #20]
     de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     de8:	6153      	str	r3, [r2, #20]
     dea:	4770      	bx	lr
     dec:	40000800 	.word	0x40000800

00000df0 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
     df0:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     df2:	4b06      	ldr	r3, [pc, #24]	; (e0c <WDT_0_init+0x1c>)
     df4:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     df6:	2248      	movs	r2, #72	; 0x48
     df8:	4905      	ldr	r1, [pc, #20]	; (e10 <WDT_0_init+0x20>)
     dfa:	2001      	movs	r0, #1
     dfc:	4b05      	ldr	r3, [pc, #20]	; (e14 <WDT_0_init+0x24>)
     dfe:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     e00:	4805      	ldr	r0, [pc, #20]	; (e18 <WDT_0_init+0x28>)
     e02:	4b06      	ldr	r3, [pc, #24]	; (e1c <WDT_0_init+0x2c>)
     e04:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     e06:	4b06      	ldr	r3, [pc, #24]	; (e20 <WDT_0_init+0x30>)
     e08:	4798      	blx	r3
     e0a:	bd08      	pop	{r3, pc}
     e0c:	00000de1 	.word	0x00000de1
     e10:	0000ce58 	.word	0x0000ce58
     e14:	00005915 	.word	0x00005915
     e18:	200010c0 	.word	0x200010c0
     e1c:	40002000 	.word	0x40002000
     e20:	000092f5 	.word	0x000092f5

00000e24 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
     e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     e28:	4ba3      	ldr	r3, [pc, #652]	; (10b8 <system_init+0x294>)
     e2a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     e2c:	4ba3      	ldr	r3, [pc, #652]	; (10bc <system_init+0x298>)
     e2e:	2220      	movs	r2, #32
     e30:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e32:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e34:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     e38:	629a      	str	r2, [r3, #40]	; 0x28
     e3a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     e3e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e40:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     e44:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e48:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e4c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
     e50:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e52:	4e9b      	ldr	r6, [pc, #620]	; (10c0 <system_init+0x29c>)
     e54:	629e      	str	r6, [r3, #40]	; 0x28
     e56:	499b      	ldr	r1, [pc, #620]	; (10c4 <system_init+0x2a0>)
     e58:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e5a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
     e5e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e62:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e66:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
     e6a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e6e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e72:	2180      	movs	r1, #128	; 0x80
     e74:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e78:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e7c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     e80:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e84:	4d90      	ldr	r5, [pc, #576]	; (10c8 <system_init+0x2a4>)
     e86:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e8a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
     e8e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e92:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e96:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     e9a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e9e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ea2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     ea6:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     eaa:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     eae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     eb2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     eb6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     eba:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     ebe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ec2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ec6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     eca:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ece:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ed2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
     ed6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
     eda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ede:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     ee2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ee6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     eea:	f44f 4400 	mov.w	r4, #32768	; 0x8000
     eee:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ef2:	4c76      	ldr	r4, [pc, #472]	; (10cc <system_init+0x2a8>)
     ef4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     ef8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     efc:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
     f00:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     f04:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f08:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     f0c:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f10:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f14:	f44f 6400 	mov.w	r4, #2048	; 0x800
     f18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f1c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 115c <system_init+0x338>
     f20:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
     f24:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f28:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     f2c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
     f30:	f045 0504 	orr.w	r5, r5, #4
     f34:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     f38:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f3c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
     f40:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f44:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f48:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f4c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f50:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
     f54:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f58:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
     f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f60:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f64:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     f68:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f6c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
     f70:	4a57      	ldr	r2, [pc, #348]	; (10d0 <system_init+0x2ac>)
     f72:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     f76:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
     f7a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     f7e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f82:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
     f86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f8a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     f92:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f96:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     f9e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fa2:	494c      	ldr	r1, [pc, #304]	; (10d4 <system_init+0x2b0>)
     fa4:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fa8:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
     fac:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fb0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fb4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     fb8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fbc:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fc0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fc4:	4944      	ldr	r1, [pc, #272]	; (10d8 <system_init+0x2b4>)
     fc6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fca:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
     fce:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fd2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fd6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fda:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fde:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fe2:	4a3e      	ldr	r2, [pc, #248]	; (10dc <system_init+0x2b8>)
     fe4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fe8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
     fec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ff0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     ff4:	4b3a      	ldr	r3, [pc, #232]	; (10e0 <system_init+0x2bc>)
     ff6:	4798      	blx	r3
	ADC_1_init();
     ff8:	4b3a      	ldr	r3, [pc, #232]	; (10e4 <system_init+0x2c0>)
     ffa:	4798      	blx	r3

	CRC_0_init();
     ffc:	4b3a      	ldr	r3, [pc, #232]	; (10e8 <system_init+0x2c4>)
     ffe:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    1000:	4b3a      	ldr	r3, [pc, #232]	; (10ec <system_init+0x2c8>)
    1002:	4798      	blx	r3

	FLASH_0_init();
    1004:	4b3a      	ldr	r3, [pc, #232]	; (10f0 <system_init+0x2cc>)
    1006:	4798      	blx	r3

	QSPI_INSTANCE_init();
    1008:	4b3a      	ldr	r3, [pc, #232]	; (10f4 <system_init+0x2d0>)
    100a:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    100c:	4c3a      	ldr	r4, [pc, #232]	; (10f8 <system_init+0x2d4>)
    100e:	6963      	ldr	r3, [r4, #20]
    1010:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1014:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    1016:	4b39      	ldr	r3, [pc, #228]	; (10fc <system_init+0x2d8>)
    1018:	4798      	blx	r3
    101a:	4602      	mov	r2, r0
    101c:	4938      	ldr	r1, [pc, #224]	; (1100 <system_init+0x2dc>)
    101e:	4839      	ldr	r0, [pc, #228]	; (1104 <system_init+0x2e0>)
    1020:	4d39      	ldr	r5, [pc, #228]	; (1108 <system_init+0x2e4>)
    1022:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    1024:	4b39      	ldr	r3, [pc, #228]	; (110c <system_init+0x2e8>)
    1026:	4798      	blx	r3
	USART_NORTH_init();
    1028:	4b39      	ldr	r3, [pc, #228]	; (1110 <system_init+0x2ec>)
    102a:	4798      	blx	r3

	GRID_AUX_init();
    102c:	4b39      	ldr	r3, [pc, #228]	; (1114 <system_init+0x2f0>)
    102e:	4798      	blx	r3

	UI_SPI_init();
    1030:	4b39      	ldr	r3, [pc, #228]	; (1118 <system_init+0x2f4>)
    1032:	4798      	blx	r3
	USART_WEST_init();
    1034:	4b39      	ldr	r3, [pc, #228]	; (111c <system_init+0x2f8>)
    1036:	4798      	blx	r3

	SYS_I2C_init();
    1038:	4b39      	ldr	r3, [pc, #228]	; (1120 <system_init+0x2fc>)
    103a:	4798      	blx	r3
	USART_SOUTH_init();
    103c:	4b39      	ldr	r3, [pc, #228]	; (1124 <system_init+0x300>)
    103e:	4798      	blx	r3

	GRID_LED_init();
    1040:	4b39      	ldr	r3, [pc, #228]	; (1128 <system_init+0x304>)
    1042:	4798      	blx	r3

	delay_driver_init();
    1044:	4b39      	ldr	r3, [pc, #228]	; (112c <system_init+0x308>)
    1046:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    1048:	6963      	ldr	r3, [r4, #20]
    104a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    104e:	6163      	str	r3, [r4, #20]
    1050:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
    1054:	f04f 0840 	mov.w	r8, #64	; 0x40
    1058:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    105c:	4e34      	ldr	r6, [pc, #208]	; (1130 <system_init+0x30c>)
    105e:	47b0      	blx	r6
    1060:	4602      	mov	r2, r0
    1062:	4934      	ldr	r1, [pc, #208]	; (1134 <system_init+0x310>)
    1064:	4834      	ldr	r0, [pc, #208]	; (1138 <system_init+0x314>)
    1066:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    1068:	6963      	ldr	r3, [r4, #20]
    106a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    106e:	6163      	str	r3, [r4, #20]
    1070:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    1074:	47b0      	blx	r6
    1076:	4602      	mov	r2, r0
    1078:	4930      	ldr	r1, [pc, #192]	; (113c <system_init+0x318>)
    107a:	4831      	ldr	r0, [pc, #196]	; (1140 <system_init+0x31c>)
    107c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    107e:	69a3      	ldr	r3, [r4, #24]
    1080:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1084:	61a3      	str	r3, [r4, #24]
    1086:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    108a:	47b0      	blx	r6
    108c:	4602      	mov	r2, r0
    108e:	492d      	ldr	r1, [pc, #180]	; (1144 <system_init+0x320>)
    1090:	482d      	ldr	r0, [pc, #180]	; (1148 <system_init+0x324>)
    1092:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    1094:	69a3      	ldr	r3, [r4, #24]
    1096:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    109a:	61a3      	str	r3, [r4, #24]
    109c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    10a0:	47b0      	blx	r6
    10a2:	4602      	mov	r2, r0
    10a4:	4929      	ldr	r1, [pc, #164]	; (114c <system_init+0x328>)
    10a6:	482a      	ldr	r0, [pc, #168]	; (1150 <system_init+0x32c>)
    10a8:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
    10aa:	4b2a      	ldr	r3, [pc, #168]	; (1154 <system_init+0x330>)
    10ac:	4798      	blx	r3

	WDT_0_init();
    10ae:	4b2a      	ldr	r3, [pc, #168]	; (1158 <system_init+0x334>)
    10b0:	4798      	blx	r3
    10b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    10b6:	bf00      	nop
    10b8:	00005ed9 	.word	0x00005ed9
    10bc:	41008000 	.word	0x41008000
    10c0:	40020000 	.word	0x40020000
    10c4:	c0020020 	.word	0xc0020020
    10c8:	c0020000 	.word	0xc0020000
    10cc:	40028000 	.word	0x40028000
    10d0:	c0020004 	.word	0xc0020004
    10d4:	c0000008 	.word	0xc0000008
    10d8:	c0000010 	.word	0xc0000010
    10dc:	c0000020 	.word	0xc0000020
    10e0:	00000389 	.word	0x00000389
    10e4:	00000421 	.word	0x00000421
    10e8:	000004c5 	.word	0x000004c5
    10ec:	000004ed 	.word	0x000004ed
    10f0:	00000531 	.word	0x00000531
    10f4:	000006f9 	.word	0x000006f9
    10f8:	40000800 	.word	0x40000800
    10fc:	00006779 	.word	0x00006779
    1100:	40002400 	.word	0x40002400
    1104:	20000f80 	.word	0x20000f80
    1108:	00004de5 	.word	0x00004de5
    110c:	0000078d 	.word	0x0000078d
    1110:	00000831 	.word	0x00000831
    1114:	000008d5 	.word	0x000008d5
    1118:	000009e5 	.word	0x000009e5
    111c:	00000a79 	.word	0x00000a79
    1120:	00000b35 	.word	0x00000b35
    1124:	00000bc9 	.word	0x00000bc9
    1128:	00000cdd 	.word	0x00000cdd
    112c:	00000d05 	.word	0x00000d05
    1130:	00007fc5 	.word	0x00007fc5
    1134:	40003800 	.word	0x40003800
    1138:	20001264 	.word	0x20001264
    113c:	40003c00 	.word	0x40003c00
    1140:	20001158 	.word	0x20001158
    1144:	4101a000 	.word	0x4101a000
    1148:	20000fa0 	.word	0x20000fa0
    114c:	4101c000 	.word	0x4101c000
    1150:	20001244 	.word	0x20001244
    1154:	00000dc5 	.word	0x00000dc5
    1158:	00000df1 	.word	0x00000df1
    115c:	40020800 	.word	0x40020800

00001160 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    1160:	b538      	push	{r3, r4, r5, lr}
    1162:	4604      	mov	r4, r0
    1164:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
    1166:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
    1168:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    116a:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
    116c:	2300      	movs	r3, #0
    116e:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    1170:	0048      	lsls	r0, r1, #1
    1172:	4b09      	ldr	r3, [pc, #36]	; (1198 <grid_ain_channel_init+0x38>)
    1174:	4798      	blx	r3
    1176:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1178:	b14d      	cbz	r5, 118e <grid_ain_channel_init+0x2e>
    117a:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
    117c:	4619      	mov	r1, r3
    117e:	6822      	ldr	r2, [r4, #0]
    1180:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1184:	3301      	adds	r3, #1
    1186:	b2db      	uxtb	r3, r3
    1188:	7922      	ldrb	r2, [r4, #4]
    118a:	429a      	cmp	r2, r3
    118c:	d8f7      	bhi.n	117e <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
    118e:	2000      	movs	r0, #0
    1190:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
    1192:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
    1194:	bd38      	pop	{r3, r4, r5, pc}
    1196:	bf00      	nop
    1198:	0000b9d5 	.word	0x0000b9d5

0000119c <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    119c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    11a0:	4605      	mov	r5, r0
    11a2:	4689      	mov	r9, r1
    11a4:	4617      	mov	r7, r2
    11a6:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    11a8:	0100      	lsls	r0, r0, #4
    11aa:	4b0c      	ldr	r3, [pc, #48]	; (11dc <grid_ain_init+0x40>)
    11ac:	4798      	blx	r3
    11ae:	4b0c      	ldr	r3, [pc, #48]	; (11e0 <grid_ain_init+0x44>)
    11b0:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
    11b2:	b185      	cbz	r5, 11d6 <grid_ain_init+0x3a>
    11b4:	3d01      	subs	r5, #1
    11b6:	b2ed      	uxtb	r5, r5
    11b8:	3501      	adds	r5, #1
    11ba:	012d      	lsls	r5, r5, #4
    11bc:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    11be:	469a      	mov	sl, r3
    11c0:	4e08      	ldr	r6, [pc, #32]	; (11e4 <grid_ain_init+0x48>)
    11c2:	4643      	mov	r3, r8
    11c4:	463a      	mov	r2, r7
    11c6:	4649      	mov	r1, r9
    11c8:	f8da 0000 	ldr.w	r0, [sl]
    11cc:	4420      	add	r0, r4
    11ce:	47b0      	blx	r6
    11d0:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
    11d2:	42ac      	cmp	r4, r5
    11d4:	d1f5      	bne.n	11c2 <grid_ain_init+0x26>
	}

	return 0;
}
    11d6:	2000      	movs	r0, #0
    11d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    11dc:	0000b9d5 	.word	0x0000b9d5
    11e0:	200017d0 	.word	0x200017d0
    11e4:	00001161 	.word	0x00001161

000011e8 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    11e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    11ec:	0100      	lsls	r0, r0, #4
    11ee:	4b3c      	ldr	r3, [pc, #240]	; (12e0 <grid_ain_add_sample+0xf8>)
    11f0:	f8d3 a000 	ldr.w	sl, [r3]
    11f4:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    11f8:	f89c 6004 	ldrb.w	r6, [ip, #4]
    11fc:	2e00      	cmp	r6, #0
    11fe:	d05b      	beq.n	12b8 <grid_ain_add_sample+0xd0>
    1200:	f85a 5000 	ldr.w	r5, [sl, r0]
    1204:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
    1206:	2200      	movs	r2, #0
    1208:	4690      	mov	r8, r2
    120a:	4691      	mov	r9, r2
    120c:	4696      	mov	lr, r2
    120e:	f64f 77ff 	movw	r7, #65535	; 0xffff
    1212:	4614      	mov	r4, r2
    1214:	fa5f fb82 	uxtb.w	fp, r2
    1218:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
    121c:	441c      	add	r4, r3
		
		if (current > maximum){
    121e:	4573      	cmp	r3, lr
    1220:	bf84      	itt	hi
    1222:	46d8      	movhi	r8, fp
			maximum = current;
    1224:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    1226:	42bb      	cmp	r3, r7
    1228:	bf3c      	itt	cc
    122a:	46d9      	movcc	r9, fp
			minimum = current;
    122c:	461f      	movcc	r7, r3
    122e:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    1230:	b2d3      	uxtb	r3, r2
    1232:	42b3      	cmp	r3, r6
    1234:	d3ee      	bcc.n	1214 <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    1236:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    123a:	b2b6      	uxth	r6, r6
    123c:	428e      	cmp	r6, r1
    123e:	d23f      	bcs.n	12c0 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    1240:	f85a 3000 	ldr.w	r3, [sl, r0]
    1244:	440c      	add	r4, r1
    1246:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    124a:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    124c:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    1250:	f89c 3004 	ldrb.w	r3, [ip, #4]
    1254:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    1258:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    125c:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    1260:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    1262:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    1266:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    1268:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    126a:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    126c:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    1270:	b29b      	uxth	r3, r3
    1272:	408b      	lsls	r3, r1
    1274:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    1276:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    127a:	1b92      	subs	r2, r2, r6
    127c:	2a00      	cmp	r2, #0
    127e:	bfb8      	it	lt
    1280:	4252      	neglt	r2, r2
    1282:	2601      	movs	r6, #1
    1284:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1288:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    128c:	42be      	cmp	r6, r7
    128e:	d020      	beq.n	12d2 <grid_ain_add_sample+0xea>
    1290:	4282      	cmp	r2, r0
    1292:	dc08      	bgt.n	12a6 <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    1294:	2201      	movs	r2, #1
    1296:	fa02 f505 	lsl.w	r5, r2, r5
    129a:	fa02 f101 	lsl.w	r1, r2, r1
    129e:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    12a0:	428f      	cmp	r7, r1
    12a2:	d000      	beq.n	12a6 <grid_ain_add_sample+0xbe>
    12a4:	b9c7      	cbnz	r7, 12d8 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    12a6:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    12aa:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    12ae:	2001      	movs	r0, #1
    12b0:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    12b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    12b8:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    12ba:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    12bc:	2400      	movs	r4, #0
    12be:	e7ba      	b.n	1236 <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    12c0:	f85a 3000 	ldr.w	r3, [sl, r0]
    12c4:	440c      	add	r4, r1
    12c6:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    12ca:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    12cc:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    12d0:	e7be      	b.n	1250 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    12d2:	2000      	movs	r0, #0
    12d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    12d8:	2000      	movs	r0, #0
	}
	
}
    12da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    12de:	bf00      	nop
    12e0:	200017d0 	.word	0x200017d0

000012e4 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    12e4:	4b02      	ldr	r3, [pc, #8]	; (12f0 <grid_ain_get_changed+0xc>)
    12e6:	681b      	ldr	r3, [r3, #0]
    12e8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    12ec:	7b00      	ldrb	r0, [r0, #12]
    12ee:	4770      	bx	lr
    12f0:	200017d0 	.word	0x200017d0

000012f4 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    12f4:	4b09      	ldr	r3, [pc, #36]	; (131c <grid_ain_get_average+0x28>)
    12f6:	681b      	ldr	r3, [r3, #0]
    12f8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    12fc:	2300      	movs	r3, #0
    12fe:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    1300:	1fcb      	subs	r3, r1, #7
    1302:	b2db      	uxtb	r3, r3
    1304:	2b07      	cmp	r3, #7
    1306:	d806      	bhi.n	1316 <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    1308:	8903      	ldrh	r3, [r0, #8]
    130a:	7940      	ldrb	r0, [r0, #5]
    130c:	1a40      	subs	r0, r0, r1
    130e:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    1312:	b280      	uxth	r0, r0
    1314:	4770      	bx	lr
    1316:	2000      	movs	r0, #0
    1318:	e7fb      	b.n	1312 <grid_ain_get_average+0x1e>
    131a:	bf00      	nop
    131c:	200017d0 	.word	0x200017d0

00001320 <grid_buffer_init>:
// PORTS




uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
    1320:	b538      	push	{r3, r4, r5, lr}
    1322:	4604      	mov	r4, r0
    1324:	460d      	mov	r5, r1
	
	buf->buffer_length = length;
    1326:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    1328:	2300      	movs	r3, #0
    132a:	81c3      	strh	r3, [r0, #14]
	
	buf->read_start    = 0;
    132c:	8103      	strh	r3, [r0, #8]
	buf->read_stop     = 0;
    132e:	8143      	strh	r3, [r0, #10]
	buf->read_active   = 0;
    1330:	8183      	strh	r3, [r0, #12]
	
	buf->write_start    = 0;
    1332:	8203      	strh	r3, [r0, #16]
	buf->write_stop     = 0;
    1334:	8243      	strh	r3, [r0, #18]
	buf->write_active   = 0;
    1336:	8283      	strh	r3, [r0, #20]
	

	buf->buffer_storage = (uint8_t*) malloc(sizeof(uint8_t)*buf->buffer_length);
    1338:	4608      	mov	r0, r1
    133a:	4b08      	ldr	r3, [pc, #32]	; (135c <grid_buffer_init+0x3c>)
    133c:	4798      	blx	r3
    133e:	6060      	str	r0, [r4, #4]
	
	while (buf->buffer_storage == NULL){
    1340:	b900      	cbnz	r0, 1344 <grid_buffer_init+0x24>
    1342:	e7fe      	b.n	1342 <grid_buffer_init+0x22>
		// TRAP: MALLOC FAILED
	}

	for (uint16_t i=0; i<buf->buffer_length; i++){
    1344:	b145      	cbz	r5, 1358 <grid_buffer_init+0x38>
    1346:	2300      	movs	r3, #0
		buf->buffer_storage[i] = 0;
    1348:	4619      	mov	r1, r3
    134a:	6862      	ldr	r2, [r4, #4]
    134c:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i=0; i<buf->buffer_length; i++){
    134e:	3301      	adds	r3, #1
    1350:	b29b      	uxth	r3, r3
    1352:	8822      	ldrh	r2, [r4, #0]
    1354:	429a      	cmp	r2, r3
    1356:	d8f8      	bhi.n	134a <grid_buffer_init+0x2a>
	}
	
	return 1;
	
}
    1358:	2001      	movs	r0, #1
    135a:	bd38      	pop	{r3, r4, r5, pc}
    135c:	0000b9d5 	.word	0x0000b9d5

00001360 <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1360:	8903      	ldrh	r3, [r0, #8]
    1362:	8a02      	ldrh	r2, [r0, #16]
    1364:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    1366:	bf8f      	iteee	hi
    1368:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    136a:	8800      	ldrhls	r0, [r0, #0]
    136c:	18c0      	addls	r0, r0, r3
    136e:	1a80      	subls	r0, r0, r2
    1370:	b280      	uxth	r0, r0

	return space;

	
	
}
    1372:	4770      	bx	lr

00001374 <grid_buffer_write_init>:


uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    1374:	b410      	push	{r4}
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1376:	8903      	ldrh	r3, [r0, #8]
    1378:	8a02      	ldrh	r2, [r0, #16]
    137a:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    137c:	bf9c      	itt	ls
    137e:	8804      	ldrhls	r4, [r0, #0]
    1380:	191b      	addls	r3, r3, r4
    1382:	1a9b      	subs	r3, r3, r2
    1384:	b29b      	uxth	r3, r3
	}
	
	
	
	if (space>length){
    1386:	428b      	cmp	r3, r1
    1388:	d90a      	bls.n	13a0 <grid_buffer_write_init+0x2c>
		
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    138a:	440a      	add	r2, r1
    138c:	8804      	ldrh	r4, [r0, #0]
    138e:	fb92 f3f4 	sdiv	r3, r2, r4
    1392:	fb04 2213 	mls	r2, r4, r3, r2
    1396:	8242      	strh	r2, [r0, #18]
		
		return length;
    1398:	4608      	mov	r0, r1
	else{
		return 0; // failed
	}
	
	
}
    139a:	f85d 4b04 	ldr.w	r4, [sp], #4
    139e:	4770      	bx	lr
		return 0; // failed
    13a0:	2000      	movs	r0, #0
    13a2:	e7fa      	b.n	139a <grid_buffer_write_init+0x26>

000013a4 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    13a4:	8a83      	ldrh	r3, [r0, #20]
    13a6:	6842      	ldr	r2, [r0, #4]
    13a8:	54d1      	strb	r1, [r2, r3]
		
	buf->write_active++;
    13aa:	8a83      	ldrh	r3, [r0, #20]
    13ac:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    13ae:	b29b      	uxth	r3, r3
    13b0:	8801      	ldrh	r1, [r0, #0]
    13b2:	fbb3 f2f1 	udiv	r2, r3, r1
    13b6:	fb01 3312 	mls	r3, r1, r2, r3
    13ba:	8283      	strh	r3, [r0, #20]
		
	return 1;
		

}
    13bc:	2001      	movs	r0, #1
    13be:	4770      	bx	lr

000013c0 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    13c0:	8a83      	ldrh	r3, [r0, #20]
    13c2:	8a42      	ldrh	r2, [r0, #18]
    13c4:	429a      	cmp	r2, r3
    13c6:	d000      	beq.n	13ca <grid_buffer_write_acknowledge+0xa>
    13c8:	e7fe      	b.n	13c8 <grid_buffer_write_acknowledge+0x8>
		
		
		buf->write_start = buf->write_active;
    13ca:	8203      	strh	r3, [r0, #16]
			//TRAP xx
		}
	}
	
	
}
    13cc:	2001      	movs	r0, #1
    13ce:	4770      	bx	lr

000013d0 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    13d0:	8983      	ldrh	r3, [r0, #12]
    13d2:	8942      	ldrh	r2, [r0, #10]
    13d4:	429a      	cmp	r2, r3
    13d6:	d000      	beq.n	13da <grid_buffer_read_size+0xa>
    13d8:	e7fe      	b.n	13d8 <grid_buffer_read_size+0x8>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    13da:	8902      	ldrh	r2, [r0, #8]
    13dc:	429a      	cmp	r2, r3
    13de:	d000      	beq.n	13e2 <grid_buffer_read_size+0x12>
    13e0:	e7fe      	b.n	13e0 <grid_buffer_read_size+0x10>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    13e2:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    13e4:	8a05      	ldrh	r5, [r0, #16]
    13e6:	42ab      	cmp	r3, r5
    13e8:	d025      	beq.n	1436 <grid_buffer_read_size+0x66>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    13ea:	8804      	ldrh	r4, [r0, #0]
    13ec:	b1fc      	cbz	r4, 142e <grid_buffer_read_size+0x5e>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    13ee:	4626      	mov	r6, r4
    13f0:	fb93 f2f4 	sdiv	r2, r3, r4
    13f4:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    13f8:	b291      	uxth	r1, r2
    13fa:	428d      	cmp	r5, r1
    13fc:	d01d      	beq.n	143a <grid_buffer_read_size+0x6a>
		
		if (buf->buffer_storage[index] == '\n'){
    13fe:	6840      	ldr	r0, [r0, #4]
    1400:	5c42      	ldrb	r2, [r0, r1]
    1402:	2a0a      	cmp	r2, #10
    1404:	d114      	bne.n	1430 <grid_buffer_read_size+0x60>
    1406:	2300      	movs	r3, #0
						
			return i+1; // packet length
    1408:	3301      	adds	r3, #1
    140a:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    140c:	bcf0      	pop	{r4, r5, r6, r7}
    140e:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1410:	fb92 f1f6 	sdiv	r1, r2, r6
    1414:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    1418:	b28f      	uxth	r7, r1
    141a:	42bd      	cmp	r5, r7
    141c:	d00f      	beq.n	143e <grid_buffer_read_size+0x6e>
    141e:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    1420:	5dc1      	ldrb	r1, [r0, r7]
    1422:	290a      	cmp	r1, #10
    1424:	d0f0      	beq.n	1408 <grid_buffer_read_size+0x38>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    1426:	3301      	adds	r3, #1
    1428:	b29b      	uxth	r3, r3
    142a:	42a3      	cmp	r3, r4
    142c:	d1f0      	bne.n	1410 <grid_buffer_read_size+0x40>
    142e:	e7fe      	b.n	142e <grid_buffer_read_size+0x5e>
    1430:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    1432:	2300      	movs	r3, #0
    1434:	e7f7      	b.n	1426 <grid_buffer_read_size+0x56>
		return 0;
    1436:	2000      	movs	r0, #0
    1438:	e7e8      	b.n	140c <grid_buffer_read_size+0x3c>
		if (index == buf->write_start) return 0;
    143a:	2000      	movs	r0, #0
    143c:	e7e6      	b.n	140c <grid_buffer_read_size+0x3c>
    143e:	2000      	movs	r0, #0
    1440:	e7e4      	b.n	140c <grid_buffer_read_size+0x3c>

00001442 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    1442:	8982      	ldrh	r2, [r0, #12]
    1444:	8943      	ldrh	r3, [r0, #10]
    1446:	4293      	cmp	r3, r2
    1448:	d000      	beq.n	144c <grid_buffer_read_init+0xa>
    144a:	e7fe      	b.n	144a <grid_buffer_read_init+0x8>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    144c:	8903      	ldrh	r3, [r0, #8]
    144e:	4293      	cmp	r3, r2
    1450:	d000      	beq.n	1454 <grid_buffer_read_init+0x12>
    1452:	e7fe      	b.n	1452 <grid_buffer_read_init+0x10>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    1454:	b5f0      	push	{r4, r5, r6, r7, lr}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    1456:	8a05      	ldrh	r5, [r0, #16]
    1458:	42aa      	cmp	r2, r5
    145a:	d031      	beq.n	14c0 <grid_buffer_read_init+0x7e>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    145c:	8804      	ldrh	r4, [r0, #0]
    145e:	b35c      	cbz	r4, 14b8 <grid_buffer_read_init+0x76>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1460:	4626      	mov	r6, r4
    1462:	fb92 f3f4 	sdiv	r3, r2, r4
    1466:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    146a:	b299      	uxth	r1, r3
    146c:	428d      	cmp	r5, r1
    146e:	d029      	beq.n	14c4 <grid_buffer_read_init+0x82>
					
		if (buf->buffer_storage[index] == '\n'){
    1470:	6847      	ldr	r7, [r0, #4]
    1472:	460b      	mov	r3, r1
    1474:	5c79      	ldrb	r1, [r7, r1]
    1476:	290a      	cmp	r1, #10
    1478:	d11f      	bne.n	14ba <grid_buffer_read_init+0x78>
    147a:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    147c:	3301      	adds	r3, #1
    147e:	fb93 f2f4 	sdiv	r2, r3, r4
    1482:	fb04 3312 	mls	r3, r4, r2, r3
    1486:	8143      	strh	r3, [r0, #10]
					
			buf->read_length = i+1;
    1488:	1c4b      	adds	r3, r1, #1
    148a:	b29b      	uxth	r3, r3
    148c:	81c3      	strh	r3, [r0, #14]
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    148e:	4618      	mov	r0, r3
    1490:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1492:	fb92 f3f6 	sdiv	r3, r2, r6
    1496:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    149a:	fa1f fe83 	uxth.w	lr, r3
    149e:	4575      	cmp	r5, lr
    14a0:	d012      	beq.n	14c8 <grid_buffer_read_init+0x86>
    14a2:	4673      	mov	r3, lr
    14a4:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    14a6:	f817 e00e 	ldrb.w	lr, [r7, lr]
    14aa:	f1be 0f0a 	cmp.w	lr, #10
    14ae:	d0e5      	beq.n	147c <grid_buffer_read_init+0x3a>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    14b0:	3101      	adds	r1, #1
    14b2:	b289      	uxth	r1, r1
    14b4:	42a1      	cmp	r1, r4
    14b6:	d1ec      	bne.n	1492 <grid_buffer_read_init+0x50>
    14b8:	e7fe      	b.n	14b8 <grid_buffer_read_init+0x76>
    14ba:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    14bc:	2100      	movs	r1, #0
    14be:	e7f7      	b.n	14b0 <grid_buffer_read_init+0x6e>
		return 0;
    14c0:	2300      	movs	r3, #0
    14c2:	e7e4      	b.n	148e <grid_buffer_read_init+0x4c>
		if (index == buf->write_start) return 0;	
    14c4:	2300      	movs	r3, #0
    14c6:	e7e2      	b.n	148e <grid_buffer_read_init+0x4c>
    14c8:	2300      	movs	r3, #0
    14ca:	e7e0      	b.n	148e <grid_buffer_read_init+0x4c>

000014cc <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    14cc:	8983      	ldrh	r3, [r0, #12]
    14ce:	8941      	ldrh	r1, [r0, #10]
    14d0:	4299      	cmp	r1, r3
    14d2:	d00e      	beq.n	14f2 <grid_buffer_read_character+0x26>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    14d4:	b410      	push	{r4}
    14d6:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    14d8:	6841      	ldr	r1, [r0, #4]
    14da:	5cc8      	ldrb	r0, [r1, r3]
		
		buf->read_active++;
    14dc:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    14de:	b29b      	uxth	r3, r3
    14e0:	8814      	ldrh	r4, [r2, #0]
    14e2:	fbb3 f1f4 	udiv	r1, r3, r4
    14e6:	fb04 3311 	mls	r3, r4, r1, r3
    14ea:	8193      	strh	r3, [r2, #12]
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    14ec:	f85d 4b04 	ldr.w	r4, [sp], #4
    14f0:	4770      	bx	lr
    14f2:	e7fe      	b.n	14f2 <grid_buffer_read_character+0x26>

000014f4 <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    14f4:	8983      	ldrh	r3, [r0, #12]
    14f6:	8942      	ldrh	r2, [r0, #10]
    14f8:	429a      	cmp	r2, r3
    14fa:	d000      	beq.n	14fe <grid_buffer_read_acknowledge+0xa>
    14fc:	e7fe      	b.n	14fc <grid_buffer_read_acknowledge+0x8>
		buf->read_start = buf->read_stop;
    14fe:	8103      	strh	r3, [r0, #8]
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    1500:	2001      	movs	r0, #1
    1502:	4770      	bx	lr

00001504 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, uint16_t tx_buf_size, uint16_t rx_buf_size, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    1504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1508:	4604      	mov	r4, r0
    150a:	4690      	mov	r8, r2
    150c:	461f      	mov	r7, r3
    150e:	f89d 5018 	ldrb.w	r5, [sp, #24]
	
	grid_buffer_init(&por->tx_buffer, tx_buf_size);
    1512:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    1516:	4e33      	ldr	r6, [pc, #204]	; (15e4 <grid_port_init+0xe0>)
    1518:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, rx_buf_size);
    151a:	4641      	mov	r1, r8
    151c:	f504 609e 	add.w	r0, r4, #1264	; 0x4f0
    1520:	47b0      	blx	r6
	
	por->cooldown = 0;
    1522:	2300      	movs	r3, #0
    1524:	6023      	str	r3, [r4, #0]
	
	por->dma_channel = dma;
    1526:	f89d 2020 	ldrb.w	r2, [sp, #32]
    152a:	72a2      	strb	r2, [r4, #10]
	
	por->direction = dir;
    152c:	f89d 201c 	ldrb.w	r2, [sp, #28]
    1530:	7262      	strb	r2, [r4, #9]
	
	por->usart	= usart;
    1532:	6067      	str	r7, [r4, #4]
	por->type		= type;
    1534:	7225      	strb	r5, [r4, #8]
	
	por->tx_double_buffer_status	= 0;
    1536:	81a3      	strh	r3, [r4, #12]
	por->rx_double_buffer_status	= 0;
    1538:	61e3      	str	r3, [r4, #28]
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    153a:	4619      	mov	r1, r3
    153c:	18e2      	adds	r2, r4, r3
    153e:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    1542:	3301      	adds	r3, #1
    1544:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1548:	d1f8      	bne.n	153c <grid_port_init+0x38>
    154a:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    154c:	4619      	mov	r1, r3
    154e:	18e2      	adds	r2, r4, r3
    1550:	f882 1280 	strb.w	r1, [r2, #640]	; 0x280
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    1554:	3301      	adds	r3, #1
    1556:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    155a:	d1f8      	bne.n	154e <grid_port_init+0x4a>
	}
	
	por->partner_fi = 0;
    155c:	2300      	movs	r3, #0
    155e:	f884 350c 	strb.w	r3, [r4, #1292]	; 0x50c
	
	por->partner_hwcfg = 0;
    1562:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
	por->partner_status = 1;
    1566:	2301      	movs	r3, #1
    1568:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
	
	
	
	if (type == GRID_PORT_TYPE_USART){	
    156c:	429d      	cmp	r5, r3
    156e:	d004      	beq.n	157a <grid_port_init+0x76>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    1570:	2301      	movs	r3, #1
    1572:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
    1576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    157a:	2300      	movs	r3, #0
    157c:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
		por->partner_fi = 0;
    1580:	f884 350c 	strb.w	r3, [r4, #1292]	; 0x50c
		if (por->direction == GRID_MSG_NORTH){
    1584:	7a63      	ldrb	r3, [r4, #9]
    1586:	b2db      	uxtb	r3, r3
    1588:	2b11      	cmp	r3, #17
    158a:	d013      	beq.n	15b4 <grid_port_init+0xb0>
		else if (por->direction == GRID_MSG_EAST){
    158c:	7a63      	ldrb	r3, [r4, #9]
    158e:	b2db      	uxtb	r3, r3
    1590:	2b12      	cmp	r3, #18
    1592:	d017      	beq.n	15c4 <grid_port_init+0xc0>
		else if (por->direction == GRID_MSG_SOUTH){
    1594:	7a63      	ldrb	r3, [r4, #9]
    1596:	b2db      	uxtb	r3, r3
    1598:	2b13      	cmp	r3, #19
    159a:	d01b      	beq.n	15d4 <grid_port_init+0xd0>
		else if (por->direction == GRID_MSG_WEST){
    159c:	7a63      	ldrb	r3, [r4, #9]
    159e:	b2db      	uxtb	r3, r3
    15a0:	2b14      	cmp	r3, #20
    15a2:	d1e8      	bne.n	1576 <grid_port_init+0x72>
			por->dx = -1;
    15a4:	23ff      	movs	r3, #255	; 0xff
    15a6:	f884 350d 	strb.w	r3, [r4, #1293]	; 0x50d
			por->dy = 0;
    15aa:	2300      	movs	r3, #0
    15ac:	f884 350e 	strb.w	r3, [r4, #1294]	; 0x50e
    15b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    15b4:	2300      	movs	r3, #0
    15b6:	f884 350d 	strb.w	r3, [r4, #1293]	; 0x50d
			por->dy = 1;
    15ba:	2301      	movs	r3, #1
    15bc:	f884 350e 	strb.w	r3, [r4, #1294]	; 0x50e
    15c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 1;
    15c4:	2301      	movs	r3, #1
    15c6:	f884 350d 	strb.w	r3, [r4, #1293]	; 0x50d
			por->dy = 0;
    15ca:	2300      	movs	r3, #0
    15cc:	f884 350e 	strb.w	r3, [r4, #1294]	; 0x50e
    15d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    15d4:	2300      	movs	r3, #0
    15d6:	f884 350d 	strb.w	r3, [r4, #1293]	; 0x50d
			por->dy = -1;
    15da:	23ff      	movs	r3, #255	; 0xff
    15dc:	f884 350e 	strb.w	r3, [r4, #1294]	; 0x50e
    15e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    15e4:	00001321 	.word	0x00001321

000015e8 <grid_port_init_all>:
	}
	
}

void grid_port_init_all(void){
    15e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    15ec:	b084      	sub	sp, #16
	
	grid_port_init(&GRID_PORT_N, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_MSG_NORTH ,0);
    15ee:	2600      	movs	r6, #0
    15f0:	9602      	str	r6, [sp, #8]
    15f2:	2311      	movs	r3, #17
    15f4:	9301      	str	r3, [sp, #4]
    15f6:	2401      	movs	r4, #1
    15f8:	9400      	str	r4, [sp, #0]
    15fa:	4b25      	ldr	r3, [pc, #148]	; (1690 <grid_port_init_all+0xa8>)
    15fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1600:	4611      	mov	r1, r2
    1602:	4824      	ldr	r0, [pc, #144]	; (1694 <grid_port_init_all+0xac>)
    1604:	4d24      	ldr	r5, [pc, #144]	; (1698 <grid_port_init_all+0xb0>)
    1606:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_E, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_MSG_EAST  ,1);
    1608:	9402      	str	r4, [sp, #8]
    160a:	2312      	movs	r3, #18
    160c:	9301      	str	r3, [sp, #4]
    160e:	9400      	str	r4, [sp, #0]
    1610:	4b22      	ldr	r3, [pc, #136]	; (169c <grid_port_init_all+0xb4>)
    1612:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1616:	4611      	mov	r1, r2
    1618:	4821      	ldr	r0, [pc, #132]	; (16a0 <grid_port_init_all+0xb8>)
    161a:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_MSG_SOUTH ,2);
    161c:	f04f 0902 	mov.w	r9, #2
    1620:	f8cd 9008 	str.w	r9, [sp, #8]
    1624:	2313      	movs	r3, #19
    1626:	9301      	str	r3, [sp, #4]
    1628:	9400      	str	r4, [sp, #0]
    162a:	4b1e      	ldr	r3, [pc, #120]	; (16a4 <grid_port_init_all+0xbc>)
    162c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1630:	4611      	mov	r1, r2
    1632:	481d      	ldr	r0, [pc, #116]	; (16a8 <grid_port_init_all+0xc0>)
    1634:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_MSG_WEST  ,3);
    1636:	2703      	movs	r7, #3
    1638:	9702      	str	r7, [sp, #8]
    163a:	2314      	movs	r3, #20
    163c:	9301      	str	r3, [sp, #4]
    163e:	9400      	str	r4, [sp, #0]
    1640:	4b1a      	ldr	r3, [pc, #104]	; (16ac <grid_port_init_all+0xc4>)
    1642:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1646:	4611      	mov	r1, r2
    1648:	4819      	ldr	r0, [pc, #100]	; (16b0 <grid_port_init_all+0xc8>)
    164a:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, NULL, GRID_PORT_TYPE_UI, 0, -1);
    164c:	f8df 8068 	ldr.w	r8, [pc, #104]	; 16b8 <grid_port_init_all+0xd0>
    1650:	f04f 0aff 	mov.w	sl, #255	; 0xff
    1654:	f8cd a008 	str.w	sl, [sp, #8]
    1658:	9601      	str	r6, [sp, #4]
    165a:	9700      	str	r7, [sp, #0]
    165c:	4633      	mov	r3, r6
    165e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1662:	4611      	mov	r1, r2
    1664:	4640      	mov	r0, r8
    1666:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    1668:	4f12      	ldr	r7, [pc, #72]	; (16b4 <grid_port_init_all+0xcc>)
    166a:	f8cd a008 	str.w	sl, [sp, #8]
    166e:	9601      	str	r6, [sp, #4]
    1670:	f8cd 9000 	str.w	r9, [sp]
    1674:	4633      	mov	r3, r6
    1676:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    167a:	4611      	mov	r1, r2
    167c:	4638      	mov	r0, r7
    167e:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    1680:	f888 450f 	strb.w	r4, [r8, #1295]	; 0x50f
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    1684:	f887 450f 	strb.w	r4, [r7, #1295]	; 0x50f
	
	
}
    1688:	b004      	add	sp, #16
    168a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    168e:	bf00      	nop
    1690:	200010c4 	.word	0x200010c4
    1694:	20001298 	.word	0x20001298
    1698:	00001505 	.word	0x00001505
    169c:	20001070 	.word	0x20001070
    16a0:	20003100 	.word	0x20003100
    16a4:	200011c8 	.word	0x200011c8
    16a8:	200026dc 	.word	0x200026dc
    16ac:	20001178 	.word	0x20001178
    16b0:	200021b8 	.word	0x200021b8
    16b4:	20002bf0 	.word	0x20002bf0
    16b8:	200017e8 	.word	0x200017e8

000016bc <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por){
    16bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    16c0:	b091      	sub	sp, #68	; 0x44
    16c2:	af02      	add	r7, sp, #8
    16c4:	6078      	str	r0, [r7, #4]
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    16c6:	f500 699e 	add.w	r9, r0, #1264	; 0x4f0
    16ca:	4648      	mov	r0, r9
    16cc:	4b54      	ldr	r3, [pc, #336]	; (1820 <grid_port_process_inbound+0x164>)
    16ce:	4798      	blx	r3
	
	if (!packet_size){
    16d0:	b920      	cbnz	r0, 16dc <grid_port_process_inbound+0x20>
    16d2:	2000      	movs	r0, #0
		}	

		
	}
		
}
    16d4:	373c      	adds	r7, #60	; 0x3c
    16d6:	46bd      	mov	sp, r7
    16d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    16dc:	4680      	mov	r8, r0
	}else{
    16de:	f8c7 d000 	str.w	sp, [r7]
		port_array_default[0] = &GRID_PORT_N;
    16e2:	4b50      	ldr	r3, [pc, #320]	; (1824 <grid_port_process_inbound+0x168>)
    16e4:	60bb      	str	r3, [r7, #8]
		port_array_default[1] = &GRID_PORT_E;
    16e6:	4b50      	ldr	r3, [pc, #320]	; (1828 <grid_port_process_inbound+0x16c>)
    16e8:	60fb      	str	r3, [r7, #12]
		port_array_default[2] = &GRID_PORT_S;
    16ea:	4b50      	ldr	r3, [pc, #320]	; (182c <grid_port_process_inbound+0x170>)
    16ec:	613b      	str	r3, [r7, #16]
		port_array_default[3] = &GRID_PORT_W;
    16ee:	4b50      	ldr	r3, [pc, #320]	; (1830 <grid_port_process_inbound+0x174>)
    16f0:	617b      	str	r3, [r7, #20]
		port_array_default[4] = &GRID_PORT_U;
    16f2:	4b50      	ldr	r3, [pc, #320]	; (1834 <grid_port_process_inbound+0x178>)
    16f4:	61bb      	str	r3, [r7, #24]
		port_array_default[5] = &GRID_PORT_H;
    16f6:	4b50      	ldr	r3, [pc, #320]	; (1838 <grid_port_process_inbound+0x17c>)
    16f8:	61fb      	str	r3, [r7, #28]
    16fa:	f107 0308 	add.w	r3, r7, #8
    16fe:	f107 0120 	add.w	r1, r7, #32
		uint8_t j=0;
    1702:	2600      	movs	r6, #0
    1704:	e001      	b.n	170a <grid_port_process_inbound+0x4e>
		for(uint8_t i=0; i<port_count; i++){
    1706:	428b      	cmp	r3, r1
    1708:	d00e      	beq.n	1728 <grid_port_process_inbound+0x6c>
			if (port_array_default[i]->partner_status != 0){
    170a:	f853 2b04 	ldr.w	r2, [r3], #4
    170e:	f892 050f 	ldrb.w	r0, [r2, #1295]	; 0x50f
    1712:	2800      	cmp	r0, #0
    1714:	d0f7      	beq.n	1706 <grid_port_process_inbound+0x4a>
				port_array[j] = port_array_default[i];
    1716:	f107 0038 	add.w	r0, r7, #56	; 0x38
    171a:	eb00 0086 	add.w	r0, r0, r6, lsl #2
    171e:	f840 2c18 	str.w	r2, [r0, #-24]
				j++;
    1722:	3601      	adds	r6, #1
    1724:	b2f6      	uxtb	r6, r6
    1726:	e7ee      	b.n	1706 <grid_port_process_inbound+0x4a>
		for (uint8_t i=0; i<port_count; i++)
    1728:	2e00      	cmp	r6, #0
    172a:	d068      	beq.n	17fe <grid_port_process_inbound+0x142>
    172c:	f107 0a20 	add.w	sl, r7, #32
    1730:	1e74      	subs	r4, r6, #1
    1732:	b2e4      	uxtb	r4, r4
    1734:	3401      	adds	r4, #1
    1736:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
    173a:	4655      	mov	r5, sl
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    173c:	f8df b118 	ldr.w	fp, [pc, #280]	; 1858 <grid_port_process_inbound+0x19c>
    1740:	e001      	b.n	1746 <grid_port_process_inbound+0x8a>
		for (uint8_t i=0; i<port_count; i++)
    1742:	42a5      	cmp	r5, r4
    1744:	d016      	beq.n	1774 <grid_port_process_inbound+0xb8>
			if (port_array[i] != por){
    1746:	f855 0b04 	ldr.w	r0, [r5], #4
    174a:	687b      	ldr	r3, [r7, #4]
    174c:	4283      	cmp	r3, r0
    174e:	d0f8      	beq.n	1742 <grid_port_process_inbound+0x86>
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    1750:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    1754:	47d8      	blx	fp
    1756:	4580      	cmp	r8, r0
    1758:	d9f3      	bls.n	1742 <grid_port_process_inbound+0x86>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    175a:	23c8      	movs	r3, #200	; 0xc8
    175c:	9301      	str	r3, [sp, #4]
    175e:	2302      	movs	r3, #2
    1760:	9300      	str	r3, [sp, #0]
    1762:	2300      	movs	r3, #0
    1764:	2264      	movs	r2, #100	; 0x64
    1766:	4611      	mov	r1, r2
    1768:	4834      	ldr	r0, [pc, #208]	; (183c <grid_port_process_inbound+0x180>)
    176a:	4c35      	ldr	r4, [pc, #212]	; (1840 <grid_port_process_inbound+0x184>)
    176c:	47a0      	blx	r4
    176e:	f8d7 d000 	ldr.w	sp, [r7]
    1772:	e7ae      	b.n	16d2 <grid_port_process_inbound+0x16>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    1774:	4648      	mov	r0, r9
    1776:	4b33      	ldr	r3, [pc, #204]	; (1844 <grid_port_process_inbound+0x188>)
    1778:	4798      	blx	r3
    177a:	4580      	cmp	r8, r0
    177c:	d000      	beq.n	1780 <grid_port_process_inbound+0xc4>
    177e:	e7fe      	b.n	177e <grid_port_process_inbound+0xc2>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    1780:	4c31      	ldr	r4, [pc, #196]	; (1848 <grid_port_process_inbound+0x18c>)
    1782:	e001      	b.n	1788 <grid_port_process_inbound+0xcc>
		for (uint8_t i=0; i<port_count; i++)
    1784:	45aa      	cmp	sl, r5
    1786:	d03f      	beq.n	1808 <grid_port_process_inbound+0x14c>
			if (port_array[i] != por){
    1788:	f85a 0b04 	ldr.w	r0, [sl], #4
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	4283      	cmp	r3, r0
    1790:	d0f8      	beq.n	1784 <grid_port_process_inbound+0xc8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    1792:	4641      	mov	r1, r8
    1794:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    1798:	47a0      	blx	r4
    179a:	e7f3      	b.n	1784 <grid_port_process_inbound+0xc8>
			for (uint8_t i=0; i<port_count; i++){
    179c:	42a5      	cmp	r5, r4
    179e:	d009      	beq.n	17b4 <grid_port_process_inbound+0xf8>
				if (port_array[i] != por){
    17a0:	f854 0b04 	ldr.w	r0, [r4], #4
    17a4:	687b      	ldr	r3, [r7, #4]
    17a6:	4283      	cmp	r3, r0
    17a8:	d0f8      	beq.n	179c <grid_port_process_inbound+0xe0>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    17aa:	6839      	ldr	r1, [r7, #0]
    17ac:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    17b0:	47d8      	blx	fp
    17b2:	e7f3      	b.n	179c <grid_port_process_inbound+0xe0>
    17b4:	f10a 0a01 	add.w	sl, sl, #1
		for (uint16_t j=0; j<packet_size; j++)
    17b8:	fa1f f38a 	uxth.w	r3, sl
    17bc:	4543      	cmp	r3, r8
    17be:	d208      	bcs.n	17d2 <grid_port_process_inbound+0x116>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    17c0:	4648      	mov	r0, r9
    17c2:	4b22      	ldr	r3, [pc, #136]	; (184c <grid_port_process_inbound+0x190>)
    17c4:	4798      	blx	r3
    17c6:	6038      	str	r0, [r7, #0]
			for (uint8_t i=0; i<port_count; i++){
    17c8:	2e00      	cmp	r6, #0
    17ca:	d0f3      	beq.n	17b4 <grid_port_process_inbound+0xf8>
    17cc:	f107 0420 	add.w	r4, r7, #32
    17d0:	e7e6      	b.n	17a0 <grid_port_process_inbound+0xe4>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    17d2:	4648      	mov	r0, r9
    17d4:	4b1e      	ldr	r3, [pc, #120]	; (1850 <grid_port_process_inbound+0x194>)
    17d6:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    17d8:	2e00      	cmp	r6, #0
    17da:	f43f af7b 	beq.w	16d4 <grid_port_process_inbound+0x18>
    17de:	f107 0420 	add.w	r4, r7, #32
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    17e2:	4e1c      	ldr	r6, [pc, #112]	; (1854 <grid_port_process_inbound+0x198>)
    17e4:	e002      	b.n	17ec <grid_port_process_inbound+0x130>
		for (uint8_t i=0; i<port_count; i++)
    17e6:	42a5      	cmp	r5, r4
    17e8:	f43f af74 	beq.w	16d4 <grid_port_process_inbound+0x18>
			if (port_array[i] != por){
    17ec:	f854 0b04 	ldr.w	r0, [r4], #4
    17f0:	687b      	ldr	r3, [r7, #4]
    17f2:	4283      	cmp	r3, r0
    17f4:	d0f7      	beq.n	17e6 <grid_port_process_inbound+0x12a>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    17f6:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    17fa:	47b0      	blx	r6
    17fc:	e7f3      	b.n	17e6 <grid_port_process_inbound+0x12a>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    17fe:	4648      	mov	r0, r9
    1800:	4b10      	ldr	r3, [pc, #64]	; (1844 <grid_port_process_inbound+0x188>)
    1802:	4798      	blx	r3
    1804:	4540      	cmp	r0, r8
    1806:	d1ba      	bne.n	177e <grid_port_process_inbound+0xc2>
    1808:	1e75      	subs	r5, r6, #1
    180a:	b2ed      	uxtb	r5, r5
    180c:	f107 0338 	add.w	r3, r7, #56	; 0x38
    1810:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    1814:	3d14      	subs	r5, #20
		for (uint8_t i=0; i<port_count; i++)
    1816:	f04f 0a00 	mov.w	sl, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    181a:	f8df b040 	ldr.w	fp, [pc, #64]	; 185c <grid_port_process_inbound+0x1a0>
    181e:	e7cf      	b.n	17c0 <grid_port_process_inbound+0x104>
    1820:	000013d1 	.word	0x000013d1
    1824:	20001298 	.word	0x20001298
    1828:	20003100 	.word	0x20003100
    182c:	200026dc 	.word	0x200026dc
    1830:	200021b8 	.word	0x200021b8
    1834:	200017e8 	.word	0x200017e8
    1838:	20002bf0 	.word	0x20002bf0
    183c:	20001d08 	.word	0x20001d08
    1840:	00003791 	.word	0x00003791
    1844:	00001443 	.word	0x00001443
    1848:	00001375 	.word	0x00001375
    184c:	000014cd 	.word	0x000014cd
    1850:	000014f5 	.word	0x000014f5
    1854:	000013c1 	.word	0x000013c1
    1858:	00001361 	.word	0x00001361
    185c:	000013a5 	.word	0x000013a5

00001860 <grid_port_process_outbound_usb>:

volatile uint8_t temp[500];

volatile uint8_t usb_debug[10];

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    1860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1864:	b09b      	sub	sp, #108	; 0x6c
    1866:	af06      	add	r7, sp, #24
    1868:	6438      	str	r0, [r7, #64]	; 0x40
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    186a:	f500 669b 	add.w	r6, r0, #1240	; 0x4d8
    186e:	4630      	mov	r0, r6
    1870:	4b8f      	ldr	r3, [pc, #572]	; (1ab0 <grid_port_process_outbound_usb+0x250>)
    1872:	4798      	blx	r3
	
	if (!length){		
    1874:	b918      	cbnz	r0, 187e <grid_port_process_outbound_usb+0x1e>
				
		
	}
	
	
}
    1876:	3754      	adds	r7, #84	; 0x54
    1878:	46bd      	mov	sp, r7
    187a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    187e:	4604      	mov	r4, r0
		grid_buffer_read_init(&por->tx_buffer);
    1880:	4630      	mov	r0, r6
    1882:	4b8c      	ldr	r3, [pc, #560]	; (1ab4 <grid_port_process_outbound_usb+0x254>)
    1884:	4798      	blx	r3
    1886:	2500      	movs	r5, #0
			temp[i] = grid_buffer_read_character(&por->tx_buffer);
    1888:	f8df 9268 	ldr.w	r9, [pc, #616]	; 1af4 <grid_port_process_outbound_usb+0x294>
    188c:	f8df 822c 	ldr.w	r8, [pc, #556]	; 1abc <grid_port_process_outbound_usb+0x25c>
    1890:	4630      	mov	r0, r6
    1892:	47c8      	blx	r9
    1894:	f808 0005 	strb.w	r0, [r8, r5]
		for (uint8_t i = 0; i<length; i++){
    1898:	3501      	adds	r5, #1
    189a:	b2ed      	uxtb	r5, r5
    189c:	b2ab      	uxth	r3, r5
    189e:	429c      	cmp	r4, r3
    18a0:	d8f6      	bhi.n	1890 <grid_port_process_outbound_usb+0x30>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    18a2:	4630      	mov	r0, r6
    18a4:	4b84      	ldr	r3, [pc, #528]	; (1ab8 <grid_port_process_outbound_usb+0x258>)
    18a6:	4798      	blx	r3
		uint8_t id = grid_msg_get_id(temp);		
    18a8:	4d84      	ldr	r5, [pc, #528]	; (1abc <grid_port_process_outbound_usb+0x25c>)
    18aa:	4628      	mov	r0, r5
    18ac:	4b84      	ldr	r3, [pc, #528]	; (1ac0 <grid_port_process_outbound_usb+0x260>)
    18ae:	4798      	blx	r3
    18b0:	63b8      	str	r0, [r7, #56]	; 0x38
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    18b2:	4628      	mov	r0, r5
    18b4:	4b83      	ldr	r3, [pc, #524]	; (1ac4 <grid_port_process_outbound_usb+0x264>)
    18b6:	4798      	blx	r3
    18b8:	387f      	subs	r0, #127	; 0x7f
    18ba:	b243      	sxtb	r3, r0
    18bc:	461e      	mov	r6, r3
    18be:	617b      	str	r3, [r7, #20]
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;		
    18c0:	4628      	mov	r0, r5
    18c2:	4b81      	ldr	r3, [pc, #516]	; (1ac8 <grid_port_process_outbound_usb+0x268>)
    18c4:	4798      	blx	r3
    18c6:	387f      	subs	r0, #127	; 0x7f
    18c8:	b243      	sxtb	r3, r0
    18ca:	61bb      	str	r3, [r7, #24]
		uint8_t age = grid_msg_get_age(temp);
    18cc:	4628      	mov	r0, r5
    18ce:	4b7f      	ldr	r3, [pc, #508]	; (1acc <grid_port_process_outbound_usb+0x26c>)
    18d0:	4798      	blx	r3
    18d2:	6378      	str	r0, [r7, #52]	; 0x34
		uint8_t error_flag = 0;
    18d4:	2500      	movs	r5, #0
    18d6:	f887 504f 	strb.w	r5, [r7, #79]	; 0x4f
					midi_channel = (256-dy*4+grid_sys_state.bank_select)%16;
    18da:	69bb      	ldr	r3, [r7, #24]
    18dc:	633b      	str	r3, [r7, #48]	; 0x30
    18de:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
    18e2:	009b      	lsls	r3, r3, #2
    18e4:	623b      	str	r3, [r7, #32]
					midi_param1  = (256+midi_param1 + 32*dx)%128;
    18e6:	62fe      	str	r6, [r7, #44]	; 0x2c
    18e8:	0173      	lsls	r3, r6, #5
    18ea:	61fb      	str	r3, [r7, #28]
    18ec:	1e63      	subs	r3, r4, #1
    18ee:	b29b      	uxth	r3, r3
    18f0:	f103 0a01 	add.w	sl, r3, #1
    18f4:	46ab      	mov	fp, r5
    18f6:	647d      	str	r5, [r7, #68]	; 0x44
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    18f8:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 1abc <grid_port_process_outbound_usb+0x25c>
    18fc:	e006      	b.n	190c <grid_port_process_outbound_usb+0xac>
				current_start = i;
    18fe:	fa5f f58b 	uxtb.w	r5, fp
    1902:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t i=0; i<length; i++){
    1906:	45d3      	cmp	fp, sl
    1908:	f000 81f1 	beq.w	1cee <grid_port_process_outbound_usb+0x48e>
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    190c:	f819 300b 	ldrb.w	r3, [r9, fp]
    1910:	b2db      	uxtb	r3, r3
    1912:	2b02      	cmp	r3, #2
    1914:	d0f3      	beq.n	18fe <grid_port_process_outbound_usb+0x9e>
			else if (temp[i] == GRID_MSG_END_OF_TEXT && current_start!=0){
    1916:	f819 300b 	ldrb.w	r3, [r9, fp]
    191a:	b2db      	uxtb	r3, r3
    191c:	2b03      	cmp	r3, #3
    191e:	d1f0      	bne.n	1902 <grid_port_process_outbound_usb+0xa2>
    1920:	2d00      	cmp	r5, #0
    1922:	d0ee      	beq.n	1902 <grid_port_process_outbound_usb+0xa2>
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);			
    1924:	462c      	mov	r4, r5
    1926:	1c68      	adds	r0, r5, #1
    1928:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    192c:	2102      	movs	r1, #2
    192e:	4448      	add	r0, r9
    1930:	4b67      	ldr	r3, [pc, #412]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1932:	4798      	blx	r3
				if (msg_protocol == GRID_MSG_PROTOCOL_MIDI){
    1934:	f010 06ff 	ands.w	r6, r0, #255	; 0xff
    1938:	d01f      	beq.n	197a <grid_port_process_outbound_usb+0x11a>
				else if (msg_protocol == GRID_MSG_PROTOCOL_LED){
    193a:	2e03      	cmp	r6, #3
    193c:	f000 8082 	beq.w	1a44 <grid_port_process_outbound_usb+0x1e4>
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    1940:	2e01      	cmp	r6, #1
    1942:	f000 80d9 	beq.w	1af8 <grid_port_process_outbound_usb+0x298>
				else if (msg_protocol == GRID_MSG_PROTOCOL_SYS){
    1946:	2e04      	cmp	r6, #4
    1948:	f000 8160 	beq.w	1c0c <grid_port_process_outbound_usb+0x3ac>
				else if (msg_protocol == GRID_MSG_PROTOCOL_MOUSE){
    194c:	2e02      	cmp	r6, #2
    194e:	f000 81cc 	beq.w	1cea <grid_port_process_outbound_usb+0x48a>
					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
    1952:	6c7d      	ldr	r5, [r7, #68]	; 0x44
    1954:	f105 0428 	add.w	r4, r5, #40	; 0x28
    1958:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    195a:	441c      	add	r4, r3
    195c:	b2c2      	uxtb	r2, r0
    195e:	495d      	ldr	r1, [pc, #372]	; (1ad4 <grid_port_process_outbound_usb+0x274>)
    1960:	4620      	mov	r0, r4
    1962:	4b5d      	ldr	r3, [pc, #372]	; (1ad8 <grid_port_process_outbound_usb+0x278>)
    1964:	4798      	blx	r3
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1966:	4620      	mov	r0, r4
    1968:	4b5c      	ldr	r3, [pc, #368]	; (1adc <grid_port_process_outbound_usb+0x27c>)
    196a:	4798      	blx	r3
    196c:	eb05 0800 	add.w	r8, r5, r0
    1970:	fa5f f388 	uxtb.w	r3, r8
    1974:	647b      	str	r3, [r7, #68]	; 0x44
				current_start = 0;
    1976:	2500      	movs	r5, #0
    1978:	e7c3      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					uint8_t midi_channel = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    197a:	1ce8      	adds	r0, r5, #3
    197c:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1980:	2102      	movs	r1, #2
    1982:	4448      	add	r0, r9
    1984:	4b52      	ldr	r3, [pc, #328]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1986:	4798      	blx	r3
					uint8_t midi_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1988:	1d68      	adds	r0, r5, #5
    198a:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    198e:	2102      	movs	r1, #2
    1990:	4448      	add	r0, r9
    1992:	4b4f      	ldr	r3, [pc, #316]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1994:	4798      	blx	r3
    1996:	fa5f f880 	uxtb.w	r8, r0
					uint8_t midi_param1  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    199a:	1de8      	adds	r0, r5, #7
    199c:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    19a0:	2102      	movs	r1, #2
    19a2:	4448      	add	r0, r9
    19a4:	4b4a      	ldr	r3, [pc, #296]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    19a6:	4798      	blx	r3
    19a8:	4604      	mov	r4, r0
					uint8_t midi_param2  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    19aa:	f105 0009 	add.w	r0, r5, #9
    19ae:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    19b2:	2102      	movs	r1, #2
    19b4:	4448      	add	r0, r9
    19b6:	4b46      	ldr	r3, [pc, #280]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    19b8:	4798      	blx	r3
					midi_channel = (256-dy*4+grid_sys_state.bank_select)%16;
    19ba:	4b49      	ldr	r3, [pc, #292]	; (1ae0 <grid_port_process_outbound_usb+0x280>)
    19bc:	7a59      	ldrb	r1, [r3, #9]
    19be:	6a3b      	ldr	r3, [r7, #32]
    19c0:	4419      	add	r1, r3
    19c2:	424b      	negs	r3, r1
    19c4:	f001 020f 	and.w	r2, r1, #15
    19c8:	f003 030f 	and.w	r3, r3, #15
    19cc:	bf58      	it	pl
    19ce:	425a      	negpl	r2, r3
					sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [MIDI] Ch: %d  Cmd: %d  Param1: %d  Param2: %d\n",					
    19d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    19d2:	3328      	adds	r3, #40	; 0x28
    19d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
    19d6:	4419      	add	r1, r3
    19d8:	460d      	mov	r5, r1
					midi_param1  = (256+midi_param1 + 32*dx)%128;
    19da:	b2e4      	uxtb	r4, r4
    19dc:	f504 7480 	add.w	r4, r4, #256	; 0x100
    19e0:	69fb      	ldr	r3, [r7, #28]
    19e2:	441c      	add	r4, r3
    19e4:	4263      	negs	r3, r4
    19e6:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    19ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    19ee:	bf58      	it	pl
    19f0:	425c      	negpl	r4, r3
    19f2:	b2e4      	uxtb	r4, r4
    19f4:	b2c1      	uxtb	r1, r0
					sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [MIDI] Ch: %d  Cmd: %d  Param1: %d  Param2: %d\n",					
    19f6:	62b9      	str	r1, [r7, #40]	; 0x28
    19f8:	9105      	str	r1, [sp, #20]
    19fa:	9404      	str	r4, [sp, #16]
    19fc:	f8cd 800c 	str.w	r8, [sp, #12]
    1a00:	63fa      	str	r2, [r7, #60]	; 0x3c
    1a02:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    1a06:	9302      	str	r3, [sp, #8]
    1a08:	6b78      	ldr	r0, [r7, #52]	; 0x34
    1a0a:	9001      	str	r0, [sp, #4]
    1a0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
    1a0e:	9000      	str	r0, [sp, #0]
    1a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1a12:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1a14:	4933      	ldr	r1, [pc, #204]	; (1ae4 <grid_port_process_outbound_usb+0x284>)
    1a16:	627d      	str	r5, [r7, #36]	; 0x24
    1a18:	4628      	mov	r0, r5
    1a1a:	4d2f      	ldr	r5, [pc, #188]	; (1ad8 <grid_port_process_outbound_usb+0x278>)
    1a1c:	47a8      	blx	r5
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1a1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    1a20:	4b2e      	ldr	r3, [pc, #184]	; (1adc <grid_port_process_outbound_usb+0x27c>)
    1a22:	4798      	blx	r3
    1a24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    1a26:	4410      	add	r0, r2
    1a28:	b2c2      	uxtb	r2, r0
    1a2a:	647a      	str	r2, [r7, #68]	; 0x44
					audiodf_midi_xfer_packet(midi_command>>4, midi_command|midi_channel, midi_param1, midi_param2);	
    1a2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1a2e:	ea48 0102 	orr.w	r1, r8, r2
    1a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1a34:	4622      	mov	r2, r4
    1a36:	b2c9      	uxtb	r1, r1
    1a38:	ea4f 1018 	mov.w	r0, r8, lsr #4
    1a3c:	4c2a      	ldr	r4, [pc, #168]	; (1ae8 <grid_port_process_outbound_usb+0x288>)
    1a3e:	47a0      	blx	r4
				current_start = 0;
    1a40:	4635      	mov	r5, r6
    1a42:	e75e      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					if (dx == 0 && dy == 0){
    1a44:	697b      	ldr	r3, [r7, #20]
    1a46:	2b00      	cmp	r3, #0
    1a48:	f040 814d 	bne.w	1ce6 <grid_port_process_outbound_usb+0x486>
    1a4c:	69bb      	ldr	r3, [r7, #24]
    1a4e:	b10b      	cbz	r3, 1a54 <grid_port_process_outbound_usb+0x1f4>
				current_start = 0;
    1a50:	2500      	movs	r5, #0
    1a52:	e756      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
						uint8_t led_layer = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1a54:	1ce8      	adds	r0, r5, #3
    1a56:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1a5a:	2102      	movs	r1, #2
    1a5c:	4448      	add	r0, r9
    1a5e:	4b1c      	ldr	r3, [pc, #112]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1a60:	4798      	blx	r3
    1a62:	4606      	mov	r6, r0
						uint8_t led_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1a64:	1d68      	adds	r0, r5, #5
    1a66:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1a6a:	2102      	movs	r1, #2
    1a6c:	4448      	add	r0, r9
    1a6e:	4b18      	ldr	r3, [pc, #96]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1a70:	4798      	blx	r3
    1a72:	4605      	mov	r5, r0
						uint8_t led_number  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1a74:	1de0      	adds	r0, r4, #7
    1a76:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1a7a:	2102      	movs	r1, #2
    1a7c:	4448      	add	r0, r9
    1a7e:	4b14      	ldr	r3, [pc, #80]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1a80:	4798      	blx	r3
    1a82:	4680      	mov	r8, r0
						uint8_t led_value  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    1a84:	f104 0009 	add.w	r0, r4, #9
    1a88:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1a8c:	2102      	movs	r1, #2
    1a8e:	4448      	add	r0, r9
    1a90:	4b0f      	ldr	r3, [pc, #60]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1a92:	4798      	blx	r3
						if (led_command == GRID_MSG_COMMAND_LED_SET_PHASE){
    1a94:	b2ed      	uxtb	r5, r5
    1a96:	2d63      	cmp	r5, #99	; 0x63
    1a98:	d001      	beq.n	1a9e <grid_port_process_outbound_usb+0x23e>
				current_start = 0;
    1a9a:	2500      	movs	r5, #0
    1a9c:	e731      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
							grid_led_set_phase(&grid_led_state, led_number, led_layer, led_value);
    1a9e:	b2c3      	uxtb	r3, r0
    1aa0:	b2f2      	uxtb	r2, r6
    1aa2:	fa5f f188 	uxtb.w	r1, r8
    1aa6:	4811      	ldr	r0, [pc, #68]	; (1aec <grid_port_process_outbound_usb+0x28c>)
    1aa8:	4c11      	ldr	r4, [pc, #68]	; (1af0 <grid_port_process_outbound_usb+0x290>)
    1aaa:	47a0      	blx	r4
				current_start = 0;
    1aac:	2500      	movs	r5, #0
    1aae:	e728      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
    1ab0:	000013d1 	.word	0x000013d1
    1ab4:	00001443 	.word	0x00001443
    1ab8:	000014f5 	.word	0x000014f5
    1abc:	20003644 	.word	0x20003644
    1ac0:	00003aed 	.word	0x00003aed
    1ac4:	00003b0d 	.word	0x00003b0d
    1ac8:	00003b2d 	.word	0x00003b2d
    1acc:	00003b4d 	.word	0x00003b4d
    1ad0:	000037e5 	.word	0x000037e5
    1ad4:	0000cf30 	.word	0x0000cf30
    1ad8:	0000bde9 	.word	0x0000bde9
    1adc:	0000be31 	.word	0x0000be31
    1ae0:	20001d08 	.word	0x20001d08
    1ae4:	0000ce74 	.word	0x0000ce74
    1ae8:	0000a82d 	.word	0x0000a82d
    1aec:	20003614 	.word	0x20003614
    1af0:	00001f79 	.word	0x00001f79
    1af4:	000014cd 	.word	0x000014cd
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    1af8:	f8c7 d024 	str.w	sp, [r7, #36]	; 0x24
					uint8_t key_array_length = (current_stop-current_start-3)/6;
    1afc:	fa5f f38b 	uxtb.w	r3, fp
    1b00:	1b5b      	subs	r3, r3, r5
    1b02:	3b03      	subs	r3, #3
    1b04:	4a7d      	ldr	r2, [pc, #500]	; (1cfc <grid_port_process_outbound_usb+0x49c>)
    1b06:	fb82 1203 	smull	r1, r2, r2, r3
    1b0a:	eba2 73e3 	sub.w	r3, r2, r3, asr #31
    1b0e:	b2db      	uxtb	r3, r3
    1b10:	4619      	mov	r1, r3
    1b12:	613b      	str	r3, [r7, #16]
 					struct hiddf_kb_key_descriptors key_array[key_array_length];
    1b14:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1b18:	3307      	adds	r3, #7
    1b1a:	f023 0307 	bic.w	r3, r3, #7
    1b1e:	ebad 0d03 	sub.w	sp, sp, r3
    1b22:	ab06      	add	r3, sp, #24
    1b24:	461e      	mov	r6, r3
    1b26:	60fb      	str	r3, [r7, #12]
					for(uint8_t j=0; j<key_array_length; j++){
    1b28:	2900      	cmp	r1, #0
    1b2a:	d064      	beq.n	1bf6 <grid_port_process_outbound_usb+0x396>
    1b2c:	3403      	adds	r4, #3
    1b2e:	eb04 0809 	add.w	r8, r4, r9
    1b32:	1e4b      	subs	r3, r1, #1
    1b34:	b2db      	uxtb	r3, r3
    1b36:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1b3a:	3509      	adds	r5, #9
    1b3c:	eb05 0343 	add.w	r3, r5, r3, lsl #1
    1b40:	444b      	add	r3, r9
    1b42:	62bb      	str	r3, [r7, #40]	; 0x28
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1b44:	63fe      	str	r6, [r7, #60]	; 0x3c
    1b46:	f8c7 b008 	str.w	fp, [r7, #8]
    1b4a:	f8d7 b044 	ldr.w	fp, [r7, #68]	; 0x44
    1b4e:	f8c7 a004 	str.w	sl, [r7, #4]
						uint8_t keyboard_command	= grid_sys_read_hex_string_value(&temp[current_start+3+6*j], 2, &error_flag);
    1b52:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1b56:	2102      	movs	r1, #2
    1b58:	4640      	mov	r0, r8
    1b5a:	4b69      	ldr	r3, [pc, #420]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1b5c:	4798      	blx	r3
    1b5e:	4604      	mov	r4, r0
						uint8_t keyboard_modifier	= grid_sys_read_hex_string_value(&temp[current_start+5+6*j], 2, &error_flag);
    1b60:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1b64:	2102      	movs	r1, #2
    1b66:	eb08 0001 	add.w	r0, r8, r1
    1b6a:	4b65      	ldr	r3, [pc, #404]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1b6c:	4798      	blx	r3
    1b6e:	4605      	mov	r5, r0
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1b70:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1b74:	2102      	movs	r1, #2
    1b76:	f108 0004 	add.w	r0, r8, #4
    1b7a:	4b61      	ldr	r3, [pc, #388]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1b7c:	4798      	blx	r3
    1b7e:	4606      	mov	r6, r0
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1b80:	f10b 0a28 	add.w	sl, fp, #40	; 0x28
    1b84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1b86:	449a      	add	sl, r3
    1b88:	4b5e      	ldr	r3, [pc, #376]	; (1d04 <grid_port_process_outbound_usb+0x4a4>)
    1b8a:	4798      	blx	r3
    1b8c:	9005      	str	r0, [sp, #20]
    1b8e:	b2e4      	uxtb	r4, r4
    1b90:	9404      	str	r4, [sp, #16]
    1b92:	b2ed      	uxtb	r5, r5
    1b94:	9503      	str	r5, [sp, #12]
    1b96:	647e      	str	r6, [r7, #68]	; 0x44
    1b98:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    1b9c:	9302      	str	r3, [sp, #8]
    1b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1ba0:	9301      	str	r3, [sp, #4]
    1ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1ba4:	9300      	str	r3, [sp, #0]
    1ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1baa:	4957      	ldr	r1, [pc, #348]	; (1d08 <grid_port_process_outbound_usb+0x4a8>)
    1bac:	4650      	mov	r0, sl
    1bae:	4e57      	ldr	r6, [pc, #348]	; (1d0c <grid_port_process_outbound_usb+0x4ac>)
    1bb0:	47b0      	blx	r6
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    1bb2:	4650      	mov	r0, sl
    1bb4:	4b56      	ldr	r3, [pc, #344]	; (1d10 <grid_port_process_outbound_usb+0x4b0>)
    1bb6:	4798      	blx	r3
    1bb8:	4483      	add	fp, r0
    1bba:	fa5f fb8b 	uxtb.w	fp, fp
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1bbe:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    1bc2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    1bc4:	700b      	strb	r3, [r1, #0]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    1bc6:	2d82      	cmp	r5, #130	; 0x82
    1bc8:	bf14      	ite	ne
    1bca:	2500      	movne	r5, #0
    1bcc:	2501      	moveq	r5, #1
						key_array[j] = current_key;
    1bce:	460b      	mov	r3, r1
    1bd0:	704d      	strb	r5, [r1, #1]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    1bd2:	2c80      	cmp	r4, #128	; 0x80
    1bd4:	bf14      	ite	ne
    1bd6:	2400      	movne	r4, #0
    1bd8:	2401      	moveq	r4, #1
    1bda:	708c      	strb	r4, [r1, #2]
    1bdc:	f108 0806 	add.w	r8, r8, #6
    1be0:	3303      	adds	r3, #3
    1be2:	63fb      	str	r3, [r7, #60]	; 0x3c
					for(uint8_t j=0; j<key_array_length; j++){
    1be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1be6:	4598      	cmp	r8, r3
    1be8:	d1b3      	bne.n	1b52 <grid_port_process_outbound_usb+0x2f2>
    1bea:	f8c7 b044 	str.w	fp, [r7, #68]	; 0x44
    1bee:	f8d7 b008 	ldr.w	fp, [r7, #8]
    1bf2:	f8d7 a004 	ldr.w	sl, [r7, #4]
					usb_debug[1] = hiddf_keyboard_keys_state_change(key_array, key_array_length);
    1bf6:	6939      	ldr	r1, [r7, #16]
    1bf8:	68f8      	ldr	r0, [r7, #12]
    1bfa:	4b46      	ldr	r3, [pc, #280]	; (1d14 <grid_port_process_outbound_usb+0x4b4>)
    1bfc:	4798      	blx	r3
    1bfe:	b2c0      	uxtb	r0, r0
    1c00:	4b45      	ldr	r3, [pc, #276]	; (1d18 <grid_port_process_outbound_usb+0x4b8>)
    1c02:	7058      	strb	r0, [r3, #1]
    1c04:	f8d7 d024 	ldr.w	sp, [r7, #36]	; 0x24
				current_start = 0;
    1c08:	2500      	movs	r5, #0
    1c0a:	e67a      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					uint8_t sys_command		= grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1c0c:	1ce8      	adds	r0, r5, #3
    1c0e:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1c12:	2102      	movs	r1, #2
    1c14:	4448      	add	r0, r9
    1c16:	4b3a      	ldr	r3, [pc, #232]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1c18:	4798      	blx	r3
    1c1a:	4680      	mov	r8, r0
    1c1c:	b2c5      	uxtb	r5, r0
					uint8_t sys_subcommand  = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1c1e:	1d60      	adds	r0, r4, #5
    1c20:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1c24:	2102      	movs	r1, #2
    1c26:	4448      	add	r0, r9
    1c28:	4b35      	ldr	r3, [pc, #212]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1c2a:	4798      	blx	r3
    1c2c:	63f8      	str	r0, [r7, #60]	; 0x3c
    1c2e:	b2c6      	uxtb	r6, r0
					uint8_t sys_value	    = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1c30:	1de0      	adds	r0, r4, #7
    1c32:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1c36:	2102      	movs	r1, #2
    1c38:	4448      	add	r0, r9
    1c3a:	4b31      	ldr	r3, [pc, #196]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1c3c:	4798      	blx	r3
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c3e:	2d64      	cmp	r5, #100	; 0x64
    1c40:	d003      	beq.n	1c4a <grid_port_process_outbound_usb+0x3ea>
					else if (sys_command == GRID_MSG_COMMAND_SYS_HEARTBEAT && sys_subcommand == GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE){
    1c42:	2d66      	cmp	r5, #102	; 0x66
    1c44:	d02a      	beq.n	1c9c <grid_port_process_outbound_usb+0x43c>
				current_start = 0;
    1c46:	2500      	movs	r5, #0
    1c48:	e65b      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c4a:	2e65      	cmp	r6, #101	; 0x65
    1c4c:	d001      	beq.n	1c52 <grid_port_process_outbound_usb+0x3f2>
				current_start = 0;
    1c4e:	2500      	movs	r5, #0
    1c50:	e657      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
    1c52:	b2c4      	uxtb	r4, r0
						grid_sys_bank_select(&grid_sys_state, sys_value);		
    1c54:	4621      	mov	r1, r4
    1c56:	4831      	ldr	r0, [pc, #196]	; (1d1c <grid_port_process_outbound_usb+0x4bc>)
    1c58:	4b31      	ldr	r3, [pc, #196]	; (1d20 <grid_port_process_outbound_usb+0x4c0>)
    1c5a:	4798      	blx	r3
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [SYS] %3d %3d %3d\n",
    1c5c:	6c7e      	ldr	r6, [r7, #68]	; 0x44
    1c5e:	f106 0528 	add.w	r5, r6, #40	; 0x28
    1c62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1c64:	441d      	add	r5, r3
    1c66:	9404      	str	r4, [sp, #16]
    1c68:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    1c6c:	9303      	str	r3, [sp, #12]
    1c6e:	fa5f f388 	uxtb.w	r3, r8
    1c72:	9302      	str	r3, [sp, #8]
    1c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1c76:	9301      	str	r3, [sp, #4]
    1c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1c7a:	9300      	str	r3, [sp, #0]
    1c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1c7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1c80:	4928      	ldr	r1, [pc, #160]	; (1d24 <grid_port_process_outbound_usb+0x4c4>)
    1c82:	4628      	mov	r0, r5
    1c84:	4c21      	ldr	r4, [pc, #132]	; (1d0c <grid_port_process_outbound_usb+0x4ac>)
    1c86:	47a0      	blx	r4
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1c88:	4628      	mov	r0, r5
    1c8a:	4b21      	ldr	r3, [pc, #132]	; (1d10 <grid_port_process_outbound_usb+0x4b0>)
    1c8c:	4798      	blx	r3
    1c8e:	eb06 0800 	add.w	r8, r6, r0
    1c92:	fa5f f388 	uxtb.w	r3, r8
    1c96:	647b      	str	r3, [r7, #68]	; 0x44
				current_start = 0;
    1c98:	2500      	movs	r5, #0
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c9a:	e632      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					else if (sys_command == GRID_MSG_COMMAND_SYS_HEARTBEAT && sys_subcommand == GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE){
    1c9c:	2e67      	cmp	r6, #103	; 0x67
    1c9e:	d001      	beq.n	1ca4 <grid_port_process_outbound_usb+0x444>
				current_start = 0;
    1ca0:	2500      	movs	r5, #0
    1ca2:	e62e      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [SYS] %3d %3d %3d\n",
    1ca4:	6c7e      	ldr	r6, [r7, #68]	; 0x44
    1ca6:	f106 0528 	add.w	r5, r6, #40	; 0x28
    1caa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1cac:	441d      	add	r5, r3
    1cae:	b2c0      	uxtb	r0, r0
    1cb0:	9004      	str	r0, [sp, #16]
    1cb2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    1cb6:	9303      	str	r3, [sp, #12]
    1cb8:	fa5f f388 	uxtb.w	r3, r8
    1cbc:	9302      	str	r3, [sp, #8]
    1cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1cc0:	9301      	str	r3, [sp, #4]
    1cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1cc4:	9300      	str	r3, [sp, #0]
    1cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1cc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1cca:	4916      	ldr	r1, [pc, #88]	; (1d24 <grid_port_process_outbound_usb+0x4c4>)
    1ccc:	4628      	mov	r0, r5
    1cce:	4c0f      	ldr	r4, [pc, #60]	; (1d0c <grid_port_process_outbound_usb+0x4ac>)
    1cd0:	47a0      	blx	r4
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    1cd2:	4628      	mov	r0, r5
    1cd4:	4b0e      	ldr	r3, [pc, #56]	; (1d10 <grid_port_process_outbound_usb+0x4b0>)
    1cd6:	4798      	blx	r3
    1cd8:	eb06 0800 	add.w	r8, r6, r0
    1cdc:	fa5f f388 	uxtb.w	r3, r8
    1ce0:	647b      	str	r3, [r7, #68]	; 0x44
				current_start = 0;
    1ce2:	2500      	movs	r5, #0
    1ce4:	e60d      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
    1ce6:	2500      	movs	r5, #0
    1ce8:	e60b      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
    1cea:	2500      	movs	r5, #0
    1cec:	e609      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
		cdcdf_acm_write(por->tx_double_buffer, output_cursor);
    1cee:	6c79      	ldr	r1, [r7, #68]	; 0x44
    1cf0:	6c38      	ldr	r0, [r7, #64]	; 0x40
    1cf2:	3028      	adds	r0, #40	; 0x28
    1cf4:	4b0c      	ldr	r3, [pc, #48]	; (1d28 <grid_port_process_outbound_usb+0x4c8>)
    1cf6:	4798      	blx	r3
}
    1cf8:	e5bd      	b.n	1876 <grid_port_process_outbound_usb+0x16>
    1cfa:	bf00      	nop
    1cfc:	2aaaaaab 	.word	0x2aaaaaab
    1d00:	000037e5 	.word	0x000037e5
    1d04:	0000385d 	.word	0x0000385d
    1d08:	0000cebc 	.word	0x0000cebc
    1d0c:	0000bde9 	.word	0x0000bde9
    1d10:	0000be31 	.word	0x0000be31
    1d14:	0000a2a9 	.word	0x0000a2a9
    1d18:	20003838 	.word	0x20003838
    1d1c:	20001d08 	.word	0x20001d08
    1d20:	0000394d 	.word	0x0000394d
    1d24:	0000cf04 	.word	0x0000cf04
    1d28:	0000a069 	.word	0x0000a069

00001d2c <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    1d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	// DUMMY HANDLER, DOES NOT DO ANYTHING  !!!!!!!!!!!!!!
	
	uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    1d2e:	f500 659b 	add.w	r5, r0, #1240	; 0x4d8
    1d32:	4628      	mov	r0, r5
    1d34:	4b0a      	ldr	r3, [pc, #40]	; (1d60 <grid_port_process_outbound_ui+0x34>)
    1d36:	4798      	blx	r3
	
	if (!packet_size){
    1d38:	b900      	cbnz	r0, 1d3c <grid_port_process_outbound_ui+0x10>
		grid_buffer_read_acknowledge(&por->tx_buffer);
		
	}
	
	
}
    1d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d3c:	4606      	mov	r6, r0
		grid_buffer_read_init(&por->tx_buffer);
    1d3e:	4628      	mov	r0, r5
    1d40:	4b08      	ldr	r3, [pc, #32]	; (1d64 <grid_port_process_outbound_ui+0x38>)
    1d42:	4798      	blx	r3
    1d44:	2400      	movs	r4, #0
			uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    1d46:	4f08      	ldr	r7, [pc, #32]	; (1d68 <grid_port_process_outbound_ui+0x3c>)
    1d48:	4628      	mov	r0, r5
    1d4a:	47b8      	blx	r7
		for (uint8_t i = 0; i<packet_size; i++){
    1d4c:	3401      	adds	r4, #1
    1d4e:	b2e4      	uxtb	r4, r4
    1d50:	b2a3      	uxth	r3, r4
    1d52:	429e      	cmp	r6, r3
    1d54:	d8f8      	bhi.n	1d48 <grid_port_process_outbound_ui+0x1c>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    1d56:	4628      	mov	r0, r5
    1d58:	4b04      	ldr	r3, [pc, #16]	; (1d6c <grid_port_process_outbound_ui+0x40>)
    1d5a:	4798      	blx	r3
}
    1d5c:	e7ed      	b.n	1d3a <grid_port_process_outbound_ui+0xe>
    1d5e:	bf00      	nop
    1d60:	000013d1 	.word	0x000013d1
    1d64:	00001443 	.word	0x00001443
    1d68:	000014cd 	.word	0x000014cd
    1d6c:	000014f5 	.word	0x000014f5

00001d70 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    1d70:	8983      	ldrh	r3, [r0, #12]
    1d72:	b103      	cbz	r3, 1d76 <grid_port_process_outbound_usart+0x6>
    1d74:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    1d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1d7a:	4605      	mov	r5, r0
		
		uint32_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    1d7c:	f500 669b 	add.w	r6, r0, #1240	; 0x4d8
    1d80:	4630      	mov	r0, r6
    1d82:	4b11      	ldr	r3, [pc, #68]	; (1dc8 <grid_port_process_outbound_usart+0x58>)
    1d84:	4798      	blx	r3
    1d86:	4604      	mov	r4, r0
    1d88:	4607      	mov	r7, r0
		
		if (!packet_size){
    1d8a:	b910      	cbnz	r0, 1d92 <grid_port_process_outbound_usart+0x22>
			
			// NO PACKET IN RX BUFFER
			return 0;
    1d8c:	2000      	movs	r0, #0
    1d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}else{
			
			// Let's transfer the packet to local memory
			grid_buffer_read_init(&por->tx_buffer);
    1d92:	4630      	mov	r0, r6
    1d94:	4b0d      	ldr	r3, [pc, #52]	; (1dcc <grid_port_process_outbound_usart+0x5c>)
    1d96:	4798      	blx	r3
			
			por->tx_double_buffer_status = packet_size;
    1d98:	81ac      	strh	r4, [r5, #12]
    1d9a:	2400      	movs	r4, #0
			
			for (uint8_t i = 0; i<packet_size; i++){
				
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    1d9c:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1dd8 <grid_port_process_outbound_usart+0x68>
    1da0:	4630      	mov	r0, r6
    1da2:	47c0      	blx	r8
				por->tx_double_buffer[i] = character;
    1da4:	192b      	adds	r3, r5, r4
    1da6:	f883 0028 	strb.w	r0, [r3, #40]	; 0x28
			for (uint8_t i = 0; i<packet_size; i++){
    1daa:	3401      	adds	r4, #1
    1dac:	b2e4      	uxtb	r4, r4
    1dae:	42a7      	cmp	r7, r4
    1db0:	d8f6      	bhi.n	1da0 <grid_port_process_outbound_usart+0x30>
				
			}
		
			// Let's acknowledge the transaction
			grid_buffer_read_acknowledge(&por->tx_buffer);
    1db2:	4630      	mov	r0, r6
    1db4:	4b06      	ldr	r3, [pc, #24]	; (1dd0 <grid_port_process_outbound_usart+0x60>)
    1db6:	4798      	blx	r3
			
			// Let's send the packet through USART
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    1db8:	89aa      	ldrh	r2, [r5, #12]
    1dba:	f105 0128 	add.w	r1, r5, #40	; 0x28
    1dbe:	6868      	ldr	r0, [r5, #4]
    1dc0:	4b04      	ldr	r3, [pc, #16]	; (1dd4 <grid_port_process_outbound_usart+0x64>)
    1dc2:	4798      	blx	r3
			
		}
		
	}
	
}
    1dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1dc8:	000013d1 	.word	0x000013d1
    1dcc:	00001443 	.word	0x00001443
    1dd0:	000014f5 	.word	0x000014f5
    1dd4:	00004789 	.word	0x00004789
    1dd8:	000014cd 	.word	0x000014cd

00001ddc <grid_led_hardware_transfer_complete_cb>:


static void grid_led_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    1ddc:	2201      	movs	r2, #1
    1dde:	4b01      	ldr	r3, [pc, #4]	; (1de4 <grid_led_hardware_transfer_complete_cb+0x8>)
    1de0:	701a      	strb	r2, [r3, #0]
    1de2:	4770      	bx	lr
    1de4:	20001294 	.word	0x20001294

00001de8 <grid_led_set_color>:
uint8_t grid_led_set_color(struct grid_led_model* mod, uint32_t led_index, uint8_t led_r, uint8_t led_g, uint8_t led_b){
    1de8:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    1dea:	7844      	ldrb	r4, [r0, #1]
    1dec:	428c      	cmp	r4, r1
    1dee:	d802      	bhi.n	1df6 <grid_led_set_color+0xe>
		return -1;		
    1df0:	20ff      	movs	r0, #255	; 0xff
}
    1df2:	bc30      	pop	{r4, r5}
    1df4:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    1df6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    1dfa:	0089      	lsls	r1, r1, #2
    1dfc:	4c09      	ldr	r4, [pc, #36]	; (1e24 <grid_led_set_color+0x3c>)
    1dfe:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    1e02:	68c3      	ldr	r3, [r0, #12]
    1e04:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    1e06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    1e0a:	68c3      	ldr	r3, [r0, #12]
    1e0c:	440b      	add	r3, r1
    1e0e:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    1e10:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1e14:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    1e18:	68c3      	ldr	r3, [r0, #12]
    1e1a:	4419      	add	r1, r3
    1e1c:	608a      	str	r2, [r1, #8]
		return 0;
    1e1e:	2000      	movs	r0, #0
    1e20:	e7e7      	b.n	1df2 <grid_led_set_color+0xa>
    1e22:	bf00      	nop
    1e24:	20001da8 	.word	0x20001da8

00001e28 <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    1e28:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    1e2a:	4c06      	ldr	r4, [pc, #24]	; (1e44 <grid_led_hardware_init+0x1c>)
    1e2c:	f100 0114 	add.w	r1, r0, #20
    1e30:	4620      	mov	r0, r4
    1e32:	4b05      	ldr	r3, [pc, #20]	; (1e48 <grid_led_hardware_init+0x20>)
    1e34:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_hardware_transfer_complete_cb);
    1e36:	4a05      	ldr	r2, [pc, #20]	; (1e4c <grid_led_hardware_init+0x24>)
    1e38:	2100      	movs	r1, #0
    1e3a:	4620      	mov	r0, r4
    1e3c:	4b04      	ldr	r3, [pc, #16]	; (1e50 <grid_led_hardware_init+0x28>)
    1e3e:	4798      	blx	r3
    1e40:	bd10      	pop	{r4, pc}
    1e42:	bf00      	nop
    1e44:	20001114 	.word	0x20001114
    1e48:	00004ce1 	.word	0x00004ce1
    1e4c:	00001ddd 	.word	0x00001ddd
    1e50:	00004cb1 	.word	0x00004cb1

00001e54 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    1e54:	7840      	ldrb	r0, [r0, #1]
    1e56:	4770      	bx	lr

00001e58 <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    1e58:	7843      	ldrb	r3, [r0, #1]
    1e5a:	b1f3      	cbz	r3, 1e9a <grid_led_tick+0x42>
void grid_led_tick(struct grid_led_model* mod){
    1e5c:	b410      	push	{r4}
	for (uint8_t j=0; j<mod->led_number; j++){
    1e5e:	2300      	movs	r3, #0
					
		for(uint8_t i=0; i<2; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    1e60:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    1e64:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    1e68:	6902      	ldr	r2, [r0, #16]
    1e6a:	440a      	add	r2, r1
    1e6c:	7ad1      	ldrb	r1, [r2, #11]
    1e6e:	7b14      	ldrb	r4, [r2, #12]
    1e70:	4421      	add	r1, r4
    1e72:	72d1      	strb	r1, [r2, #11]
    1e74:	7842      	ldrb	r2, [r0, #1]
    1e76:	441a      	add	r2, r3
    1e78:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1e7c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1e80:	6901      	ldr	r1, [r0, #16]
    1e82:	440a      	add	r2, r1
    1e84:	7ad1      	ldrb	r1, [r2, #11]
    1e86:	7b14      	ldrb	r4, [r2, #12]
    1e88:	4421      	add	r1, r4
    1e8a:	72d1      	strb	r1, [r2, #11]
	for (uint8_t j=0; j<mod->led_number; j++){
    1e8c:	3301      	adds	r3, #1
    1e8e:	b2db      	uxtb	r3, r3
    1e90:	7842      	ldrb	r2, [r0, #1]
    1e92:	429a      	cmp	r2, r3
    1e94:	d8e4      	bhi.n	1e60 <grid_led_tick+0x8>
		}	
	}
	/** END */
	
}
    1e96:	f85d 4b04 	ldr.w	r4, [sp], #4
    1e9a:	4770      	bx	lr

00001e9c <grid_led_set_min>:


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1e9c:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    1e9e:	7844      	ldrb	r4, [r0, #1]
    1ea0:	fb02 1404 	mla	r4, r2, r4, r1
    1ea4:	6905      	ldr	r5, [r0, #16]
    1ea6:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1eaa:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1eae:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    1eb0:	7843      	ldrb	r3, [r0, #1]
    1eb2:	fb02 1303 	mla	r3, r2, r3, r1
    1eb6:	6904      	ldr	r4, [r0, #16]
    1eb8:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1ebc:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1ec0:	4423      	add	r3, r4
    1ec2:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1ec6:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    1ec8:	7843      	ldrb	r3, [r0, #1]
    1eca:	fb02 1203 	mla	r2, r2, r3, r1
    1ece:	6903      	ldr	r3, [r0, #16]
    1ed0:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1ed4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1ed8:	441a      	add	r2, r3
    1eda:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1ede:	7093      	strb	r3, [r2, #2]
}
    1ee0:	bc70      	pop	{r4, r5, r6}
    1ee2:	4770      	bx	lr

00001ee4 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1ee4:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    1ee6:	7844      	ldrb	r4, [r0, #1]
    1ee8:	fb02 1404 	mla	r4, r2, r4, r1
    1eec:	6905      	ldr	r5, [r0, #16]
    1eee:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1ef2:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1ef6:	442c      	add	r4, r5
    1ef8:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    1efa:	7843      	ldrb	r3, [r0, #1]
    1efc:	fb02 1303 	mla	r3, r2, r3, r1
    1f00:	6904      	ldr	r4, [r0, #16]
    1f02:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1f06:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1f0a:	4423      	add	r3, r4
    1f0c:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1f10:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    1f12:	7843      	ldrb	r3, [r0, #1]
    1f14:	fb02 1203 	mla	r2, r2, r3, r1
    1f18:	6903      	ldr	r3, [r0, #16]
    1f1a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1f1e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1f22:	441a      	add	r2, r3
    1f24:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1f28:	7153      	strb	r3, [r2, #5]
}
    1f2a:	bc70      	pop	{r4, r5, r6}
    1f2c:	4770      	bx	lr

00001f2e <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1f2e:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    1f30:	7844      	ldrb	r4, [r0, #1]
    1f32:	fb02 1404 	mla	r4, r2, r4, r1
    1f36:	6905      	ldr	r5, [r0, #16]
    1f38:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1f3c:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1f40:	442c      	add	r4, r5
    1f42:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    1f44:	7843      	ldrb	r3, [r0, #1]
    1f46:	fb02 1303 	mla	r3, r2, r3, r1
    1f4a:	6904      	ldr	r4, [r0, #16]
    1f4c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1f50:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1f54:	4423      	add	r3, r4
    1f56:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1f5a:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    1f5c:	7843      	ldrb	r3, [r0, #1]
    1f5e:	fb02 1203 	mla	r2, r2, r3, r1
    1f62:	6903      	ldr	r3, [r0, #16]
    1f64:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1f68:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1f6c:	441a      	add	r2, r3
    1f6e:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1f72:	7213      	strb	r3, [r2, #8]
}
    1f74:	bc70      	pop	{r4, r5, r6}
    1f76:	4770      	bx	lr

00001f78 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    1f78:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    1f7a:	7844      	ldrb	r4, [r0, #1]
    1f7c:	fb02 1204 	mla	r2, r2, r4, r1
    1f80:	6901      	ldr	r1, [r0, #16]
    1f82:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    1f86:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    1f8a:	440a      	add	r2, r1
    1f8c:	72d3      	strb	r3, [r2, #11]
}
    1f8e:	f85d 4b04 	ldr.w	r4, [sp], #4
    1f92:	4770      	bx	lr

00001f94 <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    1f94:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    1f96:	7844      	ldrb	r4, [r0, #1]
    1f98:	fb02 1204 	mla	r2, r2, r4, r1
    1f9c:	6901      	ldr	r1, [r0, #16]
    1f9e:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    1fa2:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    1fa6:	440a      	add	r2, r1
    1fa8:	7313      	strb	r3, [r2, #12]
}
    1faa:	f85d 4b04 	ldr.w	r4, [sp], #4
    1fae:	4770      	bx	lr

00001fb0 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    1fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1fb4:	b083      	sub	sp, #12
    1fb6:	4604      	mov	r4, r0
	mod->led_number = length;
    1fb8:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    1fba:	b2cd      	uxtb	r5, r1
    1fbc:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    1fc0:	0080      	lsls	r0, r0, #2
    1fc2:	3090      	adds	r0, #144	; 0x90
    1fc4:	6060      	str	r0, [r4, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    1fc6:	4f3e      	ldr	r7, [pc, #248]	; (20c0 <grid_led_buffer_init+0x110>)
    1fc8:	47b8      	blx	r7
    1fca:	4606      	mov	r6, r0
    1fcc:	60a0      	str	r0, [r4, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    1fce:	f100 0390 	add.w	r3, r0, #144	; 0x90
    1fd2:	60e3      	str	r3, [r4, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * led_smart_buffer_layer_number * sizeof(struct LED_layer));
    1fd4:	201a      	movs	r0, #26
    1fd6:	fb00 f005 	mul.w	r0, r0, r5
    1fda:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    1fdc:	2e00      	cmp	r6, #0
    1fde:	d06e      	beq.n	20be <grid_led_buffer_init+0x10e>
    1fe0:	2800      	cmp	r0, #0
    1fe2:	d06c      	beq.n	20be <grid_led_buffer_init+0x10e>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * led_smart_buffer_layer_number * sizeof(struct LED_layer));
    1fe4:	6120      	str	r0, [r4, #16]
    1fe6:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    1fe8:	4619      	mov	r1, r3
    1fea:	68a2      	ldr	r2, [r4, #8]
    1fec:	54d1      	strb	r1, [r2, r3]
    1fee:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    1ff0:	2b90      	cmp	r3, #144	; 0x90
    1ff2:	d1fa      	bne.n	1fea <grid_led_buffer_init+0x3a>
	for (uint32_t i = 0; i<mod->led_number; i++){
    1ff4:	7863      	ldrb	r3, [r4, #1]
    1ff6:	2b00      	cmp	r3, #0
    1ff8:	d05e      	beq.n	20b8 <grid_led_buffer_init+0x108>
    1ffa:	2500      	movs	r5, #0
		grid_led_set_color(mod,i,0,0,0);
    1ffc:	462e      	mov	r6, r5
    1ffe:	4f31      	ldr	r7, [pc, #196]	; (20c4 <grid_led_buffer_init+0x114>)
    2000:	9600      	str	r6, [sp, #0]
    2002:	4633      	mov	r3, r6
    2004:	4632      	mov	r2, r6
    2006:	4629      	mov	r1, r5
    2008:	4620      	mov	r0, r4
    200a:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    200c:	3501      	adds	r5, #1
    200e:	7863      	ldrb	r3, [r4, #1]
    2010:	42ab      	cmp	r3, r5
    2012:	d8f5      	bhi.n	2000 <grid_led_buffer_init+0x50>
	for(uint8_t i = 0; i<mod->led_number; i++){
    2014:	2b00      	cmp	r3, #0
    2016:	d04f      	beq.n	20b8 <grid_led_buffer_init+0x108>
    2018:	2600      	movs	r6, #0
		grid_led_set_min(mod,i, 0, 0x00, 0x00, 0x00);
    201a:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 20cc <grid_led_buffer_init+0x11c>
		grid_led_set_mid(mod,i, 0, 0x00, 0x7F, 0x00);
    201e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 20d0 <grid_led_buffer_init+0x120>
		grid_led_set_min(mod,i, 0, 0x00, 0x00, 0x00);
    2022:	2500      	movs	r5, #0
    2024:	9501      	str	r5, [sp, #4]
    2026:	9500      	str	r5, [sp, #0]
    2028:	462b      	mov	r3, r5
    202a:	462a      	mov	r2, r5
    202c:	4631      	mov	r1, r6
    202e:	4620      	mov	r0, r4
    2030:	47d8      	blx	fp
		grid_led_set_mid(mod,i, 0, 0x00, 0x7F, 0x00);
    2032:	9501      	str	r5, [sp, #4]
    2034:	237f      	movs	r3, #127	; 0x7f
    2036:	9300      	str	r3, [sp, #0]
    2038:	462b      	mov	r3, r5
    203a:	462a      	mov	r2, r5
    203c:	4631      	mov	r1, r6
    203e:	4620      	mov	r0, r4
    2040:	47d0      	blx	sl
		grid_led_set_max(mod,i, 0, 0x00, 0xFF, 0x00);
    2042:	9501      	str	r5, [sp, #4]
    2044:	23ff      	movs	r3, #255	; 0xff
    2046:	9300      	str	r3, [sp, #0]
    2048:	462b      	mov	r3, r5
    204a:	462a      	mov	r2, r5
    204c:	4631      	mov	r1, r6
    204e:	4620      	mov	r0, r4
    2050:	f8df 9080 	ldr.w	r9, [pc, #128]	; 20d4 <grid_led_buffer_init+0x124>
    2054:	47c8      	blx	r9
		grid_led_set_frequency(mod,i, 0, 0);
    2056:	462b      	mov	r3, r5
    2058:	462a      	mov	r2, r5
    205a:	4631      	mov	r1, r6
    205c:	4620      	mov	r0, r4
    205e:	f8df 8078 	ldr.w	r8, [pc, #120]	; 20d8 <grid_led_buffer_init+0x128>
    2062:	47c0      	blx	r8
		grid_led_set_phase(mod,i, 0, 0);
    2064:	462b      	mov	r3, r5
    2066:	462a      	mov	r2, r5
    2068:	4631      	mov	r1, r6
    206a:	4620      	mov	r0, r4
    206c:	4f16      	ldr	r7, [pc, #88]	; (20c8 <grid_led_buffer_init+0x118>)
    206e:	47b8      	blx	r7
		grid_led_set_min(mod,i, 1, 0x00, 0x00, 0x00);
    2070:	9501      	str	r5, [sp, #4]
    2072:	9500      	str	r5, [sp, #0]
    2074:	462b      	mov	r3, r5
    2076:	2201      	movs	r2, #1
    2078:	4631      	mov	r1, r6
    207a:	4620      	mov	r0, r4
    207c:	47d8      	blx	fp
		grid_led_set_mid(mod,i, 1, 0x00, 0x00, 0x00);
    207e:	9501      	str	r5, [sp, #4]
    2080:	9500      	str	r5, [sp, #0]
    2082:	462b      	mov	r3, r5
    2084:	2201      	movs	r2, #1
    2086:	4631      	mov	r1, r6
    2088:	4620      	mov	r0, r4
    208a:	47d0      	blx	sl
		grid_led_set_max(mod,i, 1, 0x00, 0x00, 0x00);
    208c:	9501      	str	r5, [sp, #4]
    208e:	9500      	str	r5, [sp, #0]
    2090:	462b      	mov	r3, r5
    2092:	2201      	movs	r2, #1
    2094:	4631      	mov	r1, r6
    2096:	4620      	mov	r0, r4
    2098:	47c8      	blx	r9
		grid_led_set_frequency(mod,i, 1, 0);
    209a:	462b      	mov	r3, r5
    209c:	2201      	movs	r2, #1
    209e:	4631      	mov	r1, r6
    20a0:	4620      	mov	r0, r4
    20a2:	47c0      	blx	r8
		grid_led_set_phase(mod, i, 1, 0);
    20a4:	462b      	mov	r3, r5
    20a6:	2201      	movs	r2, #1
    20a8:	4631      	mov	r1, r6
    20aa:	4620      	mov	r0, r4
    20ac:	47b8      	blx	r7
	for(uint8_t i = 0; i<mod->led_number; i++){
    20ae:	3601      	adds	r6, #1
    20b0:	b2f6      	uxtb	r6, r6
    20b2:	7863      	ldrb	r3, [r4, #1]
    20b4:	42b3      	cmp	r3, r6
    20b6:	d8b4      	bhi.n	2022 <grid_led_buffer_init+0x72>
}
    20b8:	b003      	add	sp, #12
    20ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    20be:	e7fe      	b.n	20be <grid_led_buffer_init+0x10e>
    20c0:	0000b9d5 	.word	0x0000b9d5
    20c4:	00001de9 	.word	0x00001de9
    20c8:	00001f79 	.word	0x00001f79
    20cc:	00001e9d 	.word	0x00001e9d
    20d0:	00001ee5 	.word	0x00001ee5
    20d4:	00001f2f 	.word	0x00001f2f
    20d8:	00001f95 	.word	0x00001f95

000020dc <grid_led_render>:


void grid_led_render(struct grid_led_model* mod, uint32_t num){
    20dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    20e0:	b083      	sub	sp, #12
    20e2:	f890 c001 	ldrb.w	ip, [r0, #1]
    20e6:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    20ea:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    20ee:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    20f2:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    20f6:	6904      	ldr	r4, [r0, #16]
    20f8:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<2; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    20fa:	2702      	movs	r7, #2
	uint32_t mix_b = 0;
    20fc:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    2100:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    2102:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    2104:	f8df 8084 	ldr.w	r8, [pc, #132]	; 218c <grid_led_render+0xb0>
    2108:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    210a:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    210e:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    2110:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    2114:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    2118:	f894 a000 	ldrb.w	sl, [r4]
    211c:	f894 b003 	ldrb.w	fp, [r4, #3]
    2120:	fb05 fb0b 	mul.w	fp, r5, fp
    2124:	fb09 bb0a 	mla	fp, r9, sl, fp
    2128:	f894 a006 	ldrb.w	sl, [r4, #6]
    212c:	fb06 ba0a 	mla	sl, r6, sl, fp
    2130:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    2132:	f894 a001 	ldrb.w	sl, [r4, #1]
    2136:	f894 b004 	ldrb.w	fp, [r4, #4]
    213a:	fb05 fb0b 	mul.w	fp, r5, fp
    213e:	fb09 bb0a 	mla	fp, r9, sl, fp
    2142:	f894 a007 	ldrb.w	sl, [r4, #7]
    2146:	fb06 ba0a 	mla	sl, r6, sl, fp
    214a:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    214c:	f894 a002 	ldrb.w	sl, [r4, #2]
    2150:	f894 b005 	ldrb.w	fp, [r4, #5]
    2154:	fb05 f50b 	mul.w	r5, r5, fp
    2158:	fb09 590a 	mla	r9, r9, sl, r5
    215c:	7a25      	ldrb	r5, [r4, #8]
    215e:	fb06 9505 	mla	r5, r6, r5, r9
    2162:	44ae      	add	lr, r5
    2164:	3f01      	subs	r7, #1
    2166:	4464      	add	r4, ip
	for (uint8_t i = 0; i<2; i++){
    2168:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    216c:	d1cc      	bne.n	2108 <grid_led_render+0x2c>

mix_r = (mix_r)/2/256;
mix_g = (mix_g)/2/256;
mix_b = (mix_b)/2/256;
				
	grid_led_set_color(mod, num, mix_r, mix_g, mix_b);
    216e:	f3ce 2447 	ubfx	r4, lr, #9, #8
    2172:	9400      	str	r4, [sp, #0]
    2174:	f3c3 2347 	ubfx	r3, r3, #9, #8
    2178:	f3c2 2247 	ubfx	r2, r2, #9, #8
    217c:	4c02      	ldr	r4, [pc, #8]	; (2188 <grid_led_render+0xac>)
    217e:	47a0      	blx	r4
	
}
    2180:	b003      	add	sp, #12
    2182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2186:	bf00      	nop
    2188:	00001de9 	.word	0x00001de9
    218c:	20000000 	.word	0x20000000

00002190 <grid_led_render_all>:


void grid_led_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    2190:	7843      	ldrb	r3, [r0, #1]
    2192:	b15b      	cbz	r3, 21ac <grid_led_render_all+0x1c>
void grid_led_render_all(struct grid_led_model* mod){
    2194:	b570      	push	{r4, r5, r6, lr}
    2196:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    2198:	2400      	movs	r4, #0
		
		grid_led_render(mod, i);
    219a:	4e05      	ldr	r6, [pc, #20]	; (21b0 <grid_led_render_all+0x20>)
    219c:	4621      	mov	r1, r4
    219e:	4628      	mov	r0, r5
    21a0:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    21a2:	3401      	adds	r4, #1
    21a4:	786b      	ldrb	r3, [r5, #1]
    21a6:	42a3      	cmp	r3, r4
    21a8:	d8f8      	bhi.n	219c <grid_led_render_all+0xc>
    21aa:	bd70      	pop	{r4, r5, r6, pc}
    21ac:	4770      	bx	lr
    21ae:	bf00      	nop
    21b0:	000020dd 	.word	0x000020dd

000021b4 <grid_led_hardware_start_transfer_blocking>:
	}
	
}


void grid_led_hardware_start_transfer_blocking(struct grid_led_model* mod){
    21b4:	b510      	push	{r4, lr}
    21b6:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    21b8:	2200      	movs	r2, #0
    21ba:	4b08      	ldr	r3, [pc, #32]	; (21dc <grid_led_hardware_start_transfer_blocking+0x28>)
    21bc:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    21be:	4808      	ldr	r0, [pc, #32]	; (21e0 <grid_led_hardware_start_transfer_blocking+0x2c>)
    21c0:	4b08      	ldr	r3, [pc, #32]	; (21e4 <grid_led_hardware_start_transfer_blocking+0x30>)
    21c2:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    21c4:	88a2      	ldrh	r2, [r4, #4]
    21c6:	68a1      	ldr	r1, [r4, #8]
    21c8:	6960      	ldr	r0, [r4, #20]
    21ca:	4b07      	ldr	r3, [pc, #28]	; (21e8 <grid_led_hardware_start_transfer_blocking+0x34>)
    21cc:	4798      	blx	r3
	while(grid_led_hardware_transfer_done!=1){
    21ce:	4a03      	ldr	r2, [pc, #12]	; (21dc <grid_led_hardware_start_transfer_blocking+0x28>)
    21d0:	7813      	ldrb	r3, [r2, #0]
    21d2:	b2db      	uxtb	r3, r3
    21d4:	2b01      	cmp	r3, #1
    21d6:	d1fb      	bne.n	21d0 <grid_led_hardware_start_transfer_blocking+0x1c>
			
	}
	
}
    21d8:	bd10      	pop	{r4, pc}
    21da:	bf00      	nop
    21dc:	20001294 	.word	0x20001294
    21e0:	20001114 	.word	0x20001114
    21e4:	00004c89 	.word	0x00004c89
    21e8:	00004789 	.word	0x00004789

000021ec <grid_led_startup_animation>:
void grid_led_startup_animation(struct grid_led_model* mod){
    21ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    21f0:	b085      	sub	sp, #20
    21f2:	4606      	mov	r6, r0
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    21f4:	4b20      	ldr	r3, [pc, #128]	; (2278 <grid_led_startup_animation+0x8c>)
    21f6:	781b      	ldrb	r3, [r3, #0]
    21f8:	b2db      	uxtb	r3, r3
	if (grid_module_reset_cause == RESET_REASON_WDT){
    21fa:	2b20      	cmp	r3, #32
    21fc:	d00a      	beq.n	2214 <grid_led_startup_animation+0x28>
	uint8_t s		  = 1;
    21fe:	f04f 0b01 	mov.w	fp, #1
	uint8_t color_g   = 1;
    2202:	f8cd b00c 	str.w	fp, [sp, #12]
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    2206:	f04f 0aff 	mov.w	sl, #255	; 0xff
	for (uint8_t i = 0; i<255; i++){
    220a:	f04f 0900 	mov.w	r9, #0
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    220e:	f8df 8074 	ldr.w	r8, [pc, #116]	; 2284 <grid_led_startup_animation+0x98>
    2212:	e01e      	b.n	2252 <grid_led_startup_animation+0x66>
		s= 2;
    2214:	f04f 0b02 	mov.w	fp, #2
		color_g = 0;
    2218:	2300      	movs	r3, #0
    221a:	9303      	str	r3, [sp, #12]
    221c:	e7f3      	b.n	2206 <grid_led_startup_animation+0x1a>
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    221e:	9500      	str	r5, [sp, #0]
    2220:	462b      	mov	r3, r5
    2222:	463a      	mov	r2, r7
    2224:	4621      	mov	r1, r4
    2226:	4630      	mov	r0, r6
    2228:	47c0      	blx	r8
		for (uint8_t j=0; j<mod->led_number; j++){
    222a:	3401      	adds	r4, #1
    222c:	b2e4      	uxtb	r4, r4
    222e:	7873      	ldrb	r3, [r6, #1]
    2230:	42a3      	cmp	r3, r4
    2232:	d8f4      	bhi.n	221e <grid_led_startup_animation+0x32>
		grid_led_hardware_start_transfer_blocking(mod);
    2234:	4630      	mov	r0, r6
    2236:	4b11      	ldr	r3, [pc, #68]	; (227c <grid_led_startup_animation+0x90>)
    2238:	4798      	blx	r3
		delay_ms(1);
    223a:	2001      	movs	r0, #1
    223c:	4b10      	ldr	r3, [pc, #64]	; (2280 <grid_led_startup_animation+0x94>)
    223e:	4798      	blx	r3
	for (uint8_t i = 0; i<255; i++){
    2240:	f109 0901 	add.w	r9, r9, #1
    2244:	fa5f f989 	uxtb.w	r9, r9
    2248:	f10a 3aff 	add.w	sl, sl, #4294967295
    224c:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
    2250:	d00f      	beq.n	2272 <grid_led_startup_animation+0x86>
		for (uint8_t j=0; j<mod->led_number; j++){
    2252:	7873      	ldrb	r3, [r6, #1]
    2254:	2b00      	cmp	r3, #0
    2256:	d0ed      	beq.n	2234 <grid_led_startup_animation+0x48>
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    2258:	fb0b f709 	mul.w	r7, fp, r9
    225c:	f007 07ff 	and.w	r7, r7, #255	; 0xff
    2260:	9b03      	ldr	r3, [sp, #12]
    2262:	fb09 f503 	mul.w	r5, r9, r3
    2266:	fb0b f505 	mul.w	r5, fp, r5
    226a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    226e:	2400      	movs	r4, #0
    2270:	e7d5      	b.n	221e <grid_led_startup_animation+0x32>
}
    2272:	b005      	add	sp, #20
    2274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2278:	40000c00 	.word	0x40000c00
    227c:	000021b5 	.word	0x000021b5
    2280:	000045fd 	.word	0x000045fd
    2284:	00001de9 	.word	0x00001de9

00002288 <grid_led_init>:
uint8_t grid_led_init(struct grid_led_model* mod, uint8_t num){
    2288:	b570      	push	{r4, r5, r6, lr}
    228a:	4604      	mov	r4, r0
    228c:	4e2b      	ldr	r6, [pc, #172]	; (233c <grid_led_init+0xb4>)
    228e:	2200      	movs	r2, #0
    2290:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    2292:	f003 0001 	and.w	r0, r3, #1
    2296:	2800      	cmp	r0, #0
    2298:	bf14      	ite	ne
    229a:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    229e:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    22a2:	f3c3 0540 	ubfx	r5, r3, #1, #1
    22a6:	2d00      	cmp	r5, #0
    22a8:	bf14      	ite	ne
    22aa:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    22ae:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    22b2:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    22b4:	f3c3 0080 	ubfx	r0, r3, #2, #1
    22b8:	2800      	cmp	r0, #0
    22ba:	bf14      	ite	ne
    22bc:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    22c0:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    22c4:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    22c6:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    22ca:	2d00      	cmp	r5, #0
    22cc:	bf14      	ite	ne
    22ce:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    22d2:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    22d6:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    22d8:	f3c3 1500 	ubfx	r5, r3, #4, #1
    22dc:	2d00      	cmp	r5, #0
    22de:	bf14      	ite	ne
    22e0:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    22e4:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    22e8:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    22ea:	f3c3 1040 	ubfx	r0, r3, #5, #1
    22ee:	2800      	cmp	r0, #0
    22f0:	bf14      	ite	ne
    22f2:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    22f6:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    22fa:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    22fc:	f3c3 1080 	ubfx	r0, r3, #6, #1
    2300:	2800      	cmp	r0, #0
    2302:	bf14      	ite	ne
    2304:	200e      	movne	r0, #14
    2306:	2008      	moveq	r0, #8
    2308:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    230a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    230e:	2b00      	cmp	r3, #0
    2310:	bf14      	ite	ne
    2312:	23e0      	movne	r3, #224	; 0xe0
    2314:	2380      	moveq	r3, #128	; 0x80
    2316:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    2318:	f846 3f04 	str.w	r3, [r6, #4]!
    231c:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    231e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    2322:	d1b5      	bne.n	2290 <grid_led_init+0x8>
	grid_led_buffer_init(mod, num);		
    2324:	4620      	mov	r0, r4
    2326:	4b06      	ldr	r3, [pc, #24]	; (2340 <grid_led_init+0xb8>)
    2328:	4798      	blx	r3
	grid_led_hardware_init(mod);
    232a:	4620      	mov	r0, r4
    232c:	4b05      	ldr	r3, [pc, #20]	; (2344 <grid_led_init+0xbc>)
    232e:	4798      	blx	r3
	grid_led_startup_animation(mod);
    2330:	4620      	mov	r0, r4
    2332:	4b05      	ldr	r3, [pc, #20]	; (2348 <grid_led_init+0xc0>)
    2334:	4798      	blx	r3
}
    2336:	2000      	movs	r0, #0
    2338:	bd70      	pop	{r4, r5, r6, pc}
    233a:	bf00      	nop
    233c:	20001da4 	.word	0x20001da4
    2340:	00001fb1 	.word	0x00001fb1
    2344:	00001e29 	.word	0x00001e29
    2348:	000021ed 	.word	0x000021ed

0000234c <grid_led_hardware_start_transfer>:

void grid_led_hardware_start_transfer (struct grid_led_model* mod){
    234c:	b510      	push	{r4, lr}
    234e:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    2350:	2200      	movs	r2, #0
    2352:	4b05      	ldr	r3, [pc, #20]	; (2368 <grid_led_hardware_start_transfer+0x1c>)
    2354:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    2356:	4805      	ldr	r0, [pc, #20]	; (236c <grid_led_hardware_start_transfer+0x20>)
    2358:	4b05      	ldr	r3, [pc, #20]	; (2370 <grid_led_hardware_start_transfer+0x24>)
    235a:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    235c:	88a2      	ldrh	r2, [r4, #4]
    235e:	68a1      	ldr	r1, [r4, #8]
    2360:	6960      	ldr	r0, [r4, #20]
    2362:	4b04      	ldr	r3, [pc, #16]	; (2374 <grid_led_hardware_start_transfer+0x28>)
    2364:	4798      	blx	r3
    2366:	bd10      	pop	{r4, pc}
    2368:	20001294 	.word	0x20001294
    236c:	20001114 	.word	0x20001114
    2370:	00004c89 	.word	0x00004c89
    2374:	00004789 	.word	0x00004789

00002378 <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    2378:	b508      	push	{r3, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    237a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    237e:	4b13      	ldr	r3, [pc, #76]	; (23cc <grid_module_common_init+0x54>)
    2380:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	//enable pwr!
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_P16_RevB){					
    2384:	4b12      	ldr	r3, [pc, #72]	; (23d0 <grid_module_common_init+0x58>)
    2386:	4798      	blx	r3
    2388:	b178      	cbz	r0, 23aa <grid_module_common_init+0x32>
		grid_module_po16_revb_init(&grid_ui_state);	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_B16_RevB){	
    238a:	4b11      	ldr	r3, [pc, #68]	; (23d0 <grid_module_common_init+0x58>)
    238c:	4798      	blx	r3
    238e:	2880      	cmp	r0, #128	; 0x80
    2390:	d00f      	beq.n	23b2 <grid_module_common_init+0x3a>
		grid_module_bu16_revb_init(&grid_ui_state);
	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){						
    2392:	4b0f      	ldr	r3, [pc, #60]	; (23d0 <grid_module_common_init+0x58>)
    2394:	4798      	blx	r3
    2396:	2840      	cmp	r0, #64	; 0x40
    2398:	d00f      	beq.n	23ba <grid_module_common_init+0x42>
		grid_module_pbf4_reva_init(&grid_ui_state);			
	}
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){	
    239a:	4b0d      	ldr	r3, [pc, #52]	; (23d0 <grid_module_common_init+0x58>)
    239c:	4798      	blx	r3
    239e:	28c0      	cmp	r0, #192	; 0xc0
    23a0:	d00f      	beq.n	23c2 <grid_module_common_init+0x4a>
		//grid_module_bu16_revb_init(&grid_ui_state);
		
	}	


	grid_sys_init(&grid_sys_state);
    23a2:	480c      	ldr	r0, [pc, #48]	; (23d4 <grid_module_common_init+0x5c>)
    23a4:	4b0c      	ldr	r3, [pc, #48]	; (23d8 <grid_module_common_init+0x60>)
    23a6:	4798      	blx	r3
    23a8:	bd08      	pop	{r3, pc}
		grid_module_po16_revb_init(&grid_ui_state);	
    23aa:	480c      	ldr	r0, [pc, #48]	; (23dc <grid_module_common_init+0x64>)
    23ac:	4b0c      	ldr	r3, [pc, #48]	; (23e0 <grid_module_common_init+0x68>)
    23ae:	4798      	blx	r3
    23b0:	e7eb      	b.n	238a <grid_module_common_init+0x12>
		grid_module_bu16_revb_init(&grid_ui_state);
    23b2:	480a      	ldr	r0, [pc, #40]	; (23dc <grid_module_common_init+0x64>)
    23b4:	4b0b      	ldr	r3, [pc, #44]	; (23e4 <grid_module_common_init+0x6c>)
    23b6:	4798      	blx	r3
    23b8:	e7eb      	b.n	2392 <grid_module_common_init+0x1a>
		grid_module_pbf4_reva_init(&grid_ui_state);			
    23ba:	4808      	ldr	r0, [pc, #32]	; (23dc <grid_module_common_init+0x64>)
    23bc:	4b0a      	ldr	r3, [pc, #40]	; (23e8 <grid_module_common_init+0x70>)
    23be:	4798      	blx	r3
    23c0:	e7eb      	b.n	239a <grid_module_common_init+0x22>
		grid_module_en16_reva_init(&grid_ui_state);
    23c2:	4806      	ldr	r0, [pc, #24]	; (23dc <grid_module_common_init+0x64>)
    23c4:	4b09      	ldr	r3, [pc, #36]	; (23ec <grid_module_common_init+0x74>)
    23c6:	4798      	blx	r3
    23c8:	e7eb      	b.n	23a2 <grid_module_common_init+0x2a>
    23ca:	bf00      	nop
    23cc:	41008000 	.word	0x41008000
    23d0:	0000385d 	.word	0x0000385d
    23d4:	20001d08 	.word	0x20001d08
    23d8:	000036e5 	.word	0x000036e5
    23dc:	20001cf8 	.word	0x20001cf8
    23e0:	0000336d 	.word	0x0000336d
    23e4:	0000263d 	.word	0x0000263d
    23e8:	00003025 	.word	0x00003025
    23ec:	00002b61 	.word	0x00002b61

000023f0 <grid_module_bu16_revb_hardware_start_transfer>:
//volatile uint8_t grid_module_bu16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};
	
volatile uint8_t grid_module_bu16_revb_mux_lookup[16] =       {12, 13, 8, 9, 4, 5, 0, 1, 14, 15, 10, 11, 6, 7, 2, 3};


void grid_module_bu16_revb_hardware_start_transfer(void){
    23f0:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    23f2:	4803      	ldr	r0, [pc, #12]	; (2400 <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    23f4:	4c03      	ldr	r4, [pc, #12]	; (2404 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    23f6:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    23f8:	4803      	ldr	r0, [pc, #12]	; (2408 <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    23fa:	47a0      	blx	r4
    23fc:	bd10      	pop	{r4, pc}
    23fe:	bf00      	nop
    2400:	20001044 	.word	0x20001044
    2404:	00004555 	.word	0x00004555
    2408:	20001218 	.word	0x20001218

0000240c <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    240c:	4b70      	ldr	r3, [pc, #448]	; (25d0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    240e:	781b      	ldrb	r3, [r3, #0]
    2410:	2b00      	cmp	r3, #0
    2412:	f000 80d6 	beq.w	25c2 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1b6>
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    2416:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    241a:	b083      	sub	sp, #12
	struct grid_ui_model* mod = &grid_ui_state;
	

	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    241c:	2300      	movs	r3, #0
    241e:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    2422:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    2426:	4b6a      	ldr	r3, [pc, #424]	; (25d0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    2428:	785a      	ldrb	r2, [r3, #1]
    242a:	3208      	adds	r2, #8
    242c:	4969      	ldr	r1, [pc, #420]	; (25d4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c8>)
    242e:	5c8d      	ldrb	r5, [r1, r2]
    2430:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    2432:	785a      	ldrb	r2, [r3, #1]
    2434:	b2d2      	uxtb	r2, r2
    2436:	5c8c      	ldrb	r4, [r1, r2]
    2438:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    243a:	785a      	ldrb	r2, [r3, #1]
    243c:	3201      	adds	r2, #1
    243e:	b2d2      	uxtb	r2, r2
    2440:	705a      	strb	r2, [r3, #1]
	grid_module_bu16_revb_mux%=8;
    2442:	785a      	ldrb	r2, [r3, #1]
    2444:	f002 0207 	and.w	r2, r2, #7
    2448:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    244a:	785b      	ldrb	r3, [r3, #1]
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    244c:	f013 0f01 	tst.w	r3, #1
    2450:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2454:	4b60      	ldr	r3, [pc, #384]	; (25d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    2456:	bf14      	ite	ne
    2458:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    245c:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    2460:	4b5b      	ldr	r3, [pc, #364]	; (25d0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    2462:	785b      	ldrb	r3, [r3, #1]
    2464:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2468:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    246c:	4b5a      	ldr	r3, [pc, #360]	; (25d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    246e:	bf14      	ite	ne
    2470:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2474:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    2478:	4b55      	ldr	r3, [pc, #340]	; (25d0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    247a:	785b      	ldrb	r3, [r3, #1]
    247c:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2480:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2484:	4b54      	ldr	r3, [pc, #336]	; (25d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    2486:	bf14      	ite	ne
    2488:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    248c:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    2490:	2302      	movs	r3, #2
    2492:	f10d 0206 	add.w	r2, sp, #6
    2496:	2100      	movs	r1, #0
    2498:	4850      	ldr	r0, [pc, #320]	; (25dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d0>)
    249a:	4e51      	ldr	r6, [pc, #324]	; (25e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d4>)
    249c:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    249e:	2302      	movs	r3, #2
    24a0:	aa01      	add	r2, sp, #4
    24a2:	2100      	movs	r1, #0
    24a4:	484f      	ldr	r0, [pc, #316]	; (25e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d8>)
    24a6:	47b0      	blx	r6
	

	
	if (adcresult_0>10000){
    24a8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    24ac:	f242 7310 	movw	r3, #10000	; 0x2710
    24b0:	429a      	cmp	r2, r3
		adcresult_0 = 0;
    24b2:	bf8c      	ite	hi
    24b4:	2300      	movhi	r3, #0
	}
	else{
		adcresult_0 = 127;
    24b6:	237f      	movls	r3, #127	; 0x7f
    24b8:	f8ad 3006 	strh.w	r3, [sp, #6]
	}
	
	if (adcresult_1>10000){
    24bc:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    24c0:	f242 7310 	movw	r3, #10000	; 0x2710
    24c4:	429a      	cmp	r2, r3
		adcresult_1 = 0;
    24c6:	bf8c      	ite	hi
    24c8:	2300      	movhi	r3, #0
	}
	else{
		adcresult_1 = 127;
    24ca:	237f      	movls	r3, #127	; 0x7f
    24cc:	f8ad 3004 	strh.w	r3, [sp, #4]
	}
	
	//CRITICAL_SECTION_ENTER()

	if (adcresult_0 != mod->report_ui_array[adc_index_0].helper[0]){
    24d0:	012e      	lsls	r6, r5, #4
    24d2:	4b45      	ldr	r3, [pc, #276]	; (25e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    24d4:	689b      	ldr	r3, [r3, #8]
    24d6:	4433      	add	r3, r6
    24d8:	68da      	ldr	r2, [r3, #12]
    24da:	7812      	ldrb	r2, [r2, #0]
    24dc:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    24e0:	4291      	cmp	r1, r2
    24e2:	d02e      	beq.n	2542 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x136>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    24e4:	2a00      	cmp	r2, #0
    24e6:	bf0c      	ite	eq
    24e8:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    24ec:	f04f 0900 	movne.w	r9, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[5], 2, command);
    24f0:	6858      	ldr	r0, [r3, #4]
    24f2:	bf0c      	ite	eq
    24f4:	2290      	moveq	r2, #144	; 0x90
    24f6:	2280      	movne	r2, #128	; 0x80
    24f8:	2102      	movs	r1, #2
    24fa:	3005      	adds	r0, #5
    24fc:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 25f0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e4>
    2500:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    2502:	4f39      	ldr	r7, [pc, #228]	; (25e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    2504:	68bb      	ldr	r3, [r7, #8]
    2506:	4433      	add	r3, r6
    2508:	6858      	ldr	r0, [r3, #4]
    250a:	462a      	mov	r2, r5
    250c:	2102      	movs	r1, #2
    250e:	3007      	adds	r0, #7
    2510:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, velocity);
    2512:	68bb      	ldr	r3, [r7, #8]
    2514:	4433      	add	r3, r6
    2516:	6858      	ldr	r0, [r3, #4]
    2518:	464a      	mov	r2, r9
    251a:	2102      	movs	r1, #2
    251c:	3009      	adds	r0, #9
    251e:	47c0      	blx	r8
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    2520:	68bb      	ldr	r3, [r7, #8]
    2522:	4433      	add	r3, r6
    2524:	6858      	ldr	r0, [r3, #4]
    2526:	ea4f 0249 	mov.w	r2, r9, lsl #1
    252a:	2102      	movs	r1, #2
    252c:	3015      	adds	r0, #21
    252e:	47c0      	blx	r8
		mod->report_ui_array[adc_index_0].helper[0] = velocity;
    2530:	68bb      	ldr	r3, [r7, #8]
    2532:	441e      	add	r6, r3
    2534:	68f3      	ldr	r3, [r6, #12]
    2536:	f883 9000 	strb.w	r9, [r3]
		
		grid_report_ui_set_changed_flag(mod, adc_index_0);
    253a:	4629      	mov	r1, r5
    253c:	4638      	mov	r0, r7
    253e:	4b2b      	ldr	r3, [pc, #172]	; (25ec <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e0>)
    2540:	4798      	blx	r3
	//CRITICAL_SECTION_LEAVE()
	
	
	//CRITICAL_SECTION_ENTER()

	if (adcresult_1 != mod->report_ui_array[adc_index_1].helper[0]){
    2542:	0125      	lsls	r5, r4, #4
    2544:	4b28      	ldr	r3, [pc, #160]	; (25e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    2546:	689b      	ldr	r3, [r3, #8]
    2548:	442b      	add	r3, r5
    254a:	68da      	ldr	r2, [r3, #12]
    254c:	7812      	ldrb	r2, [r2, #0]
    254e:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2552:	4291      	cmp	r1, r2
    2554:	d02d      	beq.n	25b2 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1a6>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    2556:	2a00      	cmp	r2, #0
    2558:	bf0c      	ite	eq
    255a:	f04f 087f 	moveq.w	r8, #127	; 0x7f
    255e:	f04f 0800 	movne.w	r8, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[5], 2, command);
    2562:	6858      	ldr	r0, [r3, #4]
    2564:	bf0c      	ite	eq
    2566:	2290      	moveq	r2, #144	; 0x90
    2568:	2280      	movne	r2, #128	; 0x80
    256a:	2102      	movs	r1, #2
    256c:	3005      	adds	r0, #5
    256e:	4f20      	ldr	r7, [pc, #128]	; (25f0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e4>)
    2570:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    2572:	4e1d      	ldr	r6, [pc, #116]	; (25e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    2574:	68b3      	ldr	r3, [r6, #8]
    2576:	442b      	add	r3, r5
    2578:	6858      	ldr	r0, [r3, #4]
    257a:	4622      	mov	r2, r4
    257c:	2102      	movs	r1, #2
    257e:	3007      	adds	r0, #7
    2580:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, velocity);
    2582:	68b3      	ldr	r3, [r6, #8]
    2584:	442b      	add	r3, r5
    2586:	6858      	ldr	r0, [r3, #4]
    2588:	4642      	mov	r2, r8
    258a:	2102      	movs	r1, #2
    258c:	3009      	adds	r0, #9
    258e:	47b8      	blx	r7
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    2590:	68b3      	ldr	r3, [r6, #8]
    2592:	442b      	add	r3, r5
    2594:	6858      	ldr	r0, [r3, #4]
    2596:	ea4f 0248 	mov.w	r2, r8, lsl #1
    259a:	2102      	movs	r1, #2
    259c:	3015      	adds	r0, #21
    259e:	47b8      	blx	r7
		
		mod->report_ui_array[adc_index_1].helper[0] = velocity;
    25a0:	68b3      	ldr	r3, [r6, #8]
    25a2:	441d      	add	r5, r3
    25a4:	68eb      	ldr	r3, [r5, #12]
    25a6:	f883 8000 	strb.w	r8, [r3]
		
		grid_report_ui_set_changed_flag(mod, adc_index_1);
    25aa:	4621      	mov	r1, r4
    25ac:	4630      	mov	r0, r6
    25ae:	4b0f      	ldr	r3, [pc, #60]	; (25ec <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e0>)
    25b0:	4798      	blx	r3
	}
	
	//CRITICAL_SECTION_LEAVE()
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    25b2:	2200      	movs	r2, #0
    25b4:	4b06      	ldr	r3, [pc, #24]	; (25d0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    25b6:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    25b8:	4b0e      	ldr	r3, [pc, #56]	; (25f4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e8>)
    25ba:	4798      	blx	r3
}
    25bc:	b003      	add	sp, #12
    25be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		grid_module_bu16_revb_hardware_transfer_complete++;
    25c2:	4a03      	ldr	r2, [pc, #12]	; (25d0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    25c4:	7813      	ldrb	r3, [r2, #0]
    25c6:	3301      	adds	r3, #1
    25c8:	b2db      	uxtb	r3, r3
    25ca:	7013      	strb	r3, [r2, #0]
    25cc:	4770      	bx	lr
    25ce:	bf00      	nop
    25d0:	20000644 	.word	0x20000644
    25d4:	20000300 	.word	0x20000300
    25d8:	41008000 	.word	0x41008000
    25dc:	20001044 	.word	0x20001044
    25e0:	00004475 	.word	0x00004475
    25e4:	20001218 	.word	0x20001218
    25e8:	20001cf8 	.word	0x20001cf8
    25ec:	00003e7b 	.word	0x00003e7b
    25f0:	00003825 	.word	0x00003825
    25f4:	000023f1 	.word	0x000023f1

000025f8 <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    25f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    25fa:	4f0b      	ldr	r7, [pc, #44]	; (2628 <grid_module_bu16_revb_hardware_init+0x30>)
    25fc:	4c0b      	ldr	r4, [pc, #44]	; (262c <grid_module_bu16_revb_hardware_init+0x34>)
    25fe:	463b      	mov	r3, r7
    2600:	2200      	movs	r2, #0
    2602:	4611      	mov	r1, r2
    2604:	4620      	mov	r0, r4
    2606:	4e0a      	ldr	r6, [pc, #40]	; (2630 <grid_module_bu16_revb_hardware_init+0x38>)
    2608:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    260a:	4d0a      	ldr	r5, [pc, #40]	; (2634 <grid_module_bu16_revb_hardware_init+0x3c>)
    260c:	463b      	mov	r3, r7
    260e:	2200      	movs	r2, #0
    2610:	4611      	mov	r1, r2
    2612:	4628      	mov	r0, r5
    2614:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    2616:	2100      	movs	r1, #0
    2618:	4620      	mov	r0, r4
    261a:	4c07      	ldr	r4, [pc, #28]	; (2638 <grid_module_bu16_revb_hardware_init+0x40>)
    261c:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    261e:	2100      	movs	r1, #0
    2620:	4628      	mov	r0, r5
    2622:	47a0      	blx	r4
    2624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2626:	bf00      	nop
    2628:	0000240d 	.word	0x0000240d
    262c:	20001044 	.word	0x20001044
    2630:	000043f5 	.word	0x000043f5
    2634:	20001218 	.word	0x20001218
    2638:	000043b5 	.word	0x000043b5

0000263c <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(struct grid_ui_model* mod){
    263c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2640:	b09b      	sub	sp, #108	; 0x6c
    2642:	4681      	mov	r9, r0

	grid_led_init(&grid_led_state, 16);
    2644:	2110      	movs	r1, #16
    2646:	4825      	ldr	r0, [pc, #148]	; (26dc <grid_module_bu16_revb_init+0xa0>)
    2648:	4b25      	ldr	r3, [pc, #148]	; (26e0 <grid_module_bu16_revb_init+0xa4>)
    264a:	4798      	blx	r3
	grid_ui_model_init(mod, 16);
    264c:	2110      	movs	r1, #16
    264e:	4648      	mov	r0, r9
    2650:	4b24      	ldr	r3, [pc, #144]	; (26e4 <grid_module_bu16_revb_init+0xa8>)
    2652:	4798      	blx	r3
    2654:	f10d 0837 	add.w	r8, sp, #55	; 0x37
    2658:	2500      	movs	r5, #0
		
	for(uint8_t i=0; i<16; i++){
		
		uint8_t payload_template[30];
			
		uint8_t grid_module_bu16_revb_mux_lookup_led[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    265a:	4f23      	ldr	r7, [pc, #140]	; (26e8 <grid_module_bu16_revb_init+0xac>)
		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    265c:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 2700 <grid_module_bu16_revb_init+0xc4>
    2660:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 2704 <grid_module_bu16_revb_init+0xc8>
		uint8_t grid_module_bu16_revb_mux_lookup_led[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    2664:	ac0e      	add	r4, sp, #56	; 0x38
    2666:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
    266a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    266e:	2303      	movs	r3, #3
    2670:	930b      	str	r3, [sp, #44]	; 0x2c
    2672:	2400      	movs	r4, #0
    2674:	940a      	str	r4, [sp, #40]	; 0x28
    2676:	f818 2f01 	ldrb.w	r2, [r8, #1]!
    267a:	9209      	str	r2, [sp, #36]	; 0x24
    267c:	2263      	movs	r2, #99	; 0x63
    267e:	9208      	str	r2, [sp, #32]
    2680:	9407      	str	r4, [sp, #28]
    2682:	9306      	str	r3, [sp, #24]
    2684:	2602      	movs	r6, #2
    2686:	9605      	str	r6, [sp, #20]
    2688:	9304      	str	r3, [sp, #16]
    268a:	9403      	str	r4, [sp, #12]
    268c:	9502      	str	r5, [sp, #8]
    268e:	2390      	movs	r3, #144	; 0x90
    2690:	9301      	str	r3, [sp, #4]
    2692:	9400      	str	r4, [sp, #0]
    2694:	4623      	mov	r3, r4
    2696:	4632      	mov	r2, r6
    2698:	4659      	mov	r1, fp
    269a:	a812      	add	r0, sp, #72	; 0x48
    269c:	47d0      	blx	sl

		);
			
		
		
		uint8_t payload_length = strlen(payload_template);
    269e:	a812      	add	r0, sp, #72	; 0x48
    26a0:	4b12      	ldr	r3, [pc, #72]	; (26ec <grid_module_bu16_revb_init+0xb0>)
    26a2:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    26a4:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    26a8:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
		
		uint8_t error = grid_report_ui_init(mod, i, GRID_REPORT_TYPE_BROADCAST, payload_template, payload_length, helper_template, helper_length);
    26ac:	9602      	str	r6, [sp, #8]
    26ae:	ab0d      	add	r3, sp, #52	; 0x34
    26b0:	9301      	str	r3, [sp, #4]
    26b2:	b2c0      	uxtb	r0, r0
    26b4:	9000      	str	r0, [sp, #0]
    26b6:	ab12      	add	r3, sp, #72	; 0x48
    26b8:	4632      	mov	r2, r6
    26ba:	b2e9      	uxtb	r1, r5
    26bc:	4648      	mov	r0, r9
    26be:	4c0c      	ldr	r4, [pc, #48]	; (26f0 <grid_module_bu16_revb_init+0xb4>)
    26c0:	47a0      	blx	r4
    26c2:	3501      	adds	r5, #1
	for(uint8_t i=0; i<16; i++){
    26c4:	2d10      	cmp	r5, #16
    26c6:	d1cd      	bne.n	2664 <grid_module_bu16_revb_init+0x28>
		

	}
	
	grid_report_sys_init(mod);
    26c8:	4648      	mov	r0, r9
    26ca:	4b0a      	ldr	r3, [pc, #40]	; (26f4 <grid_module_bu16_revb_init+0xb8>)
    26cc:	4798      	blx	r3
			
	grid_module_bu16_revb_hardware_init();
    26ce:	4b0a      	ldr	r3, [pc, #40]	; (26f8 <grid_module_bu16_revb_init+0xbc>)
    26d0:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    26d2:	4b0a      	ldr	r3, [pc, #40]	; (26fc <grid_module_bu16_revb_init+0xc0>)
    26d4:	4798      	blx	r3

};
    26d6:	b01b      	add	sp, #108	; 0x6c
    26d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    26dc:	20003614 	.word	0x20003614
    26e0:	00002289 	.word	0x00002289
    26e4:	00003bfd 	.word	0x00003bfd
    26e8:	0000cf4c 	.word	0x0000cf4c
    26ec:	0000be31 	.word	0x0000be31
    26f0:	00003cf5 	.word	0x00003cf5
    26f4:	00003d19 	.word	0x00003d19
    26f8:	000025f9 	.word	0x000025f9
    26fc:	000023f1 	.word	0x000023f1
    2700:	0000cf5c 	.word	0x0000cf5c
    2704:	0000bde9 	.word	0x0000bde9

00002708 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    2708:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    270a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    270e:	4b06      	ldr	r3, [pc, #24]	; (2728 <grid_module_en16_reva_hardware_start_transfer+0x20>)
    2710:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    2712:	4c06      	ldr	r4, [pc, #24]	; (272c <grid_module_en16_reva_hardware_start_transfer+0x24>)
    2714:	4620      	mov	r0, r4
    2716:	4b06      	ldr	r3, [pc, #24]	; (2730 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    2718:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    271a:	2308      	movs	r3, #8
    271c:	4a05      	ldr	r2, [pc, #20]	; (2734 <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    271e:	4906      	ldr	r1, [pc, #24]	; (2738 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    2720:	4620      	mov	r0, r4
    2722:	4c06      	ldr	r4, [pc, #24]	; (273c <grid_module_en16_reva_hardware_start_transfer+0x34>)
    2724:	47a0      	blx	r4
    2726:	bd10      	pop	{r4, pc}
    2728:	41008000 	.word	0x41008000
    272c:	20000f38 	.word	0x20000f38
    2730:	00004a5d 	.word	0x00004a5d
    2734:	200017d8 	.word	0x200017d8
    2738:	20000310 	.word	0x20000310
    273c:	00004afd 	.word	0x00004afd

00002740 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    2740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2744:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2746:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    274a:	4bad      	ldr	r3, [pc, #692]	; (2a00 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    274c:	615a      	str	r2, [r3, #20]
    274e:	2700      	movs	r7, #0
    2750:	e07b      	b.n	284a <grid_module_en16_reva_hardware_transfer_complete_cb+0x10a>
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
				
				int16_t xi = delta + delta * velocityfactor;
				
				if (delta<0){
					if (grid_ui_encoder_array[i].rotation_value + xi >= 0){
    2752:	49ac      	ldr	r1, [pc, #688]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2754:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    2758:	78c9      	ldrb	r1, [r1, #3]
    275a:	42d1      	cmn	r1, r2
    275c:	d405      	bmi.n	276a <grid_module_en16_reva_hardware_transfer_complete_cb+0x2a>
						grid_ui_encoder_array[i].rotation_value += xi;
    275e:	4aa9      	ldr	r2, [pc, #676]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2760:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    2764:	440b      	add	r3, r1
    2766:	70d3      	strb	r3, [r2, #3]
    2768:	e00a      	b.n	2780 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 0;
    276a:	4ba6      	ldr	r3, [pc, #664]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    276c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2770:	2200      	movs	r2, #0
    2772:	70da      	strb	r2, [r3, #3]
    2774:	e004      	b.n	2780 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
				else if (delta>0){
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
						grid_ui_encoder_array[i].rotation_value += xi;
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 127;
    2776:	4ba3      	ldr	r3, [pc, #652]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2778:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    277c:	227f      	movs	r2, #127	; 0x7f
    277e:	70da      	strb	r2, [r3, #3]
				
				uint8_t command = GRID_MSG_COMMAND_MIDI_CONTROLCHANGE;
				
				
				uint8_t value = 0;
				if (0 == grid_report_ui_get_changed_flag(mod, i+16)){
    2780:	f104 0810 	add.w	r8, r4, #16
    2784:	fa5f f888 	uxtb.w	r8, r8
    2788:	4641      	mov	r1, r8
    278a:	489f      	ldr	r0, [pc, #636]	; (2a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    278c:	4b9f      	ldr	r3, [pc, #636]	; (2a0c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
    278e:	4798      	blx	r3
    2790:	2800      	cmp	r0, #0
    2792:	f040 8107 	bne.w	29a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x264>
					value = 64; //CENTER
					mod->report_ui_array[i+16].helper[0] = 0;
    2796:	4b9c      	ldr	r3, [pc, #624]	; (2a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    2798:	689b      	ldr	r3, [r3, #8]
    279a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    279e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
    27a2:	2200      	movs	r2, #0
    27a4:	701a      	strb	r2, [r3, #0]
					value = 64; //CENTER
    27a6:	2340      	movs	r3, #64	; 0x40
				}
				else{
					value = mod->report_ui_array[i+16].helper[0];
				}
				
				value +=  delta*velocityfactor;
    27a8:	fb06 3505 	mla	r5, r6, r5, r3
    27ac:	b2ed      	uxtb	r5, r5
				
				uint8_t actuator = 2*grid_ui_encoder_array[i].rotation_value;
				
				if (value != mod->report_ui_array[i+16].helper[0]){
    27ae:	f104 0610 	add.w	r6, r4, #16
    27b2:	0136      	lsls	r6, r6, #4
    27b4:	4b94      	ldr	r3, [pc, #592]	; (2a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    27b6:	689b      	ldr	r3, [r3, #8]
    27b8:	4433      	add	r3, r6
    27ba:	68da      	ldr	r2, [r3, #12]
    27bc:	7812      	ldrb	r2, [r2, #0]
    27be:	42aa      	cmp	r2, r5
    27c0:	d03f      	beq.n	2842 <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
				uint8_t actuator = 2*grid_ui_encoder_array[i].rotation_value;
    27c2:	4a90      	ldr	r2, [pc, #576]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    27c4:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    27c8:	f892 a003 	ldrb.w	sl, [r2, #3]
    27cc:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
    27d0:	fa5f fa8a 	uxtb.w	sl, sl
					
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[5], 2, command);
    27d4:	6858      	ldr	r0, [r3, #4]
    27d6:	22b0      	movs	r2, #176	; 0xb0
    27d8:	2102      	movs	r1, #2
    27da:	3005      	adds	r0, #5
    27dc:	f8df b264 	ldr.w	fp, [pc, #612]	; 2a44 <grid_module_en16_reva_hardware_transfer_complete_cb+0x304>
    27e0:	47d8      	blx	fp
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[7], 2, i);
    27e2:	f8df 9224 	ldr.w	r9, [pc, #548]	; 2a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>
    27e6:	f8d9 3008 	ldr.w	r3, [r9, #8]
    27ea:	4433      	add	r3, r6
    27ec:	6858      	ldr	r0, [r3, #4]
    27ee:	4622      	mov	r2, r4
    27f0:	2102      	movs	r1, #2
    27f2:	3007      	adds	r0, #7
    27f4:	47d8      	blx	fp
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16].payload[9], 2, value);
    27f6:	f8d9 3008 	ldr.w	r3, [r9, #8]
    27fa:	4433      	add	r3, r6
    27fc:	6858      	ldr	r0, [r3, #4]
    27fe:	462a      	mov	r2, r5
    2800:	2102      	movs	r1, #2
    2802:	3009      	adds	r0, #9
    2804:	47d8      	blx	fp
					
					mod->report_ui_array[i+16].helper[0] = value;
    2806:	f8d9 3008 	ldr.w	r3, [r9, #8]
    280a:	4433      	add	r3, r6
    280c:	68db      	ldr	r3, [r3, #12]
    280e:	701d      	strb	r5, [r3, #0]
					grid_report_ui_set_changed_flag(mod, i+16);
    2810:	4641      	mov	r1, r8
    2812:	4648      	mov	r0, r9
    2814:	4d7e      	ldr	r5, [pc, #504]	; (2a10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
    2816:	47a8      	blx	r5
					
					
					
					grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, actuator); // LED
    2818:	f506 7680 	add.w	r6, r6, #256	; 0x100
    281c:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2820:	4433      	add	r3, r6
    2822:	6858      	ldr	r0, [r3, #4]
    2824:	4652      	mov	r2, sl
    2826:	2102      	movs	r1, #2
    2828:	3009      	adds	r0, #9
    282a:	47d8      	blx	fp
					mod->report_ui_array[i+16+16].helper[0] = actuator;
    282c:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2830:	441e      	add	r6, r3
    2832:	68f3      	ldr	r3, [r6, #12]
    2834:	f883 a000 	strb.w	sl, [r3]
					grid_report_ui_set_changed_flag(mod, i+16+16);
    2838:	f104 0120 	add.w	r1, r4, #32
    283c:	b2c9      	uxtb	r1, r1
    283e:	4648      	mov	r0, r9
    2840:	47a8      	blx	r5
    2842:	3701      	adds	r7, #1
	for (uint8_t j=0; j<16; j++){
    2844:	2f10      	cmp	r7, #16
    2846:	f000 811e 	beq.w	2a86 <grid_module_en16_reva_hardware_transfer_complete_cb+0x346>
    284a:	b2f9      	uxtb	r1, r7
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    284c:	084b      	lsrs	r3, r1, #1
    284e:	4a71      	ldr	r2, [pc, #452]	; (2a14 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d4>)
    2850:	5cd3      	ldrb	r3, [r2, r3]
    2852:	f001 0201 	and.w	r2, r1, #1
    2856:	0092      	lsls	r2, r2, #2
    2858:	4113      	asrs	r3, r2
    285a:	b2db      	uxtb	r3, r3
    285c:	f003 000f 	and.w	r0, r3, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    2860:	4a6d      	ldr	r2, [pc, #436]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d8>)
    2862:	5dd2      	ldrb	r2, [r2, r7]
    2864:	b2d2      	uxtb	r2, r2
		if (old_value != new_value){
    2866:	4290      	cmp	r0, r2
    2868:	d0eb      	beq.n	2842 <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    286a:	4a6c      	ldr	r2, [pc, #432]	; (2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2dc>)
    286c:	5cbc      	ldrb	r4, [r7, r2]
			UI_SPI_DEBUG = j;
    286e:	4a6c      	ldr	r2, [pc, #432]	; (2a20 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e0>)
    2870:	7011      	strb	r1, [r2, #0]
			uint8_t button_value = new_value>>2;
    2872:	0882      	lsrs	r2, r0, #2
			uint8_t phase_a = (new_value>>1)&1;
    2874:	f3c0 0840 	ubfx	r8, r0, #1, #1
			uint8_t phase_b = (new_value)&1;
    2878:	f003 0501 	and.w	r5, r3, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    287c:	4b61      	ldr	r3, [pc, #388]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    287e:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2882:	785b      	ldrb	r3, [r3, #1]
    2884:	4293      	cmp	r3, r2
    2886:	d035      	beq.n	28f4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b4>
				grid_ui_encoder_array[i].button_changed = 1;
    2888:	4b5e      	ldr	r3, [pc, #376]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    288a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    288e:	2101      	movs	r1, #1
    2890:	7099      	strb	r1, [r3, #2]
				grid_ui_encoder_array[i].button_value = new_value>>2;
    2892:	705a      	strb	r2, [r3, #1]
					velocity = 0;
    2894:	2a00      	cmp	r2, #0
    2896:	bf0c      	ite	eq
    2898:	f04f 0a7f 	moveq.w	sl, #127	; 0x7f
    289c:	f04f 0a00 	movne.w	sl, #0
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[5], 2, command);
    28a0:	ea4f 1604 	mov.w	r6, r4, lsl #4
    28a4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 2a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>
    28a8:	f8d9 3008 	ldr.w	r3, [r9, #8]
    28ac:	4433      	add	r3, r6
    28ae:	6858      	ldr	r0, [r3, #4]
    28b0:	bf0c      	ite	eq
    28b2:	2290      	moveq	r2, #144	; 0x90
    28b4:	2280      	movne	r2, #128	; 0x80
    28b6:	2102      	movs	r1, #2
    28b8:	3005      	adds	r0, #5
    28ba:	f8df b188 	ldr.w	fp, [pc, #392]	; 2a44 <grid_module_en16_reva_hardware_transfer_complete_cb+0x304>
    28be:	47d8      	blx	fp
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[7], 2, i);
    28c0:	f8d9 3008 	ldr.w	r3, [r9, #8]
    28c4:	4433      	add	r3, r6
    28c6:	6858      	ldr	r0, [r3, #4]
    28c8:	4622      	mov	r2, r4
    28ca:	2102      	movs	r1, #2
    28cc:	3007      	adds	r0, #7
    28ce:	47d8      	blx	fp
				grid_sys_write_hex_string_value(&mod->report_ui_array[i].payload[9], 2, velocity);
    28d0:	f8d9 3008 	ldr.w	r3, [r9, #8]
    28d4:	4433      	add	r3, r6
    28d6:	6858      	ldr	r0, [r3, #4]
    28d8:	4652      	mov	r2, sl
    28da:	2102      	movs	r1, #2
    28dc:	3009      	adds	r0, #9
    28de:	47d8      	blx	fp
				mod->report_ui_array[i].helper[0] = velocity;
    28e0:	f8d9 3008 	ldr.w	r3, [r9, #8]
    28e4:	441e      	add	r6, r3
    28e6:	68f3      	ldr	r3, [r6, #12]
    28e8:	f883 a000 	strb.w	sl, [r3]
				grid_report_ui_set_changed_flag(mod, i);
    28ec:	4621      	mov	r1, r4
    28ee:	4648      	mov	r0, r9
    28f0:	4b47      	ldr	r3, [pc, #284]	; (2a10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
    28f2:	4798      	blx	r3
			uint8_t a_prev = grid_ui_encoder_array[i].phase_a_previous;
    28f4:	4b43      	ldr	r3, [pc, #268]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    28f6:	eb03 1304 	add.w	r3, r3, r4, lsl #4
			if (a_now != a_prev){
    28fa:	7b5b      	ldrb	r3, [r3, #13]
    28fc:	4543      	cmp	r3, r8
    28fe:	f000 80ca 	beq.w	2a96 <grid_module_en16_reva_hardware_transfer_complete_cb+0x356>
					delta = +1;
    2902:	45a8      	cmp	r8, r5
    2904:	bf14      	ite	ne
    2906:	f04f 36ff 	movne.w	r6, #4294967295
    290a:	2601      	moveq	r6, #1
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    290c:	4b3d      	ldr	r3, [pc, #244]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    290e:	eb03 1204 	add.w	r2, r3, r4, lsl #4
    2912:	f882 800d 	strb.w	r8, [r2, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    2916:	7395      	strb	r5, [r2, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i+1].last_real_time);
    2918:	6991      	ldr	r1, [r2, #24]
    291a:	4842      	ldr	r0, [pc, #264]	; (2a24 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e4>)
    291c:	4b42      	ldr	r3, [pc, #264]	; (2a28 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e8>)
    291e:	4798      	blx	r3
    2920:	9001      	str	r0, [sp, #4]
				if (elapsed_time>400){
    2922:	9b01      	ldr	r3, [sp, #4]
    2924:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    2928:	bf84      	itt	hi
    292a:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    292e:	9301      	strhi	r3, [sp, #4]
				if (elapsed_time<20){
    2930:	9b01      	ldr	r3, [sp, #4]
    2932:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    2934:	bf9c      	itt	ls
    2936:	2314      	movls	r3, #20
    2938:	9301      	strls	r3, [sp, #4]
				uint8_t velocityfactor = (160000-elapsed_time*elapsed_time)/40000.0 + 1;
    293a:	9b01      	ldr	r3, [sp, #4]
    293c:	9801      	ldr	r0, [sp, #4]
    293e:	fb00 f003 	mul.w	r0, r0, r3
    2942:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    2946:	f500 7080 	add.w	r0, r0, #256	; 0x100
    294a:	4b38      	ldr	r3, [pc, #224]	; (2a2c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ec>)
    294c:	4798      	blx	r3
    294e:	a32a      	add	r3, pc, #168	; (adr r3, 29f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b8>)
    2950:	e9d3 2300 	ldrd	r2, r3, [r3]
    2954:	4d36      	ldr	r5, [pc, #216]	; (2a30 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f0>)
    2956:	47a8      	blx	r5
    2958:	2200      	movs	r2, #0
    295a:	4b36      	ldr	r3, [pc, #216]	; (2a34 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f4>)
    295c:	4d36      	ldr	r5, [pc, #216]	; (2a38 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f8>)
    295e:	47a8      	blx	r5
    2960:	4b36      	ldr	r3, [pc, #216]	; (2a3c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2fc>)
    2962:	4798      	blx	r3
    2964:	b2c5      	uxtb	r5, r0
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    2966:	482f      	ldr	r0, [pc, #188]	; (2a24 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e4>)
    2968:	4b35      	ldr	r3, [pc, #212]	; (2a40 <grid_module_en16_reva_hardware_transfer_complete_cb+0x300>)
    296a:	4798      	blx	r3
    296c:	4b25      	ldr	r3, [pc, #148]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    296e:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2972:	6098      	str	r0, [r3, #8]
				int16_t xi = delta + delta * velocityfactor;
    2974:	fb05 6306 	mla	r3, r5, r6, r6
    2978:	b29b      	uxth	r3, r3
    297a:	b21a      	sxth	r2, r3
				if (delta<0){
    297c:	2e00      	cmp	r6, #0
    297e:	f6ff aee8 	blt.w	2752 <grid_module_en16_reva_hardware_transfer_complete_cb+0x12>
				else if (delta>0){
    2982:	2e00      	cmp	r6, #0
    2984:	f77f aefc 	ble.w	2780 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
    2988:	491e      	ldr	r1, [pc, #120]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    298a:	eb01 1104 	add.w	r1, r1, r4, lsl #4
    298e:	78c9      	ldrb	r1, [r1, #3]
    2990:	440a      	add	r2, r1
    2992:	2a7f      	cmp	r2, #127	; 0x7f
    2994:	f73f aeef 	bgt.w	2776 <grid_module_en16_reva_hardware_transfer_complete_cb+0x36>
						grid_ui_encoder_array[i].rotation_value += xi;
    2998:	4a1a      	ldr	r2, [pc, #104]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    299a:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    299e:	440b      	add	r3, r1
    29a0:	70d3      	strb	r3, [r2, #3]
    29a2:	e6ed      	b.n	2780 <grid_module_en16_reva_hardware_transfer_complete_cb+0x40>
					value = mod->report_ui_array[i+16].helper[0];
    29a4:	4b18      	ldr	r3, [pc, #96]	; (2a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    29a6:	689b      	ldr	r3, [r3, #8]
    29a8:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    29ac:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
    29b0:	781b      	ldrb	r3, [r3, #0]
    29b2:	e6f9      	b.n	27a8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x68>
			else{ //DELTA==0

				if (grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time)>200){
					if (grid_ui_encoder_array[i].rotation_value > 64){

						grid_ui_encoder_array[i].rotation_value--;
    29b4:	3b01      	subs	r3, #1
    29b6:	b2db      	uxtb	r3, r3
    29b8:	4a12      	ldr	r2, [pc, #72]	; (2a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    29ba:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    29be:	70d3      	strb	r3, [r2, #3]
						uint8_t v = 2 * grid_ui_encoder_array[i].rotation_value;
    29c0:	005b      	lsls	r3, r3, #1
    29c2:	b2dd      	uxtb	r5, r3

						grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, v); // LED
    29c4:	f104 0820 	add.w	r8, r4, #32
    29c8:	ea4f 1908 	mov.w	r9, r8, lsl #4
    29cc:	4e0e      	ldr	r6, [pc, #56]	; (2a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    29ce:	68b3      	ldr	r3, [r6, #8]
    29d0:	444b      	add	r3, r9
    29d2:	6858      	ldr	r0, [r3, #4]
    29d4:	462a      	mov	r2, r5
    29d6:	2102      	movs	r1, #2
    29d8:	3009      	adds	r0, #9
    29da:	4b1a      	ldr	r3, [pc, #104]	; (2a44 <grid_module_en16_reva_hardware_transfer_complete_cb+0x304>)
    29dc:	4798      	blx	r3
						mod->report_ui_array[i+16+16].helper[0] = v;
    29de:	68b3      	ldr	r3, [r6, #8]
    29e0:	444b      	add	r3, r9
    29e2:	68db      	ldr	r3, [r3, #12]
    29e4:	701d      	strb	r5, [r3, #0]
						grid_report_ui_set_changed_flag(mod, i+16+16);
    29e6:	fa5f f188 	uxtb.w	r1, r8
    29ea:	4630      	mov	r0, r6
    29ec:	4b08      	ldr	r3, [pc, #32]	; (2a10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
    29ee:	4798      	blx	r3
    29f0:	e063      	b.n	2aba <grid_module_en16_reva_hardware_transfer_complete_cb+0x37a>
    29f2:	bf00      	nop
    29f4:	f3af 8000 	nop.w
    29f8:	00000000 	.word	0x00000000
    29fc:	40e38800 	.word	0x40e38800
    2a00:	41008000 	.word	0x41008000
    2a04:	20003844 	.word	0x20003844
    2a08:	20001cf8 	.word	0x20001cf8
    2a0c:	00003e6f 	.word	0x00003e6f
    2a10:	00003e7b 	.word	0x00003e7b
    2a14:	200017d8 	.word	0x200017d8
    2a18:	200017c0 	.word	0x200017c0
    2a1c:	20000320 	.word	0x20000320
    2a20:	200017a8 	.word	0x200017a8
    2a24:	20001d08 	.word	0x20001d08
    2a28:	00003729 	.word	0x00003729
    2a2c:	0000b43d 	.word	0x0000b43d
    2a30:	0000b77d 	.word	0x0000b77d
    2a34:	3ff00000 	.word	0x3ff00000
    2a38:	0000b1c5 	.word	0x0000b1c5
    2a3c:	0000b94d 	.word	0x0000b94d
    2a40:	00003725 	.word	0x00003725
    2a44:	00003825 	.word	0x00003825

					}
					if (grid_ui_encoder_array[i].rotation_value < 64){

						grid_ui_encoder_array[i].rotation_value++;
    2a48:	3301      	adds	r3, #1
    2a4a:	b2db      	uxtb	r3, r3
    2a4c:	4a22      	ldr	r2, [pc, #136]	; (2ad8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2a4e:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    2a52:	70d3      	strb	r3, [r2, #3]
						uint8_t v = 2 * grid_ui_encoder_array[i].rotation_value;
    2a54:	005b      	lsls	r3, r3, #1
    2a56:	b2dd      	uxtb	r5, r3

						grid_sys_write_hex_string_value(&mod->report_ui_array[i+16+16].payload[9], 2, v); // LED
    2a58:	f104 0820 	add.w	r8, r4, #32
    2a5c:	ea4f 1908 	mov.w	r9, r8, lsl #4
    2a60:	4e1e      	ldr	r6, [pc, #120]	; (2adc <grid_module_en16_reva_hardware_transfer_complete_cb+0x39c>)
    2a62:	68b3      	ldr	r3, [r6, #8]
    2a64:	444b      	add	r3, r9
    2a66:	6858      	ldr	r0, [r3, #4]
    2a68:	462a      	mov	r2, r5
    2a6a:	2102      	movs	r1, #2
    2a6c:	3009      	adds	r0, #9
    2a6e:	4b1c      	ldr	r3, [pc, #112]	; (2ae0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a0>)
    2a70:	4798      	blx	r3
						mod->report_ui_array[i+16+16].helper[0] = v;
    2a72:	68b3      	ldr	r3, [r6, #8]
    2a74:	444b      	add	r3, r9
    2a76:	68db      	ldr	r3, [r3, #12]
    2a78:	701d      	strb	r5, [r3, #0]
						grid_report_ui_set_changed_flag(mod, i+16+16);
    2a7a:	fa5f f188 	uxtb.w	r1, r8
    2a7e:	4630      	mov	r0, r6
    2a80:	4b18      	ldr	r3, [pc, #96]	; (2ae4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a4>)
    2a82:	4798      	blx	r3
    2a84:	e01f      	b.n	2ac6 <grid_module_en16_reva_hardware_transfer_complete_cb+0x386>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    2a86:	2200      	movs	r2, #0
    2a88:	4b17      	ldr	r3, [pc, #92]	; (2ae8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a8>)
    2a8a:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    2a8c:	4b17      	ldr	r3, [pc, #92]	; (2aec <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ac>)
    2a8e:	4798      	blx	r3
}
    2a90:	b003      	add	sp, #12
    2a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    2a96:	4b10      	ldr	r3, [pc, #64]	; (2ad8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2a98:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2a9c:	739d      	strb	r5, [r3, #14]
				if (grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time)>200){
    2a9e:	6899      	ldr	r1, [r3, #8]
    2aa0:	4813      	ldr	r0, [pc, #76]	; (2af0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    2aa2:	4b14      	ldr	r3, [pc, #80]	; (2af4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    2aa4:	4798      	blx	r3
    2aa6:	28c8      	cmp	r0, #200	; 0xc8
    2aa8:	f67f aecb 	bls.w	2842 <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
					if (grid_ui_encoder_array[i].rotation_value > 64){
    2aac:	4b0a      	ldr	r3, [pc, #40]	; (2ad8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2aae:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2ab2:	78db      	ldrb	r3, [r3, #3]
    2ab4:	2b40      	cmp	r3, #64	; 0x40
    2ab6:	f63f af7d 	bhi.w	29b4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x274>
					if (grid_ui_encoder_array[i].rotation_value < 64){
    2aba:	4b07      	ldr	r3, [pc, #28]	; (2ad8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2abc:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2ac0:	78db      	ldrb	r3, [r3, #3]
    2ac2:	2b3f      	cmp	r3, #63	; 0x3f
    2ac4:	d9c0      	bls.n	2a48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x308>
					grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    2ac6:	480a      	ldr	r0, [pc, #40]	; (2af0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    2ac8:	4b0b      	ldr	r3, [pc, #44]	; (2af8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b8>)
    2aca:	4798      	blx	r3
    2acc:	4902      	ldr	r1, [pc, #8]	; (2ad8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x398>)
    2ace:	eb01 1404 	add.w	r4, r1, r4, lsl #4
    2ad2:	60a0      	str	r0, [r4, #8]
    2ad4:	e6b5      	b.n	2842 <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
    2ad6:	bf00      	nop
    2ad8:	20003844 	.word	0x20003844
    2adc:	20001cf8 	.word	0x20001cf8
    2ae0:	00003825 	.word	0x00003825
    2ae4:	00003e7b 	.word	0x00003e7b
    2ae8:	20003640 	.word	0x20003640
    2aec:	00002709 	.word	0x00002709
    2af0:	20001d08 	.word	0x20001d08
    2af4:	00003729 	.word	0x00003729
    2af8:	00003725 	.word	0x00003725

00002afc <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    2afc:	b510      	push	{r4, lr}
    2afe:	4b0e      	ldr	r3, [pc, #56]	; (2b38 <grid_module_en16_reva_hardware_init+0x3c>)
    2b00:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2b04:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    2b06:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    2b08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2b0c:	629a      	str	r2, [r3, #40]	; 0x28
    2b0e:	4a0b      	ldr	r2, [pc, #44]	; (2b3c <grid_module_en16_reva_hardware_init+0x40>)
    2b10:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    2b12:	4c0b      	ldr	r4, [pc, #44]	; (2b40 <grid_module_en16_reva_hardware_init+0x44>)
    2b14:	2103      	movs	r1, #3
    2b16:	4620      	mov	r0, r4
    2b18:	4b0a      	ldr	r3, [pc, #40]	; (2b44 <grid_module_en16_reva_hardware_init+0x48>)
    2b1a:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 400000);
    2b1c:	490a      	ldr	r1, [pc, #40]	; (2b48 <grid_module_en16_reva_hardware_init+0x4c>)
    2b1e:	4620      	mov	r0, r4
    2b20:	4b0a      	ldr	r3, [pc, #40]	; (2b4c <grid_module_en16_reva_hardware_init+0x50>)
    2b22:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    2b24:	490a      	ldr	r1, [pc, #40]	; (2b50 <grid_module_en16_reva_hardware_init+0x54>)
    2b26:	4620      	mov	r0, r4
    2b28:	4b0a      	ldr	r3, [pc, #40]	; (2b54 <grid_module_en16_reva_hardware_init+0x58>)
    2b2a:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    2b2c:	4a0a      	ldr	r2, [pc, #40]	; (2b58 <grid_module_en16_reva_hardware_init+0x5c>)
    2b2e:	2100      	movs	r1, #0
    2b30:	4620      	mov	r0, r4
    2b32:	4b0a      	ldr	r3, [pc, #40]	; (2b5c <grid_module_en16_reva_hardware_init+0x60>)
    2b34:	4798      	blx	r3
    2b36:	bd10      	pop	{r4, pc}
    2b38:	41008000 	.word	0x41008000
    2b3c:	c0000020 	.word	0xc0000020
    2b40:	20000f38 	.word	0x20000f38
    2b44:	00004ac1 	.word	0x00004ac1
    2b48:	00061a80 	.word	0x00061a80
    2b4c:	00004a85 	.word	0x00004a85
    2b50:	200017bc 	.word	0x200017bc
    2b54:	00004ba9 	.word	0x00004ba9
    2b58:	00002741 	.word	0x00002741
    2b5c:	00004b65 	.word	0x00004b65

00002b60 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(struct grid_ui_model* mod){
    2b60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2b64:	b091      	sub	sp, #68	; 0x44
    2b66:	4681      	mov	r9, r0
	
	
	grid_led_init(&grid_led_state, 16);
    2b68:	2110      	movs	r1, #16
    2b6a:	4830      	ldr	r0, [pc, #192]	; (2c2c <grid_module_en16_reva_init+0xcc>)
    2b6c:	4b30      	ldr	r3, [pc, #192]	; (2c30 <grid_module_en16_reva_init+0xd0>)
    2b6e:	4798      	blx	r3
	
	grid_ui_model_init(mod, 16+16+16);
    2b70:	2130      	movs	r1, #48	; 0x30
    2b72:	4648      	mov	r0, r9
    2b74:	4b2f      	ldr	r3, [pc, #188]	; (2c34 <grid_module_en16_reva_init+0xd4>)
    2b76:	4798      	blx	r3
    2b78:	2400      	movs	r4, #0
			);
		
		}
		else{ // LED
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2b7a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 2c54 <grid_module_en16_reva_init+0xf4>
    2b7e:	4625      	mov	r5, r4
    2b80:	e02f      	b.n	2be2 <grid_module_en16_reva_init+0x82>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2b82:	2303      	movs	r3, #3
    2b84:	9304      	str	r3, [sp, #16]
    2b86:	9503      	str	r5, [sp, #12]
    2b88:	9402      	str	r4, [sp, #8]
    2b8a:	2390      	movs	r3, #144	; 0x90
    2b8c:	9301      	str	r3, [sp, #4]
    2b8e:	9500      	str	r5, [sp, #0]
    2b90:	462b      	mov	r3, r5
    2b92:	2202      	movs	r2, #2
    2b94:	4641      	mov	r1, r8
    2b96:	a808      	add	r0, sp, #32
    2b98:	4f27      	ldr	r7, [pc, #156]	; (2c38 <grid_module_en16_reva_init+0xd8>)
    2b9a:	47b8      	blx	r7
    2b9c:	e00d      	b.n	2bba <grid_module_en16_reva_init+0x5a>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2b9e:	2303      	movs	r3, #3
    2ba0:	9304      	str	r3, [sp, #16]
    2ba2:	9503      	str	r5, [sp, #12]
    2ba4:	f1a4 0220 	sub.w	r2, r4, #32
    2ba8:	9202      	str	r2, [sp, #8]
    2baa:	2263      	movs	r2, #99	; 0x63
    2bac:	9201      	str	r2, [sp, #4]
    2bae:	9500      	str	r5, [sp, #0]
    2bb0:	2202      	movs	r2, #2
    2bb2:	4641      	mov	r1, r8
    2bb4:	a808      	add	r0, sp, #32
    2bb6:	4f20      	ldr	r7, [pc, #128]	; (2c38 <grid_module_en16_reva_init+0xd8>)
    2bb8:	47b8      	blx	r7
			);
				
		}

		
		uint32_t payload_length = strlen(payload_template);
    2bba:	a808      	add	r0, sp, #32
    2bbc:	4b1f      	ldr	r3, [pc, #124]	; (2c3c <grid_module_en16_reva_init+0xdc>)
    2bbe:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    2bc0:	f88d 501c 	strb.w	r5, [sp, #28]
		helper_template[1] = 0;
    2bc4:	f88d 501d 	strb.w	r5, [sp, #29]
		
		uint8_t helper_length = 2;

		grid_report_ui_init(mod, i, GRID_REPORT_TYPE_BROADCAST, payload_template, payload_length, helper_template, helper_length);
    2bc8:	2202      	movs	r2, #2
    2bca:	9202      	str	r2, [sp, #8]
    2bcc:	ab07      	add	r3, sp, #28
    2bce:	9301      	str	r3, [sp, #4]
    2bd0:	9000      	str	r0, [sp, #0]
    2bd2:	ab08      	add	r3, sp, #32
    2bd4:	4631      	mov	r1, r6
    2bd6:	4648      	mov	r0, r9
    2bd8:	4e19      	ldr	r6, [pc, #100]	; (2c40 <grid_module_en16_reva_init+0xe0>)
    2bda:	47b0      	blx	r6
    2bdc:	3401      	adds	r4, #1
	for(uint8_t i=0; i<16+16+16; i++){
    2bde:	2c30      	cmp	r4, #48	; 0x30
    2be0:	d012      	beq.n	2c08 <grid_module_en16_reva_init+0xa8>
    2be2:	b2e6      	uxtb	r6, r4
		if (i<16){ // ROTATION
    2be4:	2e0f      	cmp	r6, #15
    2be6:	d9cc      	bls.n	2b82 <grid_module_en16_reva_init+0x22>
		else if (i<16+16){ // BUTTON
    2be8:	2e1f      	cmp	r6, #31
    2bea:	d8d8      	bhi.n	2b9e <grid_module_en16_reva_init+0x3e>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2bec:	2303      	movs	r3, #3
    2bee:	9304      	str	r3, [sp, #16]
    2bf0:	9503      	str	r5, [sp, #12]
    2bf2:	9402      	str	r4, [sp, #8]
    2bf4:	2390      	movs	r3, #144	; 0x90
    2bf6:	9301      	str	r3, [sp, #4]
    2bf8:	9500      	str	r5, [sp, #0]
    2bfa:	462b      	mov	r3, r5
    2bfc:	2202      	movs	r2, #2
    2bfe:	4641      	mov	r1, r8
    2c00:	a808      	add	r0, sp, #32
    2c02:	4f0d      	ldr	r7, [pc, #52]	; (2c38 <grid_module_en16_reva_init+0xd8>)
    2c04:	47b8      	blx	r7
    2c06:	e7d8      	b.n	2bba <grid_module_en16_reva_init+0x5a>
		
	}
	
	grid_report_sys_init(mod);
    2c08:	4648      	mov	r0, r9
    2c0a:	4b0e      	ldr	r3, [pc, #56]	; (2c44 <grid_module_en16_reva_init+0xe4>)
    2c0c:	4798      	blx	r3
    2c0e:	2300      	movs	r3, #0

	for (uint8_t i = 0; i<16; i++)
	{
		grid_ui_encoder_array[i].controller_number = i;
    2c10:	490d      	ldr	r1, [pc, #52]	; (2c48 <grid_module_en16_reva_init+0xe8>)
    2c12:	011a      	lsls	r2, r3, #4
    2c14:	5453      	strb	r3, [r2, r1]
    2c16:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<16; i++)
    2c18:	2b10      	cmp	r3, #16
    2c1a:	d1fa      	bne.n	2c12 <grid_module_en16_reva_init+0xb2>
	}
	
	
	grid_module_en16_reva_hardware_init();
    2c1c:	4b0b      	ldr	r3, [pc, #44]	; (2c4c <grid_module_en16_reva_init+0xec>)
    2c1e:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
    2c20:	4b0b      	ldr	r3, [pc, #44]	; (2c50 <grid_module_en16_reva_init+0xf0>)
    2c22:	4798      	blx	r3
	
}
    2c24:	b011      	add	sp, #68	; 0x44
    2c26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    2c2a:	bf00      	nop
    2c2c:	20003614 	.word	0x20003614
    2c30:	00002289 	.word	0x00002289
    2c34:	00003bfd 	.word	0x00003bfd
    2c38:	0000bde9 	.word	0x0000bde9
    2c3c:	0000be31 	.word	0x0000be31
    2c40:	00003cf5 	.word	0x00003cf5
    2c44:	00003d19 	.word	0x00003d19
    2c48:	20003844 	.word	0x20003844
    2c4c:	00002afd 	.word	0x00002afd
    2c50:	00002709 	.word	0x00002709
    2c54:	0000cf74 	.word	0x0000cf74

00002c58 <grid_module_pbf4_reva_hardware_start_transfer>:

volatile uint8_t grid_module_pbf4_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_pbf4_revb_mux =0;
volatile uint8_t grid_module_pbf4_reva_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    2c58:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    2c5a:	4803      	ldr	r0, [pc, #12]	; (2c68 <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    2c5c:	4c03      	ldr	r4, [pc, #12]	; (2c6c <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    2c5e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    2c60:	4803      	ldr	r0, [pc, #12]	; (2c70 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    2c62:	47a0      	blx	r4
    2c64:	bd10      	pop	{r4, pc}
    2c66:	bf00      	nop
    2c68:	20001044 	.word	0x20001044
    2c6c:	00004555 	.word	0x00004555
    2c70:	20001218 	.word	0x20001218
    2c74:	00000000 	.word	0x00000000

00002c78 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    2c78:	4bb1      	ldr	r3, [pc, #708]	; (2f40 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    2c7a:	781b      	ldrb	r3, [r3, #0]
    2c7c:	2b00      	cmp	r3, #0
    2c7e:	f000 810a 	beq.w	2e96 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x21e>
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    2c82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2c86:	b083      	sub	sp, #12
	struct grid_ui_model* mod = &grid_ui_state;
	
	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2c88:	2300      	movs	r3, #0
    2c8a:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    2c8e:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    2c92:	4bac      	ldr	r3, [pc, #688]	; (2f44 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2c94:	781a      	ldrb	r2, [r3, #0]
    2c96:	3208      	adds	r2, #8
    2c98:	49ab      	ldr	r1, [pc, #684]	; (2f48 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    2c9a:	5c8e      	ldrb	r6, [r1, r2]
    2c9c:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    2c9e:	781a      	ldrb	r2, [r3, #0]
    2ca0:	b2d2      	uxtb	r2, r2
    2ca2:	5c8d      	ldrb	r5, [r1, r2]
    2ca4:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    2ca6:	781a      	ldrb	r2, [r3, #0]
    2ca8:	3201      	adds	r2, #1
    2caa:	b2d2      	uxtb	r2, r2
    2cac:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    2cae:	781a      	ldrb	r2, [r3, #0]
    2cb0:	f002 0207 	and.w	r2, r2, #7
    2cb4:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    2cb6:	781b      	ldrb	r3, [r3, #0]
    2cb8:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2cbc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2cc0:	4ba2      	ldr	r3, [pc, #648]	; (2f4c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    2cc2:	bf14      	ite	ne
    2cc4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2cc8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    2ccc:	4b9d      	ldr	r3, [pc, #628]	; (2f44 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2cce:	781b      	ldrb	r3, [r3, #0]
    2cd0:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2cd4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2cd8:	4b9c      	ldr	r3, [pc, #624]	; (2f4c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    2cda:	bf14      	ite	ne
    2cdc:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2ce0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    2ce4:	4b97      	ldr	r3, [pc, #604]	; (2f44 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2ce6:	781b      	ldrb	r3, [r3, #0]
    2ce8:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2cec:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2cf0:	4b96      	ldr	r3, [pc, #600]	; (2f4c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    2cf2:	bf14      	ite	ne
    2cf4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2cf8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    2cfc:	2302      	movs	r3, #2
    2cfe:	f10d 0206 	add.w	r2, sp, #6
    2d02:	2100      	movs	r1, #0
    2d04:	4892      	ldr	r0, [pc, #584]	; (2f50 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    2d06:	4c93      	ldr	r4, [pc, #588]	; (2f54 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2d08:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    2d0a:	2302      	movs	r3, #2
    2d0c:	aa01      	add	r2, sp, #4
    2d0e:	2100      	movs	r1, #0
    2d10:	4891      	ldr	r0, [pc, #580]	; (2f58 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    2d12:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    2d14:	f8df b260 	ldr.w	fp, [pc, #608]	; 2f78 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>
    2d18:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    2d1c:	47d8      	blx	fp
    2d1e:	f8df a25c 	ldr.w	sl, [pc, #604]	; 2f7c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>
    2d22:	a385      	add	r3, pc, #532	; (adr r3, 2f38 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    2d24:	e9d3 2300 	ldrd	r2, r3, [r3]
    2d28:	47d0      	blx	sl
    2d2a:	f8df 9254 	ldr.w	r9, [pc, #596]	; 2f80 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x308>
    2d2e:	47c8      	blx	r9
    2d30:	f64f 74ff 	movw	r4, #65535	; 0xffff
    2d34:	42a0      	cmp	r0, r4
    2d36:	bf28      	it	cs
    2d38:	4620      	movcs	r0, r4
    2d3a:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    2d3c:	fa1f f880 	uxth.w	r8, r0
    2d40:	f8ad 8006 	strh.w	r8, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;
    2d44:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    2d48:	47d8      	blx	fp
    2d4a:	a37b      	add	r3, pc, #492	; (adr r3, 2f38 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    2d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2d50:	47d0      	blx	sl
    2d52:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    2d54:	42a0      	cmp	r0, r4
    2d56:	bf28      	it	cs
    2d58:	4620      	movcs	r0, r4
    2d5a:	b280      	uxth	r0, r0
    2d5c:	f8ad 0004 	strh.w	r0, [sp, #4]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    2d60:	f1a5 0308 	sub.w	r3, r5, #8
    2d64:	b2db      	uxtb	r3, r3
    2d66:	2b01      	cmp	r3, #1
    2d68:	f240 808d 	bls.w	2e86 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20e>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    2d6c:	2e0d      	cmp	r6, #13
    2d6e:	f240 8098 	bls.w	2ea2 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x22a>
		
		if (adcresult_0>10000){
    2d72:	f242 7310 	movw	r3, #10000	; 0x2710
    2d76:	4598      	cmp	r8, r3
			adcresult_0 = 0;
    2d78:	bf8c      	ite	hi
    2d7a:	2300      	movhi	r3, #0
		}
		else{
			adcresult_0 = 127;
    2d7c:	237f      	movls	r3, #127	; 0x7f
    2d7e:	f8ad 3006 	strh.w	r3, [sp, #6]
		}
			
		if (adcresult_1>10000){
    2d82:	f242 7310 	movw	r3, #10000	; 0x2710
    2d86:	4298      	cmp	r0, r3
			adcresult_1 = 0;
    2d88:	bf8c      	ite	hi
    2d8a:	2300      	movhi	r3, #0
		}
		else{
			adcresult_1 = 127;
    2d8c:	237f      	movls	r3, #127	; 0x7f
    2d8e:	f8ad 3004 	strh.w	r3, [sp, #4]
		}
		
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_0 != mod->report_ui_array[adc_index_0-4].helper[0]){
    2d92:	f106 5480 	add.w	r4, r6, #268435456	; 0x10000000
    2d96:	3c04      	subs	r4, #4
    2d98:	0124      	lsls	r4, r4, #4
    2d9a:	4b70      	ldr	r3, [pc, #448]	; (2f5c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2d9c:	689b      	ldr	r3, [r3, #8]
    2d9e:	4423      	add	r3, r4
    2da0:	68da      	ldr	r2, [r3, #12]
    2da2:	7812      	ldrb	r2, [r2, #0]
    2da4:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    2da8:	4291      	cmp	r1, r2
    2daa:	d02f      	beq.n	2e0c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x194>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    2dac:	2a00      	cmp	r2, #0
    2dae:	bf0c      	ite	eq
    2db0:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    2db4:	f04f 0900 	movne.w	r9, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[5], 2, command);
    2db8:	6858      	ldr	r0, [r3, #4]
    2dba:	bf0c      	ite	eq
    2dbc:	2290      	moveq	r2, #144	; 0x90
    2dbe:	2280      	movne	r2, #128	; 0x80
    2dc0:	2102      	movs	r1, #2
    2dc2:	3005      	adds	r0, #5
    2dc4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 2f74 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>
    2dc8:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[7], 2, adc_index_0);
    2dca:	4f64      	ldr	r7, [pc, #400]	; (2f5c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2dcc:	68bb      	ldr	r3, [r7, #8]
    2dce:	4423      	add	r3, r4
    2dd0:	6858      	ldr	r0, [r3, #4]
    2dd2:	4632      	mov	r2, r6
    2dd4:	2102      	movs	r1, #2
    2dd6:	3007      	adds	r0, #7
    2dd8:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[9], 2, velocity);
    2dda:	68bb      	ldr	r3, [r7, #8]
    2ddc:	4423      	add	r3, r4
    2dde:	6858      	ldr	r0, [r3, #4]
    2de0:	464a      	mov	r2, r9
    2de2:	2102      	movs	r1, #2
    2de4:	3009      	adds	r0, #9
    2de6:	47c0      	blx	r8
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[21], 2, actuator);
    2de8:	68bb      	ldr	r3, [r7, #8]
    2dea:	4423      	add	r3, r4
    2dec:	6858      	ldr	r0, [r3, #4]
    2dee:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2df2:	2102      	movs	r1, #2
    2df4:	3015      	adds	r0, #21
    2df6:	47c0      	blx	r8
			mod->report_ui_array[adc_index_0-4].helper[0] = velocity;
    2df8:	68bb      	ldr	r3, [r7, #8]
    2dfa:	441c      	add	r4, r3
    2dfc:	68e3      	ldr	r3, [r4, #12]
    2dfe:	f883 9000 	strb.w	r9, [r3]
			
			grid_report_ui_set_changed_flag(mod, adc_index_0-4);
    2e02:	1f31      	subs	r1, r6, #4
    2e04:	b2c9      	uxtb	r1, r1
    2e06:	4638      	mov	r0, r7
    2e08:	4b55      	ldr	r3, [pc, #340]	; (2f60 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    2e0a:	4798      	blx	r3
		
		//CRITICAL_SECTION_LEAVE()
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_1 != mod->report_ui_array[adc_index_1-4].helper[0]){
    2e0c:	f105 5480 	add.w	r4, r5, #268435456	; 0x10000000
    2e10:	3c04      	subs	r4, #4
    2e12:	0124      	lsls	r4, r4, #4
    2e14:	4b51      	ldr	r3, [pc, #324]	; (2f5c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2e16:	689b      	ldr	r3, [r3, #8]
    2e18:	4423      	add	r3, r4
    2e1a:	68da      	ldr	r2, [r3, #12]
    2e1c:	7812      	ldrb	r2, [r2, #0]
    2e1e:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2e22:	4291      	cmp	r1, r2
    2e24:	d02f      	beq.n	2e86 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20e>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    2e26:	2a00      	cmp	r2, #0
    2e28:	bf0c      	ite	eq
    2e2a:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    2e2e:	f04f 0900 	movne.w	r9, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[5], 2, command);
    2e32:	6858      	ldr	r0, [r3, #4]
    2e34:	bf0c      	ite	eq
    2e36:	2290      	moveq	r2, #144	; 0x90
    2e38:	2280      	movne	r2, #128	; 0x80
    2e3a:	2102      	movs	r1, #2
    2e3c:	3005      	adds	r0, #5
    2e3e:	f8df 8134 	ldr.w	r8, [pc, #308]	; 2f74 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>
    2e42:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[7], 2, adc_index_0);
    2e44:	4f45      	ldr	r7, [pc, #276]	; (2f5c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2e46:	68bb      	ldr	r3, [r7, #8]
    2e48:	4423      	add	r3, r4
    2e4a:	6858      	ldr	r0, [r3, #4]
    2e4c:	4632      	mov	r2, r6
    2e4e:	2102      	movs	r1, #2
    2e50:	3007      	adds	r0, #7
    2e52:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[9], 2, velocity);
    2e54:	68bb      	ldr	r3, [r7, #8]
    2e56:	4423      	add	r3, r4
    2e58:	6858      	ldr	r0, [r3, #4]
    2e5a:	464a      	mov	r2, r9
    2e5c:	2102      	movs	r1, #2
    2e5e:	3009      	adds	r0, #9
    2e60:	47c0      	blx	r8
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[21], 2, actuator);
    2e62:	68bb      	ldr	r3, [r7, #8]
    2e64:	4423      	add	r3, r4
    2e66:	6858      	ldr	r0, [r3, #4]
    2e68:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2e6c:	2102      	movs	r1, #2
    2e6e:	3015      	adds	r0, #21
    2e70:	47c0      	blx	r8
			mod->report_ui_array[adc_index_1-4].helper[0] = velocity;
    2e72:	68bb      	ldr	r3, [r7, #8]
    2e74:	441c      	add	r4, r3
    2e76:	68e3      	ldr	r3, [r4, #12]
    2e78:	f883 9000 	strb.w	r9, [r3]
			
			grid_report_ui_set_changed_flag(mod, adc_index_1-4);
    2e7c:	1f29      	subs	r1, r5, #4
    2e7e:	b2c9      	uxtb	r1, r1
    2e80:	4638      	mov	r0, r7
    2e82:	4b37      	ldr	r3, [pc, #220]	; (2f60 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    2e84:	4798      	blx	r3
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    2e86:	2200      	movs	r2, #0
    2e88:	4b2d      	ldr	r3, [pc, #180]	; (2f40 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    2e8a:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    2e8c:	4b35      	ldr	r3, [pc, #212]	; (2f64 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    2e8e:	4798      	blx	r3
}
    2e90:	b003      	add	sp, #12
    2e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_module_pbf4_reva_hardware_transfer_complete++;
    2e96:	4a2a      	ldr	r2, [pc, #168]	; (2f40 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    2e98:	7813      	ldrb	r3, [r2, #0]
    2e9a:	3301      	adds	r3, #1
    2e9c:	b2db      	uxtb	r3, r3
    2e9e:	7013      	strb	r3, [r2, #0]
    2ea0:	4770      	bx	lr
		if (adc_index_1 == 0 || adc_index_1 == 1){
    2ea2:	2d01      	cmp	r5, #1
    2ea4:	d936      	bls.n	2f14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29c>
			grid_ain_add_sample(adc_index_0, adcresult_0);
    2ea6:	b2b9      	uxth	r1, r7
    2ea8:	4630      	mov	r0, r6
    2eaa:	4c2f      	ldr	r4, [pc, #188]	; (2f68 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    2eac:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    2eae:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2eb2:	4628      	mov	r0, r5
    2eb4:	47a0      	blx	r4
		if (grid_ain_get_changed(adc_index_0)){
    2eb6:	4630      	mov	r0, r6
    2eb8:	4b2c      	ldr	r3, [pc, #176]	; (2f6c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    2eba:	4798      	blx	r3
    2ebc:	2800      	cmp	r0, #0
    2ebe:	d161      	bne.n	2f84 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x30c>
		if (grid_ain_get_changed(adc_index_1)){
    2ec0:	4628      	mov	r0, r5
    2ec2:	4b2a      	ldr	r3, [pc, #168]	; (2f6c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    2ec4:	4798      	blx	r3
    2ec6:	2800      	cmp	r0, #0
    2ec8:	d0dd      	beq.n	2e86 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20e>
			uint8_t value = grid_ain_get_average(adc_index_1, 7);
    2eca:	2107      	movs	r1, #7
    2ecc:	4628      	mov	r0, r5
    2ece:	4b28      	ldr	r3, [pc, #160]	; (2f70 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>)
    2ed0:	4798      	blx	r3
    2ed2:	4606      	mov	r6, r0
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    2ed4:	ea4f 1805 	mov.w	r8, r5, lsl #4
    2ed8:	4c20      	ldr	r4, [pc, #128]	; (2f5c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2eda:	68a3      	ldr	r3, [r4, #8]
    2edc:	4443      	add	r3, r8
    2ede:	6858      	ldr	r0, [r3, #4]
    2ee0:	462a      	mov	r2, r5
    2ee2:	2102      	movs	r1, #2
    2ee4:	3007      	adds	r0, #7
    2ee6:	4f23      	ldr	r7, [pc, #140]	; (2f74 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>)
    2ee8:	47b8      	blx	r7
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, value);
    2eea:	68a3      	ldr	r3, [r4, #8]
    2eec:	4443      	add	r3, r8
    2eee:	6858      	ldr	r0, [r3, #4]
    2ef0:	b2f2      	uxtb	r2, r6
    2ef2:	2102      	movs	r1, #2
    2ef4:	3009      	adds	r0, #9
    2ef6:	47b8      	blx	r7
			uint8_t actuator = 2*value;
    2ef8:	0072      	lsls	r2, r6, #1
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    2efa:	68a3      	ldr	r3, [r4, #8]
    2efc:	4443      	add	r3, r8
    2efe:	6858      	ldr	r0, [r3, #4]
    2f00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    2f04:	2102      	movs	r1, #2
    2f06:	3015      	adds	r0, #21
    2f08:	47b8      	blx	r7
			grid_report_ui_set_changed_flag(mod, adc_index_1);
    2f0a:	4629      	mov	r1, r5
    2f0c:	4620      	mov	r0, r4
    2f0e:	4b14      	ldr	r3, [pc, #80]	; (2f60 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    2f10:	4798      	blx	r3
    2f12:	e7b8      	b.n	2e86 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20e>
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    2f14:	b2b9      	uxth	r1, r7
    2f16:	f64f 78ff 	movw	r8, #65535	; 0xffff
    2f1a:	eba8 0101 	sub.w	r1, r8, r1
    2f1e:	4630      	mov	r0, r6
    2f20:	4c11      	ldr	r4, [pc, #68]	; (2f68 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    2f22:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    2f24:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2f28:	eba8 0101 	sub.w	r1, r8, r1
    2f2c:	4628      	mov	r0, r5
    2f2e:	47a0      	blx	r4
    2f30:	e7c1      	b.n	2eb6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x23e>
    2f32:	bf00      	nop
    2f34:	f3af 8000 	nop.w
    2f38:	47ae147b 	.word	0x47ae147b
    2f3c:	3ff07ae1 	.word	0x3ff07ae1
    2f40:	200017d4 	.word	0x200017d4
    2f44:	20003610 	.word	0x20003610
    2f48:	20000334 	.word	0x20000334
    2f4c:	41008000 	.word	0x41008000
    2f50:	20001044 	.word	0x20001044
    2f54:	00004475 	.word	0x00004475
    2f58:	20001218 	.word	0x20001218
    2f5c:	20001cf8 	.word	0x20001cf8
    2f60:	00003e7b 	.word	0x00003e7b
    2f64:	00002c59 	.word	0x00002c59
    2f68:	000011e9 	.word	0x000011e9
    2f6c:	000012e5 	.word	0x000012e5
    2f70:	000012f5 	.word	0x000012f5
    2f74:	00003825 	.word	0x00003825
    2f78:	0000b45d 	.word	0x0000b45d
    2f7c:	0000b529 	.word	0x0000b529
    2f80:	0000b94d 	.word	0x0000b94d
			uint8_t value = grid_ain_get_average(adc_index_0, 7);
    2f84:	2107      	movs	r1, #7
    2f86:	4630      	mov	r0, r6
    2f88:	4b11      	ldr	r3, [pc, #68]	; (2fd0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x358>)
    2f8a:	4798      	blx	r3
    2f8c:	4607      	mov	r7, r0
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    2f8e:	ea4f 1906 	mov.w	r9, r6, lsl #4
    2f92:	4c10      	ldr	r4, [pc, #64]	; (2fd4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x35c>)
    2f94:	68a3      	ldr	r3, [r4, #8]
    2f96:	444b      	add	r3, r9
    2f98:	6858      	ldr	r0, [r3, #4]
    2f9a:	4632      	mov	r2, r6
    2f9c:	2102      	movs	r1, #2
    2f9e:	3007      	adds	r0, #7
    2fa0:	f8df 8038 	ldr.w	r8, [pc, #56]	; 2fdc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x364>
    2fa4:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, value);
    2fa6:	68a3      	ldr	r3, [r4, #8]
    2fa8:	444b      	add	r3, r9
    2faa:	6858      	ldr	r0, [r3, #4]
    2fac:	b2fa      	uxtb	r2, r7
    2fae:	2102      	movs	r1, #2
    2fb0:	3009      	adds	r0, #9
    2fb2:	47c0      	blx	r8
			uint8_t actuator = 2*value;
    2fb4:	007a      	lsls	r2, r7, #1
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    2fb6:	68a3      	ldr	r3, [r4, #8]
    2fb8:	444b      	add	r3, r9
    2fba:	6858      	ldr	r0, [r3, #4]
    2fbc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    2fc0:	2102      	movs	r1, #2
    2fc2:	3015      	adds	r0, #21
    2fc4:	47c0      	blx	r8
			grid_report_ui_set_changed_flag(mod, adc_index_0);
    2fc6:	4631      	mov	r1, r6
    2fc8:	4620      	mov	r0, r4
    2fca:	4b03      	ldr	r3, [pc, #12]	; (2fd8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x360>)
    2fcc:	4798      	blx	r3
    2fce:	e777      	b.n	2ec0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x248>
    2fd0:	000012f5 	.word	0x000012f5
    2fd4:	20001cf8 	.word	0x20001cf8
    2fd8:	00003e7b 	.word	0x00003e7b
    2fdc:	00003825 	.word	0x00003825

00002fe0 <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    2fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    2fe2:	4f0b      	ldr	r7, [pc, #44]	; (3010 <grid_module_pbf4_reva_hardware_init+0x30>)
    2fe4:	4c0b      	ldr	r4, [pc, #44]	; (3014 <grid_module_pbf4_reva_hardware_init+0x34>)
    2fe6:	463b      	mov	r3, r7
    2fe8:	2200      	movs	r2, #0
    2fea:	4611      	mov	r1, r2
    2fec:	4620      	mov	r0, r4
    2fee:	4e0a      	ldr	r6, [pc, #40]	; (3018 <grid_module_pbf4_reva_hardware_init+0x38>)
    2ff0:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    2ff2:	4d0a      	ldr	r5, [pc, #40]	; (301c <grid_module_pbf4_reva_hardware_init+0x3c>)
    2ff4:	463b      	mov	r3, r7
    2ff6:	2200      	movs	r2, #0
    2ff8:	4611      	mov	r1, r2
    2ffa:	4628      	mov	r0, r5
    2ffc:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    2ffe:	2100      	movs	r1, #0
    3000:	4620      	mov	r0, r4
    3002:	4c07      	ldr	r4, [pc, #28]	; (3020 <grid_module_pbf4_reva_hardware_init+0x40>)
    3004:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    3006:	2100      	movs	r1, #0
    3008:	4628      	mov	r0, r5
    300a:	47a0      	blx	r4
    300c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    300e:	bf00      	nop
    3010:	00002c79 	.word	0x00002c79
    3014:	20001044 	.word	0x20001044
    3018:	000043f5 	.word	0x000043f5
    301c:	20001218 	.word	0x20001218
    3020:	000043b5 	.word	0x000043b5

00003024 <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(struct grid_ui_model* mod){
    3024:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3028:	b097      	sub	sp, #92	; 0x5c
    302a:	4681      	mov	r9, r0
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    302c:	2307      	movs	r3, #7
    302e:	220e      	movs	r2, #14
    3030:	2105      	movs	r1, #5
    3032:	2010      	movs	r0, #16
    3034:	4c24      	ldr	r4, [pc, #144]	; (30c8 <grid_module_pbf4_reva_init+0xa4>)
    3036:	47a0      	blx	r4

	grid_led_init(&grid_led_state, 12);
    3038:	210c      	movs	r1, #12
    303a:	4824      	ldr	r0, [pc, #144]	; (30cc <grid_module_pbf4_reva_init+0xa8>)
    303c:	4b24      	ldr	r3, [pc, #144]	; (30d0 <grid_module_pbf4_reva_init+0xac>)
    303e:	4798      	blx	r3
	
	grid_ui_model_init(mod, 12);
    3040:	210c      	movs	r1, #12
    3042:	4648      	mov	r0, r9
    3044:	4b23      	ldr	r3, [pc, #140]	; (30d4 <grid_module_pbf4_reva_init+0xb0>)
    3046:	4798      	blx	r3
    3048:	2500      	movs	r5, #0
			);
			
		}
		else{ // BUTTONS
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    304a:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 30f0 <grid_module_pbf4_reva_init+0xcc>
    304e:	462c      	mov	r4, r5
    3050:	b2ee      	uxtb	r6, r5
		if (i<8){ // PORENTIOMETERS & FADERS
    3052:	2e07      	cmp	r6, #7
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    3054:	f04f 0303 	mov.w	r3, #3
    3058:	930b      	str	r3, [sp, #44]	; 0x2c
    305a:	940a      	str	r4, [sp, #40]	; 0x28
    305c:	9509      	str	r5, [sp, #36]	; 0x24
    305e:	f04f 0263 	mov.w	r2, #99	; 0x63
    3062:	9208      	str	r2, [sp, #32]
    3064:	9407      	str	r4, [sp, #28]
    3066:	9306      	str	r3, [sp, #24]
    3068:	f04f 0202 	mov.w	r2, #2
    306c:	9205      	str	r2, [sp, #20]
    306e:	9304      	str	r3, [sp, #16]
    3070:	9403      	str	r4, [sp, #12]
    3072:	9502      	str	r5, [sp, #8]
    3074:	bf94      	ite	ls
    3076:	23b0      	movls	r3, #176	; 0xb0
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    3078:	2390      	movhi	r3, #144	; 0x90
    307a:	9301      	str	r3, [sp, #4]
    307c:	9400      	str	r4, [sp, #0]
    307e:	4623      	mov	r3, r4
    3080:	4641      	mov	r1, r8
    3082:	a80e      	add	r0, sp, #56	; 0x38
    3084:	4f14      	ldr	r7, [pc, #80]	; (30d8 <grid_module_pbf4_reva_init+0xb4>)
    3086:	47b8      	blx	r7
			);
			
		}

		
		uint8_t payload_length = strlen(payload_template);
    3088:	a80e      	add	r0, sp, #56	; 0x38
    308a:	4b14      	ldr	r3, [pc, #80]	; (30dc <grid_module_pbf4_reva_init+0xb8>)
    308c:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    308e:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    3092:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
		
		grid_report_ui_init(mod, i, GRID_REPORT_TYPE_BROADCAST, payload_template, payload_length, helper_template, helper_length);
    3096:	2202      	movs	r2, #2
    3098:	9202      	str	r2, [sp, #8]
    309a:	ab0d      	add	r3, sp, #52	; 0x34
    309c:	9301      	str	r3, [sp, #4]
    309e:	b2c0      	uxtb	r0, r0
    30a0:	9000      	str	r0, [sp, #0]
    30a2:	ab0e      	add	r3, sp, #56	; 0x38
    30a4:	4631      	mov	r1, r6
    30a6:	4648      	mov	r0, r9
    30a8:	4e0d      	ldr	r6, [pc, #52]	; (30e0 <grid_module_pbf4_reva_init+0xbc>)
    30aa:	47b0      	blx	r6
    30ac:	3501      	adds	r5, #1
	for(uint8_t i=0; i<12; i++){
    30ae:	2d0c      	cmp	r5, #12
    30b0:	d1ce      	bne.n	3050 <grid_module_pbf4_reva_init+0x2c>
		
	}
	
	grid_report_sys_init(mod);
    30b2:	4648      	mov	r0, r9
    30b4:	4b0b      	ldr	r3, [pc, #44]	; (30e4 <grid_module_pbf4_reva_init+0xc0>)
    30b6:	4798      	blx	r3
		
	grid_module_pbf4_reva_hardware_init();
    30b8:	4b0b      	ldr	r3, [pc, #44]	; (30e8 <grid_module_pbf4_reva_init+0xc4>)
    30ba:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    30bc:	4b0b      	ldr	r3, [pc, #44]	; (30ec <grid_module_pbf4_reva_init+0xc8>)
    30be:	4798      	blx	r3
	
    30c0:	b017      	add	sp, #92	; 0x5c
    30c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    30c6:	bf00      	nop
    30c8:	0000119d 	.word	0x0000119d
    30cc:	20003614 	.word	0x20003614
    30d0:	00002289 	.word	0x00002289
    30d4:	00003bfd 	.word	0x00003bfd
    30d8:	0000bde9 	.word	0x0000bde9
    30dc:	0000be31 	.word	0x0000be31
    30e0:	00003cf5 	.word	0x00003cf5
    30e4:	00003d19 	.word	0x00003d19
    30e8:	00002fe1 	.word	0x00002fe1
    30ec:	00002c59 	.word	0x00002c59
    30f0:	0000cf5c 	.word	0x0000cf5c

000030f4 <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    30f4:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    30f6:	4803      	ldr	r0, [pc, #12]	; (3104 <grid_module_po16_revb_hardware_start_transfer+0x10>)
    30f8:	4c03      	ldr	r4, [pc, #12]	; (3108 <grid_module_po16_revb_hardware_start_transfer+0x14>)
    30fa:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    30fc:	4803      	ldr	r0, [pc, #12]	; (310c <grid_module_po16_revb_hardware_start_transfer+0x18>)
    30fe:	47a0      	blx	r4
    3100:	bd10      	pop	{r4, pc}
    3102:	bf00      	nop
    3104:	20001044 	.word	0x20001044
    3108:	00004555 	.word	0x00004555
    310c:	20001218 	.word	0x20001218

00003110 <grid_module_po16_revb_hardware_transfer_complete_cb>:
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    3110:	4b75      	ldr	r3, [pc, #468]	; (32e8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    3112:	781b      	ldrb	r3, [r3, #0]
    3114:	2b00      	cmp	r3, #0
    3116:	f000 8085 	beq.w	3224 <grid_module_po16_revb_hardware_transfer_complete_cb+0x114>
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    311a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    311e:	b082      	sub	sp, #8
	
	struct grid_ui_model* mod = &grid_ui_state;
		
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    3120:	2300      	movs	r3, #0
    3122:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    3126:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    312a:	4b6f      	ldr	r3, [pc, #444]	; (32e8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    312c:	785a      	ldrb	r2, [r3, #1]
    312e:	3208      	adds	r2, #8
    3130:	496e      	ldr	r1, [pc, #440]	; (32ec <grid_module_po16_revb_hardware_transfer_complete_cb+0x1dc>)
    3132:	5c8d      	ldrb	r5, [r1, r2]
    3134:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    3136:	785a      	ldrb	r2, [r3, #1]
    3138:	b2d2      	uxtb	r2, r2
    313a:	5c8c      	ldrb	r4, [r1, r2]
    313c:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    313e:	785a      	ldrb	r2, [r3, #1]
    3140:	3201      	adds	r2, #1
    3142:	b2d2      	uxtb	r2, r2
    3144:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    3146:	785a      	ldrb	r2, [r3, #1]
    3148:	f002 0207 	and.w	r2, r2, #7
    314c:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    314e:	785b      	ldrb	r3, [r3, #1]
    3150:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3154:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    3158:	4b65      	ldr	r3, [pc, #404]	; (32f0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    315a:	bf14      	ite	ne
    315c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3160:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    3164:	4b60      	ldr	r3, [pc, #384]	; (32e8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    3166:	785b      	ldrb	r3, [r3, #1]
    3168:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    316c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    3170:	4b5f      	ldr	r3, [pc, #380]	; (32f0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    3172:	bf14      	ite	ne
    3174:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3178:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    317c:	4b5a      	ldr	r3, [pc, #360]	; (32e8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    317e:	785b      	ldrb	r3, [r3, #1]
    3180:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3184:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    3188:	4b59      	ldr	r3, [pc, #356]	; (32f0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    318a:	bf14      	ite	ne
    318c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3190:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    3194:	2302      	movs	r3, #2
    3196:	f10d 0206 	add.w	r2, sp, #6
    319a:	2100      	movs	r1, #0
    319c:	4855      	ldr	r0, [pc, #340]	; (32f4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e4>)
    319e:	4e56      	ldr	r6, [pc, #344]	; (32f8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e8>)
    31a0:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    31a2:	2302      	movs	r3, #2
    31a4:	aa01      	add	r2, sp, #4
    31a6:	2100      	movs	r1, #0
    31a8:	4854      	ldr	r0, [pc, #336]	; (32fc <grid_module_po16_revb_hardware_transfer_complete_cb+0x1ec>)
    31aa:	47b0      	blx	r6
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    31ac:	f8df a168 	ldr.w	sl, [pc, #360]	; 3318 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>
    31b0:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    31b4:	47d0      	blx	sl
    31b6:	f8df 9164 	ldr.w	r9, [pc, #356]	; 331c <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>
    31ba:	a349      	add	r3, pc, #292	; (adr r3, 32e0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d0>)
    31bc:	e9d3 2300 	ldrd	r2, r3, [r3]
    31c0:	47c8      	blx	r9
    31c2:	f8df 815c 	ldr.w	r8, [pc, #348]	; 3320 <grid_module_po16_revb_hardware_transfer_complete_cb+0x210>
    31c6:	47c0      	blx	r8
    31c8:	f64f 76ff 	movw	r6, #65535	; 0xffff
    31cc:	42b0      	cmp	r0, r6
    31ce:	bf28      	it	cs
    31d0:	4630      	movcs	r0, r6
    31d2:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    31d4:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;	
    31d8:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    31dc:	47d0      	blx	sl
    31de:	a340      	add	r3, pc, #256	; (adr r3, 32e0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d0>)
    31e0:	e9d3 2300 	ldrd	r2, r3, [r3]
    31e4:	47c8      	blx	r9
    31e6:	47c0      	blx	r8
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    31e8:	42b0      	cmp	r0, r6
    31ea:	bf28      	it	cs
    31ec:	4630      	movcs	r0, r6
    31ee:	f8ad 0004 	strh.w	r0, [sp, #4]


	grid_ain_add_sample(adc_index_0, adcresult_0);
    31f2:	b2b9      	uxth	r1, r7
    31f4:	4628      	mov	r0, r5
    31f6:	4e42      	ldr	r6, [pc, #264]	; (3300 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    31f8:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    31fa:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    31fe:	4620      	mov	r0, r4
    3200:	47b0      	blx	r6

	
	//CRITICAL_SECTION_ENTER()

	if (grid_ain_get_changed(adc_index_0)){
    3202:	4628      	mov	r0, r5
    3204:	4b3f      	ldr	r3, [pc, #252]	; (3304 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f4>)
    3206:	4798      	blx	r3
    3208:	b990      	cbnz	r0, 3230 <grid_module_po16_revb_hardware_transfer_complete_cb+0x120>
	//CRITICAL_SECTION_LEAVE()
	
	
	//CRITICAL_SECTION_ENTER()

	if (grid_ain_get_changed(adc_index_1)){
    320a:	4620      	mov	r0, r4
    320c:	4b3d      	ldr	r3, [pc, #244]	; (3304 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f4>)
    320e:	4798      	blx	r3
    3210:	2800      	cmp	r0, #0
    3212:	d139      	bne.n	3288 <grid_module_po16_revb_hardware_transfer_complete_cb+0x178>
	}
	
	//CRITICAL_SECTION_LEAVE()
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    3214:	2200      	movs	r2, #0
    3216:	4b34      	ldr	r3, [pc, #208]	; (32e8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    3218:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    321a:	4b3b      	ldr	r3, [pc, #236]	; (3308 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    321c:	4798      	blx	r3
}
    321e:	b002      	add	sp, #8
    3220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		grid_module_po16_revb_hardware_transfer_complete++;
    3224:	4a30      	ldr	r2, [pc, #192]	; (32e8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    3226:	7813      	ldrb	r3, [r2, #0]
    3228:	3301      	adds	r3, #1
    322a:	b2db      	uxtb	r3, r3
    322c:	7013      	strb	r3, [r2, #0]
    322e:	4770      	bx	lr
		uint8_t value = grid_ain_get_average(adc_index_0, 7);	
    3230:	2107      	movs	r1, #7
    3232:	4628      	mov	r0, r5
    3234:	4b35      	ldr	r3, [pc, #212]	; (330c <grid_module_po16_revb_hardware_transfer_complete_cb+0x1fc>)
    3236:	4798      	blx	r3
    3238:	fa5f f880 	uxtb.w	r8, r0
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    323c:	012f      	lsls	r7, r5, #4
    323e:	4e34      	ldr	r6, [pc, #208]	; (3310 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    3240:	68b3      	ldr	r3, [r6, #8]
    3242:	443b      	add	r3, r7
    3244:	6858      	ldr	r0, [r3, #4]
    3246:	462a      	mov	r2, r5
    3248:	2102      	movs	r1, #2
    324a:	3007      	adds	r0, #7
    324c:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 3324 <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>
    3250:	47c8      	blx	r9
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, value);	
    3252:	68b3      	ldr	r3, [r6, #8]
    3254:	443b      	add	r3, r7
    3256:	6858      	ldr	r0, [r3, #4]
    3258:	4642      	mov	r2, r8
    325a:	2102      	movs	r1, #2
    325c:	3009      	adds	r0, #9
    325e:	47c8      	blx	r9
		uint8_t actuator = 2*value;
    3260:	ea4f 0248 	mov.w	r2, r8, lsl #1
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    3264:	68b3      	ldr	r3, [r6, #8]
    3266:	443b      	add	r3, r7
    3268:	6858      	ldr	r0, [r3, #4]
    326a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    326e:	2102      	movs	r1, #2
    3270:	3015      	adds	r0, #21
    3272:	47c8      	blx	r9
		mod->report_ui_array[adc_index_0].helper[0] = value;
    3274:	68b3      	ldr	r3, [r6, #8]
    3276:	441f      	add	r7, r3
    3278:	68fb      	ldr	r3, [r7, #12]
    327a:	f883 8000 	strb.w	r8, [r3]
		grid_report_ui_set_changed_flag(mod, adc_index_0);
    327e:	4629      	mov	r1, r5
    3280:	4630      	mov	r0, r6
    3282:	4b24      	ldr	r3, [pc, #144]	; (3314 <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    3284:	4798      	blx	r3
    3286:	e7c0      	b.n	320a <grid_module_po16_revb_hardware_transfer_complete_cb+0xfa>
		uint8_t value = grid_ain_get_average(adc_index_1, 7);
    3288:	2107      	movs	r1, #7
    328a:	4620      	mov	r0, r4
    328c:	4b1f      	ldr	r3, [pc, #124]	; (330c <grid_module_po16_revb_hardware_transfer_complete_cb+0x1fc>)
    328e:	4798      	blx	r3
    3290:	b2c7      	uxtb	r7, r0
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    3292:	0126      	lsls	r6, r4, #4
    3294:	4d1e      	ldr	r5, [pc, #120]	; (3310 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    3296:	68ab      	ldr	r3, [r5, #8]
    3298:	4433      	add	r3, r6
    329a:	6858      	ldr	r0, [r3, #4]
    329c:	4622      	mov	r2, r4
    329e:	2102      	movs	r1, #2
    32a0:	3007      	adds	r0, #7
    32a2:	f8df 8080 	ldr.w	r8, [pc, #128]	; 3324 <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>
    32a6:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, value);		
    32a8:	68ab      	ldr	r3, [r5, #8]
    32aa:	4433      	add	r3, r6
    32ac:	6858      	ldr	r0, [r3, #4]
    32ae:	463a      	mov	r2, r7
    32b0:	2102      	movs	r1, #2
    32b2:	3009      	adds	r0, #9
    32b4:	47c0      	blx	r8
		uint8_t actuator = 2*value;
    32b6:	007a      	lsls	r2, r7, #1
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    32b8:	68ab      	ldr	r3, [r5, #8]
    32ba:	4433      	add	r3, r6
    32bc:	6858      	ldr	r0, [r3, #4]
    32be:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    32c2:	2102      	movs	r1, #2
    32c4:	3015      	adds	r0, #21
    32c6:	47c0      	blx	r8
		mod->report_ui_array[adc_index_1].helper[0] = value;
    32c8:	68ab      	ldr	r3, [r5, #8]
    32ca:	441e      	add	r6, r3
    32cc:	68f3      	ldr	r3, [r6, #12]
    32ce:	701f      	strb	r7, [r3, #0]
		grid_report_ui_set_changed_flag(mod, adc_index_1);
    32d0:	4621      	mov	r1, r4
    32d2:	4628      	mov	r0, r5
    32d4:	4b0f      	ldr	r3, [pc, #60]	; (3314 <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    32d6:	4798      	blx	r3
    32d8:	e79c      	b.n	3214 <grid_module_po16_revb_hardware_transfer_complete_cb+0x104>
    32da:	bf00      	nop
    32dc:	f3af 8000 	nop.w
    32e0:	47ae147b 	.word	0x47ae147b
    32e4:	3ff07ae1 	.word	0x3ff07ae1
    32e8:	20000646 	.word	0x20000646
    32ec:	20000344 	.word	0x20000344
    32f0:	41008000 	.word	0x41008000
    32f4:	20001044 	.word	0x20001044
    32f8:	00004475 	.word	0x00004475
    32fc:	20001218 	.word	0x20001218
    3300:	000011e9 	.word	0x000011e9
    3304:	000012e5 	.word	0x000012e5
    3308:	000030f5 	.word	0x000030f5
    330c:	000012f5 	.word	0x000012f5
    3310:	20001cf8 	.word	0x20001cf8
    3314:	00003e7b 	.word	0x00003e7b
    3318:	0000b45d 	.word	0x0000b45d
    331c:	0000b529 	.word	0x0000b529
    3320:	0000b94d 	.word	0x0000b94d
    3324:	00003825 	.word	0x00003825

00003328 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    3328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    332a:	4f0b      	ldr	r7, [pc, #44]	; (3358 <grid_module_po16_revb_hardware_init+0x30>)
    332c:	4c0b      	ldr	r4, [pc, #44]	; (335c <grid_module_po16_revb_hardware_init+0x34>)
    332e:	463b      	mov	r3, r7
    3330:	2200      	movs	r2, #0
    3332:	4611      	mov	r1, r2
    3334:	4620      	mov	r0, r4
    3336:	4e0a      	ldr	r6, [pc, #40]	; (3360 <grid_module_po16_revb_hardware_init+0x38>)
    3338:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    333a:	4d0a      	ldr	r5, [pc, #40]	; (3364 <grid_module_po16_revb_hardware_init+0x3c>)
    333c:	463b      	mov	r3, r7
    333e:	2200      	movs	r2, #0
    3340:	4611      	mov	r1, r2
    3342:	4628      	mov	r0, r5
    3344:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    3346:	2100      	movs	r1, #0
    3348:	4620      	mov	r0, r4
    334a:	4c07      	ldr	r4, [pc, #28]	; (3368 <grid_module_po16_revb_hardware_init+0x40>)
    334c:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    334e:	2100      	movs	r1, #0
    3350:	4628      	mov	r0, r5
    3352:	47a0      	blx	r4
    3354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3356:	bf00      	nop
    3358:	00003111 	.word	0x00003111
    335c:	20001044 	.word	0x20001044
    3360:	000043f5 	.word	0x000043f5
    3364:	20001218 	.word	0x20001218
    3368:	000043b5 	.word	0x000043b5

0000336c <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(struct grid_ui_model* mod){
    336c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3370:	b096      	sub	sp, #88	; 0x58
    3372:	4680      	mov	r8, r0
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    3374:	2307      	movs	r3, #7
    3376:	220e      	movs	r2, #14
    3378:	2105      	movs	r1, #5
    337a:	2010      	movs	r0, #16
    337c:	4c21      	ldr	r4, [pc, #132]	; (3404 <grid_module_po16_revb_init+0x98>)
    337e:	47a0      	blx	r4
	grid_led_init(&grid_led_state, 16);
    3380:	2110      	movs	r1, #16
    3382:	4821      	ldr	r0, [pc, #132]	; (3408 <grid_module_po16_revb_init+0x9c>)
    3384:	4b21      	ldr	r3, [pc, #132]	; (340c <grid_module_po16_revb_init+0xa0>)
    3386:	4798      	blx	r3
	
	grid_ui_model_init(mod, 16);
    3388:	2110      	movs	r1, #16
    338a:	4640      	mov	r0, r8
    338c:	4b20      	ldr	r3, [pc, #128]	; (3410 <grid_module_po16_revb_init+0xa4>)
    338e:	4798      	blx	r3
    3390:	2500      	movs	r5, #0
	for(uint8_t i=0; i<16; i++){
		
		uint8_t payload_template[30];
		

		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    3392:	f8df a094 	ldr.w	sl, [pc, #148]	; 3428 <grid_module_po16_revb_init+0xbc>
    3396:	f8df 9094 	ldr.w	r9, [pc, #148]	; 342c <grid_module_po16_revb_init+0xc0>
		);
			
		

		
		uint8_t payload_length = strlen(payload_template);
    339a:	4f1e      	ldr	r7, [pc, #120]	; (3414 <grid_module_po16_revb_init+0xa8>)
		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    339c:	2303      	movs	r3, #3
    339e:	930b      	str	r3, [sp, #44]	; 0x2c
    33a0:	2400      	movs	r4, #0
    33a2:	940a      	str	r4, [sp, #40]	; 0x28
    33a4:	9509      	str	r5, [sp, #36]	; 0x24
    33a6:	2263      	movs	r2, #99	; 0x63
    33a8:	9208      	str	r2, [sp, #32]
    33aa:	9407      	str	r4, [sp, #28]
    33ac:	9306      	str	r3, [sp, #24]
    33ae:	2602      	movs	r6, #2
    33b0:	9605      	str	r6, [sp, #20]
    33b2:	9304      	str	r3, [sp, #16]
    33b4:	9403      	str	r4, [sp, #12]
    33b6:	9502      	str	r5, [sp, #8]
    33b8:	23b0      	movs	r3, #176	; 0xb0
    33ba:	9301      	str	r3, [sp, #4]
    33bc:	9400      	str	r4, [sp, #0]
    33be:	4623      	mov	r3, r4
    33c0:	4632      	mov	r2, r6
    33c2:	4651      	mov	r1, sl
    33c4:	a80e      	add	r0, sp, #56	; 0x38
    33c6:	47c8      	blx	r9
		uint8_t payload_length = strlen(payload_template);
    33c8:	a80e      	add	r0, sp, #56	; 0x38
    33ca:	47b8      	blx	r7

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    33cc:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    33d0:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
		
		grid_report_ui_init(mod, i, GRID_REPORT_TYPE_BROADCAST, payload_template, payload_length, helper_template, helper_length);
    33d4:	9602      	str	r6, [sp, #8]
    33d6:	ab0d      	add	r3, sp, #52	; 0x34
    33d8:	9301      	str	r3, [sp, #4]
    33da:	b2c0      	uxtb	r0, r0
    33dc:	9000      	str	r0, [sp, #0]
    33de:	ab0e      	add	r3, sp, #56	; 0x38
    33e0:	4632      	mov	r2, r6
    33e2:	b2e9      	uxtb	r1, r5
    33e4:	4640      	mov	r0, r8
    33e6:	4c0c      	ldr	r4, [pc, #48]	; (3418 <grid_module_po16_revb_init+0xac>)
    33e8:	47a0      	blx	r4
    33ea:	3501      	adds	r5, #1
	for(uint8_t i=0; i<16; i++){
    33ec:	2d10      	cmp	r5, #16
    33ee:	d1d5      	bne.n	339c <grid_module_po16_revb_init+0x30>
		
	}
	
	grid_report_sys_init(mod);
    33f0:	4640      	mov	r0, r8
    33f2:	4b0a      	ldr	r3, [pc, #40]	; (341c <grid_module_po16_revb_init+0xb0>)
    33f4:	4798      	blx	r3
		
	

	
	grid_module_po16_revb_hardware_init();
    33f6:	4b0a      	ldr	r3, [pc, #40]	; (3420 <grid_module_po16_revb_init+0xb4>)
    33f8:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    33fa:	4b0a      	ldr	r3, [pc, #40]	; (3424 <grid_module_po16_revb_init+0xb8>)
    33fc:	4798      	blx	r3
	
    33fe:	b016      	add	sp, #88	; 0x58
    3400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3404:	0000119d 	.word	0x0000119d
    3408:	20003614 	.word	0x20003614
    340c:	00002289 	.word	0x00002289
    3410:	00003bfd 	.word	0x00003bfd
    3414:	0000be31 	.word	0x0000be31
    3418:	00003cf5 	.word	0x00003cf5
    341c:	00003d19 	.word	0x00003d19
    3420:	00003329 	.word	0x00003329
    3424:	000030f5 	.word	0x000030f5
    3428:	0000cf5c 	.word	0x0000cf5c
    342c:	0000bde9 	.word	0x0000bde9

00003430 <tx_cb_USART_GRID>:
}

void tx_cb_USART_GRID(struct grid_port* const por){
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    3430:	8982      	ldrh	r2, [r0, #12]
    3432:	b142      	cbz	r2, 3446 <tx_cb_USART_GRID+0x16>
    3434:	f100 0327 	add.w	r3, r0, #39	; 0x27
    3438:	3227      	adds	r2, #39	; 0x27
    343a:	4402      	add	r2, r0
		por->tx_double_buffer[i] = 0;
    343c:	2100      	movs	r1, #0
    343e:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    3442:	4293      	cmp	r3, r2
    3444:	d1fb      	bne.n	343e <tx_cb_USART_GRID+0xe>
	}
	por->tx_double_buffer_status = 0;	
    3446:	2300      	movs	r3, #0
    3448:	8183      	strh	r3, [r0, #12]
    344a:	4770      	bx	lr

0000344c <tx_cb_USART_GRID_W>:
{
    344c:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    344e:	4802      	ldr	r0, [pc, #8]	; (3458 <tx_cb_USART_GRID_W+0xc>)
    3450:	4b02      	ldr	r3, [pc, #8]	; (345c <tx_cb_USART_GRID_W+0x10>)
    3452:	4798      	blx	r3
    3454:	bd08      	pop	{r3, pc}
    3456:	bf00      	nop
    3458:	200021b8 	.word	0x200021b8
    345c:	00003431 	.word	0x00003431

00003460 <tx_cb_USART_GRID_S>:
{
    3460:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    3462:	4802      	ldr	r0, [pc, #8]	; (346c <tx_cb_USART_GRID_S+0xc>)
    3464:	4b02      	ldr	r3, [pc, #8]	; (3470 <tx_cb_USART_GRID_S+0x10>)
    3466:	4798      	blx	r3
    3468:	bd08      	pop	{r3, pc}
    346a:	bf00      	nop
    346c:	200026dc 	.word	0x200026dc
    3470:	00003431 	.word	0x00003431

00003474 <tx_cb_USART_GRID_E>:
{
    3474:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    3476:	4802      	ldr	r0, [pc, #8]	; (3480 <tx_cb_USART_GRID_E+0xc>)
    3478:	4b02      	ldr	r3, [pc, #8]	; (3484 <tx_cb_USART_GRID_E+0x10>)
    347a:	4798      	blx	r3
    347c:	bd08      	pop	{r3, pc}
    347e:	bf00      	nop
    3480:	20003100 	.word	0x20003100
    3484:	00003431 	.word	0x00003431

00003488 <tx_cb_USART_GRID_N>:
{
    3488:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    348a:	4802      	ldr	r0, [pc, #8]	; (3494 <tx_cb_USART_GRID_N+0xc>)
    348c:	4b02      	ldr	r3, [pc, #8]	; (3498 <tx_cb_USART_GRID_N+0x10>)
    348e:	4798      	blx	r3
    3490:	bd08      	pop	{r3, pc}
    3492:	bf00      	nop
    3494:	20001298 	.word	0x20001298
    3498:	00003431 	.word	0x00003431

0000349c <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    349c:	b508      	push	{r3, lr}
    349e:	7a83      	ldrb	r3, [r0, #10]
    34a0:	011b      	lsls	r3, r3, #4
    34a2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    34a6:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    34aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    34ac:	f022 0202 	bic.w	r2, r2, #2
    34b0:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    34b2:	2100      	movs	r1, #0
    34b4:	7a80      	ldrb	r0, [r0, #10]
    34b6:	4b01      	ldr	r3, [pc, #4]	; (34bc <grid_sys_port_reset_dma+0x20>)
    34b8:	4798      	blx	r3
    34ba:	bd08      	pop	{r3, pc}
    34bc:	00006171 	.word	0x00006171

000034c0 <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    34c0:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    34c2:	4802      	ldr	r0, [pc, #8]	; (34cc <dma_transfer_complete_w_cb+0xc>)
    34c4:	4b02      	ldr	r3, [pc, #8]	; (34d0 <dma_transfer_complete_w_cb+0x10>)
    34c6:	4798      	blx	r3
    34c8:	bd08      	pop	{r3, pc}
    34ca:	bf00      	nop
    34cc:	200021b8 	.word	0x200021b8
    34d0:	0000349d 	.word	0x0000349d

000034d4 <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    34d4:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    34d6:	4802      	ldr	r0, [pc, #8]	; (34e0 <dma_transfer_complete_s_cb+0xc>)
    34d8:	4b02      	ldr	r3, [pc, #8]	; (34e4 <dma_transfer_complete_s_cb+0x10>)
    34da:	4798      	blx	r3
    34dc:	bd08      	pop	{r3, pc}
    34de:	bf00      	nop
    34e0:	200026dc 	.word	0x200026dc
    34e4:	0000349d 	.word	0x0000349d

000034e8 <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    34e8:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    34ea:	4802      	ldr	r0, [pc, #8]	; (34f4 <dma_transfer_complete_e_cb+0xc>)
    34ec:	4b02      	ldr	r3, [pc, #8]	; (34f8 <dma_transfer_complete_e_cb+0x10>)
    34ee:	4798      	blx	r3
    34f0:	bd08      	pop	{r3, pc}
    34f2:	bf00      	nop
    34f4:	20003100 	.word	0x20003100
    34f8:	0000349d 	.word	0x0000349d

000034fc <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    34fc:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    34fe:	4802      	ldr	r0, [pc, #8]	; (3508 <dma_transfer_complete_n_cb+0xc>)
    3500:	4b02      	ldr	r3, [pc, #8]	; (350c <dma_transfer_complete_n_cb+0x10>)
    3502:	4798      	blx	r3
    3504:	bd08      	pop	{r3, pc}
    3506:	bf00      	nop
    3508:	20001298 	.word	0x20001298
    350c:	0000349d 	.word	0x0000349d

00003510 <grid_sys_uart_init>:

}

void grid_sys_uart_init(){
    3510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3514:	4b2f      	ldr	r3, [pc, #188]	; (35d4 <grid_sys_uart_init+0xc4>)
    3516:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    351a:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    351e:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    3522:	f042 0204 	orr.w	r2, r2, #4
    3526:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    352a:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    352e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    3532:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    3536:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    353a:	f042 0204 	orr.w	r2, r2, #4
    353e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3542:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3546:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    354a:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    354e:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    3552:	f042 0204 	orr.w	r2, r2, #4
    3556:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    355a:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    355e:	f44f 7100 	mov.w	r1, #512	; 0x200
    3562:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    3566:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    356a:	f042 0204 	orr.w	r2, r2, #4
    356e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3572:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	


	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    3576:	f8df 8098 	ldr.w	r8, [pc, #152]	; 3610 <grid_sys_uart_init+0x100>
    357a:	4a17      	ldr	r2, [pc, #92]	; (35d8 <grid_sys_uart_init+0xc8>)
    357c:	2101      	movs	r1, #1
    357e:	4640      	mov	r0, r8
    3580:	4c16      	ldr	r4, [pc, #88]	; (35dc <grid_sys_uart_init+0xcc>)
    3582:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    3584:	4f16      	ldr	r7, [pc, #88]	; (35e0 <grid_sys_uart_init+0xd0>)
    3586:	4a17      	ldr	r2, [pc, #92]	; (35e4 <grid_sys_uart_init+0xd4>)
    3588:	2101      	movs	r1, #1
    358a:	4638      	mov	r0, r7
    358c:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    358e:	4e16      	ldr	r6, [pc, #88]	; (35e8 <grid_sys_uart_init+0xd8>)
    3590:	4a16      	ldr	r2, [pc, #88]	; (35ec <grid_sys_uart_init+0xdc>)
    3592:	2101      	movs	r1, #1
    3594:	4630      	mov	r0, r6
    3596:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    3598:	4d15      	ldr	r5, [pc, #84]	; (35f0 <grid_sys_uart_init+0xe0>)
    359a:	4a16      	ldr	r2, [pc, #88]	; (35f4 <grid_sys_uart_init+0xe4>)
    359c:	2101      	movs	r1, #1
    359e:	4628      	mov	r0, r5
    35a0:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_NORTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_N);
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);
	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    35a2:	4915      	ldr	r1, [pc, #84]	; (35f8 <grid_sys_uart_init+0xe8>)
    35a4:	4640      	mov	r0, r8
    35a6:	4c15      	ldr	r4, [pc, #84]	; (35fc <grid_sys_uart_init+0xec>)
    35a8:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    35aa:	4915      	ldr	r1, [pc, #84]	; (3600 <grid_sys_uart_init+0xf0>)
    35ac:	4638      	mov	r0, r7
    35ae:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    35b0:	4914      	ldr	r1, [pc, #80]	; (3604 <grid_sys_uart_init+0xf4>)
    35b2:	4630      	mov	r0, r6
    35b4:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    35b6:	4914      	ldr	r1, [pc, #80]	; (3608 <grid_sys_uart_init+0xf8>)
    35b8:	4628      	mov	r0, r5
    35ba:	47a0      	blx	r4
	
	usart_async_enable(&USART_NORTH);
    35bc:	4640      	mov	r0, r8
    35be:	4c13      	ldr	r4, [pc, #76]	; (360c <grid_sys_uart_init+0xfc>)
    35c0:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    35c2:	4638      	mov	r0, r7
    35c4:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    35c6:	4630      	mov	r0, r6
    35c8:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    35ca:	4628      	mov	r0, r5
    35cc:	47a0      	blx	r4
    35ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    35d2:	bf00      	nop
    35d4:	41008000 	.word	0x41008000
    35d8:	00003489 	.word	0x00003489
    35dc:	000051ad 	.word	0x000051ad
    35e0:	20001070 	.word	0x20001070
    35e4:	00003475 	.word	0x00003475
    35e8:	200011c8 	.word	0x200011c8
    35ec:	00003461 	.word	0x00003461
    35f0:	20001178 	.word	0x20001178
    35f4:	0000344d 	.word	0x0000344d
    35f8:	20001d04 	.word	0x20001d04
    35fc:	00005185 	.word	0x00005185
    3600:	200026c8 	.word	0x200026c8
    3604:	20002bec 	.word	0x20002bec
    3608:	2000363c 	.word	0x2000363c
    360c:	00005159 	.word	0x00005159
    3610:	200010c4 	.word	0x200010c4

00003614 <grid_sys_dma_rx_init_one>:



}

void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    3614:	b5f0      	push	{r4, r5, r6, r7, lr}
    3616:	b083      	sub	sp, #12
    3618:	4605      	mov	r5, r0
    361a:	460f      	mov	r7, r1
    361c:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    361e:	7a84      	ldrb	r4, [r0, #10]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    3620:	6843      	ldr	r3, [r0, #4]
    3622:	6a19      	ldr	r1, [r3, #32]
    3624:	3128      	adds	r1, #40	; 0x28
    3626:	4620      	mov	r0, r4
    3628:	4b0d      	ldr	r3, [pc, #52]	; (3660 <grid_sys_dma_rx_init_one+0x4c>)
    362a:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    362c:	f505 7120 	add.w	r1, r5, #640	; 0x280
    3630:	4620      	mov	r0, r4
    3632:	4b0c      	ldr	r3, [pc, #48]	; (3664 <grid_sys_dma_rx_init_one+0x50>)
    3634:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    3636:	4639      	mov	r1, r7
    3638:	4620      	mov	r0, r4
    363a:	4b0b      	ldr	r3, [pc, #44]	; (3668 <grid_sys_dma_rx_init_one+0x54>)
    363c:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    363e:	4621      	mov	r1, r4
    3640:	a801      	add	r0, sp, #4
    3642:	4b0a      	ldr	r3, [pc, #40]	; (366c <grid_sys_dma_rx_init_one+0x58>)
    3644:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    3646:	9b01      	ldr	r3, [sp, #4]
    3648:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    364a:	2201      	movs	r2, #1
    364c:	2100      	movs	r1, #0
    364e:	4620      	mov	r0, r4
    3650:	4b07      	ldr	r3, [pc, #28]	; (3670 <grid_sys_dma_rx_init_one+0x5c>)
    3652:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    3654:	2100      	movs	r1, #0
    3656:	4620      	mov	r0, r4
    3658:	4b06      	ldr	r3, [pc, #24]	; (3674 <grid_sys_dma_rx_init_one+0x60>)
    365a:	4798      	blx	r3
	

}
    365c:	b003      	add	sp, #12
    365e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3660:	000060ed 	.word	0x000060ed
    3664:	000060dd 	.word	0x000060dd
    3668:	00006119 	.word	0x00006119
    366c:	000061b1 	.word	0x000061b1
    3670:	00006089 	.word	0x00006089
    3674:	00006171 	.word	0x00006171

00003678 <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    3678:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    367a:	4a10      	ldr	r2, [pc, #64]	; (36bc <grid_sys_dma_rx_init+0x44>)
    367c:	f44f 7116 	mov.w	r1, #600	; 0x258
    3680:	480f      	ldr	r0, [pc, #60]	; (36c0 <grid_sys_dma_rx_init+0x48>)
    3682:	4c10      	ldr	r4, [pc, #64]	; (36c4 <grid_sys_dma_rx_init+0x4c>)
    3684:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    3686:	4a10      	ldr	r2, [pc, #64]	; (36c8 <grid_sys_dma_rx_init+0x50>)
    3688:	f44f 7116 	mov.w	r1, #600	; 0x258
    368c:	480f      	ldr	r0, [pc, #60]	; (36cc <grid_sys_dma_rx_init+0x54>)
    368e:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    3690:	4a0f      	ldr	r2, [pc, #60]	; (36d0 <grid_sys_dma_rx_init+0x58>)
    3692:	f44f 7116 	mov.w	r1, #600	; 0x258
    3696:	480f      	ldr	r0, [pc, #60]	; (36d4 <grid_sys_dma_rx_init+0x5c>)
    3698:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    369a:	4a0f      	ldr	r2, [pc, #60]	; (36d8 <grid_sys_dma_rx_init+0x60>)
    369c:	f44f 7116 	mov.w	r1, #600	; 0x258
    36a0:	480e      	ldr	r0, [pc, #56]	; (36dc <grid_sys_dma_rx_init+0x64>)
    36a2:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    36a4:	4b0e      	ldr	r3, [pc, #56]	; (36e0 <grid_sys_dma_rx_init+0x68>)
    36a6:	2200      	movs	r2, #0
    36a8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    36ac:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    36b0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    36b4:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    36b8:	bd10      	pop	{r4, pc}
    36ba:	bf00      	nop
    36bc:	000034fd 	.word	0x000034fd
    36c0:	20001298 	.word	0x20001298
    36c4:	00003615 	.word	0x00003615
    36c8:	000034e9 	.word	0x000034e9
    36cc:	20003100 	.word	0x20003100
    36d0:	000034d5 	.word	0x000034d5
    36d4:	200026dc 	.word	0x200026dc
    36d8:	000034c1 	.word	0x000034c1
    36dc:	200021b8 	.word	0x200021b8
    36e0:	e000e100 	.word	0xe000e100

000036e4 <grid_sys_init>:
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}

void grid_sys_init(struct grid_sys_model* mod){
    36e4:	b510      	push	{r4, lr}
	
	mod->bank_select = 0;
    36e6:	2200      	movs	r2, #0
    36e8:	7242      	strb	r2, [r0, #9]
	
	mod->bank_color_r[0] = 200;
    36ea:	23c8      	movs	r3, #200	; 0xc8
    36ec:	7283      	strb	r3, [r0, #10]
	mod->bank_color_g[0] = 100;
    36ee:	2164      	movs	r1, #100	; 0x64
    36f0:	7381      	strb	r1, [r0, #14]
	mod->bank_color_b[0] = 0;
    36f2:	7482      	strb	r2, [r0, #18]
	
	mod->bank_color_r[1] = 0;
    36f4:	72c2      	strb	r2, [r0, #11]
	mod->bank_color_g[1] = 100;
    36f6:	73c1      	strb	r1, [r0, #15]
	mod->bank_color_b[1] = 200;
    36f8:	74c3      	strb	r3, [r0, #19]
	
	mod->bank_color_r[2] = 50;
    36fa:	2432      	movs	r4, #50	; 0x32
    36fc:	7304      	strb	r4, [r0, #12]
	mod->bank_color_g[2] = 200;
    36fe:	7403      	strb	r3, [r0, #16]
	mod->bank_color_b[2] = 50;
    3700:	7504      	strb	r4, [r0, #20]
	
	mod->bank_color_r[3] = 100;
    3702:	7341      	strb	r1, [r0, #13]
	mod->bank_color_g[3] = 0;
    3704:	7442      	strb	r2, [r0, #17]
	mod->bank_color_b[3] = 200;
    3706:	7543      	strb	r3, [r0, #21]
	
	
	grid_port_init_all();
    3708:	4b03      	ldr	r3, [pc, #12]	; (3718 <grid_sys_init+0x34>)
    370a:	4798      	blx	r3
	
	grid_sys_uart_init();
    370c:	4b03      	ldr	r3, [pc, #12]	; (371c <grid_sys_init+0x38>)
    370e:	4798      	blx	r3
	grid_sys_dma_rx_init();
    3710:	4b03      	ldr	r3, [pc, #12]	; (3720 <grid_sys_init+0x3c>)
    3712:	4798      	blx	r3
    3714:	bd10      	pop	{r4, pc}
    3716:	bf00      	nop
    3718:	000015e9 	.word	0x000015e9
    371c:	00003511 	.word	0x00003511
    3720:	00003679 	.word	0x00003679

00003724 <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    3724:	6980      	ldr	r0, [r0, #24]
    3726:	4770      	bx	lr

00003728 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t told){
	
	if (mod->realtime>told){
    3728:	6980      	ldr	r0, [r0, #24]
    372a:	4288      	cmp	r0, r1
		return mod->realtime-told;
    372c:	bf8e      	itee	hi
    372e:	1a40      	subhi	r0, r0, r1
	}
	else{
		return (1<<32)-1 - told + mod->realtime;
    3730:	43c9      	mvnls	r1, r1
    3732:	1840      	addls	r0, r0, r1
	}
	

}
    3734:	4770      	bx	lr

00003736 <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	mod->realtime++;
    3736:	6983      	ldr	r3, [r0, #24]
    3738:	3301      	adds	r3, #1
    373a:	6183      	str	r3, [r0, #24]
    373c:	4770      	bx	lr

0000373e <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    373e:	7a00      	ldrb	r0, [r0, #8]
    3740:	4770      	bx	lr

00003742 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    3742:	2300      	movs	r3, #0
    3744:	7203      	strb	r3, [r0, #8]
    3746:	4770      	bx	lr

00003748 <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    3748:	7983      	ldrb	r3, [r0, #6]
    374a:	b123      	cbz	r3, 3756 <grid_sys_alert_get_color_intensity+0xe>
		
		return (125-abs(mod->alert_state/2-125))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    374c:	2b01      	cmp	r3, #1
    374e:	d00f      	beq.n	3770 <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    3750:	2b02      	cmp	r3, #2
    3752:	d015      	beq.n	3780 <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    3754:	4770      	bx	lr
		return (125-abs(mod->alert_state/2-125))/2;
    3756:	8880      	ldrh	r0, [r0, #4]
    3758:	0840      	lsrs	r0, r0, #1
    375a:	387d      	subs	r0, #125	; 0x7d
    375c:	2800      	cmp	r0, #0
    375e:	bfb8      	it	lt
    3760:	4240      	neglt	r0, r0
    3762:	f1c0 007d 	rsb	r0, r0, #125	; 0x7d
    3766:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    376a:	f3c0 0047 	ubfx	r0, r0, #1, #8
    376e:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    3770:	8880      	ldrh	r0, [r0, #4]
    3772:	4b06      	ldr	r3, [pc, #24]	; (378c <grid_sys_alert_get_color_intensity+0x44>)
    3774:	fba3 3000 	umull	r3, r0, r3, r0
    3778:	f340 1000 	sbfx	r0, r0, #4, #1
    377c:	b2c0      	uxtb	r0, r0
    377e:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    3780:	8880      	ldrh	r0, [r0, #4]
    3782:	2864      	cmp	r0, #100	; 0x64
    3784:	bf8c      	ite	hi
    3786:	20ff      	movhi	r0, #255	; 0xff
    3788:	2000      	movls	r0, #0
    378a:	4770      	bx	lr
    378c:	10624dd3 	.word	0x10624dd3

00003790 <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    3790:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    3792:	2401      	movs	r4, #1
    3794:	7204      	strb	r4, [r0, #8]
	mod->alert_color_red = red;
    3796:	7041      	strb	r1, [r0, #1]
	mod->alert_color_green = green;
    3798:	7082      	strb	r2, [r0, #2]
	mod->alert_color_blue = blue;
    379a:	70c3      	strb	r3, [r0, #3]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    379c:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    37a0:	8083      	strh	r3, [r0, #4]
	mod->alert_style = style;
    37a2:	f89d 3004 	ldrb.w	r3, [sp, #4]
    37a6:	7183      	strb	r3, [r0, #6]
	
}
    37a8:	f85d 4b04 	ldr.w	r4, [sp], #4
    37ac:	4770      	bx	lr

000037ae <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    37ae:	7840      	ldrb	r0, [r0, #1]
    37b0:	4770      	bx	lr

000037b2 <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    37b2:	7880      	ldrb	r0, [r0, #2]
    37b4:	4770      	bx	lr

000037b6 <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    37b6:	78c0      	ldrb	r0, [r0, #3]
    37b8:	4770      	bx	lr

000037ba <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    37ba:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    37bc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    37c0:	b2d8      	uxtb	r0, r3
    37c2:	2809      	cmp	r0, #9
    37c4:	d90d      	bls.n	37e2 <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    37c6:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    37ca:	b2db      	uxtb	r3, r3
    37cc:	2b05      	cmp	r3, #5
    37ce:	d903      	bls.n	37d8 <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    37d0:	b131      	cbz	r1, 37e0 <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    37d2:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    37d4:	2000      	movs	r0, #0
    37d6:	4770      	bx	lr
		result = ascii - 97 + 10;
    37d8:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    37dc:	b2c0      	uxtb	r0, r0
    37de:	4770      	bx	lr
	uint8_t result = 0;
    37e0:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    37e2:	4770      	bx	lr

000037e4 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    37e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    37e8:	b1c1      	cbz	r1, 381c <grid_sys_read_hex_string_value+0x38>
    37ea:	4690      	mov	r8, r2
    37ec:	1e45      	subs	r5, r0, #1
    37ee:	1e4b      	subs	r3, r1, #1
    37f0:	009c      	lsls	r4, r3, #2
    37f2:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    37f6:	3f02      	subs	r7, #2
    37f8:	b2db      	uxtb	r3, r3
    37fa:	1aff      	subs	r7, r7, r3
    37fc:	00bf      	lsls	r7, r7, #2
    37fe:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    3800:	f8df 901c 	ldr.w	r9, [pc, #28]	; 3820 <grid_sys_read_hex_string_value+0x3c>
    3804:	4641      	mov	r1, r8
    3806:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    380a:	47c8      	blx	r9
    380c:	40a0      	lsls	r0, r4
    380e:	4406      	add	r6, r0
    3810:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    3812:	42bc      	cmp	r4, r7
    3814:	d1f6      	bne.n	3804 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    3816:	4630      	mov	r0, r6
    3818:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    381c:	2600      	movs	r6, #0
	return result;
    381e:	e7fa      	b.n	3816 <grid_sys_read_hex_string_value+0x32>
    3820:	000037bb 	.word	0x000037bb

00003824 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    3824:	b530      	push	{r4, r5, lr}
    3826:	b085      	sub	sp, #20
    3828:	4605      	mov	r5, r0
    382a:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    382c:	4909      	ldr	r1, [pc, #36]	; (3854 <grid_sys_write_hex_string_value+0x30>)
    382e:	a801      	add	r0, sp, #4
    3830:	4b09      	ldr	r3, [pc, #36]	; (3858 <grid_sys_write_hex_string_value+0x34>)
    3832:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    3834:	b164      	cbz	r4, 3850 <grid_sys_write_hex_string_value+0x2c>
    3836:	ab04      	add	r3, sp, #16
    3838:	1b1a      	subs	r2, r3, r4
    383a:	3a05      	subs	r2, #5
    383c:	1e6b      	subs	r3, r5, #1
    383e:	1e60      	subs	r0, r4, #1
    3840:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    3844:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    3848:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    384c:	4283      	cmp	r3, r0
    384e:	d1f9      	bne.n	3844 <grid_sys_write_hex_string_value+0x20>
	}

}
    3850:	b005      	add	sp, #20
    3852:	bd30      	pop	{r4, r5, pc}
    3854:	0000cf90 	.word	0x0000cf90
    3858:	0000bde9 	.word	0x0000bde9

0000385c <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    385c:	4b34      	ldr	r3, [pc, #208]	; (3930 <grid_sys_get_hwcfg+0xd4>)
    385e:	681b      	ldr	r3, [r3, #0]
    3860:	f1b3 3fff 	cmp.w	r3, #4294967295
    3864:	d002      	beq.n	386c <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    3866:	4b32      	ldr	r3, [pc, #200]	; (3930 <grid_sys_get_hwcfg+0xd4>)
    3868:	6818      	ldr	r0, [r3, #0]
    386a:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    386c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3870:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    3872:	4b30      	ldr	r3, [pc, #192]	; (3934 <grid_sys_get_hwcfg+0xd8>)
    3874:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    3878:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    387c:	492e      	ldr	r1, [pc, #184]	; (3938 <grid_sys_get_hwcfg+0xdc>)
    387e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    3882:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    3886:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    388a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    388e:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    3892:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    3896:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    389a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    389e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    38a2:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    38a6:	4925      	ldr	r1, [pc, #148]	; (393c <grid_sys_get_hwcfg+0xe0>)
    38a8:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    38ac:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    38b0:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    38b4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    38b8:	2001      	movs	r0, #1
    38ba:	4b21      	ldr	r3, [pc, #132]	; (3940 <grid_sys_get_hwcfg+0xe4>)
    38bc:	4798      	blx	r3
    38be:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    38c0:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    38c2:	4d1c      	ldr	r5, [pc, #112]	; (3934 <grid_sys_get_hwcfg+0xd8>)
    38c4:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    38c8:	4f1d      	ldr	r7, [pc, #116]	; (3940 <grid_sys_get_hwcfg+0xe4>)
    38ca:	e00c      	b.n	38e6 <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    38cc:	2e07      	cmp	r6, #7
    38ce:	d027      	beq.n	3920 <grid_sys_get_hwcfg+0xc4>
    38d0:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    38d4:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    38d8:	2001      	movs	r0, #1
    38da:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    38dc:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    38e0:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    38e2:	2e08      	cmp	r6, #8
    38e4:	d01c      	beq.n	3920 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    38e6:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    38ea:	2001      	movs	r0, #1
    38ec:	47b8      	blx	r7
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    38ee:	a801      	add	r0, sp, #4
    38f0:	4b14      	ldr	r3, [pc, #80]	; (3944 <grid_sys_get_hwcfg+0xe8>)
    38f2:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    38f4:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    38f8:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    38fc:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3900:	405c      	eors	r4, r3
    3902:	4014      	ands	r4, r2
    3904:	405c      	eors	r4, r3

	CRITICAL_SECTION_LEAVE();
    3906:	a801      	add	r0, sp, #4
    3908:	4b0f      	ldr	r3, [pc, #60]	; (3948 <grid_sys_get_hwcfg+0xec>)
    390a:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    390c:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    3910:	d0dc      	beq.n	38cc <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    3912:	2301      	movs	r3, #1
    3914:	40b3      	lsls	r3, r6
    3916:	ea43 0808 	orr.w	r8, r3, r8
    391a:	fa5f f888 	uxtb.w	r8, r8
    391e:	e7d5      	b.n	38cc <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    3920:	4b03      	ldr	r3, [pc, #12]	; (3930 <grid_sys_get_hwcfg+0xd4>)
    3922:	f8c3 8000 	str.w	r8, [r3]
}
    3926:	4b02      	ldr	r3, [pc, #8]	; (3930 <grid_sys_get_hwcfg+0xd4>)
    3928:	6818      	ldr	r0, [r3, #0]
    392a:	b003      	add	sp, #12
    392c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3930:	20000354 	.word	0x20000354
    3934:	41008000 	.word	0x41008000
    3938:	40002000 	.word	0x40002000
    393c:	40028000 	.word	0x40028000
    3940:	000045fd 	.word	0x000045fd
    3944:	0000457d 	.word	0x0000457d
    3948:	0000458b 	.word	0x0000458b

0000394c <grid_sys_bank_select>:
void grid_sys_bank_select(struct grid_sys_model* mod, uint8_t banknumber){
    394c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3950:	b085      	sub	sp, #20
    3952:	4681      	mov	r9, r0
    3954:	460c      	mov	r4, r1
	uint32_t hwtype = grid_sys_get_hwcfg();
    3956:	4b53      	ldr	r3, [pc, #332]	; (3aa4 <grid_sys_bank_select+0x158>)
    3958:	4798      	blx	r3
    395a:	4682      	mov	sl, r0
	if (banknumber == 255){
    395c:	2cff      	cmp	r4, #255	; 0xff
    395e:	d008      	beq.n	3972 <grid_sys_bank_select+0x26>
		mod->bank_select = banknumber%4;
    3960:	f004 0403 	and.w	r4, r4, #3
    3964:	f889 4009 	strb.w	r4, [r9, #9]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3968:	2500      	movs	r5, #0
				grid_led_set_min(&grid_led_state, i, 0, r/32, g/32, b/32);
    396a:	f8df b14c 	ldr.w	fp, [pc, #332]	; 3ab8 <grid_sys_bank_select+0x16c>
    396e:	9503      	str	r5, [sp, #12]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3970:	e064      	b.n	3a3c <grid_sys_bank_select+0xf0>
		mod->bank_select = 255;
    3972:	23ff      	movs	r3, #255	; 0xff
    3974:	f889 3009 	strb.w	r3, [r9, #9]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3978:	2500      	movs	r5, #0
    397a:	f8df b138 	ldr.w	fp, [pc, #312]	; 3ab4 <grid_sys_bank_select+0x168>
				grid_led_set_min(&grid_led_state, i, 0, r/20, g/20, b/20);
    397e:	f8df 8138 	ldr.w	r8, [pc, #312]	; 3ab8 <grid_sys_bank_select+0x16c>
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3982:	e01c      	b.n	39be <grid_sys_bank_select+0x72>
				grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    3984:	f04f 09ff 	mov.w	r9, #255	; 0xff
    3988:	f8cd 9004 	str.w	r9, [sp, #4]
    398c:	2600      	movs	r6, #0
    398e:	9600      	str	r6, [sp, #0]
    3990:	4633      	mov	r3, r6
    3992:	4632      	mov	r2, r6
    3994:	4621      	mov	r1, r4
    3996:	4658      	mov	r0, fp
    3998:	47c0      	blx	r8
				grid_led_set_mid(&grid_led_state, i, 0, 0, 5, 0);
    399a:	9601      	str	r6, [sp, #4]
    399c:	2305      	movs	r3, #5
    399e:	9300      	str	r3, [sp, #0]
    39a0:	4633      	mov	r3, r6
    39a2:	4632      	mov	r2, r6
    39a4:	4621      	mov	r1, r4
    39a6:	4658      	mov	r0, fp
    39a8:	4f3f      	ldr	r7, [pc, #252]	; (3aa8 <grid_sys_bank_select+0x15c>)
    39aa:	47b8      	blx	r7
				grid_led_set_max(&grid_led_state, i, 0, 255, 0, 0);
    39ac:	9601      	str	r6, [sp, #4]
    39ae:	9600      	str	r6, [sp, #0]
    39b0:	464b      	mov	r3, r9
    39b2:	4632      	mov	r2, r6
    39b4:	4621      	mov	r1, r4
    39b6:	4658      	mov	r0, fp
    39b8:	4c3c      	ldr	r4, [pc, #240]	; (3aac <grid_sys_bank_select+0x160>)
    39ba:	47a0      	blx	r4
    39bc:	3501      	adds	r5, #1
    39be:	b2ec      	uxtb	r4, r5
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    39c0:	4658      	mov	r0, fp
    39c2:	4b3b      	ldr	r3, [pc, #236]	; (3ab0 <grid_sys_bank_select+0x164>)
    39c4:	4798      	blx	r3
    39c6:	42a0      	cmp	r0, r4
    39c8:	d968      	bls.n	3a9c <grid_sys_bank_select+0x150>
			if (hwtype == GRID_MODULE_EN16_RevA){
    39ca:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    39ce:	d0d9      	beq.n	3984 <grid_sys_bank_select+0x38>
				grid_led_set_min(&grid_led_state, i, 0, r/20, g/20, b/20);
    39d0:	2306      	movs	r3, #6
    39d2:	9301      	str	r3, [sp, #4]
    39d4:	9300      	str	r3, [sp, #0]
    39d6:	2200      	movs	r2, #0
    39d8:	4621      	mov	r1, r4
    39da:	4658      	mov	r0, fp
    39dc:	47c0      	blx	r8
				grid_led_set_mid(&grid_led_state, i, 0, r/2, g/2, b/2);
    39de:	233f      	movs	r3, #63	; 0x3f
    39e0:	9301      	str	r3, [sp, #4]
    39e2:	9300      	str	r3, [sp, #0]
    39e4:	2200      	movs	r2, #0
    39e6:	4621      	mov	r1, r4
    39e8:	4658      	mov	r0, fp
    39ea:	4e2f      	ldr	r6, [pc, #188]	; (3aa8 <grid_sys_bank_select+0x15c>)
    39ec:	47b0      	blx	r6
				grid_led_set_max(&grid_led_state, i, 0, r, g, b);
    39ee:	237f      	movs	r3, #127	; 0x7f
    39f0:	9301      	str	r3, [sp, #4]
    39f2:	9300      	str	r3, [sp, #0]
    39f4:	2200      	movs	r2, #0
    39f6:	4621      	mov	r1, r4
    39f8:	4658      	mov	r0, fp
    39fa:	4c2c      	ldr	r4, [pc, #176]	; (3aac <grid_sys_bank_select+0x160>)
    39fc:	47a0      	blx	r4
    39fe:	e7dd      	b.n	39bc <grid_sys_bank_select+0x70>
				grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    3a00:	27ff      	movs	r7, #255	; 0xff
    3a02:	9701      	str	r7, [sp, #4]
    3a04:	2600      	movs	r6, #0
    3a06:	9600      	str	r6, [sp, #0]
    3a08:	4633      	mov	r3, r6
    3a0a:	4632      	mov	r2, r6
    3a0c:	4621      	mov	r1, r4
    3a0e:	4829      	ldr	r0, [pc, #164]	; (3ab4 <grid_sys_bank_select+0x168>)
    3a10:	47d8      	blx	fp
				grid_led_set_mid(&grid_led_state, i, 0, 0, 5, 0);
    3a12:	9601      	str	r6, [sp, #4]
    3a14:	2305      	movs	r3, #5
    3a16:	9300      	str	r3, [sp, #0]
    3a18:	4633      	mov	r3, r6
    3a1a:	4632      	mov	r2, r6
    3a1c:	4621      	mov	r1, r4
    3a1e:	4825      	ldr	r0, [pc, #148]	; (3ab4 <grid_sys_bank_select+0x168>)
    3a20:	f8df 8084 	ldr.w	r8, [pc, #132]	; 3aa8 <grid_sys_bank_select+0x15c>
    3a24:	47c0      	blx	r8
				grid_led_set_max(&grid_led_state, i, 0, 255, 0, 0);
    3a26:	9601      	str	r6, [sp, #4]
    3a28:	9600      	str	r6, [sp, #0]
    3a2a:	463b      	mov	r3, r7
    3a2c:	4632      	mov	r2, r6
    3a2e:	4621      	mov	r1, r4
    3a30:	4820      	ldr	r0, [pc, #128]	; (3ab4 <grid_sys_bank_select+0x168>)
    3a32:	4c1e      	ldr	r4, [pc, #120]	; (3aac <grid_sys_bank_select+0x160>)
    3a34:	47a0      	blx	r4
    3a36:	9b03      	ldr	r3, [sp, #12]
    3a38:	3301      	adds	r3, #1
    3a3a:	9303      	str	r3, [sp, #12]
    3a3c:	f89d 400c 	ldrb.w	r4, [sp, #12]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3a40:	481c      	ldr	r0, [pc, #112]	; (3ab4 <grid_sys_bank_select+0x168>)
    3a42:	4b1b      	ldr	r3, [pc, #108]	; (3ab0 <grid_sys_bank_select+0x164>)
    3a44:	4798      	blx	r3
    3a46:	4284      	cmp	r4, r0
    3a48:	d228      	bcs.n	3a9c <grid_sys_bank_select+0x150>
			if (hwtype == GRID_MODULE_EN16_RevA){
    3a4a:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    3a4e:	d0d7      	beq.n	3a00 <grid_sys_bank_select+0xb4>
				uint8_t r = mod->bank_color_r[mod->bank_select];
    3a50:	f899 3009 	ldrb.w	r3, [r9, #9]
    3a54:	444b      	add	r3, r9
    3a56:	7a9e      	ldrb	r6, [r3, #10]
				uint8_t g = mod->bank_color_g[mod->bank_select];
    3a58:	7b9f      	ldrb	r7, [r3, #14]
				uint8_t b = mod->bank_color_b[mod->bank_select];
    3a5a:	f893 8012 	ldrb.w	r8, [r3, #18]
				grid_led_set_min(&grid_led_state, i, 0, r/32, g/32, b/32);
    3a5e:	ea4f 1358 	mov.w	r3, r8, lsr #5
    3a62:	9301      	str	r3, [sp, #4]
    3a64:	097b      	lsrs	r3, r7, #5
    3a66:	9300      	str	r3, [sp, #0]
    3a68:	0973      	lsrs	r3, r6, #5
    3a6a:	2200      	movs	r2, #0
    3a6c:	4621      	mov	r1, r4
    3a6e:	4811      	ldr	r0, [pc, #68]	; (3ab4 <grid_sys_bank_select+0x168>)
    3a70:	47d8      	blx	fp
				grid_led_set_mid(&grid_led_state, i, 0, r/2, g/2, b/2);
    3a72:	ea4f 0358 	mov.w	r3, r8, lsr #1
    3a76:	9301      	str	r3, [sp, #4]
    3a78:	087b      	lsrs	r3, r7, #1
    3a7a:	9300      	str	r3, [sp, #0]
    3a7c:	0873      	lsrs	r3, r6, #1
    3a7e:	2200      	movs	r2, #0
    3a80:	4621      	mov	r1, r4
    3a82:	480c      	ldr	r0, [pc, #48]	; (3ab4 <grid_sys_bank_select+0x168>)
    3a84:	4d08      	ldr	r5, [pc, #32]	; (3aa8 <grid_sys_bank_select+0x15c>)
    3a86:	47a8      	blx	r5
				grid_led_set_max(&grid_led_state, i, 0, r, g, b);
    3a88:	f8cd 8004 	str.w	r8, [sp, #4]
    3a8c:	9700      	str	r7, [sp, #0]
    3a8e:	4633      	mov	r3, r6
    3a90:	2200      	movs	r2, #0
    3a92:	4621      	mov	r1, r4
    3a94:	4807      	ldr	r0, [pc, #28]	; (3ab4 <grid_sys_bank_select+0x168>)
    3a96:	4c05      	ldr	r4, [pc, #20]	; (3aac <grid_sys_bank_select+0x160>)
    3a98:	47a0      	blx	r4
    3a9a:	e7cc      	b.n	3a36 <grid_sys_bank_select+0xea>
}
    3a9c:	b005      	add	sp, #20
    3a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3aa2:	bf00      	nop
    3aa4:	0000385d 	.word	0x0000385d
    3aa8:	00001ee5 	.word	0x00001ee5
    3aac:	00001f2f 	.word	0x00001f2f
    3ab0:	00001e55 	.word	0x00001e55
    3ab4:	20003614 	.word	0x20003614
    3ab8:	00001e9d 	.word	0x00001e9d

00003abc <grid_msg_get_checksum>:
}

uint8_t grid_msg_get_checksum(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    3abc:	2903      	cmp	r1, #3
    3abe:	d009      	beq.n	3ad4 <grid_msg_get_checksum+0x18>
    3ac0:	1e43      	subs	r3, r0, #1
    3ac2:	3904      	subs	r1, #4
    3ac4:	4401      	add	r1, r0
    3ac6:	2000      	movs	r0, #0
		checksum ^= str[i];
    3ac8:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    3acc:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    3ace:	428b      	cmp	r3, r1
    3ad0:	d1fa      	bne.n	3ac8 <grid_msg_get_checksum+0xc>
    3ad2:	4770      	bx	lr
	uint8_t checksum = 0;
    3ad4:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    3ad6:	4770      	bx	lr

00003ad8 <grid_msg_set_checksum>:

void grid_msg_set_checksum(uint8_t* message, uint32_t length, uint8_t checksum){
    3ad8:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    3ada:	1ecb      	subs	r3, r1, #3
    3adc:	2102      	movs	r1, #2
    3ade:	4418      	add	r0, r3
    3ae0:	4b01      	ldr	r3, [pc, #4]	; (3ae8 <grid_msg_set_checksum+0x10>)
    3ae2:	4798      	blx	r3
    3ae4:	bd08      	pop	{r3, pc}
    3ae6:	bf00      	nop
    3ae8:	00003825 	.word	0x00003825

00003aec <grid_msg_get_id>:
}


// MESSAGE PARAMETER FUNCTIONS

uint8_t grid_msg_get_id(uint8_t* message){
    3aec:	b500      	push	{lr}
    3aee:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3af0:	aa02      	add	r2, sp, #8
    3af2:	2300      	movs	r3, #0
    3af4:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[4], 2, &error);
    3af8:	2102      	movs	r1, #2
    3afa:	3004      	adds	r0, #4
    3afc:	4b02      	ldr	r3, [pc, #8]	; (3b08 <grid_msg_get_id+0x1c>)
    3afe:	4798      	blx	r3
	
}
    3b00:	b2c0      	uxtb	r0, r0
    3b02:	b003      	add	sp, #12
    3b04:	f85d fb04 	ldr.w	pc, [sp], #4
    3b08:	000037e5 	.word	0x000037e5

00003b0c <grid_msg_get_dx>:
uint8_t grid_msg_get_dx(uint8_t* message){
    3b0c:	b500      	push	{lr}
    3b0e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3b10:	aa02      	add	r2, sp, #8
    3b12:	2300      	movs	r3, #0
    3b14:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[6], 2, &error);	
    3b18:	2102      	movs	r1, #2
    3b1a:	3006      	adds	r0, #6
    3b1c:	4b02      	ldr	r3, [pc, #8]	; (3b28 <grid_msg_get_dx+0x1c>)
    3b1e:	4798      	blx	r3
	
}
    3b20:	b2c0      	uxtb	r0, r0
    3b22:	b003      	add	sp, #12
    3b24:	f85d fb04 	ldr.w	pc, [sp], #4
    3b28:	000037e5 	.word	0x000037e5

00003b2c <grid_msg_get_dy>:
uint8_t grid_msg_get_dy(uint8_t* message){
    3b2c:	b500      	push	{lr}
    3b2e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3b30:	aa02      	add	r2, sp, #8
    3b32:	2300      	movs	r3, #0
    3b34:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[8], 2, &error);	
    3b38:	2102      	movs	r1, #2
    3b3a:	3008      	adds	r0, #8
    3b3c:	4b02      	ldr	r3, [pc, #8]	; (3b48 <grid_msg_get_dy+0x1c>)
    3b3e:	4798      	blx	r3

}
    3b40:	b2c0      	uxtb	r0, r0
    3b42:	b003      	add	sp, #12
    3b44:	f85d fb04 	ldr.w	pc, [sp], #4
    3b48:	000037e5 	.word	0x000037e5

00003b4c <grid_msg_get_age>:
uint8_t grid_msg_get_age(uint8_t* message){
    3b4c:	b500      	push	{lr}
    3b4e:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3b50:	aa02      	add	r2, sp, #8
    3b52:	2300      	movs	r3, #0
    3b54:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[10], 2, &error);	
    3b58:	2102      	movs	r1, #2
    3b5a:	300a      	adds	r0, #10
    3b5c:	4b02      	ldr	r3, [pc, #8]	; (3b68 <grid_msg_get_age+0x1c>)
    3b5e:	4798      	blx	r3
	
}
    3b60:	b2c0      	uxtb	r0, r0
    3b62:	b003      	add	sp, #12
    3b64:	f85d fb04 	ldr.w	pc, [sp], #4
    3b68:	000037e5 	.word	0x000037e5

00003b6c <grid_msg_set_id>:

void grid_msg_set_id(uint8_t* message, uint8_t param){
    3b6c:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[4], 2, param);
    3b6e:	460a      	mov	r2, r1
    3b70:	2102      	movs	r1, #2
    3b72:	3004      	adds	r0, #4
    3b74:	4b01      	ldr	r3, [pc, #4]	; (3b7c <grid_msg_set_id+0x10>)
    3b76:	4798      	blx	r3
    3b78:	bd08      	pop	{r3, pc}
    3b7a:	bf00      	nop
    3b7c:	00003825 	.word	0x00003825

00003b80 <grid_msg_set_dx>:
	
}
void grid_msg_set_dx(uint8_t* message, uint8_t param){
    3b80:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[6], 2, param);
    3b82:	460a      	mov	r2, r1
    3b84:	2102      	movs	r1, #2
    3b86:	3006      	adds	r0, #6
    3b88:	4b01      	ldr	r3, [pc, #4]	; (3b90 <grid_msg_set_dx+0x10>)
    3b8a:	4798      	blx	r3
    3b8c:	bd08      	pop	{r3, pc}
    3b8e:	bf00      	nop
    3b90:	00003825 	.word	0x00003825

00003b94 <grid_msg_set_dy>:
	
}
void grid_msg_set_dy(uint8_t* message, uint8_t param){
    3b94:	b508      	push	{r3, lr}

	grid_sys_write_hex_string_value(&message[8], 2, param);
    3b96:	460a      	mov	r2, r1
    3b98:	2102      	movs	r1, #2
    3b9a:	3008      	adds	r0, #8
    3b9c:	4b01      	ldr	r3, [pc, #4]	; (3ba4 <grid_msg_set_dy+0x10>)
    3b9e:	4798      	blx	r3
    3ba0:	bd08      	pop	{r3, pc}
    3ba2:	bf00      	nop
    3ba4:	00003825 	.word	0x00003825

00003ba8 <grid_msg_set_age>:

}
void grid_msg_set_age(uint8_t* message, uint8_t param){
    3ba8:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[10], 2, param);
    3baa:	460a      	mov	r2, r1
    3bac:	2102      	movs	r1, #2
    3bae:	300a      	adds	r0, #10
    3bb0:	4b01      	ldr	r3, [pc, #4]	; (3bb8 <grid_msg_set_age+0x10>)
    3bb2:	4798      	blx	r3
    3bb4:	bd08      	pop	{r3, pc}
    3bb6:	bf00      	nop
    3bb8:	00003825 	.word	0x00003825

00003bbc <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    3bbc:	69c3      	ldr	r3, [r0, #28]
    3bbe:	4299      	cmp	r1, r3
    3bc0:	d00d      	beq.n	3bde <grid_msg_find_recent+0x22>
    3bc2:	2301      	movs	r3, #1
    3bc4:	f003 021f 	and.w	r2, r3, #31
    3bc8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    3bcc:	69d2      	ldr	r2, [r2, #28]
    3bce:	428a      	cmp	r2, r1
    3bd0:	d007      	beq.n	3be2 <grid_msg_find_recent+0x26>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    3bd2:	3301      	adds	r3, #1
    3bd4:	b2db      	uxtb	r3, r3
    3bd6:	2b20      	cmp	r3, #32
    3bd8:	d1f4      	bne.n	3bc4 <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    3bda:	2000      	movs	r0, #0
    3bdc:	4770      	bx	lr
			return 1;
    3bde:	2001      	movs	r0, #1
    3be0:	4770      	bx	lr
    3be2:	2001      	movs	r0, #1
}
    3be4:	4770      	bx	lr

00003be6 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    3be6:	f890 309c 	ldrb.w	r3, [r0, #156]	; 0x9c
    3bea:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    3bec:	f003 031f 	and.w	r3, r3, #31
    3bf0:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    3bf4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    3bf8:	61c1      	str	r1, [r0, #28]
    3bfa:	4770      	bx	lr

00003bfc <grid_ui_model_init>:
	
	
	
}

uint8_t grid_ui_model_init(struct grid_ui_model* mod, uint8_t len){
    3bfc:	b510      	push	{r4, lr}
    3bfe:	4604      	mov	r4, r0
	
	
	mod->report_offset = 6; // System Reserved Report Elements
    3c00:	2306      	movs	r3, #6
    3c02:	7043      	strb	r3, [r0, #1]
	
	mod->report_length = len + mod->report_offset;
    3c04:	4419      	add	r1, r3
    3c06:	b2c8      	uxtb	r0, r1
    3c08:	7020      	strb	r0, [r4, #0]
	
	mod->report_array = malloc(mod->report_length*sizeof(struct grid_ui_report));
    3c0a:	0100      	lsls	r0, r0, #4
    3c0c:	4b02      	ldr	r3, [pc, #8]	; (3c18 <grid_ui_model_init+0x1c>)
    3c0e:	4798      	blx	r3
    3c10:	6060      	str	r0, [r4, #4]
	
	mod->report_ui_array = &mod->report_array[mod->report_offset];
    3c12:	3060      	adds	r0, #96	; 0x60
    3c14:	60a0      	str	r0, [r4, #8]
		
}
    3c16:	bd10      	pop	{r4, pc}
    3c18:	0000b9d5 	.word	0x0000b9d5

00003c1c <grid_report_init>:





uint8_t grid_report_init(struct grid_ui_model* mod, uint8_t index, enum grid_report_type_t type, uint8_t* p, uint32_t p_len, uint8_t* h, uint32_t h_len){
    3c1c:	e92d 4ef0 	stmdb	sp!, {r4, r5, r6, r7, r9, sl, fp, lr}
    3c20:	4605      	mov	r5, r0
    3c22:	468a      	mov	sl, r1
    3c24:	4693      	mov	fp, r2
    3c26:	4699      	mov	r9, r3
    3c28:	9f08      	ldr	r7, [sp, #32]
    3c2a:	9e09      	ldr	r6, [sp, #36]	; 0x24

	
	printf("\r\nreport descriptor: ");
    3c2c:	482c      	ldr	r0, [pc, #176]	; (3ce0 <grid_report_init+0xc4>)
    3c2e:	4c2d      	ldr	r4, [pc, #180]	; (3ce4 <grid_report_init+0xc8>)
    3c30:	47a0      	blx	r4
	printf("%s", p);		
    3c32:	4649      	mov	r1, r9
    3c34:	482c      	ldr	r0, [pc, #176]	; (3ce8 <grid_report_init+0xcc>)
    3c36:	47a0      	blx	r4

	mod->report_array[index].changed = 0;
    3c38:	ea4f 140a 	mov.w	r4, sl, lsl #4
    3c3c:	686b      	ldr	r3, [r5, #4]
    3c3e:	2200      	movs	r2, #0
    3c40:	551a      	strb	r2, [r3, r4]
	mod->report_array[index].type = type;
    3c42:	686b      	ldr	r3, [r5, #4]
    3c44:	4423      	add	r3, r4
    3c46:	f883 b001 	strb.w	fp, [r3, #1]
	
	mod->report_array[index].payload_length = p_len;
    3c4a:	686b      	ldr	r3, [r5, #4]
    3c4c:	4423      	add	r3, r4
    3c4e:	709f      	strb	r7, [r3, #2]
	mod->report_array[index].helper_length = h_len;
    3c50:	686b      	ldr	r3, [r5, #4]
    3c52:	4423      	add	r3, r4
    3c54:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
    3c58:	721a      	strb	r2, [r3, #8]
	
	mod->report_array[index].payload = malloc(p_len*sizeof(uint8_t));
    3c5a:	686b      	ldr	r3, [r5, #4]
    3c5c:	eb03 0b04 	add.w	fp, r3, r4
    3c60:	4638      	mov	r0, r7
    3c62:	4f22      	ldr	r7, [pc, #136]	; (3cec <grid_report_init+0xd0>)
    3c64:	47b8      	blx	r7
    3c66:	f8cb 0004 	str.w	r0, [fp, #4]
	mod->report_array[index].helper = malloc(h_len*sizeof(uint8_t));
    3c6a:	686b      	ldr	r3, [r5, #4]
    3c6c:	eb03 0b04 	add.w	fp, r3, r4
    3c70:	980a      	ldr	r0, [sp, #40]	; 0x28
    3c72:	47b8      	blx	r7
    3c74:	f8cb 000c 	str.w	r0, [fp, #12]
	
	
	if (mod->report_array[index].payload == NULL || mod->report_array[index].helper == NULL){
    3c78:	686b      	ldr	r3, [r5, #4]
    3c7a:	4423      	add	r3, r4
    3c7c:	685a      	ldr	r2, [r3, #4]
    3c7e:	b342      	cbz	r2, 3cd2 <grid_report_init+0xb6>
    3c80:	68da      	ldr	r2, [r3, #12]
    3c82:	b34a      	cbz	r2, 3cd8 <grid_report_init+0xbc>
		return -1;
		printf("MALLOC FAIL\r\n");
	}
	else{
		printf("MALLOC OK Index:%d Len:%d\r\n", index,  mod->report_array[index].payload_length);
    3c84:	789a      	ldrb	r2, [r3, #2]
    3c86:	4651      	mov	r1, sl
    3c88:	4819      	ldr	r0, [pc, #100]	; (3cf0 <grid_report_init+0xd4>)
    3c8a:	4b16      	ldr	r3, [pc, #88]	; (3ce4 <grid_report_init+0xc8>)
    3c8c:	4798      	blx	r3
	}
	
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    3c8e:	686a      	ldr	r2, [r5, #4]
    3c90:	4422      	add	r2, r4
    3c92:	7893      	ldrb	r3, [r2, #2]
    3c94:	b15b      	cbz	r3, 3cae <grid_report_init+0x92>
    3c96:	2300      	movs	r3, #0
		mod->report_array[index].payload[i] = p[i];
    3c98:	f819 1003 	ldrb.w	r1, [r9, r3]
    3c9c:	6852      	ldr	r2, [r2, #4]
    3c9e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    3ca0:	3301      	adds	r3, #1
    3ca2:	b2db      	uxtb	r3, r3
    3ca4:	686a      	ldr	r2, [r5, #4]
    3ca6:	4422      	add	r2, r4
    3ca8:	7891      	ldrb	r1, [r2, #2]
    3caa:	4299      	cmp	r1, r3
    3cac:	d8f4      	bhi.n	3c98 <grid_report_init+0x7c>
	}
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    3cae:	686a      	ldr	r2, [r5, #4]
    3cb0:	4422      	add	r2, r4
    3cb2:	7a10      	ldrb	r0, [r2, #8]
    3cb4:	b188      	cbz	r0, 3cda <grid_report_init+0xbe>
    3cb6:	2300      	movs	r3, #0
		mod->report_array[index].helper[i] = h[i];
    3cb8:	5cf1      	ldrb	r1, [r6, r3]
    3cba:	68d2      	ldr	r2, [r2, #12]
    3cbc:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    3cbe:	3301      	adds	r3, #1
    3cc0:	b2db      	uxtb	r3, r3
    3cc2:	686a      	ldr	r2, [r5, #4]
    3cc4:	4422      	add	r2, r4
    3cc6:	7a11      	ldrb	r1, [r2, #8]
    3cc8:	4299      	cmp	r1, r3
    3cca:	d8f5      	bhi.n	3cb8 <grid_report_init+0x9c>
	}
	
	return 0;
    3ccc:	2000      	movs	r0, #0
    3cce:	e8bd 8ef0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, fp, pc}
		return -1;
    3cd2:	20ff      	movs	r0, #255	; 0xff
    3cd4:	e8bd 8ef0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, fp, pc}
    3cd8:	20ff      	movs	r0, #255	; 0xff
	
}
    3cda:	e8bd 8ef0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, sl, fp, pc}
    3cde:	bf00      	nop
    3ce0:	0000cf98 	.word	0x0000cf98
    3ce4:	0000bb65 	.word	0x0000bb65
    3ce8:	0000cfb0 	.word	0x0000cfb0
    3cec:	0000b9d5 	.word	0x0000b9d5
    3cf0:	0000cfb4 	.word	0x0000cfb4

00003cf4 <grid_report_ui_init>:

uint8_t grid_report_ui_init(struct grid_ui_model* mod, uint8_t index, enum grid_report_type_t type, uint8_t* p, uint32_t p_len, uint8_t* h, uint32_t h_len){
    3cf4:	b510      	push	{r4, lr}
    3cf6:	b084      	sub	sp, #16
	
	grid_report_init(mod, index+mod->report_offset, type, p, p_len, h, h_len);
    3cf8:	7844      	ldrb	r4, [r0, #1]
    3cfa:	4421      	add	r1, r4
    3cfc:	9c08      	ldr	r4, [sp, #32]
    3cfe:	9402      	str	r4, [sp, #8]
    3d00:	9c07      	ldr	r4, [sp, #28]
    3d02:	9401      	str	r4, [sp, #4]
    3d04:	9c06      	ldr	r4, [sp, #24]
    3d06:	9400      	str	r4, [sp, #0]
    3d08:	b2c9      	uxtb	r1, r1
    3d0a:	4c02      	ldr	r4, [pc, #8]	; (3d14 <grid_report_ui_init+0x20>)
    3d0c:	47a0      	blx	r4
}
    3d0e:	b004      	add	sp, #16
    3d10:	bd10      	pop	{r4, pc}
    3d12:	bf00      	nop
    3d14:	00003c1d 	.word	0x00003c1d

00003d18 <grid_report_sys_init>:
	
	
	*/
	
	
	for(uint8_t i=0; i<mod->report_offset; i++){
    3d18:	7843      	ldrb	r3, [r0, #1]
    3d1a:	2b00      	cmp	r3, #0
    3d1c:	f000 8086 	beq.w	3e2c <grid_report_sys_init+0x114>
uint8_t grid_report_sys_init(struct grid_ui_model* mod){
    3d20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3d24:	b08e      	sub	sp, #56	; 0x38
    3d26:	4606      	mov	r6, r0
	for(uint8_t i=0; i<mod->report_offset; i++){
    3d28:	2400      	movs	r4, #0
			
		uint8_t payload_template[30];
		enum grid_report_type_t type = GRID_REPORT_TYPE_UNDEFINED;
    3d2a:	4625      	mov	r5, r4
			grid_sys_get_hwcfg(),
			GRID_MSG_END_OF_TRANSMISSION
			
			);
			
			uint8_t length = strlen(payload_template);
    3d2c:	f8df 811c 	ldr.w	r8, [pc, #284]	; 3e4c <grid_report_sys_init+0x134>
		enum grid_report_type_t type = GRID_REPORT_TYPE_UNDEFINED;
    3d30:	46a1      	mov	r9, r4
    3d32:	e045      	b.n	3dc0 <grid_report_sys_init+0xa8>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c",
    3d34:	2303      	movs	r3, #3
    3d36:	9303      	str	r3, [sp, #12]
    3d38:	f8cd 9008 	str.w	r9, [sp, #8]
    3d3c:	2365      	movs	r3, #101	; 0x65
    3d3e:	9301      	str	r3, [sp, #4]
    3d40:	2364      	movs	r3, #100	; 0x64
    3d42:	9300      	str	r3, [sp, #0]
    3d44:	2304      	movs	r3, #4
    3d46:	2202      	movs	r2, #2
    3d48:	4939      	ldr	r1, [pc, #228]	; (3e30 <grid_report_sys_init+0x118>)
    3d4a:	a806      	add	r0, sp, #24
    3d4c:	4f39      	ldr	r7, [pc, #228]	; (3e34 <grid_report_sys_init+0x11c>)
    3d4e:	47b8      	blx	r7
			type = GRID_REPORT_TYPE_BROADCAST;
    3d50:	2702      	movs	r7, #2
    3d52:	e01c      	b.n	3d8e <grid_report_sys_init+0x76>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c",
    3d54:	2303      	movs	r3, #3
    3d56:	9303      	str	r3, [sp, #12]
    3d58:	f8cd 9008 	str.w	r9, [sp, #8]
    3d5c:	2367      	movs	r3, #103	; 0x67
    3d5e:	9301      	str	r3, [sp, #4]
    3d60:	2366      	movs	r3, #102	; 0x66
    3d62:	9300      	str	r3, [sp, #0]
    3d64:	2304      	movs	r3, #4
    3d66:	2202      	movs	r2, #2
    3d68:	4931      	ldr	r1, [pc, #196]	; (3e30 <grid_report_sys_init+0x118>)
    3d6a:	a806      	add	r0, sp, #24
    3d6c:	4f31      	ldr	r7, [pc, #196]	; (3e34 <grid_report_sys_init+0x11c>)
    3d6e:	47b8      	blx	r7
			type = GRID_REPORT_TYPE_BROADCAST;
    3d70:	2702      	movs	r7, #2
    3d72:	e00c      	b.n	3d8e <grid_report_sys_init+0x76>
				direction = GRID_MSG_NORTH;
    3d74:	f04f 0a11 	mov.w	sl, #17
				type = GRID_REPORT_TYPE_DIRECT_NORTH;
    3d78:	2704      	movs	r7, #4
    3d7a:	e036      	b.n	3dea <grid_report_sys_init+0xd2>
				direction = GRID_MSG_EAST;
    3d7c:	f04f 0a12 	mov.w	sl, #18
				type = GRID_REPORT_TYPE_DIRECT_EAST;
    3d80:	2705      	movs	r7, #5
    3d82:	e032      	b.n	3dea <grid_report_sys_init+0xd2>
				direction = GRID_MSG_SOUTH;
    3d84:	f04f 0a13 	mov.w	sl, #19
				type = GRID_REPORT_TYPE_DIRECT_SOUTH;
    3d88:	2706      	movs	r7, #6
    3d8a:	e02e      	b.n	3dea <grid_report_sys_init+0xd2>
		enum grid_report_type_t type = GRID_REPORT_TYPE_UNDEFINED;
    3d8c:	462f      	mov	r7, r5
			
			
		}
		
				
		uint8_t payload_length = strlen(payload_template);
    3d8e:	a806      	add	r0, sp, #24
    3d90:	47c0      	blx	r8

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    3d92:	f88d 5014 	strb.w	r5, [sp, #20]
		helper_template[1] = 0;
    3d96:	f88d 5015 	strb.w	r5, [sp, #21]
		
		uint8_t helper_length = 2;
		
	
		
		uint8_t error = grid_report_init(mod, i, type, payload_template, payload_length, helper_template, helper_length);
    3d9a:	2302      	movs	r3, #2
    3d9c:	9302      	str	r3, [sp, #8]
    3d9e:	ab05      	add	r3, sp, #20
    3da0:	9301      	str	r3, [sp, #4]
    3da2:	b2c0      	uxtb	r0, r0
    3da4:	9000      	str	r0, [sp, #0]
    3da6:	ab06      	add	r3, sp, #24
    3da8:	463a      	mov	r2, r7
    3daa:	4621      	mov	r1, r4
    3dac:	4630      	mov	r0, r6
    3dae:	4f22      	ldr	r7, [pc, #136]	; (3e38 <grid_report_sys_init+0x120>)
    3db0:	47b8      	blx	r7
		
		if (error != 0){
    3db2:	2800      	cmp	r0, #0
    3db4:	d137      	bne.n	3e26 <grid_report_sys_init+0x10e>
	for(uint8_t i=0; i<mod->report_offset; i++){
    3db6:	3401      	adds	r4, #1
    3db8:	b2e4      	uxtb	r4, r4
    3dba:	7873      	ldrb	r3, [r6, #1]
    3dbc:	42a3      	cmp	r3, r4
    3dbe:	d932      	bls.n	3e26 <grid_report_sys_init+0x10e>
		if (i == 0){ // MAPMODE
    3dc0:	2c00      	cmp	r4, #0
    3dc2:	d0b7      	beq.n	3d34 <grid_report_sys_init+0x1c>
		else if (i == 1){ // HEARTBEAT
    3dc4:	2c01      	cmp	r4, #1
    3dc6:	d0c5      	beq.n	3d54 <grid_report_sys_init+0x3c>
		else if (i == 2 || i == 3 || i == 4 || i == 5){ // PING
    3dc8:	1ea3      	subs	r3, r4, #2
    3dca:	b2db      	uxtb	r3, r3
    3dcc:	2b03      	cmp	r3, #3
    3dce:	d8dd      	bhi.n	3d8c <grid_report_sys_init+0x74>
			if (i == 2){
    3dd0:	2c02      	cmp	r4, #2
    3dd2:	d0cf      	beq.n	3d74 <grid_report_sys_init+0x5c>
			else if (i == 3){
    3dd4:	2c03      	cmp	r4, #3
    3dd6:	d0d1      	beq.n	3d7c <grid_report_sys_init+0x64>
			else if (i == 4){
    3dd8:	2c04      	cmp	r4, #4
    3dda:	d0d3      	beq.n	3d84 <grid_report_sys_init+0x6c>
			else if (i == 5){
    3ddc:	2c05      	cmp	r4, #5
				direction = GRID_MSG_WEST;
    3dde:	bf15      	itete	ne
    3de0:	46aa      	movne	sl, r5
    3de2:	f04f 0a14 	moveq.w	sl, #20
    3de6:	464f      	movne	r7, r9
    3de8:	2707      	moveq	r7, #7
			sprintf(payload_template, "%c%c%c%c%08x%c00\n", 
    3dea:	4b14      	ldr	r3, [pc, #80]	; (3e3c <grid_report_sys_init+0x124>)
    3dec:	4798      	blx	r3
    3dee:	2304      	movs	r3, #4
    3df0:	9303      	str	r3, [sp, #12]
    3df2:	9002      	str	r0, [sp, #8]
    3df4:	f8cd a004 	str.w	sl, [sp, #4]
    3df8:	2307      	movs	r3, #7
    3dfa:	9300      	str	r3, [sp, #0]
    3dfc:	230e      	movs	r3, #14
    3dfe:	2201      	movs	r2, #1
    3e00:	490f      	ldr	r1, [pc, #60]	; (3e40 <grid_report_sys_init+0x128>)
    3e02:	a806      	add	r0, sp, #24
    3e04:	f8df a02c 	ldr.w	sl, [pc, #44]	; 3e34 <grid_report_sys_init+0x11c>
    3e08:	47d0      	blx	sl
			uint8_t length = strlen(payload_template);
    3e0a:	a806      	add	r0, sp, #24
    3e0c:	47c0      	blx	r8
			grid_msg_set_checksum(payload_template, length, grid_msg_get_checksum(payload_template, length));	
    3e0e:	fa5f fa80 	uxtb.w	sl, r0
    3e12:	4651      	mov	r1, sl
    3e14:	a806      	add	r0, sp, #24
    3e16:	4b0b      	ldr	r3, [pc, #44]	; (3e44 <grid_report_sys_init+0x12c>)
    3e18:	4798      	blx	r3
    3e1a:	4602      	mov	r2, r0
    3e1c:	4651      	mov	r1, sl
    3e1e:	a806      	add	r0, sp, #24
    3e20:	4b09      	ldr	r3, [pc, #36]	; (3e48 <grid_report_sys_init+0x130>)
    3e22:	4798      	blx	r3
    3e24:	e7b3      	b.n	3d8e <grid_report_sys_init+0x76>
			}
			
		}
	
	}
}
    3e26:	b00e      	add	sp, #56	; 0x38
    3e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3e2c:	4770      	bx	lr
    3e2e:	bf00      	nop
    3e30:	0000cfd0 	.word	0x0000cfd0
    3e34:	0000bde9 	.word	0x0000bde9
    3e38:	00003c1d 	.word	0x00003c1d
    3e3c:	0000385d 	.word	0x0000385d
    3e40:	0000cfe8 	.word	0x0000cfe8
    3e44:	00003abd 	.word	0x00003abd
    3e48:	00003ad9 	.word	0x00003ad9
    3e4c:	0000be31 	.word	0x0000be31

00003e50 <grid_report_render>:



uint8_t grid_report_render(struct grid_ui_model* mod, uint8_t index, uint8_t* target){
	
	struct grid_ui_report* rep = &mod->report_array[index];
    3e50:	6843      	ldr	r3, [r0, #4]
    3e52:	eb03 1101 	add.w	r1, r3, r1, lsl #4
	
	for(uint8_t i=0; i<rep->payload_length; i++){
    3e56:	7888      	ldrb	r0, [r1, #2]
    3e58:	b140      	cbz	r0, 3e6c <grid_report_render+0x1c>
    3e5a:	2300      	movs	r3, #0
		target[i] = rep->payload[i];
    3e5c:	6848      	ldr	r0, [r1, #4]
    3e5e:	5cc0      	ldrb	r0, [r0, r3]
    3e60:	54d0      	strb	r0, [r2, r3]
	for(uint8_t i=0; i<rep->payload_length; i++){
    3e62:	3301      	adds	r3, #1
    3e64:	b2db      	uxtb	r3, r3
    3e66:	7888      	ldrb	r0, [r1, #2]
    3e68:	4298      	cmp	r0, r3
    3e6a:	d8f7      	bhi.n	3e5c <grid_report_render+0xc>
	}
	
	return rep->payload_length;
}
    3e6c:	4770      	bx	lr

00003e6e <grid_report_ui_get_changed_flag>:

// UI REPORT FLAGS

uint8_t grid_report_ui_get_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	return mod->report_array[index+mod->report_offset].changed;
    3e6e:	7843      	ldrb	r3, [r0, #1]
    3e70:	4419      	add	r1, r3
    3e72:	6843      	ldr	r3, [r0, #4]
    3e74:	0109      	lsls	r1, r1, #4
}
    3e76:	5c58      	ldrb	r0, [r3, r1]
    3e78:	4770      	bx	lr

00003e7a <grid_report_ui_set_changed_flag>:

void grid_report_ui_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index+mod->report_offset].changed = 1;
    3e7a:	7843      	ldrb	r3, [r0, #1]
    3e7c:	4419      	add	r1, r3
    3e7e:	6843      	ldr	r3, [r0, #4]
    3e80:	0109      	lsls	r1, r1, #4
    3e82:	2201      	movs	r2, #1
    3e84:	545a      	strb	r2, [r3, r1]
    3e86:	4770      	bx	lr

00003e88 <grid_report_sys_set_changed_flag>:
	return mod->report_array[index].changed;
}

void grid_report_sys_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 1;
    3e88:	6843      	ldr	r3, [r0, #4]
    3e8a:	0109      	lsls	r1, r1, #4
    3e8c:	2201      	movs	r2, #1
    3e8e:	545a      	strb	r2, [r3, r1]
    3e90:	4770      	bx	lr

00003e92 <grid_report_sys_clear_changed_flag>:
}

void grid_report_sys_clear_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 0;
    3e92:	6843      	ldr	r3, [r0, #4]
    3e94:	0109      	lsls	r1, r1, #4
    3e96:	2200      	movs	r2, #0
    3e98:	545a      	strb	r2, [r3, r1]
    3e9a:	4770      	bx	lr

00003e9c <grid_port_process_ui>:
	if (por->cooldown > 15){
    3e9c:	6803      	ldr	r3, [r0, #0]
    3e9e:	2b0f      	cmp	r3, #15
    3ea0:	d811      	bhi.n	3ec6 <grid_port_process_ui+0x2a>
	else if (por->cooldown>0){
    3ea2:	b10b      	cbz	r3, 3ea8 <grid_port_process_ui+0xc>
		por->cooldown--;
    3ea4:	3b01      	subs	r3, #1
    3ea6:	6003      	str	r3, [r0, #0]
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    3ea8:	4b82      	ldr	r3, [pc, #520]	; (40b4 <grid_port_process_ui+0x218>)
    3eaa:	781b      	ldrb	r3, [r3, #0]
    3eac:	2b00      	cmp	r3, #0
    3eae:	f000 817c 	beq.w	41aa <grid_port_process_ui+0x30e>
void grid_port_process_ui(struct grid_port* por){
    3eb2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3eb6:	b0cd      	sub	sp, #308	; 0x134
	return mod->report_array[index].changed;
    3eb8:	4b7e      	ldr	r3, [pc, #504]	; (40b4 <grid_port_process_ui+0x218>)
    3eba:	685d      	ldr	r5, [r3, #4]
    3ebc:	2300      	movs	r3, #0
    3ebe:	469e      	mov	lr, r3
    3ec0:	461c      	mov	r4, r3
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    3ec2:	497c      	ldr	r1, [pc, #496]	; (40b4 <grid_port_process_ui+0x218>)
    3ec4:	e00c      	b.n	3ee0 <grid_port_process_ui+0x44>
		por->cooldown--;
    3ec6:	3b01      	subs	r3, #1
    3ec8:	6003      	str	r3, [r0, #0]
		return;
    3eca:	4770      	bx	lr
				message_broadcast_available++;	
    3ecc:	f10e 0e01 	add.w	lr, lr, #1
    3ed0:	fa5f fe8e 	uxtb.w	lr, lr
	for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    3ed4:	3301      	adds	r3, #1
    3ed6:	b2db      	uxtb	r3, r3
    3ed8:	780a      	ldrb	r2, [r1, #0]
    3eda:	b2d2      	uxtb	r2, r2
    3edc:	429a      	cmp	r2, r3
    3ede:	d920      	bls.n	3f22 <grid_port_process_ui+0x86>
	return mod->report_array[index].changed;
    3ee0:	011a      	lsls	r2, r3, #4
    3ee2:	18af      	adds	r7, r5, r2
		if (grid_report_sys_get_changed_flag(mod, i)){
    3ee4:	5caa      	ldrb	r2, [r5, r2]
    3ee6:	2a00      	cmp	r2, #0
    3ee8:	d0f4      	beq.n	3ed4 <grid_port_process_ui+0x38>
	return mod->report_array[index].type;
    3eea:	787a      	ldrb	r2, [r7, #1]
			if (type == GRID_REPORT_TYPE_BROADCAST){
    3eec:	2a02      	cmp	r2, #2
    3eee:	d0ed      	beq.n	3ecc <grid_port_process_ui+0x30>
			else if (type == GRID_REPORT_TYPE_DIRECT_ALL){	
    3ef0:	2a03      	cmp	r2, #3
    3ef2:	d00a      	beq.n	3f0a <grid_port_process_ui+0x6e>
			else if (type == GRID_REPORT_TYPE_DIRECT_NORTH){
    3ef4:	2a04      	cmp	r2, #4
    3ef6:	d00b      	beq.n	3f10 <grid_port_process_ui+0x74>
			else if (type == GRID_REPORT_TYPE_DIRECT_EAST){
    3ef8:	2a05      	cmp	r2, #5
    3efa:	d00c      	beq.n	3f16 <grid_port_process_ui+0x7a>
			else if (type == GRID_REPORT_TYPE_DIRECT_SOUTH){
    3efc:	2a06      	cmp	r2, #6
    3efe:	d00d      	beq.n	3f1c <grid_port_process_ui+0x80>
			else if (type == GRID_REPORT_TYPE_DIRECT_WEST){
    3f00:	2a07      	cmp	r2, #7
				message_direct_available++;
    3f02:	bf04      	itt	eq
    3f04:	3401      	addeq	r4, #1
    3f06:	b2e4      	uxtbeq	r4, r4
    3f08:	e7e4      	b.n	3ed4 <grid_port_process_ui+0x38>
				message_direct_available++;	
    3f0a:	3401      	adds	r4, #1
    3f0c:	b2e4      	uxtb	r4, r4
    3f0e:	e7e1      	b.n	3ed4 <grid_port_process_ui+0x38>
				message_direct_available++;
    3f10:	3401      	adds	r4, #1
    3f12:	b2e4      	uxtb	r4, r4
    3f14:	e7de      	b.n	3ed4 <grid_port_process_ui+0x38>
				message_direct_available++;
    3f16:	3401      	adds	r4, #1
    3f18:	b2e4      	uxtb	r4, r4
    3f1a:	e7db      	b.n	3ed4 <grid_port_process_ui+0x38>
				message_direct_available++;
    3f1c:	3401      	adds	r4, #1
    3f1e:	b2e4      	uxtb	r4, r4
    3f20:	e7d8      	b.n	3ed4 <grid_port_process_ui+0x38>
    3f22:	4607      	mov	r7, r0
	if (message_direct_available){
    3f24:	b92c      	cbnz	r4, 3f32 <grid_port_process_ui+0x96>
	if (message_broadcast_available){
    3f26:	f1be 0f00 	cmp.w	lr, #0
    3f2a:	d175      	bne.n	4018 <grid_port_process_ui+0x17c>
}
    3f2c:	b04d      	add	sp, #308	; 0x134
    3f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("DA%d\r\n", message_direct_available);
    3f32:	4621      	mov	r1, r4
    3f34:	4860      	ldr	r0, [pc, #384]	; (40b8 <grid_port_process_ui+0x21c>)
    3f36:	4b61      	ldr	r3, [pc, #388]	; (40bc <grid_port_process_ui+0x220>)
    3f38:	4798      	blx	r3
		for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    3f3a:	4b5e      	ldr	r3, [pc, #376]	; (40b4 <grid_port_process_ui+0x218>)
    3f3c:	781b      	ldrb	r3, [r3, #0]
    3f3e:	2b00      	cmp	r3, #0
    3f40:	d0f4      	beq.n	3f2c <grid_port_process_ui+0x90>
    3f42:	2700      	movs	r7, #0
	return mod->report_array[index].changed;
    3f44:	f8df 816c 	ldr.w	r8, [pc, #364]	; 40b4 <grid_port_process_ui+0x218>
				length += strlen(&message[length]);
    3f48:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 4104 <grid_port_process_ui+0x268>
				CRITICAL_SECTION_ENTER()			
    3f4c:	f8df a1b8 	ldr.w	sl, [pc, #440]	; 4108 <grid_port_process_ui+0x26c>
    3f50:	e023      	b.n	3f9a <grid_port_process_ui+0xfe>
					target_buffer = &GRID_PORT_U.rx_buffer;
    3f52:	4b5b      	ldr	r3, [pc, #364]	; (40c0 <grid_port_process_ui+0x224>)
    3f54:	9307      	str	r3, [sp, #28]
				if (grid_buffer_write_init(target_buffer, length)){
    3f56:	b2a9      	uxth	r1, r5
    3f58:	9807      	ldr	r0, [sp, #28]
    3f5a:	4b5a      	ldr	r3, [pc, #360]	; (40c4 <grid_port_process_ui+0x228>)
    3f5c:	4798      	blx	r3
    3f5e:	2800      	cmp	r0, #0
    3f60:	d056      	beq.n	4010 <grid_port_process_ui+0x174>
					grid_report_sys_clear_changed_flag(mod, i);
    3f62:	4639      	mov	r1, r7
    3f64:	4640      	mov	r0, r8
    3f66:	4b58      	ldr	r3, [pc, #352]	; (40c8 <grid_port_process_ui+0x22c>)
    3f68:	4798      	blx	r3
					for(uint32_t i = 0; i<length; i++){
    3f6a:	b165      	cbz	r5, 3f86 <grid_port_process_ui+0xea>
    3f6c:	f10d 042f 	add.w	r4, sp, #47	; 0x2f
    3f70:	ab4c      	add	r3, sp, #304	; 0x130
    3f72:	441d      	add	r5, r3
    3f74:	f2a5 1501 	subw	r5, r5, #257	; 0x101
						grid_buffer_write_character(target_buffer, message[i]);
    3f78:	4e54      	ldr	r6, [pc, #336]	; (40cc <grid_port_process_ui+0x230>)
    3f7a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    3f7e:	9807      	ldr	r0, [sp, #28]
    3f80:	47b0      	blx	r6
					for(uint32_t i = 0; i<length; i++){
    3f82:	42ac      	cmp	r4, r5
    3f84:	d1f9      	bne.n	3f7a <grid_port_process_ui+0xde>
					grid_buffer_write_acknowledge(target_buffer);
    3f86:	9807      	ldr	r0, [sp, #28]
    3f88:	4b51      	ldr	r3, [pc, #324]	; (40d0 <grid_port_process_ui+0x234>)
    3f8a:	4798      	blx	r3
		for (uint8_t i=0; i<grid_ui_state.report_length; i++){
    3f8c:	3701      	adds	r7, #1
    3f8e:	b2ff      	uxtb	r7, r7
    3f90:	f898 3000 	ldrb.w	r3, [r8]
    3f94:	b2db      	uxtb	r3, r3
    3f96:	42bb      	cmp	r3, r7
    3f98:	d9c8      	bls.n	3f2c <grid_port_process_ui+0x90>
	return mod->report_array[index].changed;
    3f9a:	013c      	lsls	r4, r7, #4
    3f9c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3fa0:	191a      	adds	r2, r3, r4
			if (changed && (type == GRID_REPORT_TYPE_DIRECT_ALL || type == GRID_REPORT_TYPE_DIRECT_NORTH || type == GRID_REPORT_TYPE_DIRECT_EAST || type == GRID_REPORT_TYPE_DIRECT_SOUTH || type == GRID_REPORT_TYPE_DIRECT_WEST)){
    3fa2:	5d1b      	ldrb	r3, [r3, r4]
    3fa4:	2b00      	cmp	r3, #0
    3fa6:	d0f1      	beq.n	3f8c <grid_port_process_ui+0xf0>
    3fa8:	7853      	ldrb	r3, [r2, #1]
    3faa:	3b03      	subs	r3, #3
    3fac:	b2db      	uxtb	r3, r3
    3fae:	2b04      	cmp	r3, #4
    3fb0:	d8ec      	bhi.n	3f8c <grid_port_process_ui+0xf0>
				length += strlen(&message[length]);
    3fb2:	a80c      	add	r0, sp, #48	; 0x30
    3fb4:	47c8      	blx	r9
    3fb6:	4605      	mov	r5, r0
				CRITICAL_SECTION_ENTER()			
    3fb8:	a80a      	add	r0, sp, #40	; 0x28
    3fba:	47d0      	blx	sl
				grid_report_render(mod, i, &message[length]);
    3fbc:	ab0c      	add	r3, sp, #48	; 0x30
    3fbe:	eb03 0b05 	add.w	fp, r3, r5
    3fc2:	465a      	mov	r2, fp
    3fc4:	4639      	mov	r1, r7
    3fc6:	4640      	mov	r0, r8
    3fc8:	4b42      	ldr	r3, [pc, #264]	; (40d4 <grid_port_process_ui+0x238>)
    3fca:	4798      	blx	r3
				length += strlen(&message[length]);
    3fcc:	4658      	mov	r0, fp
    3fce:	47c8      	blx	r9
    3fd0:	4405      	add	r5, r0
				CRITICAL_SECTION_LEAVE()			
    3fd2:	a80a      	add	r0, sp, #40	; 0x28
    3fd4:	4b40      	ldr	r3, [pc, #256]	; (40d8 <grid_port_process_ui+0x23c>)
    3fd6:	4798      	blx	r3
	return mod->report_array[index].type;
    3fd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3fdc:	441c      	add	r4, r3
    3fde:	7863      	ldrb	r3, [r4, #1]
				if (type == GRID_REPORT_TYPE_DIRECT_ALL){
    3fe0:	2b03      	cmp	r3, #3
    3fe2:	d0b6      	beq.n	3f52 <grid_port_process_ui+0xb6>
				else if (type == GRID_REPORT_TYPE_DIRECT_NORTH){
    3fe4:	2b04      	cmp	r3, #4
    3fe6:	d00a      	beq.n	3ffe <grid_port_process_ui+0x162>
				else if (type == GRID_REPORT_TYPE_DIRECT_EAST){
    3fe8:	2b05      	cmp	r3, #5
    3fea:	d00b      	beq.n	4004 <grid_port_process_ui+0x168>
				else if (type == GRID_REPORT_TYPE_DIRECT_SOUTH){
    3fec:	2b06      	cmp	r3, #6
    3fee:	d00c      	beq.n	400a <grid_port_process_ui+0x16e>
					target_buffer = &GRID_PORT_W.tx_buffer;
    3ff0:	4a3a      	ldr	r2, [pc, #232]	; (40dc <grid_port_process_ui+0x240>)
    3ff2:	9907      	ldr	r1, [sp, #28]
    3ff4:	2b07      	cmp	r3, #7
    3ff6:	bf08      	it	eq
    3ff8:	4611      	moveq	r1, r2
    3ffa:	9107      	str	r1, [sp, #28]
    3ffc:	e7ab      	b.n	3f56 <grid_port_process_ui+0xba>
					target_buffer = &GRID_PORT_N.tx_buffer;
    3ffe:	4b38      	ldr	r3, [pc, #224]	; (40e0 <grid_port_process_ui+0x244>)
    4000:	9307      	str	r3, [sp, #28]
    4002:	e7a8      	b.n	3f56 <grid_port_process_ui+0xba>
					target_buffer = &GRID_PORT_E.tx_buffer;
    4004:	4b37      	ldr	r3, [pc, #220]	; (40e4 <grid_port_process_ui+0x248>)
    4006:	9307      	str	r3, [sp, #28]
    4008:	e7a5      	b.n	3f56 <grid_port_process_ui+0xba>
					target_buffer = &GRID_PORT_S.tx_buffer;
    400a:	4b37      	ldr	r3, [pc, #220]	; (40e8 <grid_port_process_ui+0x24c>)
    400c:	9307      	str	r3, [sp, #28]
    400e:	e7a2      	b.n	3f56 <grid_port_process_ui+0xba>
					printf("X\r\n");
    4010:	4836      	ldr	r0, [pc, #216]	; (40ec <grid_port_process_ui+0x250>)
    4012:	4b37      	ldr	r3, [pc, #220]	; (40f0 <grid_port_process_ui+0x254>)
    4014:	4798      	blx	r3
    4016:	e7b9      	b.n	3f8c <grid_port_process_ui+0xf0>
		printf("BA%d\r\n", message_broadcast_available);
    4018:	4671      	mov	r1, lr
    401a:	4836      	ldr	r0, [pc, #216]	; (40f4 <grid_port_process_ui+0x258>)
    401c:	4b27      	ldr	r3, [pc, #156]	; (40bc <grid_port_process_ui+0x220>)
    401e:	4798      	blx	r3
		uint8_t id = grid_sys_state.next_broadcast_message_id;
    4020:	4b35      	ldr	r3, [pc, #212]	; (40f8 <grid_port_process_ui+0x25c>)
    4022:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
		uint8_t age = grid_sys_state.age;
    4026:	781b      	ldrb	r3, [r3, #0]
		sprintf(&message[length],
    4028:	2117      	movs	r1, #23
    402a:	9105      	str	r1, [sp, #20]
    402c:	9304      	str	r3, [sp, #16]
    402e:	237f      	movs	r3, #127	; 0x7f
    4030:	9303      	str	r3, [sp, #12]
    4032:	9302      	str	r3, [sp, #8]
    4034:	9201      	str	r2, [sp, #4]
    4036:	2300      	movs	r3, #0
    4038:	9300      	str	r3, [sp, #0]
    403a:	230f      	movs	r3, #15
    403c:	2201      	movs	r2, #1
    403e:	492f      	ldr	r1, [pc, #188]	; (40fc <grid_port_process_ui+0x260>)
    4040:	a80c      	add	r0, sp, #48	; 0x30
    4042:	4d2f      	ldr	r5, [pc, #188]	; (4100 <grid_port_process_ui+0x264>)
    4044:	47a8      	blx	r5
		length += strlen(&message[length]);
    4046:	a80c      	add	r0, sp, #48	; 0x30
    4048:	4b2e      	ldr	r3, [pc, #184]	; (4104 <grid_port_process_ui+0x268>)
    404a:	4798      	blx	r3
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    404c:	4b19      	ldr	r3, [pc, #100]	; (40b4 <grid_port_process_ui+0x218>)
    404e:	781b      	ldrb	r3, [r3, #0]
    4050:	2b00      	cmp	r3, #0
    4052:	f43f af6b 	beq.w	3f2c <grid_port_process_ui+0x90>
    4056:	4625      	mov	r5, r4
    4058:	4606      	mov	r6, r0
			CRITICAL_SECTION_ENTER()
    405a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 4108 <grid_port_process_ui+0x26c>
	return mod->report_array[index].changed;
    405e:	f8df 8054 	ldr.w	r8, [pc, #84]	; 40b4 <grid_port_process_ui+0x218>
			CRITICAL_SECTION_LEAVE()
    4062:	f8df 9074 	ldr.w	r9, [pc, #116]	; 40d8 <grid_port_process_ui+0x23c>
    4066:	e008      	b.n	407a <grid_port_process_ui+0x1de>
    4068:	a809      	add	r0, sp, #36	; 0x24
    406a:	47c8      	blx	r9
		for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    406c:	3501      	adds	r5, #1
    406e:	b2ed      	uxtb	r5, r5
    4070:	f898 3000 	ldrb.w	r3, [r8]
    4074:	b2db      	uxtb	r3, r3
    4076:	42ab      	cmp	r3, r5
    4078:	d948      	bls.n	410c <grid_port_process_ui+0x270>
			if (length>200){
    407a:	2ec8      	cmp	r6, #200	; 0xc8
    407c:	d8f6      	bhi.n	406c <grid_port_process_ui+0x1d0>
			CRITICAL_SECTION_ENTER()
    407e:	a809      	add	r0, sp, #36	; 0x24
    4080:	47d0      	blx	sl
	return mod->report_array[index].changed;
    4082:	f8d8 2004 	ldr.w	r2, [r8, #4]
    4086:	012b      	lsls	r3, r5, #4
			if (grid_report_sys_get_changed_flag(mod, i)){
    4088:	5cd3      	ldrb	r3, [r2, r3]
    408a:	2b00      	cmp	r3, #0
    408c:	d0ec      	beq.n	4068 <grid_port_process_ui+0x1cc>
				packetvalid++;
    408e:	3401      	adds	r4, #1
    4090:	b2e4      	uxtb	r4, r4
				grid_report_render(mod, i, &message[length]);
    4092:	ab0c      	add	r3, sp, #48	; 0x30
    4094:	eb03 0b06 	add.w	fp, r3, r6
    4098:	465a      	mov	r2, fp
    409a:	4629      	mov	r1, r5
    409c:	4640      	mov	r0, r8
    409e:	4b0d      	ldr	r3, [pc, #52]	; (40d4 <grid_port_process_ui+0x238>)
    40a0:	4798      	blx	r3
				grid_report_sys_clear_changed_flag(mod, i);
    40a2:	4629      	mov	r1, r5
    40a4:	4640      	mov	r0, r8
    40a6:	4b08      	ldr	r3, [pc, #32]	; (40c8 <grid_port_process_ui+0x22c>)
    40a8:	4798      	blx	r3
				length += strlen(&message[length]);
    40aa:	4658      	mov	r0, fp
    40ac:	4b15      	ldr	r3, [pc, #84]	; (4104 <grid_port_process_ui+0x268>)
    40ae:	4798      	blx	r3
    40b0:	4406      	add	r6, r0
    40b2:	e7d9      	b.n	4068 <grid_port_process_ui+0x1cc>
    40b4:	20001cf8 	.word	0x20001cf8
    40b8:	0000cffc 	.word	0x0000cffc
    40bc:	0000bb65 	.word	0x0000bb65
    40c0:	20001cd8 	.word	0x20001cd8
    40c4:	00001375 	.word	0x00001375
    40c8:	00003e93 	.word	0x00003e93
    40cc:	000013a5 	.word	0x000013a5
    40d0:	000013c1 	.word	0x000013c1
    40d4:	00003e51 	.word	0x00003e51
    40d8:	0000458b 	.word	0x0000458b
    40dc:	20002690 	.word	0x20002690
    40e0:	20001770 	.word	0x20001770
    40e4:	200035d8 	.word	0x200035d8
    40e8:	20002bb4 	.word	0x20002bb4
    40ec:	0000d004 	.word	0x0000d004
    40f0:	0000bc4d 	.word	0x0000bc4d
    40f4:	0000d008 	.word	0x0000d008
    40f8:	20001d08 	.word	0x20001d08
    40fc:	0000d010 	.word	0x0000d010
    4100:	0000bde9 	.word	0x0000bde9
    4104:	0000be31 	.word	0x0000be31
    4108:	0000457d 	.word	0x0000457d
		if (packetvalid){
    410c:	2c00      	cmp	r4, #0
    410e:	f43f af0d 	beq.w	3f2c <grid_port_process_ui+0x90>
			por->cooldown += (10+por->cooldown);
    4112:	683b      	ldr	r3, [r7, #0]
    4114:	005b      	lsls	r3, r3, #1
    4116:	330a      	adds	r3, #10
    4118:	603b      	str	r3, [r7, #0]
			grid_sys_state.next_broadcast_message_id++;
    411a:	4a24      	ldr	r2, [pc, #144]	; (41ac <grid_port_process_ui+0x310>)
    411c:	f892 309d 	ldrb.w	r3, [r2, #157]	; 0x9d
    4120:	3301      	adds	r3, #1
    4122:	b2db      	uxtb	r3, r3
    4124:	f882 309d 	strb.w	r3, [r2, #157]	; 0x9d
			sprintf(&message[length], "%c", GRID_MSG_END_OF_TRANSMISSION); // CALCULATE AND ADD CRC HERE
    4128:	ac0c      	add	r4, sp, #48	; 0x30
    412a:	19a5      	adds	r5, r4, r6
    412c:	2204      	movs	r2, #4
    412e:	4920      	ldr	r1, [pc, #128]	; (41b0 <grid_port_process_ui+0x314>)
    4130:	4628      	mov	r0, r5
    4132:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 41e0 <grid_port_process_ui+0x344>
    4136:	47c0      	blx	r8
			length += strlen(&message[length]);
    4138:	4628      	mov	r0, r5
    413a:	4f1e      	ldr	r7, [pc, #120]	; (41b4 <grid_port_process_ui+0x318>)
    413c:	47b8      	blx	r7
    413e:	1835      	adds	r5, r6, r0
			sprintf(length_string, "%02x", length);
    4140:	462a      	mov	r2, r5
    4142:	491d      	ldr	r1, [pc, #116]	; (41b8 <grid_port_process_ui+0x31c>)
    4144:	a80a      	add	r0, sp, #40	; 0x28
    4146:	47c0      	blx	r8
			message[2] = length_string[0];
    4148:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    414c:	70a3      	strb	r3, [r4, #2]
			message[3] = length_string[1];
    414e:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
    4152:	70e3      	strb	r3, [r4, #3]
			sprintf(&message[length], "00\n");
    4154:	4b19      	ldr	r3, [pc, #100]	; (41bc <grid_port_process_ui+0x320>)
    4156:	6818      	ldr	r0, [r3, #0]
    4158:	5160      	str	r0, [r4, r5]
			length += strlen(&message[length]);
    415a:	1960      	adds	r0, r4, r5
    415c:	47b8      	blx	r7
    415e:	4405      	add	r5, r0
			uint8_t checksum = grid_msg_get_checksum(message, length);
    4160:	4629      	mov	r1, r5
    4162:	4620      	mov	r0, r4
    4164:	4b16      	ldr	r3, [pc, #88]	; (41c0 <grid_port_process_ui+0x324>)
    4166:	4798      	blx	r3
			grid_msg_set_checksum(message, length, checksum);
    4168:	b2c2      	uxtb	r2, r0
    416a:	4629      	mov	r1, r5
    416c:	4620      	mov	r0, r4
    416e:	4b15      	ldr	r3, [pc, #84]	; (41c4 <grid_port_process_ui+0x328>)
    4170:	4798      	blx	r3
			if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    4172:	b2a9      	uxth	r1, r5
    4174:	4814      	ldr	r0, [pc, #80]	; (41c8 <grid_port_process_ui+0x32c>)
    4176:	4b15      	ldr	r3, [pc, #84]	; (41cc <grid_port_process_ui+0x330>)
    4178:	4798      	blx	r3
    417a:	b190      	cbz	r0, 41a2 <grid_port_process_ui+0x306>
				for(uint32_t i = 0; i<length; i++){
    417c:	b16d      	cbz	r5, 419a <grid_port_process_ui+0x2fe>
    417e:	f10d 042f 	add.w	r4, sp, #47	; 0x2f
    4182:	ab4c      	add	r3, sp, #304	; 0x130
    4184:	441d      	add	r5, r3
    4186:	f2a5 1501 	subw	r5, r5, #257	; 0x101
					grid_buffer_write_character(&GRID_PORT_U.rx_buffer, message[i]);
    418a:	4f0f      	ldr	r7, [pc, #60]	; (41c8 <grid_port_process_ui+0x32c>)
    418c:	4e10      	ldr	r6, [pc, #64]	; (41d0 <grid_port_process_ui+0x334>)
    418e:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    4192:	4638      	mov	r0, r7
    4194:	47b0      	blx	r6
				for(uint32_t i = 0; i<length; i++){
    4196:	42ac      	cmp	r4, r5
    4198:	d1f9      	bne.n	418e <grid_port_process_ui+0x2f2>
				grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    419a:	480b      	ldr	r0, [pc, #44]	; (41c8 <grid_port_process_ui+0x32c>)
    419c:	4b0d      	ldr	r3, [pc, #52]	; (41d4 <grid_port_process_ui+0x338>)
    419e:	4798      	blx	r3
    41a0:	e6c4      	b.n	3f2c <grid_port_process_ui+0x90>
				printf("X\r\n");
    41a2:	480d      	ldr	r0, [pc, #52]	; (41d8 <grid_port_process_ui+0x33c>)
    41a4:	4b0d      	ldr	r3, [pc, #52]	; (41dc <grid_port_process_ui+0x340>)
    41a6:	4798      	blx	r3
    41a8:	e6c0      	b.n	3f2c <grid_port_process_ui+0x90>
    41aa:	4770      	bx	lr
    41ac:	20001d08 	.word	0x20001d08
    41b0:	0000d028 	.word	0x0000d028
    41b4:	0000be31 	.word	0x0000be31
    41b8:	0000d02c 	.word	0x0000d02c
    41bc:	0000d034 	.word	0x0000d034
    41c0:	00003abd 	.word	0x00003abd
    41c4:	00003ad9 	.word	0x00003ad9
    41c8:	20001cd8 	.word	0x20001cd8
    41cc:	00001375 	.word	0x00001375
    41d0:	000013a5 	.word	0x000013a5
    41d4:	000013c1 	.word	0x000013c1
    41d8:	0000d004 	.word	0x0000d004
    41dc:	0000bc4d 	.word	0x0000bc4d
    41e0:	0000bde9 	.word	0x0000bde9

000041e4 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    41e4:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    41e6:	6983      	ldr	r3, [r0, #24]
    41e8:	b103      	cbz	r3, 41ec <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    41ea:	4798      	blx	r3
    41ec:	bd08      	pop	{r3, pc}

000041ee <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    41ee:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    41f0:	69c3      	ldr	r3, [r0, #28]
    41f2:	b103      	cbz	r3, 41f6 <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    41f4:	4798      	blx	r3
    41f6:	bd08      	pop	{r3, pc}

000041f8 <adc_async_channel_conversion_done>:
{
    41f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    41fc:	4606      	mov	r6, r0
    41fe:	460f      	mov	r7, r1
    4200:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    4202:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    4204:	5c5c      	ldrb	r4, [r3, r1]
    4206:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    420a:	00e4      	lsls	r4, r4, #3
    420c:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    4210:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    4214:	f105 0a04 	add.w	sl, r5, #4
    4218:	b2d1      	uxtb	r1, r2
    421a:	4650      	mov	r0, sl
    421c:	4b0c      	ldr	r3, [pc, #48]	; (4250 <adc_async_channel_conversion_done+0x58>)
    421e:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    4220:	4630      	mov	r0, r6
    4222:	4b0c      	ldr	r3, [pc, #48]	; (4254 <adc_async_channel_conversion_done+0x5c>)
    4224:	4798      	blx	r3
    4226:	2801      	cmp	r0, #1
    4228:	d907      	bls.n	423a <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    422a:	ea4f 2119 	mov.w	r1, r9, lsr #8
    422e:	4650      	mov	r0, sl
    4230:	4b07      	ldr	r3, [pc, #28]	; (4250 <adc_async_channel_conversion_done+0x58>)
    4232:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    4234:	8aab      	ldrh	r3, [r5, #20]
    4236:	3301      	adds	r3, #1
    4238:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    423a:	8aab      	ldrh	r3, [r5, #20]
    423c:	3301      	adds	r3, #1
    423e:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    4240:	f858 3004 	ldr.w	r3, [r8, r4]
    4244:	b113      	cbz	r3, 424c <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    4246:	4639      	mov	r1, r7
    4248:	4630      	mov	r0, r6
    424a:	4798      	blx	r3
    424c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4250:	00005a51 	.word	0x00005a51
    4254:	00005def 	.word	0x00005def

00004258 <adc_async_init>:
{
    4258:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    425c:	4689      	mov	r9, r1
    425e:	4616      	mov	r6, r2
    4260:	461c      	mov	r4, r3
    4262:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
    4266:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    4268:	4607      	mov	r7, r0
    426a:	b140      	cbz	r0, 427e <adc_async_init+0x26>
    426c:	b149      	cbz	r1, 4282 <adc_async_init+0x2a>
    426e:	b152      	cbz	r2, 4286 <adc_async_init+0x2e>
    4270:	f1b8 0f00 	cmp.w	r8, #0
    4274:	d009      	beq.n	428a <adc_async_init+0x32>
    4276:	1c28      	adds	r0, r5, #0
    4278:	bf18      	it	ne
    427a:	2001      	movne	r0, #1
    427c:	e006      	b.n	428c <adc_async_init+0x34>
    427e:	2000      	movs	r0, #0
    4280:	e004      	b.n	428c <adc_async_init+0x34>
    4282:	2000      	movs	r0, #0
    4284:	e002      	b.n	428c <adc_async_init+0x34>
    4286:	2000      	movs	r0, #0
    4288:	e000      	b.n	428c <adc_async_init+0x34>
    428a:	2000      	movs	r0, #0
    428c:	f8df b064 	ldr.w	fp, [pc, #100]	; 42f4 <adc_async_init+0x9c>
    4290:	223f      	movs	r2, #63	; 0x3f
    4292:	4659      	mov	r1, fp
    4294:	f8df a060 	ldr.w	sl, [pc, #96]	; 42f8 <adc_async_init+0xa0>
    4298:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    429a:	1c60      	adds	r0, r4, #1
    429c:	2240      	movs	r2, #64	; 0x40
    429e:	4659      	mov	r1, fp
    42a0:	4580      	cmp	r8, r0
    42a2:	bfcc      	ite	gt
    42a4:	2000      	movgt	r0, #0
    42a6:	2001      	movle	r0, #1
    42a8:	47d0      	blx	sl
	device = &descr->device;
    42aa:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    42ac:	21ff      	movs	r1, #255	; 0xff
    42ae:	b2da      	uxtb	r2, r3
    42b0:	54b1      	strb	r1, [r6, r2]
    42b2:	3301      	adds	r3, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    42b4:	b2da      	uxtb	r2, r3
    42b6:	42a2      	cmp	r2, r4
    42b8:	d9f9      	bls.n	42ae <adc_async_init+0x56>
	descr->channel_map    = channel_map;
    42ba:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
    42bc:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
    42c0:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    42c4:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    42c6:	4649      	mov	r1, r9
    42c8:	4638      	mov	r0, r7
    42ca:	4b06      	ldr	r3, [pc, #24]	; (42e4 <adc_async_init+0x8c>)
    42cc:	4798      	blx	r3
	if (init_status) {
    42ce:	4603      	mov	r3, r0
    42d0:	b928      	cbnz	r0, 42de <adc_async_init+0x86>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    42d2:	4a05      	ldr	r2, [pc, #20]	; (42e8 <adc_async_init+0x90>)
    42d4:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    42d6:	4a05      	ldr	r2, [pc, #20]	; (42ec <adc_async_init+0x94>)
    42d8:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    42da:	4a05      	ldr	r2, [pc, #20]	; (42f0 <adc_async_init+0x98>)
    42dc:	607a      	str	r2, [r7, #4]
}
    42de:	4618      	mov	r0, r3
    42e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    42e4:	00005cbd 	.word	0x00005cbd
    42e8:	000041f9 	.word	0x000041f9
    42ec:	000041e5 	.word	0x000041e5
    42f0:	000041ef 	.word	0x000041ef
    42f4:	0000d038 	.word	0x0000d038
    42f8:	00005915 	.word	0x00005915

000042fc <adc_async_register_channel_buffer>:
{
    42fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4300:	460e      	mov	r6, r1
    4302:	4617      	mov	r7, r2
    4304:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    4306:	4605      	mov	r5, r0
    4308:	2800      	cmp	r0, #0
    430a:	d040      	beq.n	438e <adc_async_register_channel_buffer+0x92>
    430c:	2a00      	cmp	r2, #0
    430e:	d040      	beq.n	4392 <adc_async_register_channel_buffer+0x96>
    4310:	1c18      	adds	r0, r3, #0
    4312:	bf18      	it	ne
    4314:	2001      	movne	r0, #1
    4316:	f8df 9098 	ldr.w	r9, [pc, #152]	; 43b0 <adc_async_register_channel_buffer+0xb4>
    431a:	2266      	movs	r2, #102	; 0x66
    431c:	4649      	mov	r1, r9
    431e:	4c22      	ldr	r4, [pc, #136]	; (43a8 <adc_async_register_channel_buffer+0xac>)
    4320:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
    4322:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    4326:	2267      	movs	r2, #103	; 0x67
    4328:	4649      	mov	r1, r9
    432a:	42b0      	cmp	r0, r6
    432c:	bf34      	ite	cc
    432e:	2000      	movcc	r0, #0
    4330:	2001      	movcs	r0, #1
    4332:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
    4334:	6a29      	ldr	r1, [r5, #32]
    4336:	5d8b      	ldrb	r3, [r1, r6]
    4338:	2bff      	cmp	r3, #255	; 0xff
    433a:	d12c      	bne.n	4396 <adc_async_register_channel_buffer+0x9a>
	for (i = 0; i <= descr->channel_max; i++) {
    433c:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    4340:	2300      	movs	r3, #0
    4342:	461c      	mov	r4, r3
		if (descr->channel_map[i] != 0xFF) {
    4344:	b2da      	uxtb	r2, r3
    4346:	5c8a      	ldrb	r2, [r1, r2]
    4348:	2aff      	cmp	r2, #255	; 0xff
			index++;
    434a:	bf1c      	itt	ne
    434c:	3401      	addne	r4, #1
    434e:	b2e4      	uxtbne	r4, r4
    4350:	3301      	adds	r3, #1
	for (i = 0; i <= descr->channel_max; i++) {
    4352:	b2da      	uxtb	r2, r3
    4354:	4282      	cmp	r2, r0
    4356:	d9f5      	bls.n	4344 <adc_async_register_channel_buffer+0x48>
	if (index > descr->channel_amount) {
    4358:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    435c:	42a3      	cmp	r3, r4
    435e:	d31d      	bcc.n	439c <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    4360:	eb04 0944 	add.w	r9, r4, r4, lsl #1
    4364:	ea4f 09c9 	mov.w	r9, r9, lsl #3
    4368:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    436a:	4448      	add	r0, r9
    436c:	4642      	mov	r2, r8
    436e:	4639      	mov	r1, r7
    4370:	3004      	adds	r0, #4
    4372:	4b0e      	ldr	r3, [pc, #56]	; (43ac <adc_async_register_channel_buffer+0xb0>)
    4374:	4798      	blx	r3
    4376:	4602      	mov	r2, r0
    4378:	b998      	cbnz	r0, 43a2 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
    437a:	6a2b      	ldr	r3, [r5, #32]
    437c:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    437e:	6aab      	ldr	r3, [r5, #40]	; 0x28
    4380:	4499      	add	r9, r3
    4382:	2300      	movs	r3, #0
    4384:	f8a9 3014 	strh.w	r3, [r9, #20]
}
    4388:	4610      	mov	r0, r2
    438a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    438e:	2000      	movs	r0, #0
    4390:	e7c1      	b.n	4316 <adc_async_register_channel_buffer+0x1a>
    4392:	2000      	movs	r0, #0
    4394:	e7bf      	b.n	4316 <adc_async_register_channel_buffer+0x1a>
		return ERR_INVALID_ARG;
    4396:	f06f 020c 	mvn.w	r2, #12
    439a:	e7f5      	b.n	4388 <adc_async_register_channel_buffer+0x8c>
		return ERR_NO_RESOURCE;
    439c:	f06f 021b 	mvn.w	r2, #27
    43a0:	e7f2      	b.n	4388 <adc_async_register_channel_buffer+0x8c>
		return ERR_INVALID_ARG;
    43a2:	f06f 020c 	mvn.w	r2, #12
    43a6:	e7ef      	b.n	4388 <adc_async_register_channel_buffer+0x8c>
    43a8:	00005915 	.word	0x00005915
    43ac:	000059bd 	.word	0x000059bd
    43b0:	0000d038 	.word	0x0000d038

000043b4 <adc_async_enable_channel>:
{
    43b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    43b6:	460d      	mov	r5, r1
	ASSERT(descr);
    43b8:	4f0b      	ldr	r7, [pc, #44]	; (43e8 <adc_async_enable_channel+0x34>)
    43ba:	4604      	mov	r4, r0
    43bc:	2283      	movs	r2, #131	; 0x83
    43be:	4639      	mov	r1, r7
    43c0:	3000      	adds	r0, #0
    43c2:	bf18      	it	ne
    43c4:	2001      	movne	r0, #1
    43c6:	4e09      	ldr	r6, [pc, #36]	; (43ec <adc_async_enable_channel+0x38>)
    43c8:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    43ca:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    43ce:	2284      	movs	r2, #132	; 0x84
    43d0:	4639      	mov	r1, r7
    43d2:	42a8      	cmp	r0, r5
    43d4:	bf34      	ite	cc
    43d6:	2000      	movcc	r0, #0
    43d8:	2001      	movcs	r0, #1
    43da:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    43dc:	4629      	mov	r1, r5
    43de:	4620      	mov	r0, r4
    43e0:	4b03      	ldr	r3, [pc, #12]	; (43f0 <adc_async_enable_channel+0x3c>)
    43e2:	4798      	blx	r3
}
    43e4:	2000      	movs	r0, #0
    43e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    43e8:	0000d038 	.word	0x0000d038
    43ec:	00005915 	.word	0x00005915
    43f0:	00005dd9 	.word	0x00005dd9

000043f4 <adc_async_register_callback>:
{
    43f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    43f8:	460e      	mov	r6, r1
    43fa:	4614      	mov	r4, r2
    43fc:	4699      	mov	r9, r3
	ASSERT(descr);
    43fe:	f8df 8070 	ldr.w	r8, [pc, #112]	; 4470 <adc_async_register_callback+0x7c>
    4402:	4605      	mov	r5, r0
    4404:	229c      	movs	r2, #156	; 0x9c
    4406:	4641      	mov	r1, r8
    4408:	3000      	adds	r0, #0
    440a:	bf18      	it	ne
    440c:	2001      	movne	r0, #1
    440e:	4f16      	ldr	r7, [pc, #88]	; (4468 <adc_async_register_callback+0x74>)
    4410:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
    4412:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    4416:	229d      	movs	r2, #157	; 0x9d
    4418:	4641      	mov	r1, r8
    441a:	42b0      	cmp	r0, r6
    441c:	bf34      	ite	cc
    441e:	2000      	movcc	r0, #0
    4420:	2001      	movcs	r0, #1
    4422:	47b8      	blx	r7
	switch (type) {
    4424:	2c01      	cmp	r4, #1
    4426:	d019      	beq.n	445c <adc_async_register_callback+0x68>
    4428:	b12c      	cbz	r4, 4436 <adc_async_register_callback+0x42>
    442a:	2c02      	cmp	r4, #2
    442c:	d019      	beq.n	4462 <adc_async_register_callback+0x6e>
		return ERR_INVALID_ARG;
    442e:	f06f 000c 	mvn.w	r0, #12
}
    4432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint8_t index = descr->channel_map[channel];
    4436:	6a2b      	ldr	r3, [r5, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    4438:	5d9b      	ldrb	r3, [r3, r6]
    443a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    443c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4440:	f842 9033 	str.w	r9, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    4444:	f119 0300 	adds.w	r3, r9, #0
    4448:	bf18      	it	ne
    444a:	2301      	movne	r3, #1
    444c:	4622      	mov	r2, r4
    444e:	4631      	mov	r1, r6
    4450:	4628      	mov	r0, r5
    4452:	4c06      	ldr	r4, [pc, #24]	; (446c <adc_async_register_callback+0x78>)
    4454:	47a0      	blx	r4
	return ERR_NONE;
    4456:	2000      	movs	r0, #0
    4458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		descr->adc_async_cb.monitor = cb;
    445c:	f8c5 9018 	str.w	r9, [r5, #24]
		break;
    4460:	e7f0      	b.n	4444 <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
    4462:	f8c5 901c 	str.w	r9, [r5, #28]
		break;
    4466:	e7ed      	b.n	4444 <adc_async_register_callback+0x50>
    4468:	00005915 	.word	0x00005915
    446c:	00005e17 	.word	0x00005e17
    4470:	0000d038 	.word	0x0000d038

00004474 <adc_async_read_channel>:
{
    4474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4478:	b083      	sub	sp, #12
    447a:	4688      	mov	r8, r1
    447c:	4691      	mov	r9, r2
    447e:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    4480:	4604      	mov	r4, r0
    4482:	2800      	cmp	r0, #0
    4484:	d04f      	beq.n	4526 <adc_async_read_channel+0xb2>
    4486:	2a00      	cmp	r2, #0
    4488:	d04f      	beq.n	452a <adc_async_read_channel+0xb6>
    448a:	1c18      	adds	r0, r3, #0
    448c:	bf18      	it	ne
    448e:	2001      	movne	r0, #1
    4490:	4f29      	ldr	r7, [pc, #164]	; (4538 <adc_async_read_channel+0xc4>)
    4492:	22bc      	movs	r2, #188	; 0xbc
    4494:	4639      	mov	r1, r7
    4496:	4e29      	ldr	r6, [pc, #164]	; (453c <adc_async_read_channel+0xc8>)
    4498:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    449a:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    449e:	22bd      	movs	r2, #189	; 0xbd
    44a0:	4639      	mov	r1, r7
    44a2:	4540      	cmp	r0, r8
    44a4:	bf34      	ite	cc
    44a6:	2000      	movcc	r0, #0
    44a8:	2001      	movcs	r0, #1
    44aa:	47b0      	blx	r6
	data_size = _adc_async_get_data_size(&descr->device);
    44ac:	4620      	mov	r0, r4
    44ae:	4b24      	ldr	r3, [pc, #144]	; (4540 <adc_async_read_channel+0xcc>)
    44b0:	4798      	blx	r3
	ASSERT(!(length % data_size));
    44b2:	fb95 f3f0 	sdiv	r3, r5, r0
    44b6:	fb03 5010 	mls	r0, r3, r0, r5
    44ba:	22bf      	movs	r2, #191	; 0xbf
    44bc:	4639      	mov	r1, r7
    44be:	fab0 f080 	clz	r0, r0
    44c2:	0940      	lsrs	r0, r0, #5
    44c4:	47b0      	blx	r6
	index                                         = descr->channel_map[channel];
    44c6:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    44c8:	f813 b008 	ldrb.w	fp, [r3, r8]
    44cc:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    44d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    44d2:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    44d6:	a801      	add	r0, sp, #4
    44d8:	4b1a      	ldr	r3, [pc, #104]	; (4544 <adc_async_read_channel+0xd0>)
    44da:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    44dc:	f10b 0a04 	add.w	sl, fp, #4
    44e0:	4650      	mov	r0, sl
    44e2:	4b19      	ldr	r3, [pc, #100]	; (4548 <adc_async_read_channel+0xd4>)
    44e4:	4798      	blx	r3
    44e6:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    44e8:	a801      	add	r0, sp, #4
    44ea:	4b18      	ldr	r3, [pc, #96]	; (454c <adc_async_read_channel+0xd8>)
    44ec:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    44ee:	f1b8 0f00 	cmp.w	r8, #0
    44f2:	d01c      	beq.n	452e <adc_async_read_channel+0xba>
    44f4:	b1ed      	cbz	r5, 4532 <adc_async_read_channel+0xbe>
    44f6:	3d01      	subs	r5, #1
    44f8:	b2ad      	uxth	r5, r5
    44fa:	3502      	adds	r5, #2
    44fc:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    44fe:	4f14      	ldr	r7, [pc, #80]	; (4550 <adc_async_read_channel+0xdc>)
    4500:	b2a6      	uxth	r6, r4
    4502:	1e61      	subs	r1, r4, #1
    4504:	4449      	add	r1, r9
    4506:	4650      	mov	r0, sl
    4508:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    450a:	4544      	cmp	r4, r8
    450c:	d002      	beq.n	4514 <adc_async_read_channel+0xa0>
    450e:	3401      	adds	r4, #1
    4510:	42ac      	cmp	r4, r5
    4512:	d1f5      	bne.n	4500 <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
    4514:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    4518:	1b9b      	subs	r3, r3, r6
    451a:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    451e:	4630      	mov	r0, r6
    4520:	b003      	add	sp, #12
    4522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ASSERT(descr && buffer && length);
    4526:	2000      	movs	r0, #0
    4528:	e7b2      	b.n	4490 <adc_async_read_channel+0x1c>
    452a:	2000      	movs	r0, #0
    452c:	e7b0      	b.n	4490 <adc_async_read_channel+0x1c>
	uint16_t was_read = 0;
    452e:	2600      	movs	r6, #0
    4530:	e7f0      	b.n	4514 <adc_async_read_channel+0xa0>
    4532:	2600      	movs	r6, #0
    4534:	e7ee      	b.n	4514 <adc_async_read_channel+0xa0>
    4536:	bf00      	nop
    4538:	0000d038 	.word	0x0000d038
    453c:	00005915 	.word	0x00005915
    4540:	00005def 	.word	0x00005def
    4544:	0000457d 	.word	0x0000457d
    4548:	00005a91 	.word	0x00005a91
    454c:	0000458b 	.word	0x0000458b
    4550:	00005a0d 	.word	0x00005a0d

00004554 <adc_async_start_conversion>:
{
    4554:	b510      	push	{r4, lr}
	ASSERT(descr);
    4556:	4604      	mov	r4, r0
    4558:	22d6      	movs	r2, #214	; 0xd6
    455a:	4905      	ldr	r1, [pc, #20]	; (4570 <adc_async_start_conversion+0x1c>)
    455c:	3000      	adds	r0, #0
    455e:	bf18      	it	ne
    4560:	2001      	movne	r0, #1
    4562:	4b04      	ldr	r3, [pc, #16]	; (4574 <adc_async_start_conversion+0x20>)
    4564:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    4566:	4620      	mov	r0, r4
    4568:	4b03      	ldr	r3, [pc, #12]	; (4578 <adc_async_start_conversion+0x24>)
    456a:	4798      	blx	r3
}
    456c:	2000      	movs	r0, #0
    456e:	bd10      	pop	{r4, pc}
    4570:	0000d038 	.word	0x0000d038
    4574:	00005915 	.word	0x00005915
    4578:	00005e01 	.word	0x00005e01

0000457c <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    457c:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    4580:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    4582:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    4584:	f3bf 8f5f 	dmb	sy
    4588:	4770      	bx	lr

0000458a <atomic_leave_critical>:
    458a:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    458e:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4590:	f383 8810 	msr	PRIMASK, r3
    4594:	4770      	bx	lr
	...

00004598 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    4598:	b538      	push	{r3, r4, r5, lr}
    459a:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    459c:	4605      	mov	r5, r0
    459e:	b158      	cbz	r0, 45b8 <crc_sync_init+0x20>
    45a0:	1c08      	adds	r0, r1, #0
    45a2:	bf18      	it	ne
    45a4:	2001      	movne	r0, #1
    45a6:	222b      	movs	r2, #43	; 0x2b
    45a8:	4904      	ldr	r1, [pc, #16]	; (45bc <crc_sync_init+0x24>)
    45aa:	4b05      	ldr	r3, [pc, #20]	; (45c0 <crc_sync_init+0x28>)
    45ac:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    45ae:	4621      	mov	r1, r4
    45b0:	4628      	mov	r0, r5
    45b2:	4b04      	ldr	r3, [pc, #16]	; (45c4 <crc_sync_init+0x2c>)
    45b4:	4798      	blx	r3
}
    45b6:	bd38      	pop	{r3, r4, r5, pc}
    45b8:	2000      	movs	r0, #0
    45ba:	e7f4      	b.n	45a6 <crc_sync_init+0xe>
    45bc:	0000d054 	.word	0x0000d054
    45c0:	00005915 	.word	0x00005915
    45c4:	00006201 	.word	0x00006201

000045c8 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    45c8:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    45ca:	4b02      	ldr	r3, [pc, #8]	; (45d4 <delay_init+0xc>)
    45cc:	6018      	str	r0, [r3, #0]
    45ce:	4b02      	ldr	r3, [pc, #8]	; (45d8 <delay_init+0x10>)
    45d0:	4798      	blx	r3
    45d2:	bd08      	pop	{r3, pc}
    45d4:	20000648 	.word	0x20000648
    45d8:	00007b41 	.word	0x00007b41

000045dc <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    45dc:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    45de:	4b04      	ldr	r3, [pc, #16]	; (45f0 <delay_us+0x14>)
    45e0:	681c      	ldr	r4, [r3, #0]
    45e2:	4b04      	ldr	r3, [pc, #16]	; (45f4 <delay_us+0x18>)
    45e4:	4798      	blx	r3
    45e6:	4601      	mov	r1, r0
    45e8:	4620      	mov	r0, r4
    45ea:	4b03      	ldr	r3, [pc, #12]	; (45f8 <delay_us+0x1c>)
    45ec:	4798      	blx	r3
    45ee:	bd10      	pop	{r4, pc}
    45f0:	20000648 	.word	0x20000648
    45f4:	00005ec5 	.word	0x00005ec5
    45f8:	00007b55 	.word	0x00007b55

000045fc <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    45fc:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    45fe:	4b04      	ldr	r3, [pc, #16]	; (4610 <delay_ms+0x14>)
    4600:	681c      	ldr	r4, [r3, #0]
    4602:	4b04      	ldr	r3, [pc, #16]	; (4614 <delay_ms+0x18>)
    4604:	4798      	blx	r3
    4606:	4601      	mov	r1, r0
    4608:	4620      	mov	r0, r4
    460a:	4b03      	ldr	r3, [pc, #12]	; (4618 <delay_ms+0x1c>)
    460c:	4798      	blx	r3
    460e:	bd10      	pop	{r4, pc}
    4610:	20000648 	.word	0x20000648
    4614:	00005ecd 	.word	0x00005ecd
    4618:	00007b55 	.word	0x00007b55

0000461c <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    461c:	b508      	push	{r3, lr}
	return _event_system_init();
    461e:	4b01      	ldr	r3, [pc, #4]	; (4624 <event_system_init+0x8>)
    4620:	4798      	blx	r3
}
    4622:	bd08      	pop	{r3, pc}
    4624:	00006209 	.word	0x00006209

00004628 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    4628:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    462a:	6943      	ldr	r3, [r0, #20]
    462c:	b103      	cbz	r3, 4630 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    462e:	4798      	blx	r3
    4630:	bd08      	pop	{r3, pc}

00004632 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    4632:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    4634:	6983      	ldr	r3, [r0, #24]
    4636:	b103      	cbz	r3, 463a <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    4638:	4798      	blx	r3
    463a:	bd08      	pop	{r3, pc}

0000463c <flash_init>:
{
    463c:	b538      	push	{r3, r4, r5, lr}
    463e:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    4640:	4604      	mov	r4, r0
    4642:	b190      	cbz	r0, 466a <flash_init+0x2e>
    4644:	1c08      	adds	r0, r1, #0
    4646:	bf18      	it	ne
    4648:	2001      	movne	r0, #1
    464a:	2238      	movs	r2, #56	; 0x38
    464c:	4908      	ldr	r1, [pc, #32]	; (4670 <flash_init+0x34>)
    464e:	4b09      	ldr	r3, [pc, #36]	; (4674 <flash_init+0x38>)
    4650:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    4652:	4629      	mov	r1, r5
    4654:	4620      	mov	r0, r4
    4656:	4b08      	ldr	r3, [pc, #32]	; (4678 <flash_init+0x3c>)
    4658:	4798      	blx	r3
	if (rc) {
    465a:	4603      	mov	r3, r0
    465c:	b918      	cbnz	r0, 4666 <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    465e:	4a07      	ldr	r2, [pc, #28]	; (467c <flash_init+0x40>)
    4660:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    4662:	4a07      	ldr	r2, [pc, #28]	; (4680 <flash_init+0x44>)
    4664:	6062      	str	r2, [r4, #4]
}
    4666:	4618      	mov	r0, r3
    4668:	bd38      	pop	{r3, r4, r5, pc}
    466a:	2000      	movs	r0, #0
    466c:	e7ed      	b.n	464a <flash_init+0xe>
    466e:	bf00      	nop
    4670:	0000d070 	.word	0x0000d070
    4674:	00005915 	.word	0x00005915
    4678:	00006315 	.word	0x00006315
    467c:	00004629 	.word	0x00004629
    4680:	00004633 	.word	0x00004633

00004684 <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    4684:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4686:	8843      	ldrh	r3, [r0, #2]
    4688:	f413 7f80 	tst.w	r3, #256	; 0x100
    468c:	d102      	bne.n	4694 <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    468e:	6b43      	ldr	r3, [r0, #52]	; 0x34
    4690:	b103      	cbz	r3, 4694 <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    4692:	4798      	blx	r3
    4694:	bd08      	pop	{r3, pc}

00004696 <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    4696:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4698:	8843      	ldrh	r3, [r0, #2]
    469a:	f413 7f80 	tst.w	r3, #256	; 0x100
    469e:	d102      	bne.n	46a6 <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    46a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
    46a2:	b103      	cbz	r3, 46a6 <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    46a4:	4798      	blx	r3
    46a6:	bd08      	pop	{r3, pc}

000046a8 <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    46a8:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    46aa:	8843      	ldrh	r3, [r0, #2]
    46ac:	f413 7f80 	tst.w	r3, #256	; 0x100
    46b0:	d102      	bne.n	46b8 <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    46b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    46b4:	b103      	cbz	r3, 46b8 <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    46b6:	4798      	blx	r3
    46b8:	bd08      	pop	{r3, pc}
	...

000046bc <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    46bc:	b510      	push	{r4, lr}
    46be:	b084      	sub	sp, #16
    46c0:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    46c2:	8a83      	ldrh	r3, [r0, #20]
    46c4:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    46c8:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    46ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    46ce:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    46d2:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    46d4:	a901      	add	r1, sp, #4
    46d6:	3828      	subs	r0, #40	; 0x28
    46d8:	4b03      	ldr	r3, [pc, #12]	; (46e8 <i2c_m_async_write+0x2c>)
    46da:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    46dc:	2800      	cmp	r0, #0
    46de:	bf08      	it	eq
    46e0:	4620      	moveq	r0, r4
    46e2:	b004      	add	sp, #16
    46e4:	bd10      	pop	{r4, pc}
    46e6:	bf00      	nop
    46e8:	00007091 	.word	0x00007091

000046ec <i2c_m_async_read>:
{
    46ec:	b510      	push	{r4, lr}
    46ee:	b084      	sub	sp, #16
    46f0:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    46f2:	8a83      	ldrh	r3, [r0, #20]
    46f4:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    46f8:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    46fa:	f248 0301 	movw	r3, #32769	; 0x8001
    46fe:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    4702:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    4704:	a901      	add	r1, sp, #4
    4706:	3828      	subs	r0, #40	; 0x28
    4708:	4b03      	ldr	r3, [pc, #12]	; (4718 <i2c_m_async_read+0x2c>)
    470a:	4798      	blx	r3
}
    470c:	2800      	cmp	r0, #0
    470e:	bf08      	it	eq
    4710:	4620      	moveq	r0, r4
    4712:	b004      	add	sp, #16
    4714:	bd10      	pop	{r4, pc}
    4716:	bf00      	nop
    4718:	00007091 	.word	0x00007091

0000471c <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    471c:	b570      	push	{r4, r5, r6, lr}
    471e:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    4720:	4604      	mov	r4, r0
    4722:	2289      	movs	r2, #137	; 0x89
    4724:	490f      	ldr	r1, [pc, #60]	; (4764 <i2c_m_async_init+0x48>)
    4726:	3000      	adds	r0, #0
    4728:	bf18      	it	ne
    472a:	2001      	movne	r0, #1
    472c:	4b0e      	ldr	r3, [pc, #56]	; (4768 <i2c_m_async_init+0x4c>)
    472e:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    4730:	4629      	mov	r1, r5
    4732:	4620      	mov	r0, r4
    4734:	4b0d      	ldr	r3, [pc, #52]	; (476c <i2c_m_async_init+0x50>)
    4736:	4798      	blx	r3
	if (init_status) {
    4738:	4605      	mov	r5, r0
    473a:	b108      	cbz	r0, 4740 <i2c_m_async_init+0x24>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    473c:	4628      	mov	r0, r5
    473e:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    4740:	4b0b      	ldr	r3, [pc, #44]	; (4770 <i2c_m_async_init+0x54>)
    4742:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    4744:	4b0b      	ldr	r3, [pc, #44]	; (4774 <i2c_m_async_init+0x58>)
    4746:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    4748:	4a0b      	ldr	r2, [pc, #44]	; (4778 <i2c_m_async_init+0x5c>)
    474a:	2101      	movs	r1, #1
    474c:	4620      	mov	r0, r4
    474e:	4e0b      	ldr	r6, [pc, #44]	; (477c <i2c_m_async_init+0x60>)
    4750:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    4752:	4a0b      	ldr	r2, [pc, #44]	; (4780 <i2c_m_async_init+0x64>)
    4754:	2102      	movs	r1, #2
    4756:	4620      	mov	r0, r4
    4758:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    475a:	4a0a      	ldr	r2, [pc, #40]	; (4784 <i2c_m_async_init+0x68>)
    475c:	2100      	movs	r1, #0
    475e:	4620      	mov	r0, r4
    4760:	47b0      	blx	r6
	return ERR_NONE;
    4762:	e7eb      	b.n	473c <i2c_m_async_init+0x20>
    4764:	0000d088 	.word	0x0000d088
    4768:	00005915 	.word	0x00005915
    476c:	00007011 	.word	0x00007011
    4770:	000046ed 	.word	0x000046ed
    4774:	000046bd 	.word	0x000046bd
    4778:	00004685 	.word	0x00004685
    477c:	000071c1 	.word	0x000071c1
    4780:	00004697 	.word	0x00004697
    4784:	000046a9 	.word	0x000046a9

00004788 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    4788:	b570      	push	{r4, r5, r6, lr}
    478a:	460d      	mov	r5, r1
    478c:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    478e:	4604      	mov	r4, r0
    4790:	b160      	cbz	r0, 47ac <io_write+0x24>
    4792:	1c08      	adds	r0, r1, #0
    4794:	bf18      	it	ne
    4796:	2001      	movne	r0, #1
    4798:	2234      	movs	r2, #52	; 0x34
    479a:	4905      	ldr	r1, [pc, #20]	; (47b0 <io_write+0x28>)
    479c:	4b05      	ldr	r3, [pc, #20]	; (47b4 <io_write+0x2c>)
    479e:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    47a0:	6823      	ldr	r3, [r4, #0]
    47a2:	4632      	mov	r2, r6
    47a4:	4629      	mov	r1, r5
    47a6:	4620      	mov	r0, r4
    47a8:	4798      	blx	r3
}
    47aa:	bd70      	pop	{r4, r5, r6, pc}
    47ac:	2000      	movs	r0, #0
    47ae:	e7f3      	b.n	4798 <io_write+0x10>
    47b0:	0000d0a8 	.word	0x0000d0a8
    47b4:	00005915 	.word	0x00005915

000047b8 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    47b8:	b570      	push	{r4, r5, r6, lr}
    47ba:	460d      	mov	r5, r1
    47bc:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    47be:	4604      	mov	r4, r0
    47c0:	b160      	cbz	r0, 47dc <io_read+0x24>
    47c2:	1c08      	adds	r0, r1, #0
    47c4:	bf18      	it	ne
    47c6:	2001      	movne	r0, #1
    47c8:	223d      	movs	r2, #61	; 0x3d
    47ca:	4905      	ldr	r1, [pc, #20]	; (47e0 <io_read+0x28>)
    47cc:	4b05      	ldr	r3, [pc, #20]	; (47e4 <io_read+0x2c>)
    47ce:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    47d0:	6863      	ldr	r3, [r4, #4]
    47d2:	4632      	mov	r2, r6
    47d4:	4629      	mov	r1, r5
    47d6:	4620      	mov	r0, r4
    47d8:	4798      	blx	r3
}
    47da:	bd70      	pop	{r4, r5, r6, pc}
    47dc:	2000      	movs	r0, #0
    47de:	e7f3      	b.n	47c8 <io_read+0x10>
    47e0:	0000d0a8 	.word	0x0000d0a8
    47e4:	00005915 	.word	0x00005915

000047e8 <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
    47e8:	b538      	push	{r3, r4, r5, lr}
    47ea:	460c      	mov	r4, r1
	ASSERT(qspi && hw);
    47ec:	4605      	mov	r5, r0
    47ee:	b158      	cbz	r0, 4808 <qspi_dma_init+0x20>
    47f0:	1c08      	adds	r0, r1, #0
    47f2:	bf18      	it	ne
    47f4:	2001      	movne	r0, #1
    47f6:	2231      	movs	r2, #49	; 0x31
    47f8:	4904      	ldr	r1, [pc, #16]	; (480c <qspi_dma_init+0x24>)
    47fa:	4b05      	ldr	r3, [pc, #20]	; (4810 <qspi_dma_init+0x28>)
    47fc:	4798      	blx	r3

	return _qspi_dma_init(&qspi->dev, hw);
    47fe:	4621      	mov	r1, r4
    4800:	4628      	mov	r0, r5
    4802:	4b04      	ldr	r3, [pc, #16]	; (4814 <qspi_dma_init+0x2c>)
    4804:	4798      	blx	r3
}
    4806:	bd38      	pop	{r3, r4, r5, pc}
    4808:	2000      	movs	r0, #0
    480a:	e7f4      	b.n	47f6 <qspi_dma_init+0xe>
    480c:	0000d0bc 	.word	0x0000d0bc
    4810:	00005915 	.word	0x00005915
    4814:	00006535 	.word	0x00006535

00004818 <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    4818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    481a:	460f      	mov	r7, r1
    481c:	4616      	mov	r6, r2
	ASSERT(io);
    481e:	4604      	mov	r4, r0
    4820:	f240 1227 	movw	r2, #295	; 0x127
    4824:	4909      	ldr	r1, [pc, #36]	; (484c <_spi_m_async_io_write+0x34>)
    4826:	3000      	adds	r0, #0
    4828:	bf18      	it	ne
    482a:	2001      	movne	r0, #1
    482c:	4b08      	ldr	r3, [pc, #32]	; (4850 <_spi_m_async_io_write+0x38>)
    482e:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    4830:	2500      	movs	r5, #0
    4832:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    4834:	6167      	str	r7, [r4, #20]
	spi->xfer.size  = length;
    4836:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    4838:	6225      	str	r5, [r4, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    483a:	2310      	movs	r3, #16
    483c:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    483e:	2101      	movs	r1, #1
    4840:	f1a4 0020 	sub.w	r0, r4, #32
    4844:	4b03      	ldr	r3, [pc, #12]	; (4854 <_spi_m_async_io_write+0x3c>)
    4846:	4798      	blx	r3

	return ERR_NONE;
}
    4848:	4628      	mov	r0, r5
    484a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    484c:	0000d0d8 	.word	0x0000d0d8
    4850:	00005915 	.word	0x00005915
    4854:	00007655 	.word	0x00007655

00004858 <_spi_m_async_io_read>:
{
    4858:	b570      	push	{r4, r5, r6, lr}
    485a:	460d      	mov	r5, r1
    485c:	4616      	mov	r6, r2
	ASSERT(io);
    485e:	4604      	mov	r4, r0
    4860:	f240 1205 	movw	r2, #261	; 0x105
    4864:	490c      	ldr	r1, [pc, #48]	; (4898 <_spi_m_async_io_read+0x40>)
    4866:	3000      	adds	r0, #0
    4868:	bf18      	it	ne
    486a:	2001      	movne	r0, #1
    486c:	4b0b      	ldr	r3, [pc, #44]	; (489c <_spi_m_async_io_read+0x44>)
    486e:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    4870:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = NULL;
    4872:	2500      	movs	r5, #0
    4874:	6165      	str	r5, [r4, #20]
	spi->xfer.size  = length;
    4876:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    4878:	6225      	str	r5, [r4, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    487a:	2310      	movs	r3, #16
    487c:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    487e:	3c20      	subs	r4, #32
    4880:	2101      	movs	r1, #1
    4882:	4620      	mov	r0, r4
    4884:	4b06      	ldr	r3, [pc, #24]	; (48a0 <_spi_m_async_io_read+0x48>)
    4886:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    4888:	f240 11ff 	movw	r1, #511	; 0x1ff
    488c:	4620      	mov	r0, r4
    488e:	4b05      	ldr	r3, [pc, #20]	; (48a4 <_spi_m_async_io_read+0x4c>)
    4890:	4798      	blx	r3
}
    4892:	4628      	mov	r0, r5
    4894:	bd70      	pop	{r4, r5, r6, pc}
    4896:	bf00      	nop
    4898:	0000d0d8 	.word	0x0000d0d8
    489c:	00005915 	.word	0x00005915
    48a0:	00007689 	.word	0x00007689
    48a4:	00007705 	.word	0x00007705

000048a8 <_spi_dev_error>:
{
    48a8:	b570      	push	{r4, r5, r6, lr}
    48aa:	4604      	mov	r4, r0
    48ac:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    48ae:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    48b0:	2100      	movs	r1, #0
    48b2:	4b09      	ldr	r3, [pc, #36]	; (48d8 <_spi_dev_error+0x30>)
    48b4:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    48b6:	2100      	movs	r1, #0
    48b8:	4620      	mov	r0, r4
    48ba:	4b08      	ldr	r3, [pc, #32]	; (48dc <_spi_dev_error+0x34>)
    48bc:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    48be:	2100      	movs	r1, #0
    48c0:	4620      	mov	r0, r4
    48c2:	4b07      	ldr	r3, [pc, #28]	; (48e0 <_spi_dev_error+0x38>)
    48c4:	4798      	blx	r3
	spi->stat = 0;
    48c6:	2300      	movs	r3, #0
    48c8:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    48cc:	6b23      	ldr	r3, [r4, #48]	; 0x30
    48ce:	b113      	cbz	r3, 48d6 <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    48d0:	4631      	mov	r1, r6
    48d2:	4628      	mov	r0, r5
    48d4:	4798      	blx	r3
    48d6:	bd70      	pop	{r4, r5, r6, pc}
    48d8:	00007655 	.word	0x00007655
    48dc:	00007689 	.word	0x00007689
    48e0:	000076c9 	.word	0x000076c9

000048e4 <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    48e4:	6c02      	ldr	r2, [r0, #64]	; 0x40
    48e6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    48e8:	429a      	cmp	r2, r3
    48ea:	d200      	bcs.n	48ee <_spi_dev_complete+0xa>
    48ec:	4770      	bx	lr
{
    48ee:	b510      	push	{r4, lr}
    48f0:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    48f2:	2100      	movs	r1, #0
    48f4:	4b04      	ldr	r3, [pc, #16]	; (4908 <_spi_dev_complete+0x24>)
    48f6:	4798      	blx	r3
		spi->stat = 0;
    48f8:	2300      	movs	r3, #0
    48fa:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    48fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4900:	b10b      	cbz	r3, 4906 <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    4902:	1f20      	subs	r0, r4, #4
    4904:	4798      	blx	r3
    4906:	bd10      	pop	{r4, pc}
    4908:	000076c9 	.word	0x000076c9

0000490c <_spi_dev_tx>:
{
    490c:	b510      	push	{r4, lr}
    490e:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    4910:	7903      	ldrb	r3, [r0, #4]
    4912:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    4914:	6b42      	ldr	r2, [r0, #52]	; 0x34
    4916:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4918:	f103 0101 	add.w	r1, r3, #1
    491c:	6401      	str	r1, [r0, #64]	; 0x40
    491e:	bf94      	ite	ls
    4920:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    4922:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    4926:	4b08      	ldr	r3, [pc, #32]	; (4948 <_spi_dev_tx+0x3c>)
    4928:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    492a:	6c22      	ldr	r2, [r4, #64]	; 0x40
    492c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    492e:	429a      	cmp	r2, r3
    4930:	d000      	beq.n	4934 <_spi_dev_tx+0x28>
    4932:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    4934:	2100      	movs	r1, #0
    4936:	4620      	mov	r0, r4
    4938:	4b04      	ldr	r3, [pc, #16]	; (494c <_spi_dev_tx+0x40>)
    493a:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    493c:	2101      	movs	r1, #1
    493e:	4620      	mov	r0, r4
    4940:	4b03      	ldr	r3, [pc, #12]	; (4950 <_spi_dev_tx+0x44>)
    4942:	4798      	blx	r3
}
    4944:	e7f5      	b.n	4932 <_spi_dev_tx+0x26>
    4946:	bf00      	nop
    4948:	00007705 	.word	0x00007705
    494c:	00007655 	.word	0x00007655
    4950:	000076c9 	.word	0x000076c9

00004954 <_spi_dev_rx>:
{
    4954:	b570      	push	{r4, r5, r6, lr}
    4956:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    4958:	6b85      	ldr	r5, [r0, #56]	; 0x38
    495a:	b305      	cbz	r5, 499e <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    495c:	7903      	ldrb	r3, [r0, #4]
    495e:	2b01      	cmp	r3, #1
    4960:	d916      	bls.n	4990 <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    4962:	6c06      	ldr	r6, [r0, #64]	; 0x40
    4964:	1c73      	adds	r3, r6, #1
    4966:	6403      	str	r3, [r0, #64]	; 0x40
    4968:	4b18      	ldr	r3, [pc, #96]	; (49cc <_spi_dev_rx+0x78>)
    496a:	4798      	blx	r3
    496c:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    4970:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4972:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    4974:	4293      	cmp	r3, r2
    4976:	d21d      	bcs.n	49b4 <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    4978:	6b62      	ldr	r2, [r4, #52]	; 0x34
    497a:	b1b2      	cbz	r2, 49aa <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    497c:	7921      	ldrb	r1, [r4, #4]
    497e:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    4980:	bf94      	ite	ls
    4982:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    4984:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    4988:	4620      	mov	r0, r4
    498a:	4b11      	ldr	r3, [pc, #68]	; (49d0 <_spi_dev_rx+0x7c>)
    498c:	4798      	blx	r3
    498e:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    4990:	6c06      	ldr	r6, [r0, #64]	; 0x40
    4992:	1c73      	adds	r3, r6, #1
    4994:	6403      	str	r3, [r0, #64]	; 0x40
    4996:	4b0d      	ldr	r3, [pc, #52]	; (49cc <_spi_dev_rx+0x78>)
    4998:	4798      	blx	r3
    499a:	55a8      	strb	r0, [r5, r6]
    499c:	e7e8      	b.n	4970 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    499e:	4b0b      	ldr	r3, [pc, #44]	; (49cc <_spi_dev_rx+0x78>)
    49a0:	4798      	blx	r3
		spi->xfercnt++;
    49a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
    49a4:	3301      	adds	r3, #1
    49a6:	6423      	str	r3, [r4, #64]	; 0x40
    49a8:	e7e2      	b.n	4970 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    49aa:	88e1      	ldrh	r1, [r4, #6]
    49ac:	4620      	mov	r0, r4
    49ae:	4b08      	ldr	r3, [pc, #32]	; (49d0 <_spi_dev_rx+0x7c>)
    49b0:	4798      	blx	r3
    49b2:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    49b4:	2100      	movs	r1, #0
    49b6:	4620      	mov	r0, r4
    49b8:	4b06      	ldr	r3, [pc, #24]	; (49d4 <_spi_dev_rx+0x80>)
    49ba:	4798      	blx	r3
		spi->stat = 0;
    49bc:	2300      	movs	r3, #0
    49be:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    49c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    49c4:	b10b      	cbz	r3, 49ca <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    49c6:	1f20      	subs	r0, r4, #4
    49c8:	4798      	blx	r3
    49ca:	bd70      	pop	{r4, r5, r6, pc}
    49cc:	00007735 	.word	0x00007735
    49d0:	00007705 	.word	0x00007705
    49d4:	00007689 	.word	0x00007689

000049d8 <spi_m_async_init>:
{
    49d8:	b570      	push	{r4, r5, r6, lr}
    49da:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    49dc:	4606      	mov	r6, r0
    49de:	b330      	cbz	r0, 4a2e <spi_m_async_init+0x56>
    49e0:	1c08      	adds	r0, r1, #0
    49e2:	bf18      	it	ne
    49e4:	2001      	movne	r0, #1
    49e6:	22a5      	movs	r2, #165	; 0xa5
    49e8:	4912      	ldr	r1, [pc, #72]	; (4a34 <spi_m_async_init+0x5c>)
    49ea:	4b13      	ldr	r3, [pc, #76]	; (4a38 <spi_m_async_init+0x60>)
    49ec:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    49ee:	4634      	mov	r4, r6
    49f0:	f844 5f04 	str.w	r5, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    49f4:	4629      	mov	r1, r5
    49f6:	4620      	mov	r0, r4
    49f8:	4b10      	ldr	r3, [pc, #64]	; (4a3c <spi_m_async_init+0x64>)
    49fa:	4798      	blx	r3
	if (rc >= 0) {
    49fc:	2800      	cmp	r0, #0
    49fe:	db15      	blt.n	4a2c <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    4a00:	4a0f      	ldr	r2, [pc, #60]	; (4a40 <spi_m_async_init+0x68>)
    4a02:	2100      	movs	r1, #0
    4a04:	4620      	mov	r0, r4
    4a06:	4d0f      	ldr	r5, [pc, #60]	; (4a44 <spi_m_async_init+0x6c>)
    4a08:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    4a0a:	4a0f      	ldr	r2, [pc, #60]	; (4a48 <spi_m_async_init+0x70>)
    4a0c:	2101      	movs	r1, #1
    4a0e:	4620      	mov	r0, r4
    4a10:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    4a12:	4a0e      	ldr	r2, [pc, #56]	; (4a4c <spi_m_async_init+0x74>)
    4a14:	2102      	movs	r1, #2
    4a16:	4620      	mov	r0, r4
    4a18:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    4a1a:	4a0d      	ldr	r2, [pc, #52]	; (4a50 <spi_m_async_init+0x78>)
    4a1c:	2103      	movs	r1, #3
    4a1e:	4620      	mov	r0, r4
    4a20:	47a8      	blx	r5
	spi->io.read  = _spi_m_async_io_read;
    4a22:	4b0c      	ldr	r3, [pc, #48]	; (4a54 <spi_m_async_init+0x7c>)
    4a24:	62b3      	str	r3, [r6, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    4a26:	4b0c      	ldr	r3, [pc, #48]	; (4a58 <spi_m_async_init+0x80>)
    4a28:	6273      	str	r3, [r6, #36]	; 0x24
	return ERR_NONE;
    4a2a:	2000      	movs	r0, #0
}
    4a2c:	bd70      	pop	{r4, r5, r6, pc}
    4a2e:	2000      	movs	r0, #0
    4a30:	e7d9      	b.n	49e6 <spi_m_async_init+0xe>
    4a32:	bf00      	nop
    4a34:	0000d0d8 	.word	0x0000d0d8
    4a38:	00005915 	.word	0x00005915
    4a3c:	0000754d 	.word	0x0000754d
    4a40:	0000490d 	.word	0x0000490d
    4a44:	00007761 	.word	0x00007761
    4a48:	00004955 	.word	0x00004955
    4a4c:	000048e5 	.word	0x000048e5
    4a50:	000048a9 	.word	0x000048a9
    4a54:	00004859 	.word	0x00004859
    4a58:	00004819 	.word	0x00004819

00004a5c <spi_m_async_enable>:
{
    4a5c:	b510      	push	{r4, lr}
	ASSERT(spi);
    4a5e:	4604      	mov	r4, r0
    4a60:	22c1      	movs	r2, #193	; 0xc1
    4a62:	4905      	ldr	r1, [pc, #20]	; (4a78 <spi_m_async_enable+0x1c>)
    4a64:	3000      	adds	r0, #0
    4a66:	bf18      	it	ne
    4a68:	2001      	movne	r0, #1
    4a6a:	4b04      	ldr	r3, [pc, #16]	; (4a7c <spi_m_async_enable+0x20>)
    4a6c:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    4a6e:	1d20      	adds	r0, r4, #4
    4a70:	4b03      	ldr	r3, [pc, #12]	; (4a80 <spi_m_async_enable+0x24>)
    4a72:	4798      	blx	r3
    4a74:	bd10      	pop	{r4, pc}
    4a76:	bf00      	nop
    4a78:	0000d0d8 	.word	0x0000d0d8
    4a7c:	00005915 	.word	0x00005915
    4a80:	000075b5 	.word	0x000075b5

00004a84 <spi_m_async_set_baudrate>:
{
    4a84:	b538      	push	{r3, r4, r5, lr}
    4a86:	460d      	mov	r5, r1
	ASSERT(spi);
    4a88:	4604      	mov	r4, r0
    4a8a:	22cf      	movs	r2, #207	; 0xcf
    4a8c:	4909      	ldr	r1, [pc, #36]	; (4ab4 <spi_m_async_set_baudrate+0x30>)
    4a8e:	3000      	adds	r0, #0
    4a90:	bf18      	it	ne
    4a92:	2001      	movne	r0, #1
    4a94:	4b08      	ldr	r3, [pc, #32]	; (4ab8 <spi_m_async_set_baudrate+0x34>)
    4a96:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    4a98:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    4a9c:	f013 0f10 	tst.w	r3, #16
    4aa0:	d104      	bne.n	4aac <spi_m_async_set_baudrate+0x28>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    4aa2:	4629      	mov	r1, r5
    4aa4:	1d20      	adds	r0, r4, #4
    4aa6:	4b05      	ldr	r3, [pc, #20]	; (4abc <spi_m_async_set_baudrate+0x38>)
    4aa8:	4798      	blx	r3
    4aaa:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    4aac:	f06f 0003 	mvn.w	r0, #3
}
    4ab0:	bd38      	pop	{r3, r4, r5, pc}
    4ab2:	bf00      	nop
    4ab4:	0000d0d8 	.word	0x0000d0d8
    4ab8:	00005915 	.word	0x00005915
    4abc:	00007619 	.word	0x00007619

00004ac0 <spi_m_async_set_mode>:
{
    4ac0:	b538      	push	{r3, r4, r5, lr}
    4ac2:	460d      	mov	r5, r1
	ASSERT(spi);
    4ac4:	4604      	mov	r4, r0
    4ac6:	22d9      	movs	r2, #217	; 0xd9
    4ac8:	4909      	ldr	r1, [pc, #36]	; (4af0 <spi_m_async_set_mode+0x30>)
    4aca:	3000      	adds	r0, #0
    4acc:	bf18      	it	ne
    4ace:	2001      	movne	r0, #1
    4ad0:	4b08      	ldr	r3, [pc, #32]	; (4af4 <spi_m_async_set_mode+0x34>)
    4ad2:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    4ad4:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    4ad8:	f013 0f10 	tst.w	r3, #16
    4adc:	d104      	bne.n	4ae8 <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    4ade:	4629      	mov	r1, r5
    4ae0:	1d20      	adds	r0, r4, #4
    4ae2:	4b05      	ldr	r3, [pc, #20]	; (4af8 <spi_m_async_set_mode+0x38>)
    4ae4:	4798      	blx	r3
    4ae6:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    4ae8:	f06f 0003 	mvn.w	r0, #3
}
    4aec:	bd38      	pop	{r3, r4, r5, pc}
    4aee:	bf00      	nop
    4af0:	0000d0d8 	.word	0x0000d0d8
    4af4:	00005915 	.word	0x00005915
    4af8:	000075e5 	.word	0x000075e5

00004afc <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    4afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4afe:	460d      	mov	r5, r1
    4b00:	4617      	mov	r7, r2
    4b02:	461e      	mov	r6, r3
	ASSERT(spi);
    4b04:	4604      	mov	r4, r0
    4b06:	f44f 729c 	mov.w	r2, #312	; 0x138
    4b0a:	4912      	ldr	r1, [pc, #72]	; (4b54 <spi_m_async_transfer+0x58>)
    4b0c:	3000      	adds	r0, #0
    4b0e:	bf18      	it	ne
    4b10:	2001      	movne	r0, #1
    4b12:	4b11      	ldr	r3, [pc, #68]	; (4b58 <spi_m_async_transfer+0x5c>)
    4b14:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    4b16:	63e7      	str	r7, [r4, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    4b18:	63a5      	str	r5, [r4, #56]	; 0x38
	spi->xfer.size  = length;
    4b1a:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    4b1c:	2300      	movs	r3, #0
    4b1e:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    4b20:	2310      	movs	r3, #16
    4b22:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    4b26:	1d26      	adds	r6, r4, #4
    4b28:	2101      	movs	r1, #1
    4b2a:	4630      	mov	r0, r6
    4b2c:	4b0b      	ldr	r3, [pc, #44]	; (4b5c <spi_m_async_transfer+0x60>)
    4b2e:	4798      	blx	r3
	if (txbuf) {
    4b30:	b15d      	cbz	r5, 4b4a <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    4b32:	7a23      	ldrb	r3, [r4, #8]
    4b34:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    4b36:	6c63      	ldr	r3, [r4, #68]	; 0x44
    4b38:	bf94      	ite	ls
    4b3a:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    4b3c:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    4b40:	4630      	mov	r0, r6
    4b42:	4b07      	ldr	r3, [pc, #28]	; (4b60 <spi_m_async_transfer+0x64>)
    4b44:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    4b46:	2000      	movs	r0, #0
    4b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    4b4a:	8961      	ldrh	r1, [r4, #10]
    4b4c:	4630      	mov	r0, r6
    4b4e:	4b04      	ldr	r3, [pc, #16]	; (4b60 <spi_m_async_transfer+0x64>)
    4b50:	4798      	blx	r3
    4b52:	e7f8      	b.n	4b46 <spi_m_async_transfer+0x4a>
    4b54:	0000d0d8 	.word	0x0000d0d8
    4b58:	00005915 	.word	0x00005915
    4b5c:	00007689 	.word	0x00007689
    4b60:	00007705 	.word	0x00007705

00004b64 <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    4b64:	b570      	push	{r4, r5, r6, lr}
    4b66:	460c      	mov	r4, r1
    4b68:	4616      	mov	r6, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    4b6a:	4605      	mov	r5, r0
    4b6c:	b158      	cbz	r0, 4b86 <spi_m_async_register_callback+0x22>
    4b6e:	2901      	cmp	r1, #1
    4b70:	bf8c      	ite	hi
    4b72:	2000      	movhi	r0, #0
    4b74:	2001      	movls	r0, #1
    4b76:	f240 1263 	movw	r2, #355	; 0x163
    4b7a:	4908      	ldr	r1, [pc, #32]	; (4b9c <spi_m_async_register_callback+0x38>)
    4b7c:	4b08      	ldr	r3, [pc, #32]	; (4ba0 <spi_m_async_register_callback+0x3c>)
    4b7e:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    4b80:	b91c      	cbnz	r4, 4b8a <spi_m_async_register_callback+0x26>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    4b82:	632e      	str	r6, [r5, #48]	; 0x30
    4b84:	bd70      	pop	{r4, r5, r6, pc}
    4b86:	2000      	movs	r0, #0
    4b88:	e7f5      	b.n	4b76 <spi_m_async_register_callback+0x12>
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    4b8a:	636e      	str	r6, [r5, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    4b8c:	1c32      	adds	r2, r6, #0
    4b8e:	bf18      	it	ne
    4b90:	2201      	movne	r2, #1
    4b92:	2103      	movs	r1, #3
    4b94:	1d28      	adds	r0, r5, #4
    4b96:	4b03      	ldr	r3, [pc, #12]	; (4ba4 <spi_m_async_register_callback+0x40>)
    4b98:	4798      	blx	r3
    4b9a:	bd70      	pop	{r4, r5, r6, pc}
    4b9c:	0000d0d8 	.word	0x0000d0d8
    4ba0:	00005915 	.word	0x00005915
    4ba4:	00007795 	.word	0x00007795

00004ba8 <spi_m_async_get_io_descriptor>:
	}
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    4ba8:	b538      	push	{r3, r4, r5, lr}
    4baa:	460d      	mov	r5, r1
	ASSERT(spi && io);
    4bac:	4604      	mov	r4, r0
    4bae:	b158      	cbz	r0, 4bc8 <spi_m_async_get_io_descriptor+0x20>
    4bb0:	1c08      	adds	r0, r1, #0
    4bb2:	bf18      	it	ne
    4bb4:	2001      	movne	r0, #1
    4bb6:	f240 126f 	movw	r2, #367	; 0x16f
    4bba:	4904      	ldr	r1, [pc, #16]	; (4bcc <spi_m_async_get_io_descriptor+0x24>)
    4bbc:	4b04      	ldr	r3, [pc, #16]	; (4bd0 <spi_m_async_get_io_descriptor+0x28>)
    4bbe:	4798      	blx	r3
	*io = &spi->io;
    4bc0:	3424      	adds	r4, #36	; 0x24
    4bc2:	602c      	str	r4, [r5, #0]
	return 0;
}
    4bc4:	2000      	movs	r0, #0
    4bc6:	bd38      	pop	{r3, r4, r5, pc}
    4bc8:	2000      	movs	r0, #0
    4bca:	e7f4      	b.n	4bb6 <spi_m_async_get_io_descriptor+0xe>
    4bcc:	0000d0d8 	.word	0x0000d0d8
    4bd0:	00005915 	.word	0x00005915

00004bd4 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    4bd4:	b570      	push	{r4, r5, r6, lr}
    4bd6:	460d      	mov	r5, r1
    4bd8:	4616      	mov	r6, r2
	ASSERT(io);
    4bda:	4604      	mov	r4, r0
    4bdc:	2298      	movs	r2, #152	; 0x98
    4bde:	4907      	ldr	r1, [pc, #28]	; (4bfc <_spi_m_dma_io_write+0x28>)
    4be0:	3000      	adds	r0, #0
    4be2:	bf18      	it	ne
    4be4:	2001      	movne	r0, #1
    4be6:	4b06      	ldr	r3, [pc, #24]	; (4c00 <_spi_m_dma_io_write+0x2c>)
    4be8:	4798      	blx	r3

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    4bea:	4633      	mov	r3, r6
    4bec:	2200      	movs	r2, #0
    4bee:	4629      	mov	r1, r5
    4bf0:	f1a4 001c 	sub.w	r0, r4, #28
    4bf4:	4c03      	ldr	r4, [pc, #12]	; (4c04 <_spi_m_dma_io_write+0x30>)
    4bf6:	47a0      	blx	r4
}
    4bf8:	bd70      	pop	{r4, r5, r6, pc}
    4bfa:	bf00      	nop
    4bfc:	0000d0f8 	.word	0x0000d0f8
    4c00:	00005915 	.word	0x00005915
    4c04:	000079e9 	.word	0x000079e9

00004c08 <_spi_m_dma_io_read>:
{
    4c08:	b570      	push	{r4, r5, r6, lr}
    4c0a:	460d      	mov	r5, r1
    4c0c:	4616      	mov	r6, r2
	ASSERT(io);
    4c0e:	4604      	mov	r4, r0
    4c10:	2281      	movs	r2, #129	; 0x81
    4c12:	4907      	ldr	r1, [pc, #28]	; (4c30 <_spi_m_dma_io_read+0x28>)
    4c14:	3000      	adds	r0, #0
    4c16:	bf18      	it	ne
    4c18:	2001      	movne	r0, #1
    4c1a:	4b06      	ldr	r3, [pc, #24]	; (4c34 <_spi_m_dma_io_read+0x2c>)
    4c1c:	4798      	blx	r3
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    4c1e:	4633      	mov	r3, r6
    4c20:	462a      	mov	r2, r5
    4c22:	2100      	movs	r1, #0
    4c24:	f1a4 001c 	sub.w	r0, r4, #28
    4c28:	4c03      	ldr	r4, [pc, #12]	; (4c38 <_spi_m_dma_io_read+0x30>)
    4c2a:	47a0      	blx	r4
}
    4c2c:	bd70      	pop	{r4, r5, r6, pc}
    4c2e:	bf00      	nop
    4c30:	0000d0f8 	.word	0x0000d0f8
    4c34:	00005915 	.word	0x00005915
    4c38:	000079e9 	.word	0x000079e9

00004c3c <spi_m_dma_init>:
{
    4c3c:	b538      	push	{r3, r4, r5, lr}
    4c3e:	460c      	mov	r4, r1
	ASSERT(spi && hw);
    4c40:	4605      	mov	r5, r0
    4c42:	b1a0      	cbz	r0, 4c6e <spi_m_dma_init+0x32>
    4c44:	1c08      	adds	r0, r1, #0
    4c46:	bf18      	it	ne
    4c48:	2001      	movne	r0, #1
    4c4a:	223b      	movs	r2, #59	; 0x3b
    4c4c:	4909      	ldr	r1, [pc, #36]	; (4c74 <spi_m_dma_init+0x38>)
    4c4e:	4b0a      	ldr	r3, [pc, #40]	; (4c78 <spi_m_dma_init+0x3c>)
    4c50:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    4c52:	4628      	mov	r0, r5
    4c54:	f840 4f04 	str.w	r4, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    4c58:	4621      	mov	r1, r4
    4c5a:	4b08      	ldr	r3, [pc, #32]	; (4c7c <spi_m_dma_init+0x40>)
    4c5c:	4798      	blx	r3
	if (rc) {
    4c5e:	4603      	mov	r3, r0
    4c60:	b918      	cbnz	r0, 4c6a <spi_m_dma_init+0x2e>
	spi->io.read  = _spi_m_dma_io_read;
    4c62:	4a07      	ldr	r2, [pc, #28]	; (4c80 <spi_m_dma_init+0x44>)
    4c64:	626a      	str	r2, [r5, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    4c66:	4a07      	ldr	r2, [pc, #28]	; (4c84 <spi_m_dma_init+0x48>)
    4c68:	622a      	str	r2, [r5, #32]
}
    4c6a:	4618      	mov	r0, r3
    4c6c:	bd38      	pop	{r3, r4, r5, pc}
    4c6e:	2000      	movs	r0, #0
    4c70:	e7eb      	b.n	4c4a <spi_m_dma_init+0xe>
    4c72:	bf00      	nop
    4c74:	0000d0f8 	.word	0x0000d0f8
    4c78:	00005915 	.word	0x00005915
    4c7c:	000077cd 	.word	0x000077cd
    4c80:	00004c09 	.word	0x00004c09
    4c84:	00004bd5 	.word	0x00004bd5

00004c88 <spi_m_dma_enable>:
{
    4c88:	b510      	push	{r4, lr}
	ASSERT(spi);
    4c8a:	4604      	mov	r4, r0
    4c8c:	2251      	movs	r2, #81	; 0x51
    4c8e:	4905      	ldr	r1, [pc, #20]	; (4ca4 <spi_m_dma_enable+0x1c>)
    4c90:	3000      	adds	r0, #0
    4c92:	bf18      	it	ne
    4c94:	2001      	movne	r0, #1
    4c96:	4b04      	ldr	r3, [pc, #16]	; (4ca8 <spi_m_dma_enable+0x20>)
    4c98:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    4c9a:	1d20      	adds	r0, r4, #4
    4c9c:	4b03      	ldr	r3, [pc, #12]	; (4cac <spi_m_dma_enable+0x24>)
    4c9e:	4798      	blx	r3
    4ca0:	bd10      	pop	{r4, pc}
    4ca2:	bf00      	nop
    4ca4:	0000d0f8 	.word	0x0000d0f8
    4ca8:	00005915 	.word	0x00005915
    4cac:	00007949 	.word	0x00007949

00004cb0 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    4cb0:	b570      	push	{r4, r5, r6, lr}
    4cb2:	460d      	mov	r5, r1
    4cb4:	4616      	mov	r6, r2
	ASSERT(spi);
    4cb6:	4604      	mov	r4, r0
    4cb8:	22a8      	movs	r2, #168	; 0xa8
    4cba:	4906      	ldr	r1, [pc, #24]	; (4cd4 <spi_m_dma_register_callback+0x24>)
    4cbc:	3000      	adds	r0, #0
    4cbe:	bf18      	it	ne
    4cc0:	2001      	movne	r0, #1
    4cc2:	4b05      	ldr	r3, [pc, #20]	; (4cd8 <spi_m_dma_register_callback+0x28>)
    4cc4:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    4cc6:	4632      	mov	r2, r6
    4cc8:	4629      	mov	r1, r5
    4cca:	1d20      	adds	r0, r4, #4
    4ccc:	4b03      	ldr	r3, [pc, #12]	; (4cdc <spi_m_dma_register_callback+0x2c>)
    4cce:	4798      	blx	r3
    4cd0:	bd70      	pop	{r4, r5, r6, pc}
    4cd2:	bf00      	nop
    4cd4:	0000d0f8 	.word	0x0000d0f8
    4cd8:	00005915 	.word	0x00005915
    4cdc:	00007979 	.word	0x00007979

00004ce0 <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    4ce0:	b538      	push	{r3, r4, r5, lr}
    4ce2:	460d      	mov	r5, r1
	ASSERT(spi && io);
    4ce4:	4604      	mov	r4, r0
    4ce6:	b150      	cbz	r0, 4cfe <spi_m_dma_get_io_descriptor+0x1e>
    4ce8:	1c08      	adds	r0, r1, #0
    4cea:	bf18      	it	ne
    4cec:	2001      	movne	r0, #1
    4cee:	22ae      	movs	r2, #174	; 0xae
    4cf0:	4904      	ldr	r1, [pc, #16]	; (4d04 <spi_m_dma_get_io_descriptor+0x24>)
    4cf2:	4b05      	ldr	r3, [pc, #20]	; (4d08 <spi_m_dma_get_io_descriptor+0x28>)
    4cf4:	4798      	blx	r3
	*io = &spi->io;
    4cf6:	3420      	adds	r4, #32
    4cf8:	602c      	str	r4, [r5, #0]

	return 0;
}
    4cfa:	2000      	movs	r0, #0
    4cfc:	bd38      	pop	{r3, r4, r5, pc}
    4cfe:	2000      	movs	r0, #0
    4d00:	e7f5      	b.n	4cee <spi_m_dma_get_io_descriptor+0xe>
    4d02:	bf00      	nop
    4d04:	0000d0f8 	.word	0x0000d0f8
    4d08:	00005915 	.word	0x00005915

00004d0c <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    4d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d0e:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    4d10:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    4d12:	b12f      	cbz	r7, 4d20 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    4d14:	688d      	ldr	r5, [r1, #8]
    4d16:	463c      	mov	r4, r7
    4d18:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    4d1a:	f1c2 0e01 	rsb	lr, r2, #1
    4d1e:	e00b      	b.n	4d38 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    4d20:	4b0e      	ldr	r3, [pc, #56]	; (4d5c <timer_add_timer_task+0x50>)
    4d22:	4798      	blx	r3
		return;
    4d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    4d26:	4473      	add	r3, lr
    4d28:	68a0      	ldr	r0, [r4, #8]
    4d2a:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    4d2c:	42ab      	cmp	r3, r5
    4d2e:	d20a      	bcs.n	4d46 <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    4d30:	6823      	ldr	r3, [r4, #0]
    4d32:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    4d34:	b153      	cbz	r3, 4d4c <timer_add_timer_task+0x40>
    4d36:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    4d38:	6863      	ldr	r3, [r4, #4]
    4d3a:	4293      	cmp	r3, r2
    4d3c:	d8f3      	bhi.n	4d26 <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    4d3e:	68a0      	ldr	r0, [r4, #8]
    4d40:	4403      	add	r3, r0
    4d42:	1a9b      	subs	r3, r3, r2
    4d44:	e7f2      	b.n	4d2c <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    4d46:	42a7      	cmp	r7, r4
    4d48:	d004      	beq.n	4d54 <timer_add_timer_task+0x48>
    4d4a:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    4d4c:	4620      	mov	r0, r4
    4d4e:	4b04      	ldr	r3, [pc, #16]	; (4d60 <timer_add_timer_task+0x54>)
    4d50:	4798      	blx	r3
    4d52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    4d54:	4660      	mov	r0, ip
    4d56:	4b01      	ldr	r3, [pc, #4]	; (4d5c <timer_add_timer_task+0x50>)
    4d58:	4798      	blx	r3
    4d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4d5c:	0000593d 	.word	0x0000593d
    4d60:	00005969 	.word	0x00005969

00004d64 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    4d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    4d68:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    4d6a:	6907      	ldr	r7, [r0, #16]
    4d6c:	3701      	adds	r7, #1
    4d6e:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    4d70:	7e03      	ldrb	r3, [r0, #24]
    4d72:	f013 0f01 	tst.w	r3, #1
    4d76:	d113      	bne.n	4da0 <timer_process_counted+0x3c>
    4d78:	7e03      	ldrb	r3, [r0, #24]
    4d7a:	f013 0f02 	tst.w	r3, #2
    4d7e:	d10f      	bne.n	4da0 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    4d80:	b354      	cbz	r4, 4dd8 <timer_process_counted+0x74>
    4d82:	6863      	ldr	r3, [r4, #4]
    4d84:	1afb      	subs	r3, r7, r3
    4d86:	68a2      	ldr	r2, [r4, #8]
    4d88:	4293      	cmp	r3, r2
    4d8a:	d307      	bcc.n	4d9c <timer_process_counted+0x38>
    4d8c:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    4d8e:	f100 0814 	add.w	r8, r0, #20
    4d92:	f8df 9048 	ldr.w	r9, [pc, #72]	; 4ddc <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    4d96:	f8df a048 	ldr.w	sl, [pc, #72]	; 4de0 <timer_process_counted+0x7c>
    4d9a:	e012      	b.n	4dc2 <timer_process_counted+0x5e>
    4d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    4da0:	7e03      	ldrb	r3, [r0, #24]
    4da2:	f043 0302 	orr.w	r3, r3, #2
    4da6:	7603      	strb	r3, [r0, #24]
		return;
    4da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4dac:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    4dae:	68e3      	ldr	r3, [r4, #12]
    4db0:	4620      	mov	r0, r4
    4db2:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    4db4:	b185      	cbz	r5, 4dd8 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    4db6:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    4db8:	686b      	ldr	r3, [r5, #4]
    4dba:	1afb      	subs	r3, r7, r3
    4dbc:	68aa      	ldr	r2, [r5, #8]
    4dbe:	4293      	cmp	r3, r2
    4dc0:	d30a      	bcc.n	4dd8 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    4dc2:	4640      	mov	r0, r8
    4dc4:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    4dc6:	7c23      	ldrb	r3, [r4, #16]
    4dc8:	2b01      	cmp	r3, #1
    4dca:	d1ef      	bne.n	4dac <timer_process_counted+0x48>
			tmp->time_label = time;
    4dcc:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    4dce:	463a      	mov	r2, r7
    4dd0:	4621      	mov	r1, r4
    4dd2:	4640      	mov	r0, r8
    4dd4:	47d0      	blx	sl
    4dd6:	e7e9      	b.n	4dac <timer_process_counted+0x48>
    4dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4ddc:	000059b1 	.word	0x000059b1
    4de0:	00004d0d 	.word	0x00004d0d

00004de4 <timer_init>:
{
    4de4:	b570      	push	{r4, r5, r6, lr}
    4de6:	460e      	mov	r6, r1
    4de8:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    4dea:	4604      	mov	r4, r0
    4dec:	b190      	cbz	r0, 4e14 <timer_init+0x30>
    4dee:	b199      	cbz	r1, 4e18 <timer_init+0x34>
    4df0:	1c10      	adds	r0, r2, #0
    4df2:	bf18      	it	ne
    4df4:	2001      	movne	r0, #1
    4df6:	223b      	movs	r2, #59	; 0x3b
    4df8:	4908      	ldr	r1, [pc, #32]	; (4e1c <timer_init+0x38>)
    4dfa:	4b09      	ldr	r3, [pc, #36]	; (4e20 <timer_init+0x3c>)
    4dfc:	4798      	blx	r3
	descr->func = func;
    4dfe:	4620      	mov	r0, r4
    4e00:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    4e04:	682b      	ldr	r3, [r5, #0]
    4e06:	4631      	mov	r1, r6
    4e08:	4798      	blx	r3
	descr->time                           = 0;
    4e0a:	2000      	movs	r0, #0
    4e0c:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    4e0e:	4b05      	ldr	r3, [pc, #20]	; (4e24 <timer_init+0x40>)
    4e10:	6063      	str	r3, [r4, #4]
}
    4e12:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    4e14:	2000      	movs	r0, #0
    4e16:	e7ee      	b.n	4df6 <timer_init+0x12>
    4e18:	2000      	movs	r0, #0
    4e1a:	e7ec      	b.n	4df6 <timer_init+0x12>
    4e1c:	0000d114 	.word	0x0000d114
    4e20:	00005915 	.word	0x00005915
    4e24:	00004d65 	.word	0x00004d65

00004e28 <timer_start>:
{
    4e28:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && descr->func);
    4e2a:	4604      	mov	r4, r0
    4e2c:	b198      	cbz	r0, 4e56 <timer_start+0x2e>
    4e2e:	6800      	ldr	r0, [r0, #0]
    4e30:	3000      	adds	r0, #0
    4e32:	bf18      	it	ne
    4e34:	2001      	movne	r0, #1
    4e36:	2254      	movs	r2, #84	; 0x54
    4e38:	4909      	ldr	r1, [pc, #36]	; (4e60 <timer_start+0x38>)
    4e3a:	4b0a      	ldr	r3, [pc, #40]	; (4e64 <timer_start+0x3c>)
    4e3c:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    4e3e:	1d25      	adds	r5, r4, #4
    4e40:	6823      	ldr	r3, [r4, #0]
    4e42:	699b      	ldr	r3, [r3, #24]
    4e44:	4628      	mov	r0, r5
    4e46:	4798      	blx	r3
    4e48:	b938      	cbnz	r0, 4e5a <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    4e4a:	6823      	ldr	r3, [r4, #0]
    4e4c:	689b      	ldr	r3, [r3, #8]
    4e4e:	4628      	mov	r0, r5
    4e50:	4798      	blx	r3
	return ERR_NONE;
    4e52:	2000      	movs	r0, #0
    4e54:	bd38      	pop	{r3, r4, r5, pc}
    4e56:	2000      	movs	r0, #0
    4e58:	e7ed      	b.n	4e36 <timer_start+0xe>
		return ERR_DENIED;
    4e5a:	f06f 0010 	mvn.w	r0, #16
}
    4e5e:	bd38      	pop	{r3, r4, r5, pc}
    4e60:	0000d114 	.word	0x0000d114
    4e64:	00005915 	.word	0x00005915

00004e68 <timer_add_task>:
{
    4e68:	b570      	push	{r4, r5, r6, lr}
    4e6a:	b082      	sub	sp, #8
    4e6c:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    4e6e:	4604      	mov	r4, r0
    4e70:	b328      	cbz	r0, 4ebe <timer_add_task+0x56>
    4e72:	b331      	cbz	r1, 4ec2 <timer_add_task+0x5a>
    4e74:	6800      	ldr	r0, [r0, #0]
    4e76:	3000      	adds	r0, #0
    4e78:	bf18      	it	ne
    4e7a:	2001      	movne	r0, #1
    4e7c:	227b      	movs	r2, #123	; 0x7b
    4e7e:	4920      	ldr	r1, [pc, #128]	; (4f00 <timer_add_task+0x98>)
    4e80:	4b20      	ldr	r3, [pc, #128]	; (4f04 <timer_add_task+0x9c>)
    4e82:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    4e84:	7f23      	ldrb	r3, [r4, #28]
    4e86:	f043 0301 	orr.w	r3, r3, #1
    4e8a:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    4e8c:	f104 0618 	add.w	r6, r4, #24
    4e90:	4629      	mov	r1, r5
    4e92:	4630      	mov	r0, r6
    4e94:	4b1c      	ldr	r3, [pc, #112]	; (4f08 <timer_add_task+0xa0>)
    4e96:	4798      	blx	r3
    4e98:	b9a8      	cbnz	r0, 4ec6 <timer_add_task+0x5e>
	task->time_label = descr->time;
    4e9a:	6963      	ldr	r3, [r4, #20]
    4e9c:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    4e9e:	6962      	ldr	r2, [r4, #20]
    4ea0:	4629      	mov	r1, r5
    4ea2:	4630      	mov	r0, r6
    4ea4:	4b19      	ldr	r3, [pc, #100]	; (4f0c <timer_add_task+0xa4>)
    4ea6:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    4ea8:	7f23      	ldrb	r3, [r4, #28]
    4eaa:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    4eae:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    4eb0:	7f23      	ldrb	r3, [r4, #28]
    4eb2:	f013 0f02 	tst.w	r3, #2
    4eb6:	d112      	bne.n	4ede <timer_add_task+0x76>
	return ERR_NONE;
    4eb8:	2000      	movs	r0, #0
}
    4eba:	b002      	add	sp, #8
    4ebc:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task && descr->func);
    4ebe:	2000      	movs	r0, #0
    4ec0:	e7dc      	b.n	4e7c <timer_add_task+0x14>
    4ec2:	2000      	movs	r0, #0
    4ec4:	e7da      	b.n	4e7c <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    4ec6:	7f23      	ldrb	r3, [r4, #28]
    4ec8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    4ecc:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    4ece:	2280      	movs	r2, #128	; 0x80
    4ed0:	490b      	ldr	r1, [pc, #44]	; (4f00 <timer_add_task+0x98>)
    4ed2:	2000      	movs	r0, #0
    4ed4:	4b0b      	ldr	r3, [pc, #44]	; (4f04 <timer_add_task+0x9c>)
    4ed6:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    4ed8:	f06f 0011 	mvn.w	r0, #17
    4edc:	e7ed      	b.n	4eba <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
    4ede:	a801      	add	r0, sp, #4
    4ee0:	4b0b      	ldr	r3, [pc, #44]	; (4f10 <timer_add_task+0xa8>)
    4ee2:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    4ee4:	7f23      	ldrb	r3, [r4, #28]
    4ee6:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    4eea:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    4eec:	6823      	ldr	r3, [r4, #0]
    4eee:	69db      	ldr	r3, [r3, #28]
    4ef0:	1d20      	adds	r0, r4, #4
    4ef2:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    4ef4:	a801      	add	r0, sp, #4
    4ef6:	4b07      	ldr	r3, [pc, #28]	; (4f14 <timer_add_task+0xac>)
    4ef8:	4798      	blx	r3
	return ERR_NONE;
    4efa:	2000      	movs	r0, #0
    4efc:	e7dd      	b.n	4eba <timer_add_task+0x52>
    4efe:	bf00      	nop
    4f00:	0000d114 	.word	0x0000d114
    4f04:	00005915 	.word	0x00005915
    4f08:	0000591b 	.word	0x0000591b
    4f0c:	00004d0d 	.word	0x00004d0d
    4f10:	0000457d 	.word	0x0000457d
    4f14:	0000458b 	.word	0x0000458b

00004f18 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    4f18:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    4f1a:	2300      	movs	r3, #0
    4f1c:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    4f1e:	69c3      	ldr	r3, [r0, #28]
    4f20:	b11b      	cbz	r3, 4f2a <usart_transmission_complete+0x12>
    4f22:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    4f26:	4610      	mov	r0, r2
    4f28:	4798      	blx	r3
    4f2a:	bd08      	pop	{r3, pc}

00004f2c <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    4f2c:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    4f2e:	2300      	movs	r3, #0
    4f30:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    4f32:	6a43      	ldr	r3, [r0, #36]	; 0x24
    4f34:	b11b      	cbz	r3, 4f3e <usart_error+0x12>
    4f36:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    4f3a:	4610      	mov	r0, r2
    4f3c:	4798      	blx	r3
    4f3e:	bd08      	pop	{r3, pc}

00004f40 <usart_fill_rx_buffer>:
{
    4f40:	b538      	push	{r3, r4, r5, lr}
    4f42:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    4f44:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    4f48:	302c      	adds	r0, #44	; 0x2c
    4f4a:	4b03      	ldr	r3, [pc, #12]	; (4f58 <usart_fill_rx_buffer+0x18>)
    4f4c:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    4f4e:	6a23      	ldr	r3, [r4, #32]
    4f50:	b10b      	cbz	r3, 4f56 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    4f52:	4628      	mov	r0, r5
    4f54:	4798      	blx	r3
    4f56:	bd38      	pop	{r3, r4, r5, pc}
    4f58:	00005a51 	.word	0x00005a51

00004f5c <usart_async_write>:
{
    4f5c:	b570      	push	{r4, r5, r6, lr}
    4f5e:	460e      	mov	r6, r1
    4f60:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    4f62:	4604      	mov	r4, r0
    4f64:	b1e0      	cbz	r0, 4fa0 <usart_async_write+0x44>
    4f66:	b1e9      	cbz	r1, 4fa4 <usart_async_write+0x48>
    4f68:	1c10      	adds	r0, r2, #0
    4f6a:	bf18      	it	ne
    4f6c:	2001      	movne	r0, #1
    4f6e:	f240 123b 	movw	r2, #315	; 0x13b
    4f72:	490f      	ldr	r1, [pc, #60]	; (4fb0 <usart_async_write+0x54>)
    4f74:	4b0f      	ldr	r3, [pc, #60]	; (4fb4 <usart_async_write+0x58>)
    4f76:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    4f78:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    4f7c:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    4f80:	429a      	cmp	r2, r3
    4f82:	d111      	bne.n	4fa8 <usart_async_write+0x4c>
	descr->tx_buffer        = (uint8_t *)buf;
    4f84:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    4f86:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    4f8a:	2300      	movs	r3, #0
    4f8c:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    4f90:	2301      	movs	r3, #1
    4f92:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    4f94:	f104 0008 	add.w	r0, r4, #8
    4f98:	4b07      	ldr	r3, [pc, #28]	; (4fb8 <usart_async_write+0x5c>)
    4f9a:	4798      	blx	r3
	return (int32_t)length;
    4f9c:	4628      	mov	r0, r5
    4f9e:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    4fa0:	2000      	movs	r0, #0
    4fa2:	e7e4      	b.n	4f6e <usart_async_write+0x12>
    4fa4:	2000      	movs	r0, #0
    4fa6:	e7e2      	b.n	4f6e <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    4fa8:	f06f 001b 	mvn.w	r0, #27
}
    4fac:	bd70      	pop	{r4, r5, r6, pc}
    4fae:	bf00      	nop
    4fb0:	0000d12c 	.word	0x0000d12c
    4fb4:	00005915 	.word	0x00005915
    4fb8:	00006f93 	.word	0x00006f93

00004fbc <usart_process_byte_sent>:
{
    4fbc:	b510      	push	{r4, lr}
    4fbe:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    4fc0:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    4fc2:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    4fc6:	429a      	cmp	r2, r3
    4fc8:	d009      	beq.n	4fde <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    4fca:	6c02      	ldr	r2, [r0, #64]	; 0x40
    4fcc:	1c59      	adds	r1, r3, #1
    4fce:	8781      	strh	r1, [r0, #60]	; 0x3c
    4fd0:	5cd1      	ldrb	r1, [r2, r3]
    4fd2:	4b04      	ldr	r3, [pc, #16]	; (4fe4 <usart_process_byte_sent+0x28>)
    4fd4:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    4fd6:	4620      	mov	r0, r4
    4fd8:	4b03      	ldr	r3, [pc, #12]	; (4fe8 <usart_process_byte_sent+0x2c>)
    4fda:	4798      	blx	r3
    4fdc:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    4fde:	4b03      	ldr	r3, [pc, #12]	; (4fec <usart_process_byte_sent+0x30>)
    4fe0:	4798      	blx	r3
    4fe2:	bd10      	pop	{r4, pc}
    4fe4:	00006f67 	.word	0x00006f67
    4fe8:	00006f93 	.word	0x00006f93
    4fec:	00006f9b 	.word	0x00006f9b

00004ff0 <usart_async_read>:
{
    4ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4ff4:	b082      	sub	sp, #8
    4ff6:	460f      	mov	r7, r1
    4ff8:	4690      	mov	r8, r2
	ASSERT(descr && buf && length);
    4ffa:	4606      	mov	r6, r0
    4ffc:	b1a0      	cbz	r0, 5028 <usart_async_read+0x38>
    4ffe:	b199      	cbz	r1, 5028 <usart_async_read+0x38>
    5000:	2a00      	cmp	r2, #0
    5002:	d12d      	bne.n	5060 <usart_async_read+0x70>
    5004:	f44f 72ac 	mov.w	r2, #344	; 0x158
    5008:	4929      	ldr	r1, [pc, #164]	; (50b0 <usart_async_read+0xc0>)
    500a:	2000      	movs	r0, #0
    500c:	4b29      	ldr	r3, [pc, #164]	; (50b4 <usart_async_read+0xc4>)
    500e:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    5010:	a801      	add	r0, sp, #4
    5012:	4b29      	ldr	r3, [pc, #164]	; (50b8 <usart_async_read+0xc8>)
    5014:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    5016:	f106 0034 	add.w	r0, r6, #52	; 0x34
    501a:	4b28      	ldr	r3, [pc, #160]	; (50bc <usart_async_read+0xcc>)
    501c:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    501e:	a801      	add	r0, sp, #4
    5020:	4b27      	ldr	r3, [pc, #156]	; (50c0 <usart_async_read+0xd0>)
    5022:	4798      	blx	r3
	uint16_t                       was_read = 0;
    5024:	2500      	movs	r5, #0
	return (int32_t)was_read;
    5026:	e03e      	b.n	50a6 <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    5028:	f44f 72ac 	mov.w	r2, #344	; 0x158
    502c:	4920      	ldr	r1, [pc, #128]	; (50b0 <usart_async_read+0xc0>)
    502e:	2000      	movs	r0, #0
    5030:	4b20      	ldr	r3, [pc, #128]	; (50b4 <usart_async_read+0xc4>)
    5032:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    5034:	a801      	add	r0, sp, #4
    5036:	4b20      	ldr	r3, [pc, #128]	; (50b8 <usart_async_read+0xc8>)
    5038:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    503a:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    503e:	4650      	mov	r0, sl
    5040:	4b1e      	ldr	r3, [pc, #120]	; (50bc <usart_async_read+0xcc>)
    5042:	4798      	blx	r3
    5044:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    5046:	a801      	add	r0, sp, #4
    5048:	4b1d      	ldr	r3, [pc, #116]	; (50c0 <usart_async_read+0xd0>)
    504a:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    504c:	f1b9 0f00 	cmp.w	r9, #0
    5050:	d004      	beq.n	505c <usart_async_read+0x6c>
    5052:	f1b8 0f00 	cmp.w	r8, #0
    5056:	d119      	bne.n	508c <usart_async_read+0x9c>
	uint16_t                       was_read = 0;
    5058:	2500      	movs	r5, #0
    505a:	e024      	b.n	50a6 <usart_async_read+0xb6>
    505c:	2500      	movs	r5, #0
    505e:	e022      	b.n	50a6 <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    5060:	f44f 72ac 	mov.w	r2, #344	; 0x158
    5064:	4912      	ldr	r1, [pc, #72]	; (50b0 <usart_async_read+0xc0>)
    5066:	2001      	movs	r0, #1
    5068:	4b12      	ldr	r3, [pc, #72]	; (50b4 <usart_async_read+0xc4>)
    506a:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    506c:	a801      	add	r0, sp, #4
    506e:	4b12      	ldr	r3, [pc, #72]	; (50b8 <usart_async_read+0xc8>)
    5070:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    5072:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    5076:	4650      	mov	r0, sl
    5078:	4b10      	ldr	r3, [pc, #64]	; (50bc <usart_async_read+0xcc>)
    507a:	4798      	blx	r3
    507c:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    507e:	a801      	add	r0, sp, #4
    5080:	4b0f      	ldr	r3, [pc, #60]	; (50c0 <usart_async_read+0xd0>)
    5082:	4798      	blx	r3
	uint16_t                       was_read = 0;
    5084:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    5086:	f1b9 0f00 	cmp.w	r9, #0
    508a:	d00c      	beq.n	50a6 <usart_async_read+0xb6>
{
    508c:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    508e:	4e0d      	ldr	r6, [pc, #52]	; (50c4 <usart_async_read+0xd4>)
    5090:	1c60      	adds	r0, r4, #1
    5092:	b285      	uxth	r5, r0
    5094:	1939      	adds	r1, r7, r4
    5096:	4650      	mov	r0, sl
    5098:	47b0      	blx	r6
    509a:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
    509c:	454c      	cmp	r4, r9
    509e:	d202      	bcs.n	50a6 <usart_async_read+0xb6>
    50a0:	b2a3      	uxth	r3, r4
    50a2:	4598      	cmp	r8, r3
    50a4:	d8f4      	bhi.n	5090 <usart_async_read+0xa0>
}
    50a6:	4628      	mov	r0, r5
    50a8:	b002      	add	sp, #8
    50aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    50ae:	bf00      	nop
    50b0:	0000d12c 	.word	0x0000d12c
    50b4:	00005915 	.word	0x00005915
    50b8:	0000457d 	.word	0x0000457d
    50bc:	00005a91 	.word	0x00005a91
    50c0:	0000458b 	.word	0x0000458b
    50c4:	00005a0d 	.word	0x00005a0d

000050c8 <usart_async_init>:
{
    50c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50ca:	460d      	mov	r5, r1
    50cc:	4616      	mov	r6, r2
    50ce:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    50d0:	4604      	mov	r4, r0
    50d2:	b320      	cbz	r0, 511e <usart_async_init+0x56>
    50d4:	b329      	cbz	r1, 5122 <usart_async_init+0x5a>
    50d6:	b332      	cbz	r2, 5126 <usart_async_init+0x5e>
    50d8:	1c18      	adds	r0, r3, #0
    50da:	bf18      	it	ne
    50dc:	2001      	movne	r0, #1
    50de:	223a      	movs	r2, #58	; 0x3a
    50e0:	4913      	ldr	r1, [pc, #76]	; (5130 <usart_async_init+0x68>)
    50e2:	4b14      	ldr	r3, [pc, #80]	; (5134 <usart_async_init+0x6c>)
    50e4:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    50e6:	463a      	mov	r2, r7
    50e8:	4631      	mov	r1, r6
    50ea:	f104 0034 	add.w	r0, r4, #52	; 0x34
    50ee:	4b12      	ldr	r3, [pc, #72]	; (5138 <usart_async_init+0x70>)
    50f0:	4798      	blx	r3
    50f2:	b9d0      	cbnz	r0, 512a <usart_async_init+0x62>
	init_status = _usart_async_init(&descr->device, hw);
    50f4:	4629      	mov	r1, r5
    50f6:	f104 0008 	add.w	r0, r4, #8
    50fa:	4b10      	ldr	r3, [pc, #64]	; (513c <usart_async_init+0x74>)
    50fc:	4798      	blx	r3
	if (init_status) {
    50fe:	4603      	mov	r3, r0
    5100:	b958      	cbnz	r0, 511a <usart_async_init+0x52>
	descr->io.read  = usart_async_read;
    5102:	4a0f      	ldr	r2, [pc, #60]	; (5140 <usart_async_init+0x78>)
    5104:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    5106:	4a0f      	ldr	r2, [pc, #60]	; (5144 <usart_async_init+0x7c>)
    5108:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    510a:	4a0f      	ldr	r2, [pc, #60]	; (5148 <usart_async_init+0x80>)
    510c:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    510e:	4a0f      	ldr	r2, [pc, #60]	; (514c <usart_async_init+0x84>)
    5110:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    5112:	4a0f      	ldr	r2, [pc, #60]	; (5150 <usart_async_init+0x88>)
    5114:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    5116:	4a0f      	ldr	r2, [pc, #60]	; (5154 <usart_async_init+0x8c>)
    5118:	6162      	str	r2, [r4, #20]
}
    511a:	4618      	mov	r0, r3
    511c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    511e:	2000      	movs	r0, #0
    5120:	e7dd      	b.n	50de <usart_async_init+0x16>
    5122:	2000      	movs	r0, #0
    5124:	e7db      	b.n	50de <usart_async_init+0x16>
    5126:	2000      	movs	r0, #0
    5128:	e7d9      	b.n	50de <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    512a:	f06f 030c 	mvn.w	r3, #12
    512e:	e7f4      	b.n	511a <usart_async_init+0x52>
    5130:	0000d12c 	.word	0x0000d12c
    5134:	00005915 	.word	0x00005915
    5138:	000059bd 	.word	0x000059bd
    513c:	00006ebd 	.word	0x00006ebd
    5140:	00004ff1 	.word	0x00004ff1
    5144:	00004f5d 	.word	0x00004f5d
    5148:	00004fbd 	.word	0x00004fbd
    514c:	00004f41 	.word	0x00004f41
    5150:	00004f19 	.word	0x00004f19
    5154:	00004f2d 	.word	0x00004f2d

00005158 <usart_async_enable>:
{
    5158:	b510      	push	{r4, lr}
	ASSERT(descr);
    515a:	4604      	mov	r4, r0
    515c:	2261      	movs	r2, #97	; 0x61
    515e:	4906      	ldr	r1, [pc, #24]	; (5178 <usart_async_enable+0x20>)
    5160:	3000      	adds	r0, #0
    5162:	bf18      	it	ne
    5164:	2001      	movne	r0, #1
    5166:	4b05      	ldr	r3, [pc, #20]	; (517c <usart_async_enable+0x24>)
    5168:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    516a:	f104 0008 	add.w	r0, r4, #8
    516e:	4b04      	ldr	r3, [pc, #16]	; (5180 <usart_async_enable+0x28>)
    5170:	4798      	blx	r3
}
    5172:	2000      	movs	r0, #0
    5174:	bd10      	pop	{r4, pc}
    5176:	bf00      	nop
    5178:	0000d12c 	.word	0x0000d12c
    517c:	00005915 	.word	0x00005915
    5180:	00006f4d 	.word	0x00006f4d

00005184 <usart_async_get_io_descriptor>:
{
    5184:	b538      	push	{r3, r4, r5, lr}
    5186:	460c      	mov	r4, r1
	ASSERT(descr && io);
    5188:	4605      	mov	r5, r0
    518a:	b148      	cbz	r0, 51a0 <usart_async_get_io_descriptor+0x1c>
    518c:	1c08      	adds	r0, r1, #0
    518e:	bf18      	it	ne
    5190:	2001      	movne	r0, #1
    5192:	2277      	movs	r2, #119	; 0x77
    5194:	4903      	ldr	r1, [pc, #12]	; (51a4 <usart_async_get_io_descriptor+0x20>)
    5196:	4b04      	ldr	r3, [pc, #16]	; (51a8 <usart_async_get_io_descriptor+0x24>)
    5198:	4798      	blx	r3
	*io = &descr->io;
    519a:	6025      	str	r5, [r4, #0]
}
    519c:	2000      	movs	r0, #0
    519e:	bd38      	pop	{r3, r4, r5, pc}
    51a0:	2000      	movs	r0, #0
    51a2:	e7f6      	b.n	5192 <usart_async_get_io_descriptor+0xe>
    51a4:	0000d12c 	.word	0x0000d12c
    51a8:	00005915 	.word	0x00005915

000051ac <usart_async_register_callback>:
{
    51ac:	b570      	push	{r4, r5, r6, lr}
    51ae:	460c      	mov	r4, r1
    51b0:	4616      	mov	r6, r2
	ASSERT(descr);
    51b2:	4605      	mov	r5, r0
    51b4:	2283      	movs	r2, #131	; 0x83
    51b6:	4917      	ldr	r1, [pc, #92]	; (5214 <usart_async_register_callback+0x68>)
    51b8:	3000      	adds	r0, #0
    51ba:	bf18      	it	ne
    51bc:	2001      	movne	r0, #1
    51be:	4b16      	ldr	r3, [pc, #88]	; (5218 <usart_async_register_callback+0x6c>)
    51c0:	4798      	blx	r3
	switch (type) {
    51c2:	2c01      	cmp	r4, #1
    51c4:	d010      	beq.n	51e8 <usart_async_register_callback+0x3c>
    51c6:	b124      	cbz	r4, 51d2 <usart_async_register_callback+0x26>
    51c8:	2c02      	cmp	r4, #2
    51ca:	d018      	beq.n	51fe <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    51cc:	f06f 000c 	mvn.w	r0, #12
}
    51d0:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    51d2:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    51d4:	1c32      	adds	r2, r6, #0
    51d6:	bf18      	it	ne
    51d8:	2201      	movne	r2, #1
    51da:	2101      	movs	r1, #1
    51dc:	f105 0008 	add.w	r0, r5, #8
    51e0:	4b0e      	ldr	r3, [pc, #56]	; (521c <usart_async_register_callback+0x70>)
    51e2:	4798      	blx	r3
	return ERR_NONE;
    51e4:	2000      	movs	r0, #0
		break;
    51e6:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    51e8:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    51ea:	1c32      	adds	r2, r6, #0
    51ec:	bf18      	it	ne
    51ee:	2201      	movne	r2, #1
    51f0:	2102      	movs	r1, #2
    51f2:	f105 0008 	add.w	r0, r5, #8
    51f6:	4b09      	ldr	r3, [pc, #36]	; (521c <usart_async_register_callback+0x70>)
    51f8:	4798      	blx	r3
	return ERR_NONE;
    51fa:	2000      	movs	r0, #0
		break;
    51fc:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    51fe:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    5200:	1c32      	adds	r2, r6, #0
    5202:	bf18      	it	ne
    5204:	2201      	movne	r2, #1
    5206:	2103      	movs	r1, #3
    5208:	f105 0008 	add.w	r0, r5, #8
    520c:	4b03      	ldr	r3, [pc, #12]	; (521c <usart_async_register_callback+0x70>)
    520e:	4798      	blx	r3
	return ERR_NONE;
    5210:	2000      	movs	r0, #0
		break;
    5212:	bd70      	pop	{r4, r5, r6, pc}
    5214:	0000d12c 	.word	0x0000d12c
    5218:	00005915 	.word	0x00005915
    521c:	00006fa5 	.word	0x00006fa5

00005220 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    5220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5224:	460f      	mov	r7, r1
    5226:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    5228:	4604      	mov	r4, r0
    522a:	b328      	cbz	r0, 5278 <usart_sync_write+0x58>
    522c:	b331      	cbz	r1, 527c <usart_sync_write+0x5c>
    522e:	1c10      	adds	r0, r2, #0
    5230:	bf18      	it	ne
    5232:	2001      	movne	r0, #1
    5234:	22f1      	movs	r2, #241	; 0xf1
    5236:	4912      	ldr	r1, [pc, #72]	; (5280 <usart_sync_write+0x60>)
    5238:	4b12      	ldr	r3, [pc, #72]	; (5284 <usart_sync_write+0x64>)
    523a:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    523c:	3408      	adds	r4, #8
    523e:	4d12      	ldr	r5, [pc, #72]	; (5288 <usart_sync_write+0x68>)
    5240:	4620      	mov	r0, r4
    5242:	47a8      	blx	r5
    5244:	2800      	cmp	r0, #0
    5246:	d0fb      	beq.n	5240 <usart_sync_write+0x20>
    5248:	3f01      	subs	r7, #1
    524a:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    524c:	f8df 9040 	ldr.w	r9, [pc, #64]	; 5290 <usart_sync_write+0x70>
		while (!_usart_sync_is_ready_to_send(&descr->device))
    5250:	4d0d      	ldr	r5, [pc, #52]	; (5288 <usart_sync_write+0x68>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
    5252:	f817 1f01 	ldrb.w	r1, [r7, #1]!
    5256:	4620      	mov	r0, r4
    5258:	47c8      	blx	r9
		while (!_usart_sync_is_ready_to_send(&descr->device))
    525a:	4620      	mov	r0, r4
    525c:	47a8      	blx	r5
    525e:	2800      	cmp	r0, #0
    5260:	d0fb      	beq.n	525a <usart_sync_write+0x3a>
			;
	} while (++offset < length);
    5262:	3601      	adds	r6, #1
    5264:	4546      	cmp	r6, r8
    5266:	d3f4      	bcc.n	5252 <usart_sync_write+0x32>
	while (!_usart_sync_is_transmit_done(&descr->device))
    5268:	4d08      	ldr	r5, [pc, #32]	; (528c <usart_sync_write+0x6c>)
    526a:	4620      	mov	r0, r4
    526c:	47a8      	blx	r5
    526e:	2800      	cmp	r0, #0
    5270:	d0fb      	beq.n	526a <usart_sync_write+0x4a>
		;
	return (int32_t)offset;
}
    5272:	4630      	mov	r0, r6
    5274:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    5278:	2000      	movs	r0, #0
    527a:	e7db      	b.n	5234 <usart_sync_write+0x14>
    527c:	2000      	movs	r0, #0
    527e:	e7d9      	b.n	5234 <usart_sync_write+0x14>
    5280:	0000d14c 	.word	0x0000d14c
    5284:	00005915 	.word	0x00005915
    5288:	00006f75 	.word	0x00006f75
    528c:	00006f7f 	.word	0x00006f7f
    5290:	00006f61 	.word	0x00006f61

00005294 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    5294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5298:	460f      	mov	r7, r1
    529a:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    529c:	4604      	mov	r4, r0
    529e:	b1e0      	cbz	r0, 52da <usart_sync_read+0x46>
    52a0:	b1e9      	cbz	r1, 52de <usart_sync_read+0x4a>
    52a2:	1c10      	adds	r0, r2, #0
    52a4:	bf18      	it	ne
    52a6:	2001      	movne	r0, #1
    52a8:	f44f 7286 	mov.w	r2, #268	; 0x10c
    52ac:	490d      	ldr	r1, [pc, #52]	; (52e4 <usart_sync_read+0x50>)
    52ae:	4b0e      	ldr	r3, [pc, #56]	; (52e8 <usart_sync_read+0x54>)
    52b0:	4798      	blx	r3
    52b2:	3f01      	subs	r7, #1
	uint32_t                      offset = 0;
    52b4:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    52b6:	3408      	adds	r4, #8
    52b8:	4d0c      	ldr	r5, [pc, #48]	; (52ec <usart_sync_read+0x58>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    52ba:	f8df 9034 	ldr.w	r9, [pc, #52]	; 52f0 <usart_sync_read+0x5c>
		while (!_usart_sync_is_byte_received(&descr->device))
    52be:	4620      	mov	r0, r4
    52c0:	47a8      	blx	r5
    52c2:	2800      	cmp	r0, #0
    52c4:	d0fb      	beq.n	52be <usart_sync_read+0x2a>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    52c6:	4620      	mov	r0, r4
    52c8:	47c8      	blx	r9
    52ca:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
    52ce:	3601      	adds	r6, #1
    52d0:	4546      	cmp	r6, r8
    52d2:	d3f4      	bcc.n	52be <usart_sync_read+0x2a>

	return (int32_t)offset;
}
    52d4:	4630      	mov	r0, r6
    52d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    52da:	2000      	movs	r0, #0
    52dc:	e7e4      	b.n	52a8 <usart_sync_read+0x14>
    52de:	2000      	movs	r0, #0
    52e0:	e7e2      	b.n	52a8 <usart_sync_read+0x14>
    52e2:	bf00      	nop
    52e4:	0000d14c 	.word	0x0000d14c
    52e8:	00005915 	.word	0x00005915
    52ec:	00006f89 	.word	0x00006f89
    52f0:	00006f6d 	.word	0x00006f6d

000052f4 <usart_sync_init>:
{
    52f4:	b538      	push	{r3, r4, r5, lr}
    52f6:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    52f8:	4604      	mov	r4, r0
    52fa:	b198      	cbz	r0, 5324 <usart_sync_init+0x30>
    52fc:	1c08      	adds	r0, r1, #0
    52fe:	bf18      	it	ne
    5300:	2001      	movne	r0, #1
    5302:	2234      	movs	r2, #52	; 0x34
    5304:	4908      	ldr	r1, [pc, #32]	; (5328 <usart_sync_init+0x34>)
    5306:	4b09      	ldr	r3, [pc, #36]	; (532c <usart_sync_init+0x38>)
    5308:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    530a:	4629      	mov	r1, r5
    530c:	f104 0008 	add.w	r0, r4, #8
    5310:	4b07      	ldr	r3, [pc, #28]	; (5330 <usart_sync_init+0x3c>)
    5312:	4798      	blx	r3
	if (init_status) {
    5314:	4603      	mov	r3, r0
    5316:	b918      	cbnz	r0, 5320 <usart_sync_init+0x2c>
	descr->io.read  = usart_sync_read;
    5318:	4a06      	ldr	r2, [pc, #24]	; (5334 <usart_sync_init+0x40>)
    531a:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
    531c:	4a06      	ldr	r2, [pc, #24]	; (5338 <usart_sync_init+0x44>)
    531e:	6022      	str	r2, [r4, #0]
}
    5320:	4618      	mov	r0, r3
    5322:	bd38      	pop	{r3, r4, r5, pc}
    5324:	2000      	movs	r0, #0
    5326:	e7ec      	b.n	5302 <usart_sync_init+0xe>
    5328:	0000d14c 	.word	0x0000d14c
    532c:	00005915 	.word	0x00005915
    5330:	00006e91 	.word	0x00006e91
    5334:	00005295 	.word	0x00005295
    5338:	00005221 	.word	0x00005221

0000533c <usart_sync_enable>:
{
    533c:	b510      	push	{r4, lr}
	ASSERT(descr);
    533e:	4604      	mov	r4, r0
    5340:	2253      	movs	r2, #83	; 0x53
    5342:	4906      	ldr	r1, [pc, #24]	; (535c <usart_sync_enable+0x20>)
    5344:	3000      	adds	r0, #0
    5346:	bf18      	it	ne
    5348:	2001      	movne	r0, #1
    534a:	4b05      	ldr	r3, [pc, #20]	; (5360 <usart_sync_enable+0x24>)
    534c:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    534e:	f104 0008 	add.w	r0, r4, #8
    5352:	4b04      	ldr	r3, [pc, #16]	; (5364 <usart_sync_enable+0x28>)
    5354:	4798      	blx	r3
}
    5356:	2000      	movs	r0, #0
    5358:	bd10      	pop	{r4, pc}
    535a:	bf00      	nop
    535c:	0000d14c 	.word	0x0000d14c
    5360:	00005915 	.word	0x00005915
    5364:	00006f39 	.word	0x00006f39

00005368 <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    5368:	4b0f      	ldr	r3, [pc, #60]	; (53a8 <_usb_d_find_ep+0x40>)
    536a:	7859      	ldrb	r1, [r3, #1]
    536c:	4288      	cmp	r0, r1
    536e:	d018      	beq.n	53a2 <_usb_d_find_ep+0x3a>
{
    5370:	b430      	push	{r4, r5}
    5372:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    5374:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    5376:	f000 050f 	and.w	r5, r0, #15
    537a:	e007      	b.n	538c <_usb_d_find_ep+0x24>
    537c:	3301      	adds	r3, #1
    537e:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    5380:	2b0d      	cmp	r3, #13
    5382:	d009      	beq.n	5398 <_usb_d_find_ep+0x30>
    5384:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    5386:	7851      	ldrb	r1, [r2, #1]
    5388:	4281      	cmp	r1, r0
    538a:	d007      	beq.n	539c <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    538c:	7814      	ldrb	r4, [r2, #0]
    538e:	2c00      	cmp	r4, #0
    5390:	d1f4      	bne.n	537c <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    5392:	428d      	cmp	r5, r1
    5394:	d1f2      	bne.n	537c <_usb_d_find_ep+0x14>
    5396:	e001      	b.n	539c <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    5398:	f04f 33ff 	mov.w	r3, #4294967295
}
    539c:	4618      	mov	r0, r3
    539e:	bc30      	pop	{r4, r5}
    53a0:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    53a2:	2300      	movs	r3, #0
}
    53a4:	4618      	mov	r0, r3
    53a6:	4770      	bx	lr
    53a8:	2000064c 	.word	0x2000064c

000053ac <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    53ac:	2000      	movs	r0, #0
    53ae:	4770      	bx	lr

000053b0 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    53b0:	b538      	push	{r3, r4, r5, lr}
    53b2:	4604      	mov	r4, r0
    53b4:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    53b6:	4b09      	ldr	r3, [pc, #36]	; (53dc <usb_d_cb_trans_more+0x2c>)
    53b8:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    53ba:	4b09      	ldr	r3, [pc, #36]	; (53e0 <usb_d_cb_trans_more+0x30>)
    53bc:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    53c0:	789b      	ldrb	r3, [r3, #2]
    53c2:	2b03      	cmp	r3, #3
    53c4:	d001      	beq.n	53ca <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    53c6:	2000      	movs	r0, #0
}
    53c8:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    53ca:	4b05      	ldr	r3, [pc, #20]	; (53e0 <usb_d_cb_trans_more+0x30>)
    53cc:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    53d0:	6983      	ldr	r3, [r0, #24]
    53d2:	4629      	mov	r1, r5
    53d4:	4620      	mov	r0, r4
    53d6:	4798      	blx	r3
    53d8:	bd38      	pop	{r3, r4, r5, pc}
    53da:	bf00      	nop
    53dc:	00005369 	.word	0x00005369
    53e0:	2000064c 	.word	0x2000064c

000053e4 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    53e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    53e6:	b085      	sub	sp, #20
    53e8:	4606      	mov	r6, r0
    53ea:	460d      	mov	r5, r1
    53ec:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    53ee:	4b4d      	ldr	r3, [pc, #308]	; (5524 <_usb_d_cb_trans_done+0x140>)
    53f0:	4798      	blx	r3
    53f2:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    53f4:	2d00      	cmp	r5, #0
    53f6:	d15b      	bne.n	54b0 <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    53f8:	4a4b      	ldr	r2, [pc, #300]	; (5528 <_usb_d_cb_trans_done+0x144>)
    53fa:	0143      	lsls	r3, r0, #5
    53fc:	18d1      	adds	r1, r2, r3
    53fe:	2000      	movs	r0, #0
    5400:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5402:	5cd3      	ldrb	r3, [r2, r3]
    5404:	b173      	cbz	r3, 5424 <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    5406:	4b48      	ldr	r3, [pc, #288]	; (5528 <_usb_d_cb_trans_done+0x144>)
    5408:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    540c:	2201      	movs	r2, #1
    540e:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    5410:	4845      	ldr	r0, [pc, #276]	; (5528 <_usb_d_cb_trans_done+0x144>)
    5412:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5416:	69c3      	ldr	r3, [r0, #28]
    5418:	463a      	mov	r2, r7
    541a:	78c1      	ldrb	r1, [r0, #3]
    541c:	4630      	mov	r0, r6
    541e:	4798      	blx	r3
}
    5420:	b005      	add	sp, #20
    5422:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    5424:	788b      	ldrb	r3, [r1, #2]
    5426:	2b03      	cmp	r3, #3
    5428:	d00b      	beq.n	5442 <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    542a:	483f      	ldr	r0, [pc, #252]	; (5528 <_usb_d_cb_trans_done+0x144>)
    542c:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    5430:	4614      	mov	r4, r2
    5432:	69d3      	ldr	r3, [r2, #28]
    5434:	320c      	adds	r2, #12
    5436:	2100      	movs	r1, #0
    5438:	7860      	ldrb	r0, [r4, #1]
    543a:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    543c:	2302      	movs	r3, #2
    543e:	70a3      	strb	r3, [r4, #2]
    5440:	e7ee      	b.n	5420 <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    5442:	460b      	mov	r3, r1
    5444:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    5448:	460a      	mov	r2, r1
    544a:	69ce      	ldr	r6, [r1, #28]
    544c:	320c      	adds	r2, #12
    544e:	2101      	movs	r1, #1
    5450:	7858      	ldrb	r0, [r3, #1]
    5452:	47b0      	blx	r6
		if (err) {
    5454:	b1a0      	cbz	r0, 5480 <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    5456:	4b34      	ldr	r3, [pc, #208]	; (5528 <_usb_d_cb_trans_done+0x144>)
    5458:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    545c:	2205      	movs	r2, #5
    545e:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    5460:	2202      	movs	r2, #2
    5462:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    5464:	2d00      	cmp	r5, #0
    5466:	db09      	blt.n	547c <_usb_d_cb_trans_done+0x98>
    5468:	482f      	ldr	r0, [pc, #188]	; (5528 <_usb_d_cb_trans_done+0x144>)
    546a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    546e:	7840      	ldrb	r0, [r0, #1]
    5470:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    5474:	2101      	movs	r1, #1
    5476:	4b2d      	ldr	r3, [pc, #180]	; (552c <_usb_d_cb_trans_done+0x148>)
    5478:	4798      	blx	r3
    547a:	e7d1      	b.n	5420 <_usb_d_cb_trans_done+0x3c>
    547c:	7858      	ldrb	r0, [r3, #1]
    547e:	e7f9      	b.n	5474 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    5480:	4829      	ldr	r0, [pc, #164]	; (5528 <_usb_d_cb_trans_done+0x144>)
    5482:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5486:	2304      	movs	r3, #4
    5488:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    548a:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    548c:	2200      	movs	r2, #0
    548e:	9201      	str	r2, [sp, #4]
    5490:	9202      	str	r2, [sp, #8]
    5492:	4295      	cmp	r5, r2
    5494:	bfac      	ite	ge
    5496:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    549a:	f003 030f 	andlt.w	r3, r3, #15
    549e:	f88d 300c 	strb.w	r3, [sp, #12]
    54a2:	2301      	movs	r3, #1
    54a4:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    54a8:	a801      	add	r0, sp, #4
    54aa:	4b21      	ldr	r3, [pc, #132]	; (5530 <_usb_d_cb_trans_done+0x14c>)
    54ac:	4798      	blx	r3
    54ae:	e7b7      	b.n	5420 <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    54b0:	2d01      	cmp	r5, #1
    54b2:	d00a      	beq.n	54ca <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    54b4:	2d02      	cmp	r5, #2
    54b6:	d01c      	beq.n	54f2 <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    54b8:	2d03      	cmp	r5, #3
    54ba:	d02a      	beq.n	5512 <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    54bc:	4b1a      	ldr	r3, [pc, #104]	; (5528 <_usb_d_cb_trans_done+0x144>)
    54be:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    54c2:	2206      	movs	r2, #6
    54c4:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    54c6:	70da      	strb	r2, [r3, #3]
    54c8:	e7a2      	b.n	5410 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    54ca:	4a17      	ldr	r2, [pc, #92]	; (5528 <_usb_d_cb_trans_done+0x144>)
    54cc:	0143      	lsls	r3, r0, #5
    54ce:	18d1      	adds	r1, r2, r3
    54d0:	2002      	movs	r0, #2
    54d2:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    54d4:	5cd3      	ldrb	r3, [r2, r3]
    54d6:	b12b      	cbz	r3, 54e4 <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    54d8:	4b13      	ldr	r3, [pc, #76]	; (5528 <_usb_d_cb_trans_done+0x144>)
    54da:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    54de:	2205      	movs	r2, #5
    54e0:	709a      	strb	r2, [r3, #2]
    54e2:	e795      	b.n	5410 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    54e4:	460b      	mov	r3, r1
    54e6:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    54e8:	2100      	movs	r1, #0
    54ea:	4630      	mov	r0, r6
    54ec:	4b0f      	ldr	r3, [pc, #60]	; (552c <_usb_d_cb_trans_done+0x148>)
    54ee:	4798      	blx	r3
    54f0:	e78e      	b.n	5410 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    54f2:	4a0d      	ldr	r2, [pc, #52]	; (5528 <_usb_d_cb_trans_done+0x144>)
    54f4:	0143      	lsls	r3, r0, #5
    54f6:	18d1      	adds	r1, r2, r3
    54f8:	2004      	movs	r0, #4
    54fa:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    54fc:	5cd3      	ldrb	r3, [r2, r3]
    54fe:	b12b      	cbz	r3, 550c <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    5500:	4b09      	ldr	r3, [pc, #36]	; (5528 <_usb_d_cb_trans_done+0x144>)
    5502:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5506:	2201      	movs	r2, #1
    5508:	709a      	strb	r2, [r3, #2]
    550a:	e781      	b.n	5410 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    550c:	2302      	movs	r3, #2
    550e:	708b      	strb	r3, [r1, #2]
			return;
    5510:	e786      	b.n	5420 <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    5512:	4b05      	ldr	r3, [pc, #20]	; (5528 <_usb_d_cb_trans_done+0x144>)
    5514:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5518:	2200      	movs	r2, #0
    551a:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    551c:	2205      	movs	r2, #5
    551e:	70da      	strb	r2, [r3, #3]
    5520:	e776      	b.n	5410 <_usb_d_cb_trans_done+0x2c>
    5522:	bf00      	nop
    5524:	00005369 	.word	0x00005369
    5528:	2000064c 	.word	0x2000064c
    552c:	00008ee1 	.word	0x00008ee1
    5530:	00009089 	.word	0x00009089

00005534 <usb_d_cb_trans_setup>:
{
    5534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5538:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    553a:	4b1c      	ldr	r3, [pc, #112]	; (55ac <usb_d_cb_trans_setup+0x78>)
    553c:	4798      	blx	r3
    553e:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    5540:	4c1b      	ldr	r4, [pc, #108]	; (55b0 <usb_d_cb_trans_setup+0x7c>)
    5542:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    5546:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    5548:	4621      	mov	r1, r4
    554a:	4628      	mov	r0, r5
    554c:	4b19      	ldr	r3, [pc, #100]	; (55b4 <usb_d_cb_trans_setup+0x80>)
    554e:	4798      	blx	r3
	if (n != 8) {
    5550:	b2c0      	uxtb	r0, r0
    5552:	2808      	cmp	r0, #8
    5554:	d009      	beq.n	556a <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5556:	2101      	movs	r1, #1
    5558:	4628      	mov	r0, r5
    555a:	4c17      	ldr	r4, [pc, #92]	; (55b8 <usb_d_cb_trans_setup+0x84>)
    555c:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    555e:	2101      	movs	r1, #1
    5560:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    5564:	47a0      	blx	r4
		return;
    5566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    556a:	2100      	movs	r1, #0
    556c:	4628      	mov	r0, r5
    556e:	4f12      	ldr	r7, [pc, #72]	; (55b8 <usb_d_cb_trans_setup+0x84>)
    5570:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    5572:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    5576:	2100      	movs	r1, #0
    5578:	4640      	mov	r0, r8
    557a:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    557c:	4b0c      	ldr	r3, [pc, #48]	; (55b0 <usb_d_cb_trans_setup+0x7c>)
    557e:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5582:	2201      	movs	r2, #1
    5584:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    5586:	695b      	ldr	r3, [r3, #20]
    5588:	4621      	mov	r1, r4
    558a:	4628      	mov	r0, r5
    558c:	4798      	blx	r3
    558e:	b108      	cbz	r0, 5594 <usb_d_cb_trans_setup+0x60>
    5590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    5594:	4b06      	ldr	r3, [pc, #24]	; (55b0 <usb_d_cb_trans_setup+0x7c>)
    5596:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    559a:	2305      	movs	r3, #5
    559c:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    559e:	2101      	movs	r1, #1
    55a0:	4628      	mov	r0, r5
    55a2:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    55a4:	2101      	movs	r1, #1
    55a6:	4640      	mov	r0, r8
    55a8:	47b8      	blx	r7
    55aa:	e7f1      	b.n	5590 <usb_d_cb_trans_setup+0x5c>
    55ac:	00005369 	.word	0x00005369
    55b0:	2000064c 	.word	0x2000064c
    55b4:	00009029 	.word	0x00009029
    55b8:	00008ee1 	.word	0x00008ee1

000055bc <usb_d_init>:

int32_t usb_d_init(void)
{
    55bc:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    55be:	4b11      	ldr	r3, [pc, #68]	; (5604 <usb_d_init+0x48>)
    55c0:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    55c2:	2800      	cmp	r0, #0
    55c4:	db1d      	blt.n	5602 <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    55c6:	4c10      	ldr	r4, [pc, #64]	; (5608 <usb_d_init+0x4c>)
    55c8:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    55cc:	2100      	movs	r1, #0
    55ce:	4620      	mov	r0, r4
    55d0:	4b0e      	ldr	r3, [pc, #56]	; (560c <usb_d_init+0x50>)
    55d2:	4798      	blx	r3
    55d4:	4623      	mov	r3, r4
    55d6:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    55da:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    55dc:	4a0c      	ldr	r2, [pc, #48]	; (5610 <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    55de:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    55e0:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    55e2:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    55e4:	61da      	str	r2, [r3, #28]
    55e6:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    55e8:	4283      	cmp	r3, r0
    55ea:	d1f8      	bne.n	55de <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    55ec:	4909      	ldr	r1, [pc, #36]	; (5614 <usb_d_init+0x58>)
    55ee:	2000      	movs	r0, #0
    55f0:	4c09      	ldr	r4, [pc, #36]	; (5618 <usb_d_init+0x5c>)
    55f2:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    55f4:	4909      	ldr	r1, [pc, #36]	; (561c <usb_d_init+0x60>)
    55f6:	2001      	movs	r0, #1
    55f8:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    55fa:	4909      	ldr	r1, [pc, #36]	; (5620 <usb_d_init+0x64>)
    55fc:	2002      	movs	r0, #2
    55fe:	47a0      	blx	r4
	return ERR_NONE;
    5600:	2000      	movs	r0, #0
}
    5602:	bd10      	pop	{r4, pc}
    5604:	000088ad 	.word	0x000088ad
    5608:	2000064c 	.word	0x2000064c
    560c:	0000b9fb 	.word	0x0000b9fb
    5610:	000053ad 	.word	0x000053ad
    5614:	00005535 	.word	0x00005535
    5618:	00009291 	.word	0x00009291
    561c:	000053b1 	.word	0x000053b1
    5620:	000053e5 	.word	0x000053e5

00005624 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    5624:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    5626:	4b01      	ldr	r3, [pc, #4]	; (562c <usb_d_register_callback+0x8>)
    5628:	4798      	blx	r3
    562a:	bd08      	pop	{r3, pc}
    562c:	00009269 	.word	0x00009269

00005630 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    5630:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    5632:	4b01      	ldr	r3, [pc, #4]	; (5638 <usb_d_enable+0x8>)
    5634:	4798      	blx	r3
}
    5636:	bd08      	pop	{r3, pc}
    5638:	000089b5 	.word	0x000089b5

0000563c <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    563c:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    563e:	4b01      	ldr	r3, [pc, #4]	; (5644 <usb_d_attach+0x8>)
    5640:	4798      	blx	r3
    5642:	bd08      	pop	{r3, pc}
    5644:	00008a21 	.word	0x00008a21

00005648 <usb_d_get_frame_num>:
{
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
    5648:	b508      	push	{r3, lr}
	return _usb_d_dev_get_frame_n();
    564a:	4b01      	ldr	r3, [pc, #4]	; (5650 <usb_d_get_frame_num+0x8>)
    564c:	4798      	blx	r3
}
    564e:	bd08      	pop	{r3, pc}
    5650:	00008a3f 	.word	0x00008a3f

00005654 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    5654:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    5656:	4b01      	ldr	r3, [pc, #4]	; (565c <usb_d_set_address+0x8>)
    5658:	4798      	blx	r3
    565a:	bd08      	pop	{r3, pc}
    565c:	00008a33 	.word	0x00008a33

00005660 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    5660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5662:	4606      	mov	r6, r0
    5664:	460c      	mov	r4, r1
    5666:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    5668:	4b0f      	ldr	r3, [pc, #60]	; (56a8 <usb_d_ep_init+0x48>)
    566a:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    566c:	2800      	cmp	r0, #0
    566e:	da14      	bge.n	569a <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    5670:	20ff      	movs	r0, #255	; 0xff
    5672:	4b0d      	ldr	r3, [pc, #52]	; (56a8 <usb_d_ep_init+0x48>)
    5674:	4798      	blx	r3
		if (ep_index < 0) {
    5676:	1e05      	subs	r5, r0, #0
    5678:	db12      	blt.n	56a0 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    567a:	463a      	mov	r2, r7
    567c:	4621      	mov	r1, r4
    567e:	4630      	mov	r0, r6
    5680:	4b0a      	ldr	r3, [pc, #40]	; (56ac <usb_d_ep_init+0x4c>)
    5682:	4798      	blx	r3
	if (rc < 0) {
    5684:	2800      	cmp	r0, #0
    5686:	db0d      	blt.n	56a4 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    5688:	4b09      	ldr	r3, [pc, #36]	; (56b0 <usb_d_ep_init+0x50>)
    568a:	0168      	lsls	r0, r5, #5
    568c:	181a      	adds	r2, r3, r0
    568e:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    5690:	f004 0403 	and.w	r4, r4, #3
    5694:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    5696:	2000      	movs	r0, #0
    5698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    569a:	f06f 0013 	mvn.w	r0, #19
    569e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    56a0:	f06f 0014 	mvn.w	r0, #20
}
    56a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    56a6:	bf00      	nop
    56a8:	00005369 	.word	0x00005369
    56ac:	00008a4d 	.word	0x00008a4d
    56b0:	2000064c 	.word	0x2000064c

000056b4 <usb_d_ep0_init>:
{
    56b4:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    56b6:	4602      	mov	r2, r0
    56b8:	2100      	movs	r1, #0
    56ba:	4608      	mov	r0, r1
    56bc:	4b01      	ldr	r3, [pc, #4]	; (56c4 <usb_d_ep0_init+0x10>)
    56be:	4798      	blx	r3
}
    56c0:	bd08      	pop	{r3, pc}
    56c2:	bf00      	nop
    56c4:	00005661 	.word	0x00005661

000056c8 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    56c8:	b538      	push	{r3, r4, r5, lr}
    56ca:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    56cc:	4b06      	ldr	r3, [pc, #24]	; (56e8 <usb_d_ep_deinit+0x20>)
    56ce:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    56d0:	1e04      	subs	r4, r0, #0
    56d2:	db07      	blt.n	56e4 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    56d4:	4628      	mov	r0, r5
    56d6:	4b05      	ldr	r3, [pc, #20]	; (56ec <usb_d_ep_deinit+0x24>)
    56d8:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    56da:	4805      	ldr	r0, [pc, #20]	; (56f0 <usb_d_ep_deinit+0x28>)
    56dc:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    56e0:	23ff      	movs	r3, #255	; 0xff
    56e2:	7043      	strb	r3, [r0, #1]
    56e4:	bd38      	pop	{r3, r4, r5, pc}
    56e6:	bf00      	nop
    56e8:	00005369 	.word	0x00005369
    56ec:	00008b65 	.word	0x00008b65
    56f0:	2000064c 	.word	0x2000064c

000056f4 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    56f4:	b538      	push	{r3, r4, r5, lr}
    56f6:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    56f8:	4b0e      	ldr	r3, [pc, #56]	; (5734 <usb_d_ep_enable+0x40>)
    56fa:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    56fc:	1e04      	subs	r4, r0, #0
    56fe:	db16      	blt.n	572e <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    5700:	0163      	lsls	r3, r4, #5
    5702:	4a0d      	ldr	r2, [pc, #52]	; (5738 <usb_d_ep_enable+0x44>)
    5704:	5cd3      	ldrb	r3, [r2, r3]
    5706:	2b00      	cmp	r3, #0
    5708:	bf0c      	ite	eq
    570a:	2202      	moveq	r2, #2
    570c:	2201      	movne	r2, #1
    570e:	4b0a      	ldr	r3, [pc, #40]	; (5738 <usb_d_ep_enable+0x44>)
    5710:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5714:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    5716:	4628      	mov	r0, r5
    5718:	4b08      	ldr	r3, [pc, #32]	; (573c <usb_d_ep_enable+0x48>)
    571a:	4798      	blx	r3
	if (rc < 0) {
    571c:	2800      	cmp	r0, #0
    571e:	db00      	blt.n	5722 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    5720:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    5722:	4b05      	ldr	r3, [pc, #20]	; (5738 <usb_d_ep_enable+0x44>)
    5724:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    5728:	2300      	movs	r3, #0
    572a:	70a3      	strb	r3, [r4, #2]
    572c:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    572e:	f06f 0011 	mvn.w	r0, #17
    5732:	e7f5      	b.n	5720 <usb_d_ep_enable+0x2c>
    5734:	00005369 	.word	0x00005369
    5738:	2000064c 	.word	0x2000064c
    573c:	00008c29 	.word	0x00008c29

00005740 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    5740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5744:	b086      	sub	sp, #24
    5746:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    5748:	7a07      	ldrb	r7, [r0, #8]
    574a:	4638      	mov	r0, r7
    574c:	4b3f      	ldr	r3, [pc, #252]	; (584c <usb_d_ep_transfer+0x10c>)
    574e:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    5750:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    5752:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    5756:	1e06      	subs	r6, r0, #0
    5758:	db72      	blt.n	5840 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    575a:	a804      	add	r0, sp, #16
    575c:	4b3c      	ldr	r3, [pc, #240]	; (5850 <usb_d_ep_transfer+0x110>)
    575e:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    5760:	4b3c      	ldr	r3, [pc, #240]	; (5854 <usb_d_ep_transfer+0x114>)
    5762:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5766:	789b      	ldrb	r3, [r3, #2]
    5768:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    576c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    5770:	b2db      	uxtb	r3, r3
    5772:	2b01      	cmp	r3, #1
    5774:	d011      	beq.n	579a <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    5776:	a804      	add	r0, sp, #16
    5778:	4b37      	ldr	r3, [pc, #220]	; (5858 <usb_d_ep_transfer+0x118>)
    577a:	4798      	blx	r3
		switch (state) {
    577c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    5780:	b2db      	uxtb	r3, r3
    5782:	2b05      	cmp	r3, #5
    5784:	d05f      	beq.n	5846 <usb_d_ep_transfer+0x106>
    5786:	2b06      	cmp	r3, #6
    5788:	d023      	beq.n	57d2 <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    578a:	2b00      	cmp	r3, #0
    578c:	bf0c      	ite	eq
    578e:	f06f 0012 	mvneq.w	r0, #18
    5792:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    5794:	b006      	add	sp, #24
    5796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    579a:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 5854 <usb_d_ep_transfer+0x114>
    579e:	ea4f 1946 	mov.w	r9, r6, lsl #5
    57a2:	eb0a 0309 	add.w	r3, sl, r9
    57a6:	2203      	movs	r2, #3
    57a8:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    57aa:	a804      	add	r0, sp, #16
    57ac:	4b2a      	ldr	r3, [pc, #168]	; (5858 <usb_d_ep_transfer+0x118>)
    57ae:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    57b0:	f81a 3009 	ldrb.w	r3, [sl, r9]
    57b4:	b183      	cbz	r3, 57d8 <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    57b6:	7a22      	ldrb	r2, [r4, #8]
    57b8:	3500      	adds	r5, #0
    57ba:	bf18      	it	ne
    57bc:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    57be:	6823      	ldr	r3, [r4, #0]
    57c0:	9301      	str	r3, [sp, #4]
    57c2:	f8cd 8008 	str.w	r8, [sp, #8]
    57c6:	f017 0f80 	tst.w	r7, #128	; 0x80
    57ca:	d119      	bne.n	5800 <usb_d_ep_transfer+0xc0>
    57cc:	f002 030f 	and.w	r3, r2, #15
    57d0:	e018      	b.n	5804 <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    57d2:	f06f 000f 	mvn.w	r0, #15
    57d6:	e7dd      	b.n	5794 <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    57d8:	4b1e      	ldr	r3, [pc, #120]	; (5854 <usb_d_ep_transfer+0x114>)
    57da:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    57de:	7cda      	ldrb	r2, [r3, #19]
    57e0:	7c9d      	ldrb	r5, [r3, #18]
    57e2:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    57e6:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    57e8:	b9a5      	cbnz	r5, 5814 <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    57ea:	4b1a      	ldr	r3, [pc, #104]	; (5854 <usb_d_ep_transfer+0x114>)
    57ec:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    57f0:	2304      	movs	r3, #4
    57f2:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    57f4:	2300      	movs	r3, #0
			zlp                 = true;
    57f6:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    57f8:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    57fa:	6821      	ldr	r1, [r4, #0]
    57fc:	9101      	str	r1, [sp, #4]
    57fe:	9302      	str	r3, [sp, #8]
    5800:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    5804:	f88d 300c 	strb.w	r3, [sp, #12]
    5808:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    580c:	a801      	add	r0, sp, #4
    580e:	4b13      	ldr	r3, [pc, #76]	; (585c <usb_d_ep_transfer+0x11c>)
    5810:	4798      	blx	r3
	return rc;
    5812:	e7bf      	b.n	5794 <usb_d_ep_transfer+0x54>
    5814:	4643      	mov	r3, r8
    5816:	45a8      	cmp	r8, r5
    5818:	bf28      	it	cs
    581a:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    581c:	4a0d      	ldr	r2, [pc, #52]	; (5854 <usb_d_ep_transfer+0x114>)
    581e:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    5822:	f996 200c 	ldrsb.w	r2, [r6, #12]
    5826:	2a00      	cmp	r2, #0
    5828:	db05      	blt.n	5836 <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    582a:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    582c:	6821      	ldr	r1, [r4, #0]
    582e:	9101      	str	r1, [sp, #4]
    5830:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5832:	2500      	movs	r5, #0
    5834:	e7ca      	b.n	57cc <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    5836:	429d      	cmp	r5, r3
    5838:	bf94      	ite	ls
    583a:	2500      	movls	r5, #0
    583c:	2501      	movhi	r5, #1
    583e:	e7db      	b.n	57f8 <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    5840:	f06f 0011 	mvn.w	r0, #17
    5844:	e7a6      	b.n	5794 <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    5846:	2002      	movs	r0, #2
    5848:	e7a4      	b.n	5794 <usb_d_ep_transfer+0x54>
    584a:	bf00      	nop
    584c:	00005369 	.word	0x00005369
    5850:	0000457d 	.word	0x0000457d
    5854:	2000064c 	.word	0x2000064c
    5858:	0000458b 	.word	0x0000458b
    585c:	00009089 	.word	0x00009089

00005860 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    5860:	b538      	push	{r3, r4, r5, lr}
    5862:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    5864:	b141      	cbz	r1, 5878 <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    5866:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5868:	bf0c      	ite	eq
    586a:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    586c:	2102      	movne	r1, #2
    586e:	4b13      	ldr	r3, [pc, #76]	; (58bc <usb_d_ep_halt+0x5c>)
    5870:	4798      	blx	r3
    5872:	4603      	mov	r3, r0
	}
}
    5874:	4618      	mov	r0, r3
    5876:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    5878:	4b11      	ldr	r3, [pc, #68]	; (58c0 <usb_d_ep_halt+0x60>)
    587a:	4798      	blx	r3
	if (ep_index < 0) {
    587c:	1e05      	subs	r5, r0, #0
    587e:	db19      	blt.n	58b4 <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    5880:	2102      	movs	r1, #2
    5882:	4620      	mov	r0, r4
    5884:	4b0d      	ldr	r3, [pc, #52]	; (58bc <usb_d_ep_halt+0x5c>)
    5886:	4798      	blx	r3
    5888:	4603      	mov	r3, r0
    588a:	2800      	cmp	r0, #0
    588c:	d0f2      	beq.n	5874 <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    588e:	2100      	movs	r1, #0
    5890:	4620      	mov	r0, r4
    5892:	4b0a      	ldr	r3, [pc, #40]	; (58bc <usb_d_ep_halt+0x5c>)
    5894:	4798      	blx	r3
		if (rc < 0) {
    5896:	1e03      	subs	r3, r0, #0
    5898:	dbec      	blt.n	5874 <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    589a:	4b0a      	ldr	r3, [pc, #40]	; (58c4 <usb_d_ep_halt+0x64>)
    589c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    58a0:	2201      	movs	r2, #1
    58a2:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    58a4:	2103      	movs	r1, #3
    58a6:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    58a8:	69db      	ldr	r3, [r3, #28]
    58aa:	2200      	movs	r2, #0
    58ac:	4620      	mov	r0, r4
    58ae:	4798      	blx	r3
	return ERR_NONE;
    58b0:	2300      	movs	r3, #0
    58b2:	e7df      	b.n	5874 <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    58b4:	f06f 0311 	mvn.w	r3, #17
    58b8:	e7dc      	b.n	5874 <usb_d_ep_halt+0x14>
    58ba:	bf00      	nop
    58bc:	00008ee1 	.word	0x00008ee1
    58c0:	00005369 	.word	0x00005369
    58c4:	2000064c 	.word	0x2000064c

000058c8 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    58c8:	b538      	push	{r3, r4, r5, lr}
    58ca:	460d      	mov	r5, r1
    58cc:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    58ce:	4b0e      	ldr	r3, [pc, #56]	; (5908 <usb_d_ep_register_callback+0x40>)
    58d0:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    58d2:	4b0e      	ldr	r3, [pc, #56]	; (590c <usb_d_ep_register_callback+0x44>)
    58d4:	2c00      	cmp	r4, #0
    58d6:	bf08      	it	eq
    58d8:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    58da:	2800      	cmp	r0, #0
    58dc:	db13      	blt.n	5906 <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    58de:	2d01      	cmp	r5, #1
    58e0:	d008      	beq.n	58f4 <usb_d_ep_register_callback+0x2c>
    58e2:	b115      	cbz	r5, 58ea <usb_d_ep_register_callback+0x22>
    58e4:	2d02      	cmp	r5, #2
    58e6:	d00a      	beq.n	58fe <usb_d_ep_register_callback+0x36>
    58e8:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    58ea:	4b09      	ldr	r3, [pc, #36]	; (5910 <usb_d_ep_register_callback+0x48>)
    58ec:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    58f0:	6144      	str	r4, [r0, #20]
		break;
    58f2:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    58f4:	4b06      	ldr	r3, [pc, #24]	; (5910 <usb_d_ep_register_callback+0x48>)
    58f6:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    58fa:	6184      	str	r4, [r0, #24]
		break;
    58fc:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    58fe:	4b04      	ldr	r3, [pc, #16]	; (5910 <usb_d_ep_register_callback+0x48>)
    5900:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5904:	61c4      	str	r4, [r0, #28]
    5906:	bd38      	pop	{r3, r4, r5, pc}
    5908:	00005369 	.word	0x00005369
    590c:	000053ad 	.word	0x000053ad
    5910:	2000064c 	.word	0x2000064c

00005914 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    5914:	b900      	cbnz	r0, 5918 <assert+0x4>
		__asm("BKPT #0");
    5916:	be00      	bkpt	0x0000
    5918:	4770      	bx	lr

0000591a <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    591a:	6803      	ldr	r3, [r0, #0]
    591c:	b14b      	cbz	r3, 5932 <is_list_element+0x18>
		if (it == element) {
    591e:	428b      	cmp	r3, r1
    5920:	d009      	beq.n	5936 <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    5922:	681b      	ldr	r3, [r3, #0]
    5924:	b11b      	cbz	r3, 592e <is_list_element+0x14>
		if (it == element) {
    5926:	4299      	cmp	r1, r3
    5928:	d1fb      	bne.n	5922 <is_list_element+0x8>
			return true;
    592a:	2001      	movs	r0, #1
		}
	}

	return false;
}
    592c:	4770      	bx	lr
	return false;
    592e:	2000      	movs	r0, #0
    5930:	4770      	bx	lr
    5932:	2000      	movs	r0, #0
    5934:	4770      	bx	lr
			return true;
    5936:	2001      	movs	r0, #1
    5938:	4770      	bx	lr
	...

0000593c <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    593c:	b538      	push	{r3, r4, r5, lr}
    593e:	4604      	mov	r4, r0
    5940:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    5942:	4b06      	ldr	r3, [pc, #24]	; (595c <list_insert_as_head+0x20>)
    5944:	4798      	blx	r3
    5946:	f080 0001 	eor.w	r0, r0, #1
    594a:	2239      	movs	r2, #57	; 0x39
    594c:	4904      	ldr	r1, [pc, #16]	; (5960 <list_insert_as_head+0x24>)
    594e:	b2c0      	uxtb	r0, r0
    5950:	4b04      	ldr	r3, [pc, #16]	; (5964 <list_insert_as_head+0x28>)
    5952:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    5954:	6823      	ldr	r3, [r4, #0]
    5956:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    5958:	6025      	str	r5, [r4, #0]
    595a:	bd38      	pop	{r3, r4, r5, pc}
    595c:	0000591b 	.word	0x0000591b
    5960:	0000d168 	.word	0x0000d168
    5964:	00005915 	.word	0x00005915

00005968 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    5968:	6803      	ldr	r3, [r0, #0]
    596a:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    596c:	6001      	str	r1, [r0, #0]
    596e:	4770      	bx	lr

00005970 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    5970:	b570      	push	{r4, r5, r6, lr}
    5972:	4605      	mov	r5, r0
    5974:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    5976:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    5978:	4b0a      	ldr	r3, [pc, #40]	; (59a4 <list_insert_at_end+0x34>)
    597a:	4798      	blx	r3
    597c:	f080 0001 	eor.w	r0, r0, #1
    5980:	224f      	movs	r2, #79	; 0x4f
    5982:	4909      	ldr	r1, [pc, #36]	; (59a8 <list_insert_at_end+0x38>)
    5984:	b2c0      	uxtb	r0, r0
    5986:	4b09      	ldr	r3, [pc, #36]	; (59ac <list_insert_at_end+0x3c>)
    5988:	4798      	blx	r3

	if (!list->head) {
    598a:	682b      	ldr	r3, [r5, #0]
    598c:	b91b      	cbnz	r3, 5996 <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    598e:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    5990:	6033      	str	r3, [r6, #0]
		return;
    5992:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    5994:	461c      	mov	r4, r3
	while (it->next) {
    5996:	6823      	ldr	r3, [r4, #0]
    5998:	2b00      	cmp	r3, #0
    599a:	d1fb      	bne.n	5994 <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    599c:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    599e:	6033      	str	r3, [r6, #0]
    59a0:	bd70      	pop	{r4, r5, r6, pc}
    59a2:	bf00      	nop
    59a4:	0000591b 	.word	0x0000591b
    59a8:	0000d168 	.word	0x0000d168
    59ac:	00005915 	.word	0x00005915

000059b0 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    59b0:	6803      	ldr	r3, [r0, #0]
    59b2:	b10b      	cbz	r3, 59b8 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    59b4:	681a      	ldr	r2, [r3, #0]
    59b6:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    59b8:	4618      	mov	r0, r3
    59ba:	4770      	bx	lr

000059bc <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    59bc:	b570      	push	{r4, r5, r6, lr}
    59be:	460e      	mov	r6, r1
    59c0:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    59c2:	4604      	mov	r4, r0
    59c4:	b178      	cbz	r0, 59e6 <ringbuffer_init+0x2a>
    59c6:	b181      	cbz	r1, 59ea <ringbuffer_init+0x2e>
    59c8:	b1a2      	cbz	r2, 59f4 <ringbuffer_init+0x38>
    59ca:	2001      	movs	r0, #1
    59cc:	2228      	movs	r2, #40	; 0x28
    59ce:	490d      	ldr	r1, [pc, #52]	; (5a04 <ringbuffer_init+0x48>)
    59d0:	4b0d      	ldr	r3, [pc, #52]	; (5a08 <ringbuffer_init+0x4c>)
    59d2:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    59d4:	1e6b      	subs	r3, r5, #1
    59d6:	421d      	tst	r5, r3
    59d8:	d109      	bne.n	59ee <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    59da:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    59dc:	2000      	movs	r0, #0
    59de:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    59e0:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    59e2:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    59e4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    59e6:	2000      	movs	r0, #0
    59e8:	e7f0      	b.n	59cc <ringbuffer_init+0x10>
    59ea:	2000      	movs	r0, #0
    59ec:	e7ee      	b.n	59cc <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    59ee:	f06f 000c 	mvn.w	r0, #12
    59f2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    59f4:	2228      	movs	r2, #40	; 0x28
    59f6:	4903      	ldr	r1, [pc, #12]	; (5a04 <ringbuffer_init+0x48>)
    59f8:	2000      	movs	r0, #0
    59fa:	4b03      	ldr	r3, [pc, #12]	; (5a08 <ringbuffer_init+0x4c>)
    59fc:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    59fe:	1e6b      	subs	r3, r5, #1
    5a00:	e7eb      	b.n	59da <ringbuffer_init+0x1e>
    5a02:	bf00      	nop
    5a04:	0000d188 	.word	0x0000d188
    5a08:	00005915 	.word	0x00005915

00005a0c <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    5a0c:	b538      	push	{r3, r4, r5, lr}
    5a0e:	460d      	mov	r5, r1
	ASSERT(rb && data);
    5a10:	4604      	mov	r4, r0
    5a12:	b1a0      	cbz	r0, 5a3e <ringbuffer_get+0x32>
    5a14:	1c08      	adds	r0, r1, #0
    5a16:	bf18      	it	ne
    5a18:	2001      	movne	r0, #1
    5a1a:	2240      	movs	r2, #64	; 0x40
    5a1c:	490a      	ldr	r1, [pc, #40]	; (5a48 <ringbuffer_get+0x3c>)
    5a1e:	4b0b      	ldr	r3, [pc, #44]	; (5a4c <ringbuffer_get+0x40>)
    5a20:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    5a22:	68a3      	ldr	r3, [r4, #8]
    5a24:	68e2      	ldr	r2, [r4, #12]
    5a26:	429a      	cmp	r2, r3
    5a28:	d00b      	beq.n	5a42 <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    5a2a:	6862      	ldr	r2, [r4, #4]
    5a2c:	4013      	ands	r3, r2
    5a2e:	6822      	ldr	r2, [r4, #0]
    5a30:	5cd3      	ldrb	r3, [r2, r3]
    5a32:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    5a34:	68a3      	ldr	r3, [r4, #8]
    5a36:	3301      	adds	r3, #1
    5a38:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    5a3a:	2000      	movs	r0, #0
    5a3c:	bd38      	pop	{r3, r4, r5, pc}
    5a3e:	2000      	movs	r0, #0
    5a40:	e7eb      	b.n	5a1a <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    5a42:	f06f 0009 	mvn.w	r0, #9
}
    5a46:	bd38      	pop	{r3, r4, r5, pc}
    5a48:	0000d188 	.word	0x0000d188
    5a4c:	00005915 	.word	0x00005915

00005a50 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    5a50:	b538      	push	{r3, r4, r5, lr}
    5a52:	460d      	mov	r5, r1
	ASSERT(rb);
    5a54:	4604      	mov	r4, r0
    5a56:	2251      	movs	r2, #81	; 0x51
    5a58:	490b      	ldr	r1, [pc, #44]	; (5a88 <ringbuffer_put+0x38>)
    5a5a:	3000      	adds	r0, #0
    5a5c:	bf18      	it	ne
    5a5e:	2001      	movne	r0, #1
    5a60:	4b0a      	ldr	r3, [pc, #40]	; (5a8c <ringbuffer_put+0x3c>)
    5a62:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    5a64:	68e3      	ldr	r3, [r4, #12]
    5a66:	6862      	ldr	r2, [r4, #4]
    5a68:	4013      	ands	r3, r2
    5a6a:	6822      	ldr	r2, [r4, #0]
    5a6c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    5a6e:	68e3      	ldr	r3, [r4, #12]
    5a70:	6861      	ldr	r1, [r4, #4]
    5a72:	68a2      	ldr	r2, [r4, #8]
    5a74:	1a9a      	subs	r2, r3, r2
    5a76:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    5a78:	bf84      	itt	hi
    5a7a:	1a59      	subhi	r1, r3, r1
    5a7c:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    5a7e:	3301      	adds	r3, #1
    5a80:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    5a82:	2000      	movs	r0, #0
    5a84:	bd38      	pop	{r3, r4, r5, pc}
    5a86:	bf00      	nop
    5a88:	0000d188 	.word	0x0000d188
    5a8c:	00005915 	.word	0x00005915

00005a90 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    5a90:	b510      	push	{r4, lr}
	ASSERT(rb);
    5a92:	4604      	mov	r4, r0
    5a94:	2267      	movs	r2, #103	; 0x67
    5a96:	4905      	ldr	r1, [pc, #20]	; (5aac <ringbuffer_num+0x1c>)
    5a98:	3000      	adds	r0, #0
    5a9a:	bf18      	it	ne
    5a9c:	2001      	movne	r0, #1
    5a9e:	4b04      	ldr	r3, [pc, #16]	; (5ab0 <ringbuffer_num+0x20>)
    5aa0:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    5aa2:	68e0      	ldr	r0, [r4, #12]
    5aa4:	68a3      	ldr	r3, [r4, #8]
}
    5aa6:	1ac0      	subs	r0, r0, r3
    5aa8:	bd10      	pop	{r4, pc}
    5aaa:	bf00      	nop
    5aac:	0000d188 	.word	0x0000d188
    5ab0:	00005915 	.word	0x00005915

00005ab4 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    5ab4:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    5ab6:	4a06      	ldr	r2, [pc, #24]	; (5ad0 <_sbrk+0x1c>)
    5ab8:	6812      	ldr	r2, [r2, #0]
    5aba:	b122      	cbz	r2, 5ac6 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    5abc:	4a04      	ldr	r2, [pc, #16]	; (5ad0 <_sbrk+0x1c>)
    5abe:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    5ac0:	4403      	add	r3, r0
    5ac2:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    5ac4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    5ac6:	4903      	ldr	r1, [pc, #12]	; (5ad4 <_sbrk+0x20>)
    5ac8:	4a01      	ldr	r2, [pc, #4]	; (5ad0 <_sbrk+0x1c>)
    5aca:	6011      	str	r1, [r2, #0]
    5acc:	e7f6      	b.n	5abc <_sbrk+0x8>
    5ace:	bf00      	nop
    5ad0:	200007ec 	.word	0x200007ec
    5ad4:	20013d70 	.word	0x20013d70

00005ad8 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    5ad8:	f04f 30ff 	mov.w	r0, #4294967295
    5adc:	4770      	bx	lr

00005ade <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    5ade:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    5ae2:	604b      	str	r3, [r1, #4]

	return 0;
}
    5ae4:	2000      	movs	r0, #0
    5ae6:	4770      	bx	lr

00005ae8 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    5ae8:	2001      	movs	r0, #1
    5aea:	4770      	bx	lr

00005aec <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    5aec:	2000      	movs	r0, #0
    5aee:	4770      	bx	lr

00005af0 <_adc_get_irq_num>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    5af0:	6940      	ldr	r0, [r0, #20]
    5af2:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    5af6:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    5afa:	0a80      	lsrs	r0, r0, #10
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _adc_get_irq_num(const struct _adc_async_device *const device)
{

	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    5afc:	0040      	lsls	r0, r0, #1
    5afe:	3076      	adds	r0, #118	; 0x76
}
    5b00:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    5b04:	4770      	bx	lr
	...

00005b08 <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    5b08:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    5b0a:	f013 0f01 	tst.w	r3, #1
    5b0e:	d11b      	bne.n	5b48 <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5b10:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5b12:	f013 0f03 	tst.w	r3, #3
    5b16:	d1fb      	bne.n	5b10 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    5b18:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    5b1a:	f013 0f02 	tst.w	r3, #2
    5b1e:	d00d      	beq.n	5b3c <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    5b20:	8803      	ldrh	r3, [r0, #0]
    5b22:	f023 0302 	bic.w	r3, r3, #2
    5b26:	041b      	lsls	r3, r3, #16
    5b28:	0c1b      	lsrs	r3, r3, #16
    5b2a:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5b2c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5b2e:	f013 0f03 	tst.w	r3, #3
    5b32:	d1fb      	bne.n	5b2c <_adc_init+0x24>
    5b34:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5b36:	f013 0f02 	tst.w	r3, #2
    5b3a:	d1fb      	bne.n	5b34 <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    5b3c:	2301      	movs	r3, #1
    5b3e:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5b40:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5b42:	f013 0f03 	tst.w	r3, #3
    5b46:	d1fb      	bne.n	5b40 <_adc_init+0x38>
    5b48:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5b4a:	f013 0f01 	tst.w	r3, #1
    5b4e:	d1fb      	bne.n	5b48 <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    5b50:	2316      	movs	r3, #22
    5b52:	4a37      	ldr	r2, [pc, #220]	; (5c30 <_adc_init+0x128>)
    5b54:	fb03 2301 	mla	r3, r3, r1, r2
    5b58:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    5b5a:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5b5c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5b5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5b62:	2b00      	cmp	r3, #0
    5b64:	d1fa      	bne.n	5b5c <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    5b66:	2316      	movs	r3, #22
    5b68:	4a31      	ldr	r2, [pc, #196]	; (5c30 <_adc_init+0x128>)
    5b6a:	fb03 2301 	mla	r3, r3, r1, r2
    5b6e:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    5b70:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5b72:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5b78:	2b00      	cmp	r3, #0
    5b7a:	d1fa      	bne.n	5b72 <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    5b7c:	2316      	movs	r3, #22
    5b7e:	4a2c      	ldr	r2, [pc, #176]	; (5c30 <_adc_init+0x128>)
    5b80:	fb03 2301 	mla	r3, r3, r1, r2
    5b84:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    5b86:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    5b88:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    5b8a:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5b8c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5b8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5b92:	2b00      	cmp	r3, #0
    5b94:	d1fa      	bne.n	5b8c <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    5b96:	2316      	movs	r3, #22
    5b98:	4a25      	ldr	r2, [pc, #148]	; (5c30 <_adc_init+0x128>)
    5b9a:	fb03 2301 	mla	r3, r3, r1, r2
    5b9e:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    5ba0:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5ba2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5ba8:	2b00      	cmp	r3, #0
    5baa:	d1fa      	bne.n	5ba2 <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    5bac:	2316      	movs	r3, #22
    5bae:	4a20      	ldr	r2, [pc, #128]	; (5c30 <_adc_init+0x128>)
    5bb0:	fb03 2301 	mla	r3, r3, r1, r2
    5bb4:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    5bb6:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5bb8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5bba:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5bbe:	2b00      	cmp	r3, #0
    5bc0:	d1fa      	bne.n	5bb8 <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    5bc2:	2316      	movs	r3, #22
    5bc4:	4a1a      	ldr	r2, [pc, #104]	; (5c30 <_adc_init+0x128>)
    5bc6:	fb03 2301 	mla	r3, r3, r1, r2
    5bca:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    5bcc:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5bce:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5bd0:	f013 0f80 	tst.w	r3, #128	; 0x80
    5bd4:	d1fb      	bne.n	5bce <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    5bd6:	2316      	movs	r3, #22
    5bd8:	4a15      	ldr	r2, [pc, #84]	; (5c30 <_adc_init+0x128>)
    5bda:	fb03 2301 	mla	r3, r3, r1, r2
    5bde:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    5be0:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5be2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5be4:	f413 7f80 	tst.w	r3, #256	; 0x100
    5be8:	d1fb      	bne.n	5be2 <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    5bea:	2316      	movs	r3, #22
    5bec:	4a10      	ldr	r2, [pc, #64]	; (5c30 <_adc_init+0x128>)
    5bee:	fb03 2301 	mla	r3, r3, r1, r2
    5bf2:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    5bf4:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5bf6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5bf8:	f413 7f00 	tst.w	r3, #512	; 0x200
    5bfc:	d1fb      	bne.n	5bf6 <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    5bfe:	2316      	movs	r3, #22
    5c00:	4a0b      	ldr	r2, [pc, #44]	; (5c30 <_adc_init+0x128>)
    5c02:	fb03 2301 	mla	r3, r3, r1, r2
    5c06:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    5c08:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5c0a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5c0c:	f413 6f80 	tst.w	r3, #1024	; 0x400
    5c10:	d1fb      	bne.n	5c0a <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    5c12:	2216      	movs	r2, #22
    5c14:	4b06      	ldr	r3, [pc, #24]	; (5c30 <_adc_init+0x128>)
    5c16:	fb02 3101 	mla	r1, r2, r1, r3
    5c1a:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    5c1c:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    5c1e:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    5c20:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5c22:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5c24:	f013 0f03 	tst.w	r3, #3
    5c28:	d1fb      	bne.n	5c22 <_adc_init+0x11a>

	return ERR_NONE;
}
    5c2a:	2000      	movs	r0, #0
    5c2c:	4770      	bx	lr
    5c2e:	bf00      	nop
    5c30:	0000d1ac 	.word	0x0000d1ac

00005c34 <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    5c34:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    5c36:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    5c38:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    5c3c:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    5c40:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    5c42:	f013 0f01 	tst.w	r3, #1
    5c46:	d106      	bne.n	5c56 <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    5c48:	f013 0f02 	tst.w	r3, #2
    5c4c:	d10d      	bne.n	5c6a <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    5c4e:	f013 0f04 	tst.w	r3, #4
    5c52:	d111      	bne.n	5c78 <_adc_interrupt_handler+0x44>
    5c54:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    5c56:	2301      	movs	r3, #1
    5c58:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    5c5c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    5c60:	6883      	ldr	r3, [r0, #8]
    5c62:	b292      	uxth	r2, r2
    5c64:	2100      	movs	r1, #0
    5c66:	4798      	blx	r3
    5c68:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    5c6a:	2302      	movs	r3, #2
    5c6c:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    5c70:	6843      	ldr	r3, [r0, #4]
    5c72:	2100      	movs	r1, #0
    5c74:	4798      	blx	r3
    5c76:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    5c78:	2304      	movs	r3, #4
    5c7a:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    5c7e:	6803      	ldr	r3, [r0, #0]
    5c80:	2100      	movs	r1, #0
    5c82:	4798      	blx	r3
	}
}
    5c84:	e7e6      	b.n	5c54 <_adc_interrupt_handler+0x20>
	...

00005c88 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    5c88:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    5c8c:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    5c90:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    5c94:	b148      	cbz	r0, 5caa <_adc_get_regs+0x22>
    5c96:	2801      	cmp	r0, #1
    5c98:	d009      	beq.n	5cae <_adc_get_regs+0x26>
{
    5c9a:	b508      	push	{r3, lr}
	ASSERT(false);
    5c9c:	228c      	movs	r2, #140	; 0x8c
    5c9e:	4905      	ldr	r1, [pc, #20]	; (5cb4 <_adc_get_regs+0x2c>)
    5ca0:	2000      	movs	r0, #0
    5ca2:	4b05      	ldr	r3, [pc, #20]	; (5cb8 <_adc_get_regs+0x30>)
    5ca4:	4798      	blx	r3
	return 0;
    5ca6:	2000      	movs	r0, #0
    5ca8:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    5caa:	2000      	movs	r0, #0
    5cac:	4770      	bx	lr
    5cae:	2001      	movs	r0, #1
    5cb0:	4770      	bx	lr
    5cb2:	bf00      	nop
    5cb4:	0000d1d8 	.word	0x0000d1d8
    5cb8:	00005915 	.word	0x00005915

00005cbc <_adc_async_init>:
{
    5cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5cc0:	460c      	mov	r4, r1
	ASSERT(device);
    5cc2:	4605      	mov	r5, r0
    5cc4:	22e6      	movs	r2, #230	; 0xe6
    5cc6:	493b      	ldr	r1, [pc, #236]	; (5db4 <_adc_async_init+0xf8>)
    5cc8:	3000      	adds	r0, #0
    5cca:	bf18      	it	ne
    5ccc:	2001      	movne	r0, #1
    5cce:	4b3a      	ldr	r3, [pc, #232]	; (5db8 <_adc_async_init+0xfc>)
    5cd0:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    5cd2:	4620      	mov	r0, r4
    5cd4:	4b39      	ldr	r3, [pc, #228]	; (5dbc <_adc_async_init+0x100>)
    5cd6:	4798      	blx	r3
    5cd8:	4601      	mov	r1, r0
    5cda:	4620      	mov	r0, r4
    5cdc:	4b38      	ldr	r3, [pc, #224]	; (5dc0 <_adc_async_init+0x104>)
    5cde:	4798      	blx	r3
	if (init_status) {
    5ce0:	4606      	mov	r6, r0
    5ce2:	b110      	cbz	r0, 5cea <_adc_async_init+0x2e>
}
    5ce4:	4630      	mov	r0, r6
    5ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    5cea:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    5cec:	4b35      	ldr	r3, [pc, #212]	; (5dc4 <_adc_async_init+0x108>)
    5cee:	429c      	cmp	r4, r3
    5cf0:	d05c      	beq.n	5dac <_adc_async_init+0xf0>
	if (hw == ADC1) {
    5cf2:	4b35      	ldr	r3, [pc, #212]	; (5dc8 <_adc_async_init+0x10c>)
    5cf4:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    5cf6:	bf04      	itt	eq
    5cf8:	4b34      	ldreq	r3, [pc, #208]	; (5dcc <_adc_async_init+0x110>)
    5cfa:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    5cfc:	4628      	mov	r0, r5
    5cfe:	4f34      	ldr	r7, [pc, #208]	; (5dd0 <_adc_async_init+0x114>)
    5d00:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5d02:	0943      	lsrs	r3, r0, #5
    5d04:	f000 001f 	and.w	r0, r0, #31
    5d08:	2401      	movs	r4, #1
    5d0a:	fa04 f000 	lsl.w	r0, r4, r0
    5d0e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 5dd4 <_adc_async_init+0x118>
    5d12:	3320      	adds	r3, #32
    5d14:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    5d18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5d1c:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    5d20:	4628      	mov	r0, r5
    5d22:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5d24:	0943      	lsrs	r3, r0, #5
    5d26:	f000 001f 	and.w	r0, r0, #31
    5d2a:	fa04 f000 	lsl.w	r0, r4, r0
    5d2e:	3360      	adds	r3, #96	; 0x60
    5d30:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    5d34:	4628      	mov	r0, r5
    5d36:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5d38:	0943      	lsrs	r3, r0, #5
    5d3a:	f000 001f 	and.w	r0, r0, #31
    5d3e:	4084      	lsls	r4, r0
    5d40:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    5d44:	4628      	mov	r0, r5
    5d46:	47b8      	blx	r7
    5d48:	3001      	adds	r0, #1
    5d4a:	b280      	uxth	r0, r0
    5d4c:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    5d4e:	2b00      	cmp	r3, #0
    5d50:	dbc8      	blt.n	5ce4 <_adc_async_init+0x28>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5d52:	095b      	lsrs	r3, r3, #5
    5d54:	f000 001f 	and.w	r0, r0, #31
    5d58:	2201      	movs	r2, #1
    5d5a:	fa02 f000 	lsl.w	r0, r2, r0
    5d5e:	3320      	adds	r3, #32
    5d60:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    5d64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5d68:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    5d6c:	4628      	mov	r0, r5
    5d6e:	47b8      	blx	r7
    5d70:	3001      	adds	r0, #1
    5d72:	b280      	uxth	r0, r0
    5d74:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    5d76:	2b00      	cmp	r3, #0
    5d78:	dbb4      	blt.n	5ce4 <_adc_async_init+0x28>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5d7a:	095b      	lsrs	r3, r3, #5
    5d7c:	f000 001f 	and.w	r0, r0, #31
    5d80:	2201      	movs	r2, #1
    5d82:	fa02 f000 	lsl.w	r0, r2, r0
    5d86:	3360      	adds	r3, #96	; 0x60
    5d88:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    5d8c:	4628      	mov	r0, r5
    5d8e:	47b8      	blx	r7
    5d90:	3001      	adds	r0, #1
    5d92:	b280      	uxth	r0, r0
    5d94:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    5d96:	2b00      	cmp	r3, #0
    5d98:	dba4      	blt.n	5ce4 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5d9a:	095b      	lsrs	r3, r3, #5
    5d9c:	f000 001f 	and.w	r0, r0, #31
    5da0:	2201      	movs	r2, #1
    5da2:	fa02 f000 	lsl.w	r0, r2, r0
    5da6:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    5daa:	e79b      	b.n	5ce4 <_adc_async_init+0x28>
		_adc0_dev = dev;
    5dac:	4b07      	ldr	r3, [pc, #28]	; (5dcc <_adc_async_init+0x110>)
    5dae:	601d      	str	r5, [r3, #0]
    5db0:	e7a4      	b.n	5cfc <_adc_async_init+0x40>
    5db2:	bf00      	nop
    5db4:	0000d1d8 	.word	0x0000d1d8
    5db8:	00005915 	.word	0x00005915
    5dbc:	00005c89 	.word	0x00005c89
    5dc0:	00005b09 	.word	0x00005b09
    5dc4:	43001c00 	.word	0x43001c00
    5dc8:	43002000 	.word	0x43002000
    5dcc:	200007f0 	.word	0x200007f0
    5dd0:	00005af1 	.word	0x00005af1
    5dd4:	e000e100 	.word	0xe000e100

00005dd8 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    5dd8:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    5dda:	8813      	ldrh	r3, [r2, #0]
    5ddc:	b29b      	uxth	r3, r3
    5dde:	f043 0302 	orr.w	r3, r3, #2
    5de2:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5de4:	6b13      	ldr	r3, [r2, #48]	; 0x30
    5de6:	f013 0f03 	tst.w	r3, #3
    5dea:	d1fb      	bne.n	5de4 <_adc_async_enable_channel+0xc>
}
    5dec:	4770      	bx	lr

00005dee <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    5dee:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    5df0:	88db      	ldrh	r3, [r3, #6]
    5df2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    5df6:	2b03      	cmp	r3, #3
}
    5df8:	bf0c      	ite	eq
    5dfa:	2001      	moveq	r0, #1
    5dfc:	2002      	movne	r0, #2
    5dfe:	4770      	bx	lr

00005e00 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    5e00:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    5e02:	7d13      	ldrb	r3, [r2, #20]
    5e04:	f043 0302 	orr.w	r3, r3, #2
    5e08:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5e0a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    5e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5e10:	2b00      	cmp	r3, #0
    5e12:	d1fa      	bne.n	5e0a <_adc_async_convert+0xa>
}
    5e14:	4770      	bx	lr

00005e16 <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    5e16:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    5e18:	2a01      	cmp	r2, #1
    5e1a:	d007      	beq.n	5e2c <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    5e1c:	2a02      	cmp	r2, #2
    5e1e:	d00e      	beq.n	5e3e <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    5e20:	b91a      	cbnz	r2, 5e2a <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    5e22:	b1ab      	cbz	r3, 5e50 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    5e24:	2301      	movs	r3, #1
    5e26:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    5e2a:	4770      	bx	lr
	if (value == 0x0) {
    5e2c:	b91b      	cbnz	r3, 5e36 <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    5e2e:	2304      	movs	r3, #4
    5e30:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    5e34:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    5e36:	2304      	movs	r3, #4
    5e38:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    5e3c:	4770      	bx	lr
	if (value == 0x0) {
    5e3e:	b91b      	cbnz	r3, 5e48 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    5e40:	2302      	movs	r3, #2
    5e42:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    5e46:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    5e48:	2302      	movs	r3, #2
    5e4a:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    5e4e:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    5e50:	2301      	movs	r3, #1
    5e52:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    5e56:	4770      	bx	lr

00005e58 <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    5e58:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    5e5a:	4b02      	ldr	r3, [pc, #8]	; (5e64 <ADC0_0_Handler+0xc>)
    5e5c:	6818      	ldr	r0, [r3, #0]
    5e5e:	4b02      	ldr	r3, [pc, #8]	; (5e68 <ADC0_0_Handler+0x10>)
    5e60:	4798      	blx	r3
    5e62:	bd08      	pop	{r3, pc}
    5e64:	200007f0 	.word	0x200007f0
    5e68:	00005c35 	.word	0x00005c35

00005e6c <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    5e6c:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    5e6e:	4b02      	ldr	r3, [pc, #8]	; (5e78 <ADC0_1_Handler+0xc>)
    5e70:	6818      	ldr	r0, [r3, #0]
    5e72:	4b02      	ldr	r3, [pc, #8]	; (5e7c <ADC0_1_Handler+0x10>)
    5e74:	4798      	blx	r3
    5e76:	bd08      	pop	{r3, pc}
    5e78:	200007f0 	.word	0x200007f0
    5e7c:	00005c35 	.word	0x00005c35

00005e80 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    5e80:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    5e82:	4b02      	ldr	r3, [pc, #8]	; (5e8c <ADC1_0_Handler+0xc>)
    5e84:	6858      	ldr	r0, [r3, #4]
    5e86:	4b02      	ldr	r3, [pc, #8]	; (5e90 <ADC1_0_Handler+0x10>)
    5e88:	4798      	blx	r3
    5e8a:	bd08      	pop	{r3, pc}
    5e8c:	200007f0 	.word	0x200007f0
    5e90:	00005c35 	.word	0x00005c35

00005e94 <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    5e94:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    5e96:	4b02      	ldr	r3, [pc, #8]	; (5ea0 <ADC1_1_Handler+0xc>)
    5e98:	6858      	ldr	r0, [r3, #4]
    5e9a:	4b02      	ldr	r3, [pc, #8]	; (5ea4 <ADC1_1_Handler+0x10>)
    5e9c:	4798      	blx	r3
    5e9e:	bd08      	pop	{r3, pc}
    5ea0:	200007f0 	.word	0x200007f0
    5ea4:	00005c35 	.word	0x00005c35

00005ea8 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5ea8:	0943      	lsrs	r3, r0, #5
    5eaa:	f000 001f 	and.w	r0, r0, #31
    5eae:	2201      	movs	r2, #1
    5eb0:	fa02 f000 	lsl.w	r0, r2, r0
    5eb4:	3340      	adds	r3, #64	; 0x40
    5eb6:	4a02      	ldr	r2, [pc, #8]	; (5ec0 <_irq_set+0x18>)
    5eb8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    5ebc:	4770      	bx	lr
    5ebe:	bf00      	nop
    5ec0:	e000e100 	.word	0xe000e100

00005ec4 <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    5ec4:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    5ec8:	00c0      	lsls	r0, r0, #3
    5eca:	4770      	bx	lr

00005ecc <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    5ecc:	4b01      	ldr	r3, [pc, #4]	; (5ed4 <_get_cycles_for_ms+0x8>)
    5ece:	fb03 f000 	mul.w	r0, r3, r0
    5ed2:	4770      	bx	lr
    5ed4:	0001d4c0 	.word	0x0001d4c0

00005ed8 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    5ed8:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    5eda:	4a0e      	ldr	r2, [pc, #56]	; (5f14 <_init_chip+0x3c>)
    5edc:	8813      	ldrh	r3, [r2, #0]
    5ede:	b29b      	uxth	r3, r3
    5ee0:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    5ee4:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    5ee6:	4b0c      	ldr	r3, [pc, #48]	; (5f18 <_init_chip+0x40>)
    5ee8:	4798      	blx	r3
	_oscctrl_init_sources();
    5eea:	4b0c      	ldr	r3, [pc, #48]	; (5f1c <_init_chip+0x44>)
    5eec:	4798      	blx	r3
	_mclk_init();
    5eee:	4b0c      	ldr	r3, [pc, #48]	; (5f20 <_init_chip+0x48>)
    5ef0:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    5ef2:	2004      	movs	r0, #4
    5ef4:	4c0b      	ldr	r4, [pc, #44]	; (5f24 <_init_chip+0x4c>)
    5ef6:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    5ef8:	4b0b      	ldr	r3, [pc, #44]	; (5f28 <_init_chip+0x50>)
    5efa:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    5efc:	f640 70fb 	movw	r0, #4091	; 0xffb
    5f00:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    5f02:	4a0a      	ldr	r2, [pc, #40]	; (5f2c <_init_chip+0x54>)
    5f04:	6913      	ldr	r3, [r2, #16]
    5f06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    5f0a:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    5f0c:	4b08      	ldr	r3, [pc, #32]	; (5f30 <_init_chip+0x58>)
    5f0e:	4798      	blx	r3
    5f10:	bd10      	pop	{r4, pc}
    5f12:	bf00      	nop
    5f14:	41004000 	.word	0x41004000
    5f18:	000063b5 	.word	0x000063b5
    5f1c:	000063c9 	.word	0x000063c9
    5f20:	000062dd 	.word	0x000062dd
    5f24:	00006265 	.word	0x00006265
    5f28:	000063cd 	.word	0x000063cd
    5f2c:	40000800 	.word	0x40000800
    5f30:	00005fa9 	.word	0x00005fa9

00005f34 <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    5f34:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    5f36:	4a1a      	ldr	r2, [pc, #104]	; (5fa0 <_dmac_handler+0x6c>)
    5f38:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    5f3a:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    5f3e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    5f42:	4818      	ldr	r0, [pc, #96]	; (5fa4 <_dmac_handler+0x70>)
    5f44:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    5f48:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    5f4c:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    5f50:	f012 0f01 	tst.w	r2, #1
    5f54:	d10a      	bne.n	5f6c <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    5f56:	011a      	lsls	r2, r3, #4
    5f58:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5f5c:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    5f60:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    5f64:	f012 0f02 	tst.w	r2, #2
    5f68:	d10b      	bne.n	5f82 <_dmac_handler+0x4e>
    5f6a:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    5f6c:	011a      	lsls	r2, r3, #4
    5f6e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5f72:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    5f76:	2101      	movs	r1, #1
    5f78:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    5f7c:	6843      	ldr	r3, [r0, #4]
    5f7e:	4798      	blx	r3
    5f80:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    5f82:	011a      	lsls	r2, r3, #4
    5f84:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5f88:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    5f8c:	2102      	movs	r1, #2
    5f8e:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    5f92:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    5f96:	4a03      	ldr	r2, [pc, #12]	; (5fa4 <_dmac_handler+0x70>)
    5f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5f9c:	4798      	blx	r3
	}
}
    5f9e:	e7e4      	b.n	5f6a <_dmac_handler+0x36>
    5fa0:	4100a000 	.word	0x4100a000
    5fa4:	200007f8 	.word	0x200007f8

00005fa8 <_dma_init>:
{
    5fa8:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    5faa:	4a32      	ldr	r2, [pc, #200]	; (6074 <_dma_init+0xcc>)
    5fac:	8813      	ldrh	r3, [r2, #0]
    5fae:	f023 0302 	bic.w	r3, r3, #2
    5fb2:	041b      	lsls	r3, r3, #16
    5fb4:	0c1b      	lsrs	r3, r3, #16
    5fb6:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    5fb8:	8853      	ldrh	r3, [r2, #2]
    5fba:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    5fbe:	041b      	lsls	r3, r3, #16
    5fc0:	0c1b      	lsrs	r3, r3, #16
    5fc2:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    5fc4:	8813      	ldrh	r3, [r2, #0]
    5fc6:	b29b      	uxth	r3, r3
    5fc8:	f043 0301 	orr.w	r3, r3, #1
    5fcc:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    5fce:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    5fd0:	f013 0f01 	tst.w	r3, #1
    5fd4:	d1fb      	bne.n	5fce <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    5fd6:	4b27      	ldr	r3, [pc, #156]	; (6074 <_dma_init+0xcc>)
    5fd8:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    5fdc:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    5fde:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    5fe0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    5fe4:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    5fe8:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    5fea:	2100      	movs	r1, #0
    5fec:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    5fee:	4a22      	ldr	r2, [pc, #136]	; (6078 <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    5ff0:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    5ff2:	4a22      	ldr	r2, [pc, #136]	; (607c <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    5ff4:	639a      	str	r2, [r3, #56]	; 0x38
    5ff6:	4b22      	ldr	r3, [pc, #136]	; (6080 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    5ff8:	4c1f      	ldr	r4, [pc, #124]	; (6078 <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    5ffa:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    5ffc:	681d      	ldr	r5, [r3, #0]
    5ffe:	0108      	lsls	r0, r1, #4
    6000:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    6004:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    6008:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    600a:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    600c:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    6010:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    6012:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    6016:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    6018:	1822      	adds	r2, r4, r0
    601a:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    601c:	60d6      	str	r6, [r2, #12]
    601e:	3101      	adds	r1, #1
    6020:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    6022:	2920      	cmp	r1, #32
    6024:	d1ea      	bne.n	5ffc <_dma_init+0x54>
    6026:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6028:	2001      	movs	r0, #1
    602a:	4916      	ldr	r1, [pc, #88]	; (6084 <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    602c:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    602e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6032:	d00b      	beq.n	604c <_dma_init+0xa4>
    6034:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    6036:	2b24      	cmp	r3, #36	; 0x24
    6038:	d1f8      	bne.n	602c <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    603a:	4a0e      	ldr	r2, [pc, #56]	; (6074 <_dma_init+0xcc>)
    603c:	8813      	ldrh	r3, [r2, #0]
    603e:	b29b      	uxth	r3, r3
    6040:	f043 0302 	orr.w	r3, r3, #2
    6044:	8013      	strh	r3, [r2, #0]
}
    6046:	2000      	movs	r0, #0
    6048:	bc70      	pop	{r4, r5, r6}
    604a:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    604c:	095c      	lsrs	r4, r3, #5
    604e:	f002 021f 	and.w	r2, r2, #31
    6052:	fa00 f202 	lsl.w	r2, r0, r2
    6056:	f104 0520 	add.w	r5, r4, #32
    605a:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    605e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6062:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6066:	f104 0560 	add.w	r5, r4, #96	; 0x60
    606a:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    606e:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    6072:	e7df      	b.n	6034 <_dma_init+0x8c>
    6074:	4100a000 	.word	0x4100a000
    6078:	20003950 	.word	0x20003950
    607c:	20003b50 	.word	0x20003b50
    6080:	0000d1f0 	.word	0x0000d1f0
    6084:	e000e100 	.word	0xe000e100

00006088 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    6088:	b991      	cbnz	r1, 60b0 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    608a:	b942      	cbnz	r2, 609e <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    608c:	0100      	lsls	r0, r0, #4
    608e:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    6092:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    6096:	2302      	movs	r3, #2
    6098:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    609c:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    609e:	0100      	lsls	r0, r0, #4
    60a0:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    60a4:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    60a8:	2302      	movs	r3, #2
    60aa:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    60ae:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    60b0:	2901      	cmp	r1, #1
    60b2:	d000      	beq.n	60b6 <_dma_set_irq_state+0x2e>
    60b4:	4770      	bx	lr
	if (value == 0x0) {
    60b6:	b142      	cbz	r2, 60ca <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    60b8:	0100      	lsls	r0, r0, #4
    60ba:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    60be:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    60c2:	2301      	movs	r3, #1
    60c4:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    60c8:	e7f4      	b.n	60b4 <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    60ca:	0100      	lsls	r0, r0, #4
    60cc:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    60d0:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    60d4:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    60d8:	4770      	bx	lr
	...

000060dc <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    60dc:	4b02      	ldr	r3, [pc, #8]	; (60e8 <_dma_set_destination_address+0xc>)
    60de:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    60e2:	6081      	str	r1, [r0, #8]
}
    60e4:	2000      	movs	r0, #0
    60e6:	4770      	bx	lr
    60e8:	20003950 	.word	0x20003950

000060ec <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    60ec:	4b02      	ldr	r3, [pc, #8]	; (60f8 <_dma_set_source_address+0xc>)
    60ee:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    60f2:	6041      	str	r1, [r0, #4]
}
    60f4:	2000      	movs	r0, #0
    60f6:	4770      	bx	lr
    60f8:	20003950 	.word	0x20003950

000060fc <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    60fc:	4a05      	ldr	r2, [pc, #20]	; (6114 <_dma_srcinc_enable+0x18>)
    60fe:	0100      	lsls	r0, r0, #4
    6100:	5a13      	ldrh	r3, [r2, r0]
    6102:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    6104:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    6108:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    610c:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    610e:	5211      	strh	r1, [r2, r0]
}
    6110:	2000      	movs	r0, #0
    6112:	4770      	bx	lr
    6114:	20003950 	.word	0x20003950

00006118 <_dma_set_data_amount>:
{
    6118:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    611a:	4c14      	ldr	r4, [pc, #80]	; (616c <_dma_set_data_amount+0x54>)
    611c:	0102      	lsls	r2, r0, #4
    611e:	18a3      	adds	r3, r4, r2
    6120:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    6122:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    6124:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    6128:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    612a:	f412 6f00 	tst.w	r2, #2048	; 0x800
    612e:	d006      	beq.n	613e <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    6130:	fa01 f403 	lsl.w	r4, r1, r3
    6134:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    6136:	4a0d      	ldr	r2, [pc, #52]	; (616c <_dma_set_data_amount+0x54>)
    6138:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    613c:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    613e:	4c0b      	ldr	r4, [pc, #44]	; (616c <_dma_set_data_amount+0x54>)
    6140:	0102      	lsls	r2, r0, #4
    6142:	18a5      	adds	r5, r4, r2
    6144:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    6146:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    6148:	f412 6f80 	tst.w	r2, #1024	; 0x400
    614c:	d005      	beq.n	615a <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    614e:	fa01 f303 	lsl.w	r3, r1, r3
    6152:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    6154:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    6158:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    615a:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    615c:	4b03      	ldr	r3, [pc, #12]	; (616c <_dma_set_data_amount+0x54>)
    615e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    6162:	8041      	strh	r1, [r0, #2]
}
    6164:	2000      	movs	r0, #0
    6166:	bc30      	pop	{r4, r5}
    6168:	4770      	bx	lr
    616a:	bf00      	nop
    616c:	20003950 	.word	0x20003950

00006170 <_dma_enable_transaction>:
{
    6170:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    6172:	4c0d      	ldr	r4, [pc, #52]	; (61a8 <_dma_enable_transaction+0x38>)
    6174:	0103      	lsls	r3, r0, #4
    6176:	5ae2      	ldrh	r2, [r4, r3]
    6178:	b292      	uxth	r2, r2
    617a:	f042 0201 	orr.w	r2, r2, #1
    617e:	52e2      	strh	r2, [r4, r3]
    6180:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    6184:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    6188:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    618a:	f042 0202 	orr.w	r2, r2, #2
    618e:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    6190:	b131      	cbz	r1, 61a0 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    6192:	4a06      	ldr	r2, [pc, #24]	; (61ac <_dma_enable_transaction+0x3c>)
    6194:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    6196:	2301      	movs	r3, #1
    6198:	fa03 f000 	lsl.w	r0, r3, r0
    619c:	4308      	orrs	r0, r1
    619e:	6110      	str	r0, [r2, #16]
}
    61a0:	2000      	movs	r0, #0
    61a2:	f85d 4b04 	ldr.w	r4, [sp], #4
    61a6:	4770      	bx	lr
    61a8:	20003950 	.word	0x20003950
    61ac:	4100a000 	.word	0x4100a000

000061b0 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    61b0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    61b4:	4b02      	ldr	r3, [pc, #8]	; (61c0 <_dma_get_channel_resource+0x10>)
    61b6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    61ba:	6001      	str	r1, [r0, #0]
}
    61bc:	2000      	movs	r0, #0
    61be:	4770      	bx	lr
    61c0:	200007f8 	.word	0x200007f8

000061c4 <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    61c4:	b508      	push	{r3, lr}
	_dmac_handler();
    61c6:	4b01      	ldr	r3, [pc, #4]	; (61cc <DMAC_0_Handler+0x8>)
    61c8:	4798      	blx	r3
    61ca:	bd08      	pop	{r3, pc}
    61cc:	00005f35 	.word	0x00005f35

000061d0 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    61d0:	b508      	push	{r3, lr}
	_dmac_handler();
    61d2:	4b01      	ldr	r3, [pc, #4]	; (61d8 <DMAC_1_Handler+0x8>)
    61d4:	4798      	blx	r3
    61d6:	bd08      	pop	{r3, pc}
    61d8:	00005f35 	.word	0x00005f35

000061dc <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    61dc:	b508      	push	{r3, lr}
	_dmac_handler();
    61de:	4b01      	ldr	r3, [pc, #4]	; (61e4 <DMAC_2_Handler+0x8>)
    61e0:	4798      	blx	r3
    61e2:	bd08      	pop	{r3, pc}
    61e4:	00005f35 	.word	0x00005f35

000061e8 <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    61e8:	b508      	push	{r3, lr}
	_dmac_handler();
    61ea:	4b01      	ldr	r3, [pc, #4]	; (61f0 <DMAC_3_Handler+0x8>)
    61ec:	4798      	blx	r3
    61ee:	bd08      	pop	{r3, pc}
    61f0:	00005f35 	.word	0x00005f35

000061f4 <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    61f4:	b508      	push	{r3, lr}
	_dmac_handler();
    61f6:	4b01      	ldr	r3, [pc, #4]	; (61fc <DMAC_4_Handler+0x8>)
    61f8:	4798      	blx	r3
    61fa:	bd08      	pop	{r3, pc}
    61fc:	00005f35 	.word	0x00005f35

00006200 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    6200:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    6202:	2000      	movs	r0, #0
    6204:	4770      	bx	lr
	...

00006208 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    6208:	b430      	push	{r4, r5}
    620a:	4814      	ldr	r0, [pc, #80]	; (625c <_event_system_init+0x54>)
    620c:	f100 0543 	add.w	r5, r0, #67	; 0x43
    6210:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    6212:	4c13      	ldr	r4, [pc, #76]	; (6260 <_event_system_init+0x58>)
    6214:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    6216:	f813 1b01 	ldrb.w	r1, [r3], #1
    621a:	3248      	adds	r2, #72	; 0x48
    621c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    6220:	42ab      	cmp	r3, r5
    6222:	d1f7      	bne.n	6214 <_event_system_init+0xc>
    6224:	480d      	ldr	r0, [pc, #52]	; (625c <_event_system_init+0x54>)
    6226:	f100 0442 	add.w	r4, r0, #66	; 0x42
    622a:	3080      	adds	r0, #128	; 0x80
    622c:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    622e:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    6232:	00ca      	lsls	r2, r1, #3
    6234:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    6238:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    623c:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    623e:	f850 3f04 	ldr.w	r3, [r0, #4]!
    6242:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    6244:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    6248:	43db      	mvns	r3, r3
    624a:	b2db      	uxtb	r3, r3
    624c:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    6250:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    6252:	2920      	cmp	r1, #32
    6254:	d1eb      	bne.n	622e <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    6256:	2000      	movs	r0, #0
    6258:	bc30      	pop	{r4, r5}
    625a:	4770      	bx	lr
    625c:	0000d2f0 	.word	0x0000d2f0
    6260:	4100e000 	.word	0x4100e000

00006264 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    6264:	f010 0f01 	tst.w	r0, #1
    6268:	d008      	beq.n	627c <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    626a:	4a17      	ldr	r2, [pc, #92]	; (62c8 <_gclk_init_generators_by_fref+0x64>)
    626c:	4b17      	ldr	r3, [pc, #92]	; (62cc <_gclk_init_generators_by_fref+0x68>)
    626e:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6270:	4619      	mov	r1, r3
    6272:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6276:	684b      	ldr	r3, [r1, #4]
    6278:	4213      	tst	r3, r2
    627a:	d1fc      	bne.n	6276 <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    627c:	f010 0f02 	tst.w	r0, #2
    6280:	d008      	beq.n	6294 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    6282:	4a13      	ldr	r2, [pc, #76]	; (62d0 <_gclk_init_generators_by_fref+0x6c>)
    6284:	4b11      	ldr	r3, [pc, #68]	; (62cc <_gclk_init_generators_by_fref+0x68>)
    6286:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6288:	4619      	mov	r1, r3
    628a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    628e:	684b      	ldr	r3, [r1, #4]
    6290:	4213      	tst	r3, r2
    6292:	d1fc      	bne.n	628e <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    6294:	f010 0f04 	tst.w	r0, #4
    6298:	d008      	beq.n	62ac <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    629a:	4a0e      	ldr	r2, [pc, #56]	; (62d4 <_gclk_init_generators_by_fref+0x70>)
    629c:	4b0b      	ldr	r3, [pc, #44]	; (62cc <_gclk_init_generators_by_fref+0x68>)
    629e:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    62a0:	4619      	mov	r1, r3
    62a2:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    62a6:	684b      	ldr	r3, [r1, #4]
    62a8:	4213      	tst	r3, r2
    62aa:	d1fc      	bne.n	62a6 <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    62ac:	f010 0f08 	tst.w	r0, #8
    62b0:	d008      	beq.n	62c4 <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    62b2:	4a09      	ldr	r2, [pc, #36]	; (62d8 <_gclk_init_generators_by_fref+0x74>)
    62b4:	4b05      	ldr	r3, [pc, #20]	; (62cc <_gclk_init_generators_by_fref+0x68>)
    62b6:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    62b8:	4619      	mov	r1, r3
    62ba:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    62be:	684b      	ldr	r3, [r1, #4]
    62c0:	4213      	tst	r3, r2
    62c2:	d1fc      	bne.n	62be <_gclk_init_generators_by_fref+0x5a>
    62c4:	4770      	bx	lr
    62c6:	bf00      	nop
    62c8:	00010108 	.word	0x00010108
    62cc:	40001c00 	.word	0x40001c00
    62d0:	00010106 	.word	0x00010106
    62d4:	00100106 	.word	0x00100106
    62d8:	00010104 	.word	0x00010104

000062dc <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    62dc:	2201      	movs	r2, #1
    62de:	4b01      	ldr	r3, [pc, #4]	; (62e4 <_mclk_init+0x8>)
    62e0:	715a      	strb	r2, [r3, #5]
    62e2:	4770      	bx	lr
    62e4:	40000800 	.word	0x40000800

000062e8 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    62e8:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    62ea:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    62ec:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    62ee:	f012 0f01 	tst.w	r2, #1
    62f2:	d005      	beq.n	6300 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    62f4:	2201      	movs	r2, #1
    62f6:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    62f8:	6803      	ldr	r3, [r0, #0]
    62fa:	b153      	cbz	r3, 6312 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    62fc:	4798      	blx	r3
    62fe:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    6300:	8a1a      	ldrh	r2, [r3, #16]
    6302:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    6304:	b12a      	cbz	r2, 6312 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    6306:	f240 225e 	movw	r2, #606	; 0x25e
    630a:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    630c:	6843      	ldr	r3, [r0, #4]
    630e:	b103      	cbz	r3, 6312 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    6310:	4798      	blx	r3
    6312:	bd08      	pop	{r3, pc}

00006314 <_flash_init>:
{
    6314:	b538      	push	{r3, r4, r5, lr}
    6316:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    6318:	4605      	mov	r5, r0
    631a:	b350      	cbz	r0, 6372 <_flash_init+0x5e>
    631c:	4816      	ldr	r0, [pc, #88]	; (6378 <_flash_init+0x64>)
    631e:	4281      	cmp	r1, r0
    6320:	bf14      	ite	ne
    6322:	2000      	movne	r0, #0
    6324:	2001      	moveq	r0, #1
    6326:	224b      	movs	r2, #75	; 0x4b
    6328:	4914      	ldr	r1, [pc, #80]	; (637c <_flash_init+0x68>)
    632a:	4b15      	ldr	r3, [pc, #84]	; (6380 <_flash_init+0x6c>)
    632c:	4798      	blx	r3
	device->hw = hw;
    632e:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    6330:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    6332:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    6336:	049b      	lsls	r3, r3, #18
    6338:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    633a:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    633c:	4b11      	ldr	r3, [pc, #68]	; (6384 <_flash_init+0x70>)
    633e:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6340:	4b11      	ldr	r3, [pc, #68]	; (6388 <_flash_init+0x74>)
    6342:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    6346:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    634a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    634e:	f3bf 8f6f 	isb	sy
    6352:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6356:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    635a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    635e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6362:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    6366:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    636a:	6019      	str	r1, [r3, #0]
    636c:	601a      	str	r2, [r3, #0]
}
    636e:	2000      	movs	r0, #0
    6370:	bd38      	pop	{r3, r4, r5, pc}
    6372:	2000      	movs	r0, #0
    6374:	e7d7      	b.n	6326 <_flash_init+0x12>
    6376:	bf00      	nop
    6378:	41004000 	.word	0x41004000
    637c:	0000d3f4 	.word	0x0000d3f4
    6380:	00005915 	.word	0x00005915
    6384:	20000978 	.word	0x20000978
    6388:	e000e100 	.word	0xe000e100

0000638c <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    638c:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    638e:	4b02      	ldr	r3, [pc, #8]	; (6398 <NVMCTRL_0_Handler+0xc>)
    6390:	6818      	ldr	r0, [r3, #0]
    6392:	4b02      	ldr	r3, [pc, #8]	; (639c <NVMCTRL_0_Handler+0x10>)
    6394:	4798      	blx	r3
    6396:	bd08      	pop	{r3, pc}
    6398:	20000978 	.word	0x20000978
    639c:	000062e9 	.word	0x000062e9

000063a0 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    63a0:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    63a2:	4b02      	ldr	r3, [pc, #8]	; (63ac <NVMCTRL_1_Handler+0xc>)
    63a4:	6818      	ldr	r0, [r3, #0]
    63a6:	4b02      	ldr	r3, [pc, #8]	; (63b0 <NVMCTRL_1_Handler+0x10>)
    63a8:	4798      	blx	r3
    63aa:	bd08      	pop	{r3, pc}
    63ac:	20000978 	.word	0x20000978
    63b0:	000062e9 	.word	0x000062e9

000063b4 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    63b4:	4b03      	ldr	r3, [pc, #12]	; (63c4 <_osc32kctrl_init_sources+0x10>)
    63b6:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    63b8:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    63bc:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    63be:	2201      	movs	r2, #1
    63c0:	741a      	strb	r2, [r3, #16]
    63c2:	4770      	bx	lr
    63c4:	40001400 	.word	0x40001400

000063c8 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    63c8:	4770      	bx	lr
	...

000063cc <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    63cc:	4a47      	ldr	r2, [pc, #284]	; (64ec <_oscctrl_init_referenced_generators+0x120>)
    63ce:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    63d0:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    63d4:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    63d8:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    63da:	4611      	mov	r1, r2
    63dc:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    63e0:	684b      	ldr	r3, [r1, #4]
    63e2:	4213      	tst	r3, r2
    63e4:	d1fc      	bne.n	63e0 <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    63e6:	4a41      	ldr	r2, [pc, #260]	; (64ec <_oscctrl_init_referenced_generators+0x120>)
    63e8:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    63ea:	f013 0f04 	tst.w	r3, #4
    63ee:	d1fb      	bne.n	63e8 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    63f0:	4b3f      	ldr	r3, [pc, #252]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    63f2:	2200      	movs	r2, #0
    63f4:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    63f6:	4a3f      	ldr	r2, [pc, #252]	; (64f4 <_oscctrl_init_referenced_generators+0x128>)
    63f8:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    63fa:	461a      	mov	r2, r3
    63fc:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    6400:	f013 0f10 	tst.w	r3, #16
    6404:	d1fa      	bne.n	63fc <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    6406:	2200      	movs	r2, #0
    6408:	4b39      	ldr	r3, [pc, #228]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    640a:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    640e:	461a      	mov	r2, r3
    6410:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    6414:	f013 0f04 	tst.w	r3, #4
    6418:	d1fa      	bne.n	6410 <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    641a:	2202      	movs	r2, #2
    641c:	4b34      	ldr	r3, [pc, #208]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    641e:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6420:	461a      	mov	r2, r3
    6422:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    6426:	f013 0f02 	tst.w	r3, #2
    642a:	d1fa      	bne.n	6422 <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    642c:	4b30      	ldr	r3, [pc, #192]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    642e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    6430:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6432:	461a      	mov	r2, r3
    6434:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    6438:	f013 0f08 	tst.w	r3, #8
    643c:	d1fa      	bne.n	6434 <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    643e:	2288      	movs	r2, #136	; 0x88
    6440:	4b2b      	ldr	r3, [pc, #172]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    6442:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6446:	461a      	mov	r2, r3
    6448:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    644c:	f013 0f04 	tst.w	r3, #4
    6450:	d1fa      	bne.n	6448 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    6452:	2242      	movs	r2, #66	; 0x42
    6454:	4b25      	ldr	r3, [pc, #148]	; (64ec <_oscctrl_init_referenced_generators+0x120>)
    6456:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    645a:	2227      	movs	r2, #39	; 0x27
    645c:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    6460:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    6462:	461a      	mov	r2, r3
    6464:	6d13      	ldr	r3, [r2, #80]	; 0x50
    6466:	f013 0f06 	tst.w	r3, #6
    646a:	d1fb      	bne.n	6464 <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    646c:	4b20      	ldr	r3, [pc, #128]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    646e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6472:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    6474:	2202      	movs	r2, #2
    6476:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    647a:	461a      	mov	r2, r3
    647c:	6d13      	ldr	r3, [r2, #80]	; 0x50
    647e:	f013 0f02 	tst.w	r3, #2
    6482:	d1fb      	bne.n	647c <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    6484:	4b1a      	ldr	r3, [pc, #104]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    6486:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    648a:	f013 0f01 	tst.w	r3, #1
    648e:	d026      	beq.n	64de <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    6490:	4a17      	ldr	r2, [pc, #92]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    6492:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    6494:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    6498:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    649c:	d1f9      	bne.n	6492 <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    649e:	4b14      	ldr	r3, [pc, #80]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    64a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    64a2:	f012 0f01 	tst.w	r2, #1
    64a6:	d103      	bne.n	64b0 <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    64a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    64aa:	f012 0f02 	tst.w	r2, #2
    64ae:	d0f7      	beq.n	64a0 <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    64b0:	4a0e      	ldr	r2, [pc, #56]	; (64ec <_oscctrl_init_referenced_generators+0x120>)
    64b2:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    64b4:	2b00      	cmp	r3, #0
    64b6:	d1fc      	bne.n	64b2 <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    64b8:	4a0c      	ldr	r2, [pc, #48]	; (64ec <_oscctrl_init_referenced_generators+0x120>)
    64ba:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    64bc:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    64c0:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    64c4:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    64c6:	4611      	mov	r1, r2
    64c8:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    64cc:	684b      	ldr	r3, [r1, #4]
    64ce:	4213      	tst	r3, r2
    64d0:	d1fc      	bne.n	64cc <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    64d2:	4a06      	ldr	r2, [pc, #24]	; (64ec <_oscctrl_init_referenced_generators+0x120>)
    64d4:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    64d6:	f013 0f04 	tst.w	r3, #4
    64da:	d1fb      	bne.n	64d4 <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    64dc:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    64de:	4a04      	ldr	r2, [pc, #16]	; (64f0 <_oscctrl_init_referenced_generators+0x124>)
    64e0:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    64e2:	f413 7f80 	tst.w	r3, #256	; 0x100
    64e6:	d0fb      	beq.n	64e0 <_oscctrl_init_referenced_generators+0x114>
    64e8:	e7d9      	b.n	649e <_oscctrl_init_referenced_generators+0xd2>
    64ea:	bf00      	nop
    64ec:	40001c00 	.word	0x40001c00
    64f0:	40001000 	.word	0x40001000
    64f4:	04010000 	.word	0x04010000

000064f8 <_qspi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
    64f8:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    64fa:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    64fc:	681a      	ldr	r2, [r3, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    64fe:	4903      	ldr	r1, [pc, #12]	; (650c <_qspi_dma_rx_complete+0x14>)
    6500:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    6502:	685b      	ldr	r3, [r3, #4]
    6504:	b103      	cbz	r3, 6508 <_qspi_dma_rx_complete+0x10>
		dev->cb.xfer_done(resource);
    6506:	4798      	blx	r3
    6508:	bd08      	pop	{r3, pc}
    650a:	bf00      	nop
    650c:	01000002 	.word	0x01000002

00006510 <_qspi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_tx_complete(struct _dma_resource *resource)
{
    6510:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    6512:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    6514:	681a      	ldr	r2, [r3, #0]
    6516:	4903      	ldr	r1, [pc, #12]	; (6524 <_qspi_dma_tx_complete+0x14>)
    6518:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    651a:	685b      	ldr	r3, [r3, #4]
    651c:	b103      	cbz	r3, 6520 <_qspi_dma_tx_complete+0x10>
		dev->cb.xfer_done(resource);
    651e:	4798      	blx	r3
    6520:	bd08      	pop	{r3, pc}
    6522:	bf00      	nop
    6524:	01000002 	.word	0x01000002

00006528 <_qspi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
    6528:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    652a:	6883      	ldr	r3, [r0, #8]
    652c:	689b      	ldr	r3, [r3, #8]
    652e:	b103      	cbz	r3, 6532 <_qspi_dma_error_occured+0xa>
		dev->cb.error(resource);
    6530:	4798      	blx	r3
    6532:	bd08      	pop	{r3, pc}

00006534 <_qspi_dma_init>:
	}
}

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    6534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6536:	460d      	mov	r5, r1
	ASSERT(dev && hw);
    6538:	4604      	mov	r4, r0
    653a:	2800      	cmp	r0, #0
    653c:	d027      	beq.n	658e <_qspi_dma_init+0x5a>
    653e:	1c08      	adds	r0, r1, #0
    6540:	bf18      	it	ne
    6542:	2001      	movne	r0, #1
    6544:	22cb      	movs	r2, #203	; 0xcb
    6546:	4913      	ldr	r1, [pc, #76]	; (6594 <_qspi_dma_init+0x60>)
    6548:	4b13      	ldr	r3, [pc, #76]	; (6598 <_qspi_dma_init+0x64>)
    654a:	4798      	blx	r3
	dev->prvt = hw;
    654c:	4626      	mov	r6, r4
    654e:	f846 5b0c 	str.w	r5, [r6], #12
    6552:	2301      	movs	r3, #1
    6554:	602b      	str	r3, [r5, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    6556:	4b11      	ldr	r3, [pc, #68]	; (659c <_qspi_dma_init+0x68>)
    6558:	606b      	str	r3, [r5, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    655a:	4b11      	ldr	r3, [pc, #68]	; (65a0 <_qspi_dma_init+0x6c>)
    655c:	60ab      	str	r3, [r5, #8]
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    655e:	211f      	movs	r1, #31
    6560:	4630      	mov	r0, r6
    6562:	4f10      	ldr	r7, [pc, #64]	; (65a4 <_qspi_dma_init+0x70>)
    6564:	47b8      	blx	r7
	dev->resource->back                 = dev;
    6566:	68e3      	ldr	r3, [r4, #12]
    6568:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    656a:	68e3      	ldr	r3, [r4, #12]
    656c:	4a0e      	ldr	r2, [pc, #56]	; (65a8 <_qspi_dma_init+0x74>)
    656e:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    6570:	68e3      	ldr	r3, [r4, #12]
    6572:	4d0e      	ldr	r5, [pc, #56]	; (65ac <_qspi_dma_init+0x78>)
    6574:	605d      	str	r5, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    6576:	211e      	movs	r1, #30
    6578:	4630      	mov	r0, r6
    657a:	47b8      	blx	r7
	dev->resource->back                 = dev;
    657c:	68e3      	ldr	r3, [r4, #12]
    657e:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    6580:	68e3      	ldr	r3, [r4, #12]
    6582:	4a0b      	ldr	r2, [pc, #44]	; (65b0 <_qspi_dma_init+0x7c>)
    6584:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    6586:	68e3      	ldr	r3, [r4, #12]
    6588:	605d      	str	r5, [r3, #4]

	return ERR_NONE;
}
    658a:	2000      	movs	r0, #0
    658c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    658e:	2000      	movs	r0, #0
    6590:	e7d8      	b.n	6544 <_qspi_dma_init+0x10>
    6592:	bf00      	nop
    6594:	0000d414 	.word	0x0000d414
    6598:	00005915 	.word	0x00005915
    659c:	06000011 	.word	0x06000011
    65a0:	00243b00 	.word	0x00243b00
    65a4:	000061b1 	.word	0x000061b1
    65a8:	000064f9 	.word	0x000064f9
    65ac:	00006529 	.word	0x00006529
    65b0:	00006511 	.word	0x00006511

000065b4 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    65b4:	b500      	push	{lr}
    65b6:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    65b8:	4b0d      	ldr	r3, [pc, #52]	; (65f0 <RAMECC_Handler+0x3c>)
    65ba:	789b      	ldrb	r3, [r3, #2]
    65bc:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    65be:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    65c0:	9b01      	ldr	r3, [sp, #4]
    65c2:	f013 0f02 	tst.w	r3, #2
    65c6:	d006      	beq.n	65d6 <RAMECC_Handler+0x22>
    65c8:	4b0a      	ldr	r3, [pc, #40]	; (65f4 <RAMECC_Handler+0x40>)
    65ca:	681b      	ldr	r3, [r3, #0]
    65cc:	b11b      	cbz	r3, 65d6 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    65ce:	4a08      	ldr	r2, [pc, #32]	; (65f0 <RAMECC_Handler+0x3c>)
    65d0:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    65d2:	4798      	blx	r3
    65d4:	e009      	b.n	65ea <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    65d6:	9b01      	ldr	r3, [sp, #4]
    65d8:	f013 0f01 	tst.w	r3, #1
    65dc:	d005      	beq.n	65ea <RAMECC_Handler+0x36>
    65de:	4b05      	ldr	r3, [pc, #20]	; (65f4 <RAMECC_Handler+0x40>)
    65e0:	685b      	ldr	r3, [r3, #4]
    65e2:	b113      	cbz	r3, 65ea <RAMECC_Handler+0x36>
    65e4:	4a02      	ldr	r2, [pc, #8]	; (65f0 <RAMECC_Handler+0x3c>)
    65e6:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    65e8:	4798      	blx	r3
	} else {
		return;
	}
}
    65ea:	b003      	add	sp, #12
    65ec:	f85d fb04 	ldr.w	pc, [sp], #4
    65f0:	41020000 	.word	0x41020000
    65f4:	20003d50 	.word	0x20003d50

000065f8 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    65f8:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    65fa:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    65fc:	6913      	ldr	r3, [r2, #16]
    65fe:	f013 0f60 	tst.w	r3, #96	; 0x60
    6602:	d1fb      	bne.n	65fc <_rtc_timer_set_period+0x4>
}
    6604:	4770      	bx	lr

00006606 <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    6606:	68c2      	ldr	r2, [r0, #12]
    6608:	6913      	ldr	r3, [r2, #16]
    660a:	f013 0f60 	tst.w	r3, #96	; 0x60
    660e:	d1fb      	bne.n	6608 <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    6610:	6a10      	ldr	r0, [r2, #32]
}
    6612:	4770      	bx	lr

00006614 <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    6614:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6616:	f248 0103 	movw	r1, #32771	; 0x8003
    661a:	6913      	ldr	r3, [r2, #16]
    661c:	420b      	tst	r3, r1
    661e:	d1fc      	bne.n	661a <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    6620:	8810      	ldrh	r0, [r2, #0]
}
    6622:	f3c0 0040 	ubfx	r0, r0, #1, #1
    6626:	4770      	bx	lr

00006628 <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    6628:	4770      	bx	lr
	...

0000662c <_rtc_timer_init>:
{
    662c:	b538      	push	{r3, r4, r5, lr}
    662e:	460c      	mov	r4, r1
	ASSERT(dev);
    6630:	4605      	mov	r5, r0
    6632:	2230      	movs	r2, #48	; 0x30
    6634:	4914      	ldr	r1, [pc, #80]	; (6688 <_rtc_timer_init+0x5c>)
    6636:	3000      	adds	r0, #0
    6638:	bf18      	it	ne
    663a:	2001      	movne	r0, #1
    663c:	4b13      	ldr	r3, [pc, #76]	; (668c <_rtc_timer_init+0x60>)
    663e:	4798      	blx	r3
	dev->hw = hw;
    6640:	60ec      	str	r4, [r5, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    6642:	2301      	movs	r3, #1
    6644:	8023      	strh	r3, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6646:	f248 0203 	movw	r2, #32771	; 0x8003
    664a:	6923      	ldr	r3, [r4, #16]
    664c:	4213      	tst	r3, r2
    664e:	d1fc      	bne.n	664a <_rtc_timer_init+0x1e>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    6650:	68eb      	ldr	r3, [r5, #12]
    6652:	691a      	ldr	r2, [r3, #16]
    6654:	f012 0f01 	tst.w	r2, #1
    6658:	d1fb      	bne.n	6652 <_rtc_timer_init+0x26>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    665a:	f248 0280 	movw	r2, #32896	; 0x8080
    665e:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6660:	f248 0103 	movw	r1, #32771	; 0x8003
    6664:	691a      	ldr	r2, [r3, #16]
    6666:	420a      	tst	r2, r1
    6668:	d1fc      	bne.n	6664 <_rtc_timer_init+0x38>
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    666a:	68ea      	ldr	r2, [r5, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    666c:	2301      	movs	r3, #1
    666e:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6670:	6913      	ldr	r3, [r2, #16]
    6672:	f013 0f60 	tst.w	r3, #96	; 0x60
    6676:	d1fb      	bne.n	6670 <_rtc_timer_init+0x44>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    6678:	68eb      	ldr	r3, [r5, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    667a:	f44f 7280 	mov.w	r2, #256	; 0x100
    667e:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    6680:	4b03      	ldr	r3, [pc, #12]	; (6690 <_rtc_timer_init+0x64>)
    6682:	601d      	str	r5, [r3, #0]
}
    6684:	2000      	movs	r0, #0
    6686:	bd38      	pop	{r3, r4, r5, pc}
    6688:	0000d42c 	.word	0x0000d42c
    668c:	00005915 	.word	0x00005915
    6690:	2000097c 	.word	0x2000097c

00006694 <_rtc_timer_deinit>:
{
    6694:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    6696:	4604      	mov	r4, r0
    6698:	b1c8      	cbz	r0, 66ce <_rtc_timer_deinit+0x3a>
    669a:	68c0      	ldr	r0, [r0, #12]
    669c:	3000      	adds	r0, #0
    669e:	bf18      	it	ne
    66a0:	2001      	movne	r0, #1
    66a2:	2252      	movs	r2, #82	; 0x52
    66a4:	490b      	ldr	r1, [pc, #44]	; (66d4 <_rtc_timer_deinit+0x40>)
    66a6:	4b0c      	ldr	r3, [pc, #48]	; (66d8 <_rtc_timer_deinit+0x44>)
    66a8:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    66aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
    66ae:	4b0b      	ldr	r3, [pc, #44]	; (66dc <_rtc_timer_deinit+0x48>)
    66b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    66b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    66b8:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    66bc:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    66be:	2301      	movs	r3, #1
    66c0:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    66c2:	f248 0103 	movw	r1, #32771	; 0x8003
    66c6:	6913      	ldr	r3, [r2, #16]
    66c8:	420b      	tst	r3, r1
    66ca:	d1fc      	bne.n	66c6 <_rtc_timer_deinit+0x32>
}
    66cc:	bd10      	pop	{r4, pc}
    66ce:	2000      	movs	r0, #0
    66d0:	e7e7      	b.n	66a2 <_rtc_timer_deinit+0xe>
    66d2:	bf00      	nop
    66d4:	0000d42c 	.word	0x0000d42c
    66d8:	00005915 	.word	0x00005915
    66dc:	e000e100 	.word	0xe000e100

000066e0 <_rtc_timer_start>:
{
    66e0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    66e2:	4604      	mov	r4, r0
    66e4:	b310      	cbz	r0, 672c <_rtc_timer_start+0x4c>
    66e6:	68c0      	ldr	r0, [r0, #12]
    66e8:	3000      	adds	r0, #0
    66ea:	bf18      	it	ne
    66ec:	2001      	movne	r0, #1
    66ee:	225e      	movs	r2, #94	; 0x5e
    66f0:	490f      	ldr	r1, [pc, #60]	; (6730 <_rtc_timer_start+0x50>)
    66f2:	4b10      	ldr	r3, [pc, #64]	; (6734 <_rtc_timer_start+0x54>)
    66f4:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    66f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    66fa:	4b0f      	ldr	r3, [pc, #60]	; (6738 <_rtc_timer_start+0x58>)
    66fc:	601a      	str	r2, [r3, #0]
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    66fe:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    6700:	2300      	movs	r3, #0
    6702:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6704:	6913      	ldr	r3, [r2, #16]
    6706:	f013 0f08 	tst.w	r3, #8
    670a:	d1fb      	bne.n	6704 <_rtc_timer_start+0x24>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    670c:	68e3      	ldr	r3, [r4, #12]
    670e:	691a      	ldr	r2, [r3, #16]
    6710:	f012 0f08 	tst.w	r2, #8
    6714:	d1fb      	bne.n	670e <_rtc_timer_start+0x2e>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    6716:	881a      	ldrh	r2, [r3, #0]
    6718:	b292      	uxth	r2, r2
    671a:	f042 0202 	orr.w	r2, r2, #2
    671e:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6720:	f248 0103 	movw	r1, #32771	; 0x8003
    6724:	691a      	ldr	r2, [r3, #16]
    6726:	420a      	tst	r2, r1
    6728:	d1fc      	bne.n	6724 <_rtc_timer_start+0x44>
}
    672a:	bd10      	pop	{r4, pc}
    672c:	2000      	movs	r0, #0
    672e:	e7de      	b.n	66ee <_rtc_timer_start+0xe>
    6730:	0000d42c 	.word	0x0000d42c
    6734:	00005915 	.word	0x00005915
    6738:	e000e100 	.word	0xe000e100

0000673c <_rtc_timer_stop>:
{
    673c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    673e:	4604      	mov	r4, r0
    6740:	b1a0      	cbz	r0, 676c <_rtc_timer_stop+0x30>
    6742:	68c0      	ldr	r0, [r0, #12]
    6744:	3000      	adds	r0, #0
    6746:	bf18      	it	ne
    6748:	2001      	movne	r0, #1
    674a:	226b      	movs	r2, #107	; 0x6b
    674c:	4908      	ldr	r1, [pc, #32]	; (6770 <_rtc_timer_stop+0x34>)
    674e:	4b09      	ldr	r3, [pc, #36]	; (6774 <_rtc_timer_stop+0x38>)
    6750:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    6752:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    6754:	8813      	ldrh	r3, [r2, #0]
    6756:	f023 0302 	bic.w	r3, r3, #2
    675a:	041b      	lsls	r3, r3, #16
    675c:	0c1b      	lsrs	r3, r3, #16
    675e:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6760:	f248 0103 	movw	r1, #32771	; 0x8003
    6764:	6913      	ldr	r3, [r2, #16]
    6766:	420b      	tst	r3, r1
    6768:	d1fc      	bne.n	6764 <_rtc_timer_stop+0x28>
}
    676a:	bd10      	pop	{r4, pc}
    676c:	2000      	movs	r0, #0
    676e:	e7ec      	b.n	674a <_rtc_timer_stop+0xe>
    6770:	0000d42c 	.word	0x0000d42c
    6774:	00005915 	.word	0x00005915

00006778 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    6778:	4800      	ldr	r0, [pc, #0]	; (677c <_rtc_get_timer+0x4>)
    677a:	4770      	bx	lr
    677c:	20000358 	.word	0x20000358

00006780 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    6780:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    6782:	4b08      	ldr	r3, [pc, #32]	; (67a4 <RTC_Handler+0x24>)
    6784:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    6786:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    6788:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    678a:	f413 7f80 	tst.w	r3, #256	; 0x100
    678e:	d007      	beq.n	67a0 <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    6790:	6823      	ldr	r3, [r4, #0]
    6792:	b10b      	cbz	r3, 6798 <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    6794:	4620      	mov	r0, r4
    6796:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    6798:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    679a:	f44f 7280 	mov.w	r2, #256	; 0x100
    679e:	819a      	strh	r2, [r3, #12]
    67a0:	bd10      	pop	{r4, pc}
    67a2:	bf00      	nop
    67a4:	2000097c 	.word	0x2000097c

000067a8 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    67a8:	b470      	push	{r4, r5, r6}
    67aa:	b089      	sub	sp, #36	; 0x24
    67ac:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    67ae:	466c      	mov	r4, sp
    67b0:	4d0d      	ldr	r5, [pc, #52]	; (67e8 <_sercom_get_hardware_index+0x40>)
    67b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    67b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    67b6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    67ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    67be:	9b00      	ldr	r3, [sp, #0]
    67c0:	42b3      	cmp	r3, r6
    67c2:	d00d      	beq.n	67e0 <_sercom_get_hardware_index+0x38>
    67c4:	4631      	mov	r1, r6
    67c6:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    67c8:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    67ca:	f853 2b04 	ldr.w	r2, [r3], #4
    67ce:	428a      	cmp	r2, r1
    67d0:	d007      	beq.n	67e2 <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    67d2:	3001      	adds	r0, #1
    67d4:	2808      	cmp	r0, #8
    67d6:	d1f8      	bne.n	67ca <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    67d8:	2000      	movs	r0, #0
}
    67da:	b009      	add	sp, #36	; 0x24
    67dc:	bc70      	pop	{r4, r5, r6}
    67de:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    67e0:	2000      	movs	r0, #0
			return i;
    67e2:	b2c0      	uxtb	r0, r0
    67e4:	e7f9      	b.n	67da <_sercom_get_hardware_index+0x32>
    67e6:	bf00      	nop
    67e8:	0000d444 	.word	0x0000d444

000067ec <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    67ec:	b510      	push	{r4, lr}
	void *hw = device->hw;
    67ee:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    67f0:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    67f2:	f013 0f01 	tst.w	r3, #1
    67f6:	d003      	beq.n	6800 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    67f8:	7da3      	ldrb	r3, [r4, #22]
    67fa:	f013 0f01 	tst.w	r3, #1
    67fe:	d112      	bne.n	6826 <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    6800:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    6802:	f013 0f02 	tst.w	r3, #2
    6806:	d003      	beq.n	6810 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    6808:	7da3      	ldrb	r3, [r4, #22]
    680a:	f013 0f02 	tst.w	r3, #2
    680e:	d10f      	bne.n	6830 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    6810:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    6812:	f013 0f04 	tst.w	r3, #4
    6816:	d015      	beq.n	6844 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    6818:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    681a:	f003 0337 	and.w	r3, r3, #55	; 0x37
    681e:	b163      	cbz	r3, 683a <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    6820:	23ff      	movs	r3, #255	; 0xff
    6822:	8363      	strh	r3, [r4, #26]
    6824:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    6826:	2301      	movs	r3, #1
    6828:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    682a:	6803      	ldr	r3, [r0, #0]
    682c:	4798      	blx	r3
    682e:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    6830:	2302      	movs	r3, #2
    6832:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    6834:	6883      	ldr	r3, [r0, #8]
    6836:	4798      	blx	r3
    6838:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    683a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    683c:	6843      	ldr	r3, [r0, #4]
    683e:	b2c9      	uxtb	r1, r1
    6840:	4798      	blx	r3
    6842:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    6844:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    6846:	09db      	lsrs	r3, r3, #7
    6848:	d100      	bne.n	684c <_sercom_usart_interrupt_handler+0x60>
    684a:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    684c:	2380      	movs	r3, #128	; 0x80
    684e:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    6850:	68c3      	ldr	r3, [r0, #12]
    6852:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    6854:	8b63      	ldrh	r3, [r4, #26]
    6856:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    6858:	8363      	strh	r3, [r4, #26]
    685a:	e7f6      	b.n	684a <_sercom_usart_interrupt_handler+0x5e>

0000685c <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    685c:	4b11      	ldr	r3, [pc, #68]	; (68a4 <_sercom_init_irq_param+0x48>)
    685e:	4298      	cmp	r0, r3
    6860:	d011      	beq.n	6886 <_sercom_init_irq_param+0x2a>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    6862:	4b11      	ldr	r3, [pc, #68]	; (68a8 <_sercom_init_irq_param+0x4c>)
    6864:	4298      	cmp	r0, r3
    6866:	d011      	beq.n	688c <_sercom_init_irq_param+0x30>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    6868:	4b10      	ldr	r3, [pc, #64]	; (68ac <_sercom_init_irq_param+0x50>)
    686a:	4298      	cmp	r0, r3
    686c:	d011      	beq.n	6892 <_sercom_init_irq_param+0x36>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    686e:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    6872:	d011      	beq.n	6898 <_sercom_init_irq_param+0x3c>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    6874:	4b0e      	ldr	r3, [pc, #56]	; (68b0 <_sercom_init_irq_param+0x54>)
    6876:	4298      	cmp	r0, r3
    6878:	d011      	beq.n	689e <_sercom_init_irq_param+0x42>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    687a:	4b0e      	ldr	r3, [pc, #56]	; (68b4 <_sercom_init_irq_param+0x58>)
    687c:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    687e:	bf04      	itt	eq
    6880:	4b0d      	ldreq	r3, [pc, #52]	; (68b8 <_sercom_init_irq_param+0x5c>)
    6882:	6159      	streq	r1, [r3, #20]
    6884:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    6886:	4b0c      	ldr	r3, [pc, #48]	; (68b8 <_sercom_init_irq_param+0x5c>)
    6888:	6019      	str	r1, [r3, #0]
    688a:	e7f0      	b.n	686e <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    688c:	4b0a      	ldr	r3, [pc, #40]	; (68b8 <_sercom_init_irq_param+0x5c>)
    688e:	6059      	str	r1, [r3, #4]
    6890:	e7f0      	b.n	6874 <_sercom_init_irq_param+0x18>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    6892:	4b09      	ldr	r3, [pc, #36]	; (68b8 <_sercom_init_irq_param+0x5c>)
    6894:	6099      	str	r1, [r3, #8]
    6896:	e7f0      	b.n	687a <_sercom_init_irq_param+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    6898:	4b07      	ldr	r3, [pc, #28]	; (68b8 <_sercom_init_irq_param+0x5c>)
    689a:	60d9      	str	r1, [r3, #12]
    689c:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    689e:	4b06      	ldr	r3, [pc, #24]	; (68b8 <_sercom_init_irq_param+0x5c>)
    68a0:	6119      	str	r1, [r3, #16]
    68a2:	4770      	bx	lr
    68a4:	40003000 	.word	0x40003000
    68a8:	40003400 	.word	0x40003400
    68ac:	41014000 	.word	0x41014000
    68b0:	43000400 	.word	0x43000400
    68b4:	43000800 	.word	0x43000800
    68b8:	20000980 	.word	0x20000980

000068bc <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    68bc:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    68be:	4b03      	ldr	r3, [pc, #12]	; (68cc <_sercom_get_irq_num+0x10>)
    68c0:	4798      	blx	r3
    68c2:	0080      	lsls	r0, r0, #2
    68c4:	302e      	adds	r0, #46	; 0x2e
}
    68c6:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    68ca:	bd08      	pop	{r3, pc}
    68cc:	000067a9 	.word	0x000067a9

000068d0 <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    68d0:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    68d2:	f013 0f01 	tst.w	r3, #1
    68d6:	d109      	bne.n	68ec <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    68d8:	6803      	ldr	r3, [r0, #0]
    68da:	f043 0302 	orr.w	r3, r3, #2
    68de:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    68e0:	69c3      	ldr	r3, [r0, #28]
    68e2:	f013 0f03 	tst.w	r3, #3
    68e6:	d1fb      	bne.n	68e0 <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    68e8:	2000      	movs	r0, #0
    68ea:	4770      	bx	lr
		return ERR_BUSY;
    68ec:	f06f 0003 	mvn.w	r0, #3
}
    68f0:	4770      	bx	lr
	...

000068f4 <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    68f4:	b538      	push	{r3, r4, r5, lr}
    68f6:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    68f8:	4b0b      	ldr	r3, [pc, #44]	; (6928 <_spi_async_enable+0x34>)
    68fa:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    68fc:	4620      	mov	r0, r4
    68fe:	4b0b      	ldr	r3, [pc, #44]	; (692c <_spi_async_enable+0x38>)
    6900:	4798      	blx	r3
    6902:	1d01      	adds	r1, r0, #4
    6904:	b2c9      	uxtb	r1, r1
    6906:	2501      	movs	r5, #1
    6908:	4c09      	ldr	r4, [pc, #36]	; (6930 <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    690a:	1c43      	adds	r3, r0, #1
    690c:	b2db      	uxtb	r3, r3
    690e:	0942      	lsrs	r2, r0, #5
    6910:	f000 001f 	and.w	r0, r0, #31
    6914:	fa05 f000 	lsl.w	r0, r5, r0
    6918:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    691c:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    691e:	4299      	cmp	r1, r3
    6920:	d1f3      	bne.n	690a <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    6922:	2000      	movs	r0, #0
    6924:	bd38      	pop	{r3, r4, r5, pc}
    6926:	bf00      	nop
    6928:	000068d1 	.word	0x000068d1
    692c:	000068bd 	.word	0x000068bd
    6930:	e000e100 	.word	0xe000e100

00006934 <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    6934:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    6936:	f013 0f03 	tst.w	r3, #3
    693a:	d111      	bne.n	6960 <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    693c:	69c3      	ldr	r3, [r0, #28]
    693e:	f013 0f03 	tst.w	r3, #3
    6942:	d1fb      	bne.n	693c <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    6944:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    6946:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    694a:	0709      	lsls	r1, r1, #28
    694c:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    6950:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    6952:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6954:	69c3      	ldr	r3, [r0, #28]
    6956:	f013 0f03 	tst.w	r3, #3
    695a:	d1fb      	bne.n	6954 <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    695c:	2000      	movs	r0, #0
    695e:	4770      	bx	lr
		return ERR_BUSY;
    6960:	f06f 0003 	mvn.w	r0, #3
}
    6964:	4770      	bx	lr

00006966 <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    6966:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    6968:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    696a:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    696c:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    696e:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    6970:	f013 0f01 	tst.w	r3, #1
    6974:	d109      	bne.n	698a <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    6976:	f013 0f04 	tst.w	r3, #4
    697a:	d109      	bne.n	6990 <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    697c:	f013 0f02 	tst.w	r3, #2
    6980:	d109      	bne.n	6996 <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    6982:	f013 0f80 	tst.w	r3, #128	; 0x80
    6986:	d10b      	bne.n	69a0 <_spi_handler+0x3a>
    6988:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    698a:	6883      	ldr	r3, [r0, #8]
    698c:	4798      	blx	r3
    698e:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    6990:	68c3      	ldr	r3, [r0, #12]
    6992:	4798      	blx	r3
    6994:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    6996:	2302      	movs	r3, #2
    6998:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    699a:	6903      	ldr	r3, [r0, #16]
    699c:	4798      	blx	r3
    699e:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    69a0:	2304      	movs	r3, #4
    69a2:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    69a4:	2380      	movs	r3, #128	; 0x80
    69a6:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    69a8:	6943      	ldr	r3, [r0, #20]
    69aa:	f06f 0112 	mvn.w	r1, #18
    69ae:	4798      	blx	r3
	}
}
    69b0:	e7ea      	b.n	6988 <_spi_handler+0x22>
	...

000069b4 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    69b4:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    69b6:	4b03      	ldr	r3, [pc, #12]	; (69c4 <_spi_get_tx_dma_channel+0x10>)
    69b8:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    69ba:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    69bc:	bf0c      	ite	eq
    69be:	2008      	moveq	r0, #8
    69c0:	2000      	movne	r0, #0
    69c2:	bd08      	pop	{r3, pc}
    69c4:	000067a9 	.word	0x000067a9

000069c8 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    69c8:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    69ca:	4b03      	ldr	r3, [pc, #12]	; (69d8 <_spi_get_rx_dma_channel+0x10>)
    69cc:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    69ce:	2807      	cmp	r0, #7
    69d0:	bf8c      	ite	hi
    69d2:	2000      	movhi	r0, #0
    69d4:	2001      	movls	r0, #1
    69d6:	bd08      	pop	{r3, pc}
    69d8:	000067a9 	.word	0x000067a9

000069dc <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    69dc:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    69de:	6883      	ldr	r3, [r0, #8]
    69e0:	689b      	ldr	r3, [r3, #8]
    69e2:	b103      	cbz	r3, 69e6 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    69e4:	4798      	blx	r3
    69e6:	bd08      	pop	{r3, pc}

000069e8 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    69e8:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    69ea:	6883      	ldr	r3, [r0, #8]
    69ec:	685b      	ldr	r3, [r3, #4]
    69ee:	b103      	cbz	r3, 69f2 <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    69f0:	4798      	blx	r3
    69f2:	bd08      	pop	{r3, pc}

000069f4 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    69f4:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    69f6:	6883      	ldr	r3, [r0, #8]
    69f8:	68db      	ldr	r3, [r3, #12]
    69fa:	b103      	cbz	r3, 69fe <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    69fc:	4798      	blx	r3
    69fe:	bd08      	pop	{r3, pc}

00006a00 <_usart_init>:
{
    6a00:	b510      	push	{r4, lr}
    6a02:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    6a04:	4b48      	ldr	r3, [pc, #288]	; (6b28 <_usart_init+0x128>)
    6a06:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    6a08:	2800      	cmp	r0, #0
    6a0a:	d06a      	beq.n	6ae2 <_usart_init+0xe2>
    6a0c:	2801      	cmp	r0, #1
    6a0e:	d062      	beq.n	6ad6 <_usart_init+0xd6>
    6a10:	2802      	cmp	r0, #2
    6a12:	d062      	beq.n	6ada <_usart_init+0xda>
    6a14:	2804      	cmp	r0, #4
    6a16:	d062      	beq.n	6ade <_usart_init+0xde>
    6a18:	2806      	cmp	r0, #6
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    6a1a:	bf08      	it	eq
    6a1c:	2104      	moveq	r1, #4
		if (_usarts[i].number == sercom_offset) {
    6a1e:	d006      	beq.n	6a2e <_usart_init+0x2e>
	ASSERT(false);
    6a20:	f240 2276 	movw	r2, #630	; 0x276
    6a24:	4941      	ldr	r1, [pc, #260]	; (6b2c <_usart_init+0x12c>)
    6a26:	2000      	movs	r0, #0
    6a28:	4b41      	ldr	r3, [pc, #260]	; (6b30 <_usart_init+0x130>)
    6a2a:	4798      	blx	r3
	return 0;
    6a2c:	2100      	movs	r1, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    6a2e:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    6a30:	f013 0f01 	tst.w	r3, #1
    6a34:	d122      	bne.n	6a7c <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    6a36:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    6a3a:	4a3e      	ldr	r2, [pc, #248]	; (6b34 <_usart_init+0x134>)
    6a3c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6a40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    6a42:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6a46:	69e3      	ldr	r3, [r4, #28]
    6a48:	f013 0f03 	tst.w	r3, #3
    6a4c:	d1fb      	bne.n	6a46 <_usart_init+0x46>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    6a4e:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    6a50:	f013 0f02 	tst.w	r3, #2
    6a54:	d00b      	beq.n	6a6e <_usart_init+0x6e>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    6a56:	6823      	ldr	r3, [r4, #0]
    6a58:	f023 0302 	bic.w	r3, r3, #2
    6a5c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6a5e:	69e3      	ldr	r3, [r4, #28]
    6a60:	f013 0f03 	tst.w	r3, #3
    6a64:	d1fb      	bne.n	6a5e <_usart_init+0x5e>
    6a66:	69e3      	ldr	r3, [r4, #28]
    6a68:	f013 0f02 	tst.w	r3, #2
    6a6c:	d1fb      	bne.n	6a66 <_usart_init+0x66>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    6a6e:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    6a72:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6a74:	69e3      	ldr	r3, [r4, #28]
    6a76:	f013 0f03 	tst.w	r3, #3
    6a7a:	d1fb      	bne.n	6a74 <_usart_init+0x74>
    6a7c:	69e3      	ldr	r3, [r4, #28]
    6a7e:	f013 0f01 	tst.w	r3, #1
    6a82:	d1fb      	bne.n	6a7c <_usart_init+0x7c>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    6a84:	460a      	mov	r2, r1
    6a86:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    6a8a:	4b2a      	ldr	r3, [pc, #168]	; (6b34 <_usart_init+0x134>)
    6a8c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    6a90:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    6a92:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6a94:	69e3      	ldr	r3, [r4, #28]
    6a96:	f013 0f03 	tst.w	r3, #3
    6a9a:	d1fb      	bne.n	6a94 <_usart_init+0x94>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    6a9c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6aa0:	4924      	ldr	r1, [pc, #144]	; (6b34 <_usart_init+0x134>)
    6aa2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    6aa8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6aaa:	69e3      	ldr	r3, [r4, #28]
    6aac:	f013 0f1f 	tst.w	r3, #31
    6ab0:	d1fb      	bne.n	6aaa <_usart_init+0xaa>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    6ab2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6ab6:	491f      	ldr	r1, [pc, #124]	; (6b34 <_usart_init+0x134>)
    6ab8:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    6abe:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    6ac0:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    6ac4:	d10f      	bne.n	6ae6 <_usart_init+0xe6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    6ac6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6aca:	491a      	ldr	r1, [pc, #104]	; (6b34 <_usart_init+0x134>)
    6acc:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6ad0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    6ad2:	81a3      	strh	r3, [r4, #12]
    6ad4:	e016      	b.n	6b04 <_usart_init+0x104>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    6ad6:	2101      	movs	r1, #1
    6ad8:	e7a9      	b.n	6a2e <_usart_init+0x2e>
    6ada:	2102      	movs	r1, #2
    6adc:	e7a7      	b.n	6a2e <_usart_init+0x2e>
    6ade:	2103      	movs	r1, #3
    6ae0:	e7a5      	b.n	6a2e <_usart_init+0x2e>
    6ae2:	2100      	movs	r1, #0
    6ae4:	e7a3      	b.n	6a2e <_usart_init+0x2e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    6ae6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6aea:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6aee:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    6af0:	89a1      	ldrh	r1, [r4, #12]
    6af2:	f360 010c 	bfi	r1, r0, #0, #13
    6af6:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    6af8:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    6afc:	89a3      	ldrh	r3, [r4, #12]
    6afe:	f361 334f 	bfi	r3, r1, #13, #3
    6b02:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    6b04:	4b0b      	ldr	r3, [pc, #44]	; (6b34 <_usart_init+0x134>)
    6b06:	0051      	lsls	r1, r2, #1
    6b08:	1888      	adds	r0, r1, r2
    6b0a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    6b0e:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    6b12:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    6b14:	440a      	add	r2, r1
    6b16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6b1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    6b1e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    6b22:	2000      	movs	r0, #0
    6b24:	bd10      	pop	{r4, pc}
    6b26:	bf00      	nop
    6b28:	000067a9 	.word	0x000067a9
    6b2c:	0000d518 	.word	0x0000d518
    6b30:	00005915 	.word	0x00005915
    6b34:	0000d444 	.word	0x0000d444

00006b38 <_get_i2cm_index>:
{
    6b38:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    6b3a:	4b07      	ldr	r3, [pc, #28]	; (6b58 <_get_i2cm_index+0x20>)
    6b3c:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
    6b3e:	2805      	cmp	r0, #5
    6b40:	d008      	beq.n	6b54 <_get_i2cm_index+0x1c>
	ASSERT(false);
    6b42:	f240 32ed 	movw	r2, #1005	; 0x3ed
    6b46:	4905      	ldr	r1, [pc, #20]	; (6b5c <_get_i2cm_index+0x24>)
    6b48:	2000      	movs	r0, #0
    6b4a:	4b05      	ldr	r3, [pc, #20]	; (6b60 <_get_i2cm_index+0x28>)
    6b4c:	4798      	blx	r3
	return -1;
    6b4e:	f04f 30ff 	mov.w	r0, #4294967295
}
    6b52:	bd08      	pop	{r3, pc}
			return i;
    6b54:	2000      	movs	r0, #0
    6b56:	bd08      	pop	{r3, pc}
    6b58:	000067a9 	.word	0x000067a9
    6b5c:	0000d518 	.word	0x0000d518
    6b60:	00005915 	.word	0x00005915

00006b64 <_i2c_m_sync_init_impl>:
{
    6b64:	b538      	push	{r3, r4, r5, lr}
    6b66:	4605      	mov	r5, r0
    6b68:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    6b6a:	4608      	mov	r0, r1
    6b6c:	4b34      	ldr	r3, [pc, #208]	; (6c40 <_i2c_m_sync_init_impl+0xdc>)
    6b6e:	4798      	blx	r3
    6b70:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    6b72:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    6b74:	f013 0f01 	tst.w	r3, #1
    6b78:	d123      	bne.n	6bc2 <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    6b7a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    6b7e:	4a31      	ldr	r2, [pc, #196]	; (6c44 <_i2c_m_sync_init_impl+0xe0>)
    6b80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6b84:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    6b88:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6b8c:	69e3      	ldr	r3, [r4, #28]
    6b8e:	f013 0f03 	tst.w	r3, #3
    6b92:	d1fb      	bne.n	6b8c <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    6b94:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    6b96:	f013 0f02 	tst.w	r3, #2
    6b9a:	d00b      	beq.n	6bb4 <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    6b9c:	6823      	ldr	r3, [r4, #0]
    6b9e:	f023 0302 	bic.w	r3, r3, #2
    6ba2:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6ba4:	69e3      	ldr	r3, [r4, #28]
    6ba6:	f013 0f03 	tst.w	r3, #3
    6baa:	d1fb      	bne.n	6ba4 <_i2c_m_sync_init_impl+0x40>
    6bac:	69e3      	ldr	r3, [r4, #28]
    6bae:	f013 0f02 	tst.w	r3, #2
    6bb2:	d1fb      	bne.n	6bac <_i2c_m_sync_init_impl+0x48>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    6bb4:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    6bb8:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6bba:	69e3      	ldr	r3, [r4, #28]
    6bbc:	f013 0f03 	tst.w	r3, #3
    6bc0:	d1fb      	bne.n	6bba <_i2c_m_sync_init_impl+0x56>
    6bc2:	69e3      	ldr	r3, [r4, #28]
    6bc4:	f013 0f01 	tst.w	r3, #1
    6bc8:	d1fb      	bne.n	6bc2 <_i2c_m_sync_init_impl+0x5e>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    6bca:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    6bce:	4a1d      	ldr	r2, [pc, #116]	; (6c44 <_i2c_m_sync_init_impl+0xe0>)
    6bd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6bd4:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    6bd8:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6bda:	69e3      	ldr	r3, [r4, #28]
    6bdc:	f013 0f03 	tst.w	r3, #3
    6be0:	d1fb      	bne.n	6bda <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    6be2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    6be6:	4917      	ldr	r1, [pc, #92]	; (6c44 <_i2c_m_sync_init_impl+0xe0>)
    6be8:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6bec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    6bf0:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6bf2:	69e3      	ldr	r3, [r4, #28]
    6bf4:	f013 0f04 	tst.w	r3, #4
    6bf8:	d1fb      	bne.n	6bf2 <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    6bfa:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    6bfe:	4911      	ldr	r1, [pc, #68]	; (6c44 <_i2c_m_sync_init_impl+0xe0>)
    6c00:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6c04:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    6c08:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    6c0a:	f3c2 6301 	ubfx	r3, r2, #24, #2
    6c0e:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    6c10:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    6c12:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    6c16:	2b01      	cmp	r3, #1
    6c18:	bf94      	ite	ls
    6c1a:	2300      	movls	r3, #0
    6c1c:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    6c1e:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    6c22:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6c24:	69e3      	ldr	r3, [r4, #28]
    6c26:	f013 0f04 	tst.w	r3, #4
    6c2a:	d1fb      	bne.n	6c24 <_i2c_m_sync_init_impl+0xc0>
	service->trise = _i2cms[i].trise;
    6c2c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    6c30:	4b04      	ldr	r3, [pc, #16]	; (6c44 <_i2c_m_sync_init_impl+0xe0>)
    6c32:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    6c36:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    6c3a:	81eb      	strh	r3, [r5, #14]
}
    6c3c:	2000      	movs	r0, #0
    6c3e:	bd38      	pop	{r3, r4, r5, pc}
    6c40:	00006b39 	.word	0x00006b39
    6c44:	0000d444 	.word	0x0000d444

00006c48 <_sercom_i2c_m_irq_handler>:
{
    6c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6c4c:	4605      	mov	r5, r0
	void *   hw    = i2c_dev->hw;
    6c4e:	6904      	ldr	r4, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    6c50:	7e26      	ldrb	r6, [r4, #24]
    6c52:	b2f6      	uxtb	r6, r6
	ASSERT(i2c_dev);
    6c54:	f8df 8234 	ldr.w	r8, [pc, #564]	; 6e8c <_sercom_i2c_m_irq_handler+0x244>
    6c58:	f240 425f 	movw	r2, #1119	; 0x45f
    6c5c:	4641      	mov	r1, r8
    6c5e:	3000      	adds	r0, #0
    6c60:	bf18      	it	ne
    6c62:	2001      	movne	r0, #1
    6c64:	4f88      	ldr	r7, [pc, #544]	; (6e88 <_sercom_i2c_m_irq_handler+0x240>)
    6c66:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    6c68:	6928      	ldr	r0, [r5, #16]
    6c6a:	f44f 628c 	mov.w	r2, #1120	; 0x460
    6c6e:	4641      	mov	r1, r8
    6c70:	3000      	adds	r0, #0
    6c72:	bf18      	it	ne
    6c74:	2001      	movne	r0, #1
    6c76:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
    6c78:	f016 0f80 	tst.w	r6, #128	; 0x80
    6c7c:	f040 80f4 	bne.w	6e68 <_sercom_i2c_m_irq_handler+0x220>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    6c80:	6821      	ldr	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6c82:	69e3      	ldr	r3, [r4, #28]
    6c84:	f013 0f04 	tst.w	r3, #4
    6c88:	d1fb      	bne.n	6c82 <_sercom_i2c_m_irq_handler+0x3a>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    6c8a:	8b63      	ldrh	r3, [r4, #26]
    6c8c:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    6c8e:	f016 0f01 	tst.w	r6, #1
    6c92:	f000 8090 	beq.w	6db6 <_sercom_i2c_m_irq_handler+0x16e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    6c96:	f013 0f02 	tst.w	r3, #2
    6c9a:	d022      	beq.n	6ce2 <_sercom_i2c_m_irq_handler+0x9a>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    6c9c:	2201      	movs	r2, #1
    6c9e:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    6ca0:	886a      	ldrh	r2, [r5, #2]
    6ca2:	b292      	uxth	r2, r2
    6ca4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    6ca8:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    6caa:	886a      	ldrh	r2, [r5, #2]
    6cac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    6cb0:	0412      	lsls	r2, r2, #16
    6cb2:	0c12      	lsrs	r2, r2, #16
    6cb4:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    6cb6:	f003 0301 	and.w	r3, r3, #1
			return I2C_ERR_BAD_ADDRESS;
    6cba:	2b00      	cmp	r3, #0
    6cbc:	bf14      	ite	ne
    6cbe:	f06f 0104 	mvnne.w	r1, #4
    6cc2:	f06f 0103 	mvneq.w	r1, #3
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    6cc6:	886b      	ldrh	r3, [r5, #2]
    6cc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6ccc:	041b      	lsls	r3, r3, #16
    6cce:	0c1b      	lsrs	r3, r3, #16
    6cd0:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    6cd2:	696b      	ldr	r3, [r5, #20]
    6cd4:	2b00      	cmp	r3, #0
    6cd6:	f000 80c5 	beq.w	6e64 <_sercom_i2c_m_irq_handler+0x21c>
			i2c_dev->cb.error(i2c_dev, ret);
    6cda:	4628      	mov	r0, r5
    6cdc:	4798      	blx	r3
    6cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    6ce2:	f013 0f04 	tst.w	r3, #4
    6ce6:	d124      	bne.n	6d32 <_sercom_i2c_m_irq_handler+0xea>
			if (msg->flags & I2C_M_TEN) {
    6ce8:	886b      	ldrh	r3, [r5, #2]
    6cea:	f413 6f80 	tst.w	r3, #1024	; 0x400
    6cee:	d03e      	beq.n	6d6e <_sercom_i2c_m_irq_handler+0x126>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    6cf0:	882b      	ldrh	r3, [r5, #0]
    6cf2:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    6cf4:	f003 0206 	and.w	r2, r3, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6cf8:	69e3      	ldr	r3, [r4, #28]
    6cfa:	f013 0f04 	tst.w	r3, #4
    6cfe:	d1fb      	bne.n	6cf8 <_sercom_i2c_m_irq_handler+0xb0>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    6d00:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6d02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    6d06:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    6d0a:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    6d0c:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6d0e:	69e3      	ldr	r3, [r4, #28]
    6d10:	f013 0f04 	tst.w	r3, #4
    6d14:	d1fb      	bne.n	6d0e <_sercom_i2c_m_irq_handler+0xc6>
				msg->flags &= ~I2C_M_TEN;
    6d16:	886b      	ldrh	r3, [r5, #2]
    6d18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    6d1c:	041b      	lsls	r3, r3, #16
    6d1e:	0c1b      	lsrs	r3, r3, #16
    6d20:	806b      	strh	r3, [r5, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    6d22:	69ab      	ldr	r3, [r5, #24]
    6d24:	2b00      	cmp	r3, #0
    6d26:	f000 8088 	beq.w	6e3a <_sercom_i2c_m_irq_handler+0x1f2>
			i2c_dev->cb.tx_complete(i2c_dev);
    6d2a:	4628      	mov	r0, r5
    6d2c:	4798      	blx	r3
    6d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (msg->len > 0) {
    6d32:	686b      	ldr	r3, [r5, #4]
    6d34:	2b00      	cmp	r3, #0
    6d36:	dd04      	ble.n	6d42 <_sercom_i2c_m_irq_handler+0xfa>
					msg->flags |= I2C_M_FAIL;
    6d38:	886b      	ldrh	r3, [r5, #2]
    6d3a:	b29b      	uxth	r3, r3
    6d3c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    6d40:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    6d42:	886b      	ldrh	r3, [r5, #2]
    6d44:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6d48:	d108      	bne.n	6d5c <_sercom_i2c_m_irq_handler+0x114>
				msg->flags &= ~I2C_M_BUSY;
    6d4a:	886b      	ldrh	r3, [r5, #2]
    6d4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6d50:	041b      	lsls	r3, r3, #16
    6d52:	0c1b      	lsrs	r3, r3, #16
    6d54:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    6d56:	f06f 0101 	mvn.w	r1, #1
    6d5a:	e7b4      	b.n	6cc6 <_sercom_i2c_m_irq_handler+0x7e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    6d5c:	6863      	ldr	r3, [r4, #4]
    6d5e:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    6d62:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6d64:	69e3      	ldr	r3, [r4, #28]
    6d66:	f013 0f04 	tst.w	r3, #4
    6d6a:	d1fb      	bne.n	6d64 <_sercom_i2c_m_irq_handler+0x11c>
    6d6c:	e7ed      	b.n	6d4a <_sercom_i2c_m_irq_handler+0x102>
			if (msg->len == 0) {
    6d6e:	686b      	ldr	r3, [r5, #4]
    6d70:	b99b      	cbnz	r3, 6d9a <_sercom_i2c_m_irq_handler+0x152>
				if (msg->flags & I2C_M_STOP) {
    6d72:	886b      	ldrh	r3, [r5, #2]
    6d74:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6d78:	d106      	bne.n	6d88 <_sercom_i2c_m_irq_handler+0x140>
				msg->flags &= ~I2C_M_BUSY;
    6d7a:	886b      	ldrh	r3, [r5, #2]
    6d7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6d80:	041b      	lsls	r3, r3, #16
    6d82:	0c1b      	lsrs	r3, r3, #16
    6d84:	806b      	strh	r3, [r5, #2]
    6d86:	e7cc      	b.n	6d22 <_sercom_i2c_m_irq_handler+0xda>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    6d88:	6863      	ldr	r3, [r4, #4]
    6d8a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    6d8e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6d90:	69e3      	ldr	r3, [r4, #28]
    6d92:	f013 0f04 	tst.w	r3, #4
    6d96:	d1fb      	bne.n	6d90 <_sercom_i2c_m_irq_handler+0x148>
    6d98:	e7ef      	b.n	6d7a <_sercom_i2c_m_irq_handler+0x132>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    6d9a:	68ab      	ldr	r3, [r5, #8]
    6d9c:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    6d9e:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6da0:	69e3      	ldr	r3, [r4, #28]
    6da2:	f013 0f04 	tst.w	r3, #4
    6da6:	d1fb      	bne.n	6da0 <_sercom_i2c_m_irq_handler+0x158>
				msg->buffer++;
    6da8:	68ab      	ldr	r3, [r5, #8]
    6daa:	3301      	adds	r3, #1
    6dac:	60ab      	str	r3, [r5, #8]
				msg->len--;
    6dae:	686b      	ldr	r3, [r5, #4]
    6db0:	3b01      	subs	r3, #1
    6db2:	606b      	str	r3, [r5, #4]
    6db4:	e7b5      	b.n	6d22 <_sercom_i2c_m_irq_handler+0xda>
	} else if (flags & SB_FLAG) {
    6db6:	f016 0f02 	tst.w	r6, #2
    6dba:	d041      	beq.n	6e40 <_sercom_i2c_m_irq_handler+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    6dbc:	686a      	ldr	r2, [r5, #4]
    6dbe:	2a00      	cmp	r2, #0
    6dc0:	d036      	beq.n	6e30 <_sercom_i2c_m_irq_handler+0x1e8>
    6dc2:	f013 0f04 	tst.w	r3, #4
    6dc6:	d133      	bne.n	6e30 <_sercom_i2c_m_irq_handler+0x1e8>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    6dc8:	f3c1 61c0 	ubfx	r1, r1, #27, #1
			msg->len--;
    6dcc:	3a01      	subs	r2, #1
    6dce:	606a      	str	r2, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    6dd0:	2a00      	cmp	r2, #0
    6dd2:	d137      	bne.n	6e44 <_sercom_i2c_m_irq_handler+0x1fc>
    6dd4:	2900      	cmp	r1, #0
    6dd6:	d039      	beq.n	6e4c <_sercom_i2c_m_irq_handler+0x204>
				if (msg->flags & I2C_M_STOP) {
    6dd8:	886b      	ldrh	r3, [r5, #2]
    6dda:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6dde:	d116      	bne.n	6e0e <_sercom_i2c_m_irq_handler+0x1c6>
				msg->flags &= ~I2C_M_BUSY;
    6de0:	886b      	ldrh	r3, [r5, #2]
    6de2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6de6:	041b      	lsls	r3, r3, #16
    6de8:	0c1b      	lsrs	r3, r3, #16
    6dea:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    6dec:	68aa      	ldr	r2, [r5, #8]
    6dee:	1c53      	adds	r3, r2, #1
    6df0:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6df2:	69e3      	ldr	r3, [r4, #28]
    6df4:	f013 0f04 	tst.w	r3, #4
    6df8:	d1fb      	bne.n	6df2 <_sercom_i2c_m_irq_handler+0x1aa>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    6dfa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    6dfc:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    6dfe:	2302      	movs	r3, #2
    6e00:	7623      	strb	r3, [r4, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    6e02:	69eb      	ldr	r3, [r5, #28]
    6e04:	b1e3      	cbz	r3, 6e40 <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.rx_complete(i2c_dev);
    6e06:	4628      	mov	r0, r5
    6e08:	4798      	blx	r3
    6e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    6e0e:	6863      	ldr	r3, [r4, #4]
    6e10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6e14:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6e16:	69e3      	ldr	r3, [r4, #28]
    6e18:	f013 0f04 	tst.w	r3, #4
    6e1c:	d1fb      	bne.n	6e16 <_sercom_i2c_m_irq_handler+0x1ce>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    6e1e:	6863      	ldr	r3, [r4, #4]
    6e20:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    6e24:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6e26:	69e3      	ldr	r3, [r4, #28]
    6e28:	f013 0f04 	tst.w	r3, #4
    6e2c:	d1fb      	bne.n	6e26 <_sercom_i2c_m_irq_handler+0x1de>
    6e2e:	e7d7      	b.n	6de0 <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    6e30:	2302      	movs	r3, #2
    6e32:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    6e34:	f06f 0101 	mvn.w	r1, #1
    6e38:	e745      	b.n	6cc6 <_sercom_i2c_m_irq_handler+0x7e>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    6e3a:	f016 0f02 	tst.w	r6, #2
    6e3e:	d1e0      	bne.n	6e02 <_sercom_i2c_m_irq_handler+0x1ba>
    6e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    6e44:	2a01      	cmp	r2, #1
    6e46:	d1d1      	bne.n	6dec <_sercom_i2c_m_irq_handler+0x1a4>
    6e48:	2900      	cmp	r1, #0
    6e4a:	d0cf      	beq.n	6dec <_sercom_i2c_m_irq_handler+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    6e4c:	6863      	ldr	r3, [r4, #4]
    6e4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    6e52:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6e54:	69e3      	ldr	r3, [r4, #28]
    6e56:	f013 0f04 	tst.w	r3, #4
    6e5a:	d1fb      	bne.n	6e54 <_sercom_i2c_m_irq_handler+0x20c>
			if (msg->len == 0) {
    6e5c:	686b      	ldr	r3, [r5, #4]
    6e5e:	2b00      	cmp	r3, #0
    6e60:	d0ba      	beq.n	6dd8 <_sercom_i2c_m_irq_handler+0x190>
    6e62:	e7c3      	b.n	6dec <_sercom_i2c_m_irq_handler+0x1a4>
    6e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    6e68:	886b      	ldrh	r3, [r5, #2]
    6e6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6e6e:	041b      	lsls	r3, r3, #16
    6e70:	0c1b      	lsrs	r3, r3, #16
    6e72:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    6e74:	696b      	ldr	r3, [r5, #20]
    6e76:	2b00      	cmp	r3, #0
    6e78:	d0e2      	beq.n	6e40 <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    6e7a:	f06f 0104 	mvn.w	r1, #4
    6e7e:	4628      	mov	r0, r5
    6e80:	4798      	blx	r3
    6e82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6e86:	bf00      	nop
    6e88:	00005915 	.word	0x00005915
    6e8c:	0000d518 	.word	0x0000d518

00006e90 <_usart_sync_init>:
{
    6e90:	b538      	push	{r3, r4, r5, lr}
    6e92:	460c      	mov	r4, r1
	ASSERT(device);
    6e94:	4605      	mov	r5, r0
    6e96:	22c8      	movs	r2, #200	; 0xc8
    6e98:	4905      	ldr	r1, [pc, #20]	; (6eb0 <_usart_sync_init+0x20>)
    6e9a:	3000      	adds	r0, #0
    6e9c:	bf18      	it	ne
    6e9e:	2001      	movne	r0, #1
    6ea0:	4b04      	ldr	r3, [pc, #16]	; (6eb4 <_usart_sync_init+0x24>)
    6ea2:	4798      	blx	r3
	device->hw = hw;
    6ea4:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    6ea6:	4620      	mov	r0, r4
    6ea8:	4b03      	ldr	r3, [pc, #12]	; (6eb8 <_usart_sync_init+0x28>)
    6eaa:	4798      	blx	r3
}
    6eac:	bd38      	pop	{r3, r4, r5, pc}
    6eae:	bf00      	nop
    6eb0:	0000d518 	.word	0x0000d518
    6eb4:	00005915 	.word	0x00005915
    6eb8:	00006a01 	.word	0x00006a01

00006ebc <_usart_async_init>:
{
    6ebc:	b570      	push	{r4, r5, r6, lr}
    6ebe:	460d      	mov	r5, r1
	ASSERT(device);
    6ec0:	4606      	mov	r6, r0
    6ec2:	22d6      	movs	r2, #214	; 0xd6
    6ec4:	4917      	ldr	r1, [pc, #92]	; (6f24 <_usart_async_init+0x68>)
    6ec6:	3000      	adds	r0, #0
    6ec8:	bf18      	it	ne
    6eca:	2001      	movne	r0, #1
    6ecc:	4b16      	ldr	r3, [pc, #88]	; (6f28 <_usart_async_init+0x6c>)
    6ece:	4798      	blx	r3
	init_status = _usart_init(hw);
    6ed0:	4628      	mov	r0, r5
    6ed2:	4b16      	ldr	r3, [pc, #88]	; (6f2c <_usart_async_init+0x70>)
    6ed4:	4798      	blx	r3
	if (init_status) {
    6ed6:	4604      	mov	r4, r0
    6ed8:	b108      	cbz	r0, 6ede <_usart_async_init+0x22>
}
    6eda:	4620      	mov	r0, r4
    6edc:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    6ede:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    6ee0:	4631      	mov	r1, r6
    6ee2:	4628      	mov	r0, r5
    6ee4:	4b12      	ldr	r3, [pc, #72]	; (6f30 <_usart_async_init+0x74>)
    6ee6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    6ee8:	4628      	mov	r0, r5
    6eea:	4b12      	ldr	r3, [pc, #72]	; (6f34 <_usart_async_init+0x78>)
    6eec:	4798      	blx	r3
    6eee:	1d01      	adds	r1, r0, #4
    6ef0:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6ef2:	2501      	movs	r5, #1
    6ef4:	f000 021f 	and.w	r2, r0, #31
    6ef8:	fa05 f202 	lsl.w	r2, r5, r2
    6efc:	0943      	lsrs	r3, r0, #5
    6efe:	009b      	lsls	r3, r3, #2
    6f00:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    6f04:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    6f08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6f0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6f10:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6f14:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6f18:	601a      	str	r2, [r3, #0]
		irq++;
    6f1a:	3001      	adds	r0, #1
    6f1c:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    6f1e:	4281      	cmp	r1, r0
    6f20:	d1e8      	bne.n	6ef4 <_usart_async_init+0x38>
    6f22:	e7da      	b.n	6eda <_usart_async_init+0x1e>
    6f24:	0000d518 	.word	0x0000d518
    6f28:	00005915 	.word	0x00005915
    6f2c:	00006a01 	.word	0x00006a01
    6f30:	0000685d 	.word	0x0000685d
    6f34:	000068bd 	.word	0x000068bd

00006f38 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    6f38:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    6f3a:	6813      	ldr	r3, [r2, #0]
    6f3c:	f043 0302 	orr.w	r3, r3, #2
    6f40:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6f42:	69d3      	ldr	r3, [r2, #28]
    6f44:	f013 0f03 	tst.w	r3, #3
    6f48:	d1fb      	bne.n	6f42 <_usart_sync_enable+0xa>
}
    6f4a:	4770      	bx	lr

00006f4c <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    6f4c:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    6f4e:	6813      	ldr	r3, [r2, #0]
    6f50:	f043 0302 	orr.w	r3, r3, #2
    6f54:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6f56:	69d3      	ldr	r3, [r2, #28]
    6f58:	f013 0f03 	tst.w	r3, #3
    6f5c:	d1fb      	bne.n	6f56 <_usart_async_enable+0xa>
}
    6f5e:	4770      	bx	lr

00006f60 <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    6f60:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
    6f62:	6299      	str	r1, [r3, #40]	; 0x28
    6f64:	4770      	bx	lr

00006f66 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    6f66:	6983      	ldr	r3, [r0, #24]
    6f68:	6299      	str	r1, [r3, #40]	; 0x28
    6f6a:	4770      	bx	lr

00006f6c <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    6f6c:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    6f6e:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    6f70:	b2c0      	uxtb	r0, r0
    6f72:	4770      	bx	lr

00006f74 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    6f74:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    6f76:	7e18      	ldrb	r0, [r3, #24]
}
    6f78:	f000 0001 	and.w	r0, r0, #1
    6f7c:	4770      	bx	lr

00006f7e <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    6f7e:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    6f80:	7e18      	ldrb	r0, [r3, #24]
}
    6f82:	f3c0 0040 	ubfx	r0, r0, #1, #1
    6f86:	4770      	bx	lr

00006f88 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    6f88:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    6f8a:	7e18      	ldrb	r0, [r3, #24]
}
    6f8c:	f3c0 0080 	ubfx	r0, r0, #2, #1
    6f90:	4770      	bx	lr

00006f92 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    6f92:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    6f94:	2201      	movs	r2, #1
    6f96:	759a      	strb	r2, [r3, #22]
    6f98:	4770      	bx	lr

00006f9a <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    6f9a:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    6f9c:	2202      	movs	r2, #2
    6f9e:	759a      	strb	r2, [r3, #22]
    6fa0:	4770      	bx	lr
	...

00006fa4 <_usart_async_set_irq_state>:
{
    6fa4:	b570      	push	{r4, r5, r6, lr}
    6fa6:	460c      	mov	r4, r1
    6fa8:	4616      	mov	r6, r2
	ASSERT(device);
    6faa:	4605      	mov	r5, r0
    6fac:	f240 2236 	movw	r2, #566	; 0x236
    6fb0:	4915      	ldr	r1, [pc, #84]	; (7008 <_usart_async_set_irq_state+0x64>)
    6fb2:	3000      	adds	r0, #0
    6fb4:	bf18      	it	ne
    6fb6:	2001      	movne	r0, #1
    6fb8:	4b14      	ldr	r3, [pc, #80]	; (700c <_usart_async_set_irq_state+0x68>)
    6fba:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    6fbc:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    6fc0:	d10d      	bne.n	6fde <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    6fc2:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    6fc4:	b92e      	cbnz	r6, 6fd2 <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    6fc6:	2201      	movs	r2, #1
    6fc8:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    6fca:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    6fcc:	2202      	movs	r2, #2
    6fce:	751a      	strb	r2, [r3, #20]
    6fd0:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    6fd2:	2201      	movs	r2, #1
    6fd4:	759a      	strb	r2, [r3, #22]
    6fd6:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    6fd8:	2202      	movs	r2, #2
    6fda:	759a      	strb	r2, [r3, #22]
    6fdc:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    6fde:	2c01      	cmp	r4, #1
    6fe0:	d002      	beq.n	6fe8 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    6fe2:	2c03      	cmp	r4, #3
    6fe4:	d008      	beq.n	6ff8 <_usart_async_set_irq_state+0x54>
    6fe6:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    6fe8:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    6fea:	b916      	cbnz	r6, 6ff2 <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    6fec:	2204      	movs	r2, #4
    6fee:	751a      	strb	r2, [r3, #20]
    6ff0:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    6ff2:	2204      	movs	r2, #4
    6ff4:	759a      	strb	r2, [r3, #22]
    6ff6:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    6ff8:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    6ffa:	b116      	cbz	r6, 7002 <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    6ffc:	2280      	movs	r2, #128	; 0x80
    6ffe:	759a      	strb	r2, [r3, #22]
}
    7000:	e7f1      	b.n	6fe6 <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    7002:	2280      	movs	r2, #128	; 0x80
    7004:	751a      	strb	r2, [r3, #20]
    7006:	bd70      	pop	{r4, r5, r6, pc}
    7008:	0000d518 	.word	0x0000d518
    700c:	00005915 	.word	0x00005915

00007010 <_i2c_m_async_init>:
{
    7010:	b570      	push	{r4, r5, r6, lr}
    7012:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    7014:	4606      	mov	r6, r0
    7016:	f240 42d2 	movw	r2, #1234	; 0x4d2
    701a:	4918      	ldr	r1, [pc, #96]	; (707c <_i2c_m_async_init+0x6c>)
    701c:	3000      	adds	r0, #0
    701e:	bf18      	it	ne
    7020:	2001      	movne	r0, #1
    7022:	4b17      	ldr	r3, [pc, #92]	; (7080 <_i2c_m_async_init+0x70>)
    7024:	4798      	blx	r3
	i2c_dev->hw = hw;
    7026:	6135      	str	r5, [r6, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    7028:	4629      	mov	r1, r5
    702a:	4630      	mov	r0, r6
    702c:	4b15      	ldr	r3, [pc, #84]	; (7084 <_i2c_m_async_init+0x74>)
    702e:	4798      	blx	r3
	if (init_status) {
    7030:	4604      	mov	r4, r0
    7032:	b108      	cbz	r0, 7038 <_i2c_m_async_init+0x28>
}
    7034:	4620      	mov	r0, r4
    7036:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    7038:	4631      	mov	r1, r6
    703a:	4628      	mov	r0, r5
    703c:	4b12      	ldr	r3, [pc, #72]	; (7088 <_i2c_m_async_init+0x78>)
    703e:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    7040:	4628      	mov	r0, r5
    7042:	4b12      	ldr	r3, [pc, #72]	; (708c <_i2c_m_async_init+0x7c>)
    7044:	4798      	blx	r3
    7046:	1d01      	adds	r1, r0, #4
    7048:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    704a:	2501      	movs	r5, #1
    704c:	f000 021f 	and.w	r2, r0, #31
    7050:	fa05 f202 	lsl.w	r2, r5, r2
    7054:	0943      	lsrs	r3, r0, #5
    7056:	009b      	lsls	r3, r3, #2
    7058:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    705c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    7060:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    7064:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7068:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    706c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7070:	601a      	str	r2, [r3, #0]
		irq++;
    7072:	3001      	adds	r0, #1
    7074:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    7076:	4281      	cmp	r1, r0
    7078:	d1e8      	bne.n	704c <_i2c_m_async_init+0x3c>
    707a:	e7db      	b.n	7034 <_i2c_m_async_init+0x24>
    707c:	0000d518 	.word	0x0000d518
    7080:	00005915 	.word	0x00005915
    7084:	00006b65 	.word	0x00006b65
    7088:	0000685d 	.word	0x0000685d
    708c:	000068bd 	.word	0x000068bd

00007090 <_i2c_m_async_transfer>:
{
    7090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7094:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
    7096:	4605      	mov	r5, r0
    7098:	f110 0800 	adds.w	r8, r0, #0
    709c:	bf18      	it	ne
    709e:	f04f 0801 	movne.w	r8, #1
    70a2:	4f45      	ldr	r7, [pc, #276]	; (71b8 <_i2c_m_async_transfer+0x128>)
    70a4:	f44f 62a5 	mov.w	r2, #1320	; 0x528
    70a8:	4639      	mov	r1, r7
    70aa:	4640      	mov	r0, r8
    70ac:	4e43      	ldr	r6, [pc, #268]	; (71bc <_i2c_m_async_transfer+0x12c>)
    70ae:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
    70b0:	6928      	ldr	r0, [r5, #16]
    70b2:	f240 5229 	movw	r2, #1321	; 0x529
    70b6:	4639      	mov	r1, r7
    70b8:	3000      	adds	r0, #0
    70ba:	bf18      	it	ne
    70bc:	2001      	movne	r0, #1
    70be:	47b0      	blx	r6
	ASSERT(msg);
    70c0:	f240 522a 	movw	r2, #1322	; 0x52a
    70c4:	4639      	mov	r1, r7
    70c6:	1c20      	adds	r0, r4, #0
    70c8:	bf18      	it	ne
    70ca:	2001      	movne	r0, #1
    70cc:	47b0      	blx	r6
	if (msg->len == 0) {
    70ce:	6860      	ldr	r0, [r4, #4]
    70d0:	2800      	cmp	r0, #0
    70d2:	d06f      	beq.n	71b4 <_i2c_m_async_transfer+0x124>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    70d4:	886b      	ldrh	r3, [r5, #2]
    70d6:	f413 7f80 	tst.w	r3, #256	; 0x100
    70da:	d169      	bne.n	71b0 <_i2c_m_async_transfer+0x120>
	msg->flags |= I2C_M_BUSY;
    70dc:	8863      	ldrh	r3, [r4, #2]
    70de:	b29b      	uxth	r3, r3
    70e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    70e4:	8063      	strh	r3, [r4, #2]
	i2c_dev->service.msg = *msg;
    70e6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    70ea:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    70ee:	692a      	ldr	r2, [r5, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    70f0:	6853      	ldr	r3, [r2, #4]
    70f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    70f6:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    70f8:	69d3      	ldr	r3, [r2, #28]
    70fa:	f013 0f04 	tst.w	r3, #4
    70fe:	d1fb      	bne.n	70f8 <_i2c_m_async_transfer+0x68>
	void *             hw    = i2c_dev->hw;
    7100:	692c      	ldr	r4, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    7102:	6826      	ldr	r6, [r4, #0]
	ASSERT(i2c_dev);
    7104:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    7108:	492b      	ldr	r1, [pc, #172]	; (71b8 <_i2c_m_async_transfer+0x128>)
    710a:	4640      	mov	r0, r8
    710c:	4b2b      	ldr	r3, [pc, #172]	; (71bc <_i2c_m_async_transfer+0x12c>)
    710e:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    7110:	686b      	ldr	r3, [r5, #4]
    7112:	2b01      	cmp	r3, #1
    7114:	d02a      	beq.n	716c <_i2c_m_async_transfer+0xdc>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    7116:	6863      	ldr	r3, [r4, #4]
    7118:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    711c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    711e:	69e3      	ldr	r3, [r4, #28]
    7120:	f013 0f04 	tst.w	r3, #4
    7124:	d1fb      	bne.n	711e <_i2c_m_async_transfer+0x8e>
	if (msg->addr & I2C_M_TEN) {
    7126:	882b      	ldrh	r3, [r5, #0]
    7128:	f413 6f80 	tst.w	r3, #1024	; 0x400
    712c:	d02a      	beq.n	7184 <_i2c_m_async_transfer+0xf4>
		if (msg->flags & I2C_M_RD) {
    712e:	886a      	ldrh	r2, [r5, #2]
    7130:	f012 0f01 	tst.w	r2, #1
    7134:	d004      	beq.n	7140 <_i2c_m_async_transfer+0xb0>
			msg->flags |= I2C_M_TEN;
    7136:	886a      	ldrh	r2, [r5, #2]
    7138:	b292      	uxth	r2, r2
    713a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    713e:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    7140:	f240 72fe 	movw	r2, #2046	; 0x7fe
    7144:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    7148:	69e3      	ldr	r3, [r4, #28]
    714a:	f013 0f04 	tst.w	r3, #4
    714e:	d1fb      	bne.n	7148 <_i2c_m_async_transfer+0xb8>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    7150:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    7156:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    715a:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    715c:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    715e:	69e3      	ldr	r3, [r4, #28]
    7160:	f013 0f04 	tst.w	r3, #4
    7164:	d1fb      	bne.n	715e <_i2c_m_async_transfer+0xce>
	return ERR_NONE;
    7166:	2000      	movs	r0, #0
    7168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (msg->len == 1 && sclsm) {
    716c:	f016 6f00 	tst.w	r6, #134217728	; 0x8000000
    7170:	d0d1      	beq.n	7116 <_i2c_m_async_transfer+0x86>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    7172:	6863      	ldr	r3, [r4, #4]
    7174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    7178:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    717a:	69e3      	ldr	r3, [r4, #28]
    717c:	f013 0f04 	tst.w	r3, #4
    7180:	d1fb      	bne.n	717a <_i2c_m_async_transfer+0xea>
    7182:	e7d0      	b.n	7126 <_i2c_m_async_transfer+0x96>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    7184:	8869      	ldrh	r1, [r5, #2]
    7186:	005a      	lsls	r2, r3, #1
    7188:	b2d2      	uxtb	r2, r2
    718a:	f001 0301 	and.w	r3, r1, #1
    718e:	431a      	orrs	r2, r3
    7190:	69e3      	ldr	r3, [r4, #28]
    7192:	f013 0f04 	tst.w	r3, #4
    7196:	d1fb      	bne.n	7190 <_i2c_m_async_transfer+0x100>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    7198:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    719a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    719e:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    71a0:	6262      	str	r2, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    71a2:	69e3      	ldr	r3, [r4, #28]
    71a4:	f013 0f04 	tst.w	r3, #4
    71a8:	d1fb      	bne.n	71a2 <_i2c_m_async_transfer+0x112>
	return ERR_NONE;
    71aa:	2000      	movs	r0, #0
    71ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BUSY;
    71b0:	f06f 0003 	mvn.w	r0, #3
}
    71b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    71b8:	0000d518 	.word	0x0000d518
    71bc:	00005915 	.word	0x00005915

000071c0 <_i2c_m_async_register_callback>:
	switch (type) {
    71c0:	2901      	cmp	r1, #1
    71c2:	d006      	beq.n	71d2 <_i2c_m_async_register_callback+0x12>
    71c4:	b119      	cbz	r1, 71ce <_i2c_m_async_register_callback+0xe>
    71c6:	2902      	cmp	r1, #2
    71c8:	d005      	beq.n	71d6 <_i2c_m_async_register_callback+0x16>
}
    71ca:	2000      	movs	r0, #0
    71cc:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    71ce:	6142      	str	r2, [r0, #20]
		break;
    71d0:	e7fb      	b.n	71ca <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    71d2:	6182      	str	r2, [r0, #24]
		break;
    71d4:	e7f9      	b.n	71ca <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    71d6:	61c2      	str	r2, [r0, #28]
		break;
    71d8:	e7f7      	b.n	71ca <_i2c_m_async_register_callback+0xa>
	...

000071dc <SERCOM0_0_Handler>:
{
    71dc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    71de:	4b02      	ldr	r3, [pc, #8]	; (71e8 <SERCOM0_0_Handler+0xc>)
    71e0:	6818      	ldr	r0, [r3, #0]
    71e2:	4b02      	ldr	r3, [pc, #8]	; (71ec <SERCOM0_0_Handler+0x10>)
    71e4:	4798      	blx	r3
    71e6:	bd08      	pop	{r3, pc}
    71e8:	20000980 	.word	0x20000980
    71ec:	000067ed 	.word	0x000067ed

000071f0 <SERCOM0_1_Handler>:
{
    71f0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    71f2:	4b02      	ldr	r3, [pc, #8]	; (71fc <SERCOM0_1_Handler+0xc>)
    71f4:	6818      	ldr	r0, [r3, #0]
    71f6:	4b02      	ldr	r3, [pc, #8]	; (7200 <SERCOM0_1_Handler+0x10>)
    71f8:	4798      	blx	r3
    71fa:	bd08      	pop	{r3, pc}
    71fc:	20000980 	.word	0x20000980
    7200:	000067ed 	.word	0x000067ed

00007204 <SERCOM0_2_Handler>:
{
    7204:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7206:	4b02      	ldr	r3, [pc, #8]	; (7210 <SERCOM0_2_Handler+0xc>)
    7208:	6818      	ldr	r0, [r3, #0]
    720a:	4b02      	ldr	r3, [pc, #8]	; (7214 <SERCOM0_2_Handler+0x10>)
    720c:	4798      	blx	r3
    720e:	bd08      	pop	{r3, pc}
    7210:	20000980 	.word	0x20000980
    7214:	000067ed 	.word	0x000067ed

00007218 <SERCOM0_3_Handler>:
{
    7218:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    721a:	4b02      	ldr	r3, [pc, #8]	; (7224 <SERCOM0_3_Handler+0xc>)
    721c:	6818      	ldr	r0, [r3, #0]
    721e:	4b02      	ldr	r3, [pc, #8]	; (7228 <SERCOM0_3_Handler+0x10>)
    7220:	4798      	blx	r3
    7222:	bd08      	pop	{r3, pc}
    7224:	20000980 	.word	0x20000980
    7228:	000067ed 	.word	0x000067ed

0000722c <SERCOM1_0_Handler>:
{
    722c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    722e:	4b02      	ldr	r3, [pc, #8]	; (7238 <SERCOM1_0_Handler+0xc>)
    7230:	6858      	ldr	r0, [r3, #4]
    7232:	4b02      	ldr	r3, [pc, #8]	; (723c <SERCOM1_0_Handler+0x10>)
    7234:	4798      	blx	r3
    7236:	bd08      	pop	{r3, pc}
    7238:	20000980 	.word	0x20000980
    723c:	000067ed 	.word	0x000067ed

00007240 <SERCOM1_1_Handler>:
{
    7240:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    7242:	4b02      	ldr	r3, [pc, #8]	; (724c <SERCOM1_1_Handler+0xc>)
    7244:	6858      	ldr	r0, [r3, #4]
    7246:	4b02      	ldr	r3, [pc, #8]	; (7250 <SERCOM1_1_Handler+0x10>)
    7248:	4798      	blx	r3
    724a:	bd08      	pop	{r3, pc}
    724c:	20000980 	.word	0x20000980
    7250:	000067ed 	.word	0x000067ed

00007254 <SERCOM1_2_Handler>:
{
    7254:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    7256:	4b02      	ldr	r3, [pc, #8]	; (7260 <SERCOM1_2_Handler+0xc>)
    7258:	6858      	ldr	r0, [r3, #4]
    725a:	4b02      	ldr	r3, [pc, #8]	; (7264 <SERCOM1_2_Handler+0x10>)
    725c:	4798      	blx	r3
    725e:	bd08      	pop	{r3, pc}
    7260:	20000980 	.word	0x20000980
    7264:	000067ed 	.word	0x000067ed

00007268 <SERCOM1_3_Handler>:
{
    7268:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    726a:	4b02      	ldr	r3, [pc, #8]	; (7274 <SERCOM1_3_Handler+0xc>)
    726c:	6858      	ldr	r0, [r3, #4]
    726e:	4b02      	ldr	r3, [pc, #8]	; (7278 <SERCOM1_3_Handler+0x10>)
    7270:	4798      	blx	r3
    7272:	bd08      	pop	{r3, pc}
    7274:	20000980 	.word	0x20000980
    7278:	000067ed 	.word	0x000067ed

0000727c <SERCOM3_0_Handler>:
{
    727c:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    727e:	4b02      	ldr	r3, [pc, #8]	; (7288 <SERCOM3_0_Handler+0xc>)
    7280:	6898      	ldr	r0, [r3, #8]
    7282:	4b02      	ldr	r3, [pc, #8]	; (728c <SERCOM3_0_Handler+0x10>)
    7284:	4798      	blx	r3
    7286:	bd08      	pop	{r3, pc}
    7288:	20000980 	.word	0x20000980
    728c:	00006967 	.word	0x00006967

00007290 <SERCOM3_1_Handler>:
{
    7290:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    7292:	4b02      	ldr	r3, [pc, #8]	; (729c <SERCOM3_1_Handler+0xc>)
    7294:	6898      	ldr	r0, [r3, #8]
    7296:	4b02      	ldr	r3, [pc, #8]	; (72a0 <SERCOM3_1_Handler+0x10>)
    7298:	4798      	blx	r3
    729a:	bd08      	pop	{r3, pc}
    729c:	20000980 	.word	0x20000980
    72a0:	00006967 	.word	0x00006967

000072a4 <SERCOM3_2_Handler>:
{
    72a4:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    72a6:	4b02      	ldr	r3, [pc, #8]	; (72b0 <SERCOM3_2_Handler+0xc>)
    72a8:	6898      	ldr	r0, [r3, #8]
    72aa:	4b02      	ldr	r3, [pc, #8]	; (72b4 <SERCOM3_2_Handler+0x10>)
    72ac:	4798      	blx	r3
    72ae:	bd08      	pop	{r3, pc}
    72b0:	20000980 	.word	0x20000980
    72b4:	00006967 	.word	0x00006967

000072b8 <SERCOM3_3_Handler>:
{
    72b8:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    72ba:	4b02      	ldr	r3, [pc, #8]	; (72c4 <SERCOM3_3_Handler+0xc>)
    72bc:	6898      	ldr	r0, [r3, #8]
    72be:	4b02      	ldr	r3, [pc, #8]	; (72c8 <SERCOM3_3_Handler+0x10>)
    72c0:	4798      	blx	r3
    72c2:	bd08      	pop	{r3, pc}
    72c4:	20000980 	.word	0x20000980
    72c8:	00006967 	.word	0x00006967

000072cc <SERCOM4_0_Handler>:
{
    72cc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    72ce:	4b02      	ldr	r3, [pc, #8]	; (72d8 <SERCOM4_0_Handler+0xc>)
    72d0:	68d8      	ldr	r0, [r3, #12]
    72d2:	4b02      	ldr	r3, [pc, #8]	; (72dc <SERCOM4_0_Handler+0x10>)
    72d4:	4798      	blx	r3
    72d6:	bd08      	pop	{r3, pc}
    72d8:	20000980 	.word	0x20000980
    72dc:	000067ed 	.word	0x000067ed

000072e0 <SERCOM4_1_Handler>:
{
    72e0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    72e2:	4b02      	ldr	r3, [pc, #8]	; (72ec <SERCOM4_1_Handler+0xc>)
    72e4:	68d8      	ldr	r0, [r3, #12]
    72e6:	4b02      	ldr	r3, [pc, #8]	; (72f0 <SERCOM4_1_Handler+0x10>)
    72e8:	4798      	blx	r3
    72ea:	bd08      	pop	{r3, pc}
    72ec:	20000980 	.word	0x20000980
    72f0:	000067ed 	.word	0x000067ed

000072f4 <SERCOM4_2_Handler>:
{
    72f4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    72f6:	4b02      	ldr	r3, [pc, #8]	; (7300 <SERCOM4_2_Handler+0xc>)
    72f8:	68d8      	ldr	r0, [r3, #12]
    72fa:	4b02      	ldr	r3, [pc, #8]	; (7304 <SERCOM4_2_Handler+0x10>)
    72fc:	4798      	blx	r3
    72fe:	bd08      	pop	{r3, pc}
    7300:	20000980 	.word	0x20000980
    7304:	000067ed 	.word	0x000067ed

00007308 <SERCOM4_3_Handler>:
{
    7308:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    730a:	4b02      	ldr	r3, [pc, #8]	; (7314 <SERCOM4_3_Handler+0xc>)
    730c:	68d8      	ldr	r0, [r3, #12]
    730e:	4b02      	ldr	r3, [pc, #8]	; (7318 <SERCOM4_3_Handler+0x10>)
    7310:	4798      	blx	r3
    7312:	bd08      	pop	{r3, pc}
    7314:	20000980 	.word	0x20000980
    7318:	000067ed 	.word	0x000067ed

0000731c <SERCOM5_0_Handler>:
{
    731c:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    731e:	4b02      	ldr	r3, [pc, #8]	; (7328 <SERCOM5_0_Handler+0xc>)
    7320:	6918      	ldr	r0, [r3, #16]
    7322:	4b02      	ldr	r3, [pc, #8]	; (732c <SERCOM5_0_Handler+0x10>)
    7324:	4798      	blx	r3
    7326:	bd08      	pop	{r3, pc}
    7328:	20000980 	.word	0x20000980
    732c:	00006c49 	.word	0x00006c49

00007330 <SERCOM5_1_Handler>:
{
    7330:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    7332:	4b02      	ldr	r3, [pc, #8]	; (733c <SERCOM5_1_Handler+0xc>)
    7334:	6918      	ldr	r0, [r3, #16]
    7336:	4b02      	ldr	r3, [pc, #8]	; (7340 <SERCOM5_1_Handler+0x10>)
    7338:	4798      	blx	r3
    733a:	bd08      	pop	{r3, pc}
    733c:	20000980 	.word	0x20000980
    7340:	00006c49 	.word	0x00006c49

00007344 <SERCOM5_2_Handler>:
{
    7344:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    7346:	4b02      	ldr	r3, [pc, #8]	; (7350 <SERCOM5_2_Handler+0xc>)
    7348:	6918      	ldr	r0, [r3, #16]
    734a:	4b02      	ldr	r3, [pc, #8]	; (7354 <SERCOM5_2_Handler+0x10>)
    734c:	4798      	blx	r3
    734e:	bd08      	pop	{r3, pc}
    7350:	20000980 	.word	0x20000980
    7354:	00006c49 	.word	0x00006c49

00007358 <SERCOM5_3_Handler>:
{
    7358:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    735a:	4b02      	ldr	r3, [pc, #8]	; (7364 <SERCOM5_3_Handler+0xc>)
    735c:	6918      	ldr	r0, [r3, #16]
    735e:	4b02      	ldr	r3, [pc, #8]	; (7368 <SERCOM5_3_Handler+0x10>)
    7360:	4798      	blx	r3
    7362:	bd08      	pop	{r3, pc}
    7364:	20000980 	.word	0x20000980
    7368:	00006c49 	.word	0x00006c49

0000736c <SERCOM6_0_Handler>:
{
    736c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    736e:	4b02      	ldr	r3, [pc, #8]	; (7378 <SERCOM6_0_Handler+0xc>)
    7370:	6958      	ldr	r0, [r3, #20]
    7372:	4b02      	ldr	r3, [pc, #8]	; (737c <SERCOM6_0_Handler+0x10>)
    7374:	4798      	blx	r3
    7376:	bd08      	pop	{r3, pc}
    7378:	20000980 	.word	0x20000980
    737c:	000067ed 	.word	0x000067ed

00007380 <SERCOM6_1_Handler>:
{
    7380:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7382:	4b02      	ldr	r3, [pc, #8]	; (738c <SERCOM6_1_Handler+0xc>)
    7384:	6958      	ldr	r0, [r3, #20]
    7386:	4b02      	ldr	r3, [pc, #8]	; (7390 <SERCOM6_1_Handler+0x10>)
    7388:	4798      	blx	r3
    738a:	bd08      	pop	{r3, pc}
    738c:	20000980 	.word	0x20000980
    7390:	000067ed 	.word	0x000067ed

00007394 <SERCOM6_2_Handler>:
{
    7394:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7396:	4b02      	ldr	r3, [pc, #8]	; (73a0 <SERCOM6_2_Handler+0xc>)
    7398:	6958      	ldr	r0, [r3, #20]
    739a:	4b02      	ldr	r3, [pc, #8]	; (73a4 <SERCOM6_2_Handler+0x10>)
    739c:	4798      	blx	r3
    739e:	bd08      	pop	{r3, pc}
    73a0:	20000980 	.word	0x20000980
    73a4:	000067ed 	.word	0x000067ed

000073a8 <SERCOM6_3_Handler>:
{
    73a8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    73aa:	4b02      	ldr	r3, [pc, #8]	; (73b4 <SERCOM6_3_Handler+0xc>)
    73ac:	6958      	ldr	r0, [r3, #20]
    73ae:	4b02      	ldr	r3, [pc, #8]	; (73b8 <SERCOM6_3_Handler+0x10>)
    73b0:	4798      	blx	r3
    73b2:	bd08      	pop	{r3, pc}
    73b4:	20000980 	.word	0x20000980
    73b8:	000067ed 	.word	0x000067ed

000073bc <_spi_m_sync_init>:
{
    73bc:	b570      	push	{r4, r5, r6, lr}
    73be:	4606      	mov	r6, r0
    73c0:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    73c2:	4608      	mov	r0, r1
    73c4:	4b5d      	ldr	r3, [pc, #372]	; (753c <_spi_m_sync_init+0x180>)
    73c6:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    73c8:	2803      	cmp	r0, #3
    73ca:	d00c      	beq.n	73e6 <_spi_m_sync_init+0x2a>
    73cc:	2807      	cmp	r0, #7
    73ce:	bf08      	it	eq
    73d0:	2301      	moveq	r3, #1
    73d2:	d009      	beq.n	73e8 <_spi_m_sync_init+0x2c>
	ASSERT(dev && hw);
    73d4:	2e00      	cmp	r6, #0
    73d6:	f000 809f 	beq.w	7518 <_spi_m_sync_init+0x15c>
    73da:	2c00      	cmp	r4, #0
    73dc:	f040 80a5 	bne.w	752a <_spi_m_sync_init+0x16e>
	return NULL;
    73e0:	2500      	movs	r5, #0
	ASSERT(dev && hw);
    73e2:	2000      	movs	r0, #0
    73e4:	e009      	b.n	73fa <_spi_m_sync_init+0x3e>
		if (sercomspi_regs[i].n == n) {
    73e6:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    73e8:	4d55      	ldr	r5, [pc, #340]	; (7540 <_spi_m_sync_init+0x184>)
    73ea:	eb05 1503 	add.w	r5, r5, r3, lsl #4
    73ee:	441d      	add	r5, r3
	ASSERT(dev && hw);
    73f0:	2e00      	cmp	r6, #0
    73f2:	d0f6      	beq.n	73e2 <_spi_m_sync_init+0x26>
    73f4:	2001      	movs	r0, #1
    73f6:	2c00      	cmp	r4, #0
    73f8:	d0f3      	beq.n	73e2 <_spi_m_sync_init+0x26>
    73fa:	f640 226e 	movw	r2, #2670	; 0xa6e
    73fe:	4951      	ldr	r1, [pc, #324]	; (7544 <_spi_m_sync_init+0x188>)
    7400:	4b51      	ldr	r3, [pc, #324]	; (7548 <_spi_m_sync_init+0x18c>)
    7402:	4798      	blx	r3
	if (regs == NULL) {
    7404:	2d00      	cmp	r5, #0
    7406:	f000 8084 	beq.w	7512 <_spi_m_sync_init+0x156>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    740a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    740c:	f013 0f01 	tst.w	r3, #1
    7410:	d11d      	bne.n	744e <_spi_m_sync_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    7412:	682b      	ldr	r3, [r5, #0]
    7414:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7418:	69e3      	ldr	r3, [r4, #28]
    741a:	f013 0f03 	tst.w	r3, #3
    741e:	d1fb      	bne.n	7418 <_spi_m_sync_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    7420:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    7422:	f013 0f02 	tst.w	r3, #2
    7426:	d00b      	beq.n	7440 <_spi_m_sync_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    7428:	6823      	ldr	r3, [r4, #0]
    742a:	f023 0302 	bic.w	r3, r3, #2
    742e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7430:	69e3      	ldr	r3, [r4, #28]
    7432:	f013 0f03 	tst.w	r3, #3
    7436:	d1fb      	bne.n	7430 <_spi_m_sync_init+0x74>
    7438:	69e3      	ldr	r3, [r4, #28]
    743a:	f013 0f02 	tst.w	r3, #2
    743e:	d1fb      	bne.n	7438 <_spi_m_sync_init+0x7c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    7440:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7444:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7446:	69e3      	ldr	r3, [r4, #28]
    7448:	f013 0f03 	tst.w	r3, #3
    744c:	d1fb      	bne.n	7446 <_spi_m_sync_init+0x8a>
    744e:	69e3      	ldr	r3, [r4, #28]
    7450:	f013 0f01 	tst.w	r3, #1
    7454:	d1fb      	bne.n	744e <_spi_m_sync_init+0x92>
	dev->prvt = hw;
    7456:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    7458:	682b      	ldr	r3, [r5, #0]
    745a:	f003 031c 	and.w	r3, r3, #28
    745e:	2b08      	cmp	r3, #8
    7460:	d02e      	beq.n	74c0 <_spi_m_sync_init+0x104>
	ASSERT(hw && regs);
    7462:	f44f 6217 	mov.w	r2, #2416	; 0x970
    7466:	4937      	ldr	r1, [pc, #220]	; (7544 <_spi_m_sync_init+0x188>)
    7468:	1c20      	adds	r0, r4, #0
    746a:	bf18      	it	ne
    746c:	2001      	movne	r0, #1
    746e:	4b36      	ldr	r3, [pc, #216]	; (7548 <_spi_m_sync_init+0x18c>)
    7470:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    7472:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    7474:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    7478:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    747c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    747e:	69e3      	ldr	r3, [r4, #28]
    7480:	f013 0f03 	tst.w	r3, #3
    7484:	d1fb      	bne.n	747e <_spi_m_sync_init+0xc2>
	    (regs->ctrlb
    7486:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    7488:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    748c:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    7490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    7494:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7496:	69e3      	ldr	r3, [r4, #28]
    7498:	f013 0f17 	tst.w	r3, #23
    749c:	d1fb      	bne.n	7496 <_spi_m_sync_init+0xda>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    749e:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    74a0:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    74a2:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    74a4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    74a8:	686b      	ldr	r3, [r5, #4]
    74aa:	f003 0307 	and.w	r3, r3, #7
    74ae:	2b00      	cmp	r3, #0
    74b0:	bf0c      	ite	eq
    74b2:	2301      	moveq	r3, #1
    74b4:	2302      	movne	r3, #2
    74b6:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
    74b8:	89eb      	ldrh	r3, [r5, #14]
    74ba:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
    74bc:	2000      	movs	r0, #0
    74be:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(hw && regs);
    74c0:	f640 1284 	movw	r2, #2436	; 0x984
    74c4:	491f      	ldr	r1, [pc, #124]	; (7544 <_spi_m_sync_init+0x188>)
    74c6:	1c20      	adds	r0, r4, #0
    74c8:	bf18      	it	ne
    74ca:	2001      	movne	r0, #1
    74cc:	4b1e      	ldr	r3, [pc, #120]	; (7548 <_spi_m_sync_init+0x18c>)
    74ce:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    74d0:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    74d2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    74d6:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    74da:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    74dc:	69e3      	ldr	r3, [r4, #28]
    74de:	f013 0f03 	tst.w	r3, #3
    74e2:	d1fb      	bne.n	74dc <_spi_m_sync_init+0x120>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    74e4:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    74e6:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    74ea:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    74ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    74f2:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    74f6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    74f8:	69e3      	ldr	r3, [r4, #28]
    74fa:	f013 0f17 	tst.w	r3, #23
    74fe:	d1fb      	bne.n	74f8 <_spi_m_sync_init+0x13c>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    7500:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    7502:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    7504:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    7506:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    750a:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    750c:	2b00      	cmp	r3, #0
    750e:	d1fc      	bne.n	750a <_spi_m_sync_init+0x14e>
    7510:	e7ca      	b.n	74a8 <_spi_m_sync_init+0xec>
		return ERR_INVALID_ARG;
    7512:	f06f 000c 	mvn.w	r0, #12
    7516:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    7518:	f640 226e 	movw	r2, #2670	; 0xa6e
    751c:	4909      	ldr	r1, [pc, #36]	; (7544 <_spi_m_sync_init+0x188>)
    751e:	2000      	movs	r0, #0
    7520:	4b09      	ldr	r3, [pc, #36]	; (7548 <_spi_m_sync_init+0x18c>)
    7522:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7524:	f06f 000c 	mvn.w	r0, #12
    7528:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    752a:	f640 226e 	movw	r2, #2670	; 0xa6e
    752e:	4905      	ldr	r1, [pc, #20]	; (7544 <_spi_m_sync_init+0x188>)
    7530:	2001      	movs	r0, #1
    7532:	4b05      	ldr	r3, [pc, #20]	; (7548 <_spi_m_sync_init+0x18c>)
    7534:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7536:	f06f 000c 	mvn.w	r0, #12
    753a:	bd70      	pop	{r4, r5, r6, pc}
    753c:	000067a9 	.word	0x000067a9
    7540:	0000d4f4 	.word	0x0000d4f4
    7544:	0000d518 	.word	0x0000d518
    7548:	00005915 	.word	0x00005915

0000754c <_spi_m_async_init>:
{
    754c:	b538      	push	{r3, r4, r5, lr}
    754e:	4604      	mov	r4, r0
    7550:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    7552:	4b15      	ldr	r3, [pc, #84]	; (75a8 <_spi_m_async_init+0x5c>)
    7554:	4798      	blx	r3
	if (rc < 0) {
    7556:	2800      	cmp	r0, #0
    7558:	db24      	blt.n	75a4 <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    755a:	4621      	mov	r1, r4
    755c:	4628      	mov	r0, r5
    755e:	4b13      	ldr	r3, [pc, #76]	; (75ac <_spi_m_async_init+0x60>)
    7560:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    7562:	2300      	movs	r3, #0
    7564:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    7566:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    7568:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    756a:	4628      	mov	r0, r5
    756c:	4b10      	ldr	r3, [pc, #64]	; (75b0 <_spi_m_async_init+0x64>)
    756e:	4798      	blx	r3
    7570:	1d01      	adds	r1, r0, #4
    7572:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7574:	2401      	movs	r4, #1
    7576:	f000 021f 	and.w	r2, r0, #31
    757a:	fa04 f202 	lsl.w	r2, r4, r2
    757e:	0943      	lsrs	r3, r0, #5
    7580:	009b      	lsls	r3, r3, #2
    7582:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    7586:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    758a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    758e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7592:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7596:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    759a:	3001      	adds	r0, #1
    759c:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    759e:	4281      	cmp	r1, r0
    75a0:	d1e9      	bne.n	7576 <_spi_m_async_init+0x2a>
	return ERR_NONE;
    75a2:	2000      	movs	r0, #0
}
    75a4:	bd38      	pop	{r3, r4, r5, pc}
    75a6:	bf00      	nop
    75a8:	000073bd 	.word	0x000073bd
    75ac:	0000685d 	.word	0x0000685d
    75b0:	000068bd 	.word	0x000068bd

000075b4 <_spi_m_async_enable>:
{
    75b4:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    75b6:	4604      	mov	r4, r0
    75b8:	b160      	cbz	r0, 75d4 <_spi_m_async_enable+0x20>
    75ba:	6800      	ldr	r0, [r0, #0]
    75bc:	3000      	adds	r0, #0
    75be:	bf18      	it	ne
    75c0:	2001      	movne	r0, #1
    75c2:	f640 22db 	movw	r2, #2779	; 0xadb
    75c6:	4904      	ldr	r1, [pc, #16]	; (75d8 <_spi_m_async_enable+0x24>)
    75c8:	4b04      	ldr	r3, [pc, #16]	; (75dc <_spi_m_async_enable+0x28>)
    75ca:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
    75cc:	6820      	ldr	r0, [r4, #0]
    75ce:	4b04      	ldr	r3, [pc, #16]	; (75e0 <_spi_m_async_enable+0x2c>)
    75d0:	4798      	blx	r3
}
    75d2:	bd10      	pop	{r4, pc}
    75d4:	2000      	movs	r0, #0
    75d6:	e7f4      	b.n	75c2 <_spi_m_async_enable+0xe>
    75d8:	0000d518 	.word	0x0000d518
    75dc:	00005915 	.word	0x00005915
    75e0:	000068f5 	.word	0x000068f5

000075e4 <_spi_m_async_set_mode>:
{
    75e4:	b538      	push	{r3, r4, r5, lr}
    75e6:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    75e8:	4604      	mov	r4, r0
    75ea:	b168      	cbz	r0, 7608 <_spi_m_async_set_mode+0x24>
    75ec:	6800      	ldr	r0, [r0, #0]
    75ee:	3000      	adds	r0, #0
    75f0:	bf18      	it	ne
    75f2:	2001      	movne	r0, #1
    75f4:	f640 320c 	movw	r2, #2828	; 0xb0c
    75f8:	4904      	ldr	r1, [pc, #16]	; (760c <_spi_m_async_set_mode+0x28>)
    75fa:	4b05      	ldr	r3, [pc, #20]	; (7610 <_spi_m_async_set_mode+0x2c>)
    75fc:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
    75fe:	4629      	mov	r1, r5
    7600:	6820      	ldr	r0, [r4, #0]
    7602:	4b04      	ldr	r3, [pc, #16]	; (7614 <_spi_m_async_set_mode+0x30>)
    7604:	4798      	blx	r3
}
    7606:	bd38      	pop	{r3, r4, r5, pc}
    7608:	2000      	movs	r0, #0
    760a:	e7f3      	b.n	75f4 <_spi_m_async_set_mode+0x10>
    760c:	0000d518 	.word	0x0000d518
    7610:	00005915 	.word	0x00005915
    7614:	00006935 	.word	0x00006935

00007618 <_spi_m_async_set_baudrate>:
{
    7618:	b538      	push	{r3, r4, r5, lr}
    761a:	460c      	mov	r4, r1
	ASSERT(dev && dev->prvt);
    761c:	4605      	mov	r5, r0
    761e:	b198      	cbz	r0, 7648 <_spi_m_async_set_baudrate+0x30>
    7620:	6800      	ldr	r0, [r0, #0]
    7622:	3000      	adds	r0, #0
    7624:	bf18      	it	ne
    7626:	2001      	movne	r0, #1
    7628:	f640 323b 	movw	r2, #2875	; 0xb3b
    762c:	4907      	ldr	r1, [pc, #28]	; (764c <_spi_m_async_set_baudrate+0x34>)
    762e:	4b08      	ldr	r3, [pc, #32]	; (7650 <_spi_m_async_set_baudrate+0x38>)
    7630:	4798      	blx	r3
	return _spi_set_baudrate(dev->prvt, baud_val);
    7632:	682b      	ldr	r3, [r5, #0]
    7634:	69da      	ldr	r2, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    7636:	f012 0f01 	tst.w	r2, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
    763a:	bf03      	ittte	eq
    763c:	b2e4      	uxtbeq	r4, r4
	((Sercom *)hw)->SPI.BAUD.reg = data;
    763e:	731c      	strbeq	r4, [r3, #12]
	return ERR_NONE;
    7640:	2000      	moveq	r0, #0
		return ERR_BUSY;
    7642:	f06f 0003 	mvnne.w	r0, #3
}
    7646:	bd38      	pop	{r3, r4, r5, pc}
    7648:	2000      	movs	r0, #0
    764a:	e7ed      	b.n	7628 <_spi_m_async_set_baudrate+0x10>
    764c:	0000d518 	.word	0x0000d518
    7650:	00005915 	.word	0x00005915

00007654 <_spi_m_async_enable_tx>:
{
    7654:	b538      	push	{r3, r4, r5, lr}
    7656:	460d      	mov	r5, r1
	void *hw = dev->prvt;
    7658:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
    765a:	b160      	cbz	r0, 7676 <_spi_m_async_enable_tx+0x22>
    765c:	1c20      	adds	r0, r4, #0
    765e:	bf18      	it	ne
    7660:	2001      	movne	r0, #1
    7662:	f640 32fe 	movw	r2, #3070	; 0xbfe
    7666:	4906      	ldr	r1, [pc, #24]	; (7680 <_spi_m_async_enable_tx+0x2c>)
    7668:	4b06      	ldr	r3, [pc, #24]	; (7684 <_spi_m_async_enable_tx+0x30>)
    766a:	4798      	blx	r3
	if (state) {
    766c:	b92d      	cbnz	r5, 767a <_spi_m_async_enable_tx+0x26>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    766e:	2301      	movs	r3, #1
    7670:	7523      	strb	r3, [r4, #20]
}
    7672:	2000      	movs	r0, #0
    7674:	bd38      	pop	{r3, r4, r5, pc}
    7676:	2000      	movs	r0, #0
    7678:	e7f3      	b.n	7662 <_spi_m_async_enable_tx+0xe>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    767a:	2301      	movs	r3, #1
    767c:	75a3      	strb	r3, [r4, #22]
    767e:	e7f8      	b.n	7672 <_spi_m_async_enable_tx+0x1e>
    7680:	0000d518 	.word	0x0000d518
    7684:	00005915 	.word	0x00005915

00007688 <_spi_m_async_enable_rx>:
{
    7688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    768a:	460f      	mov	r7, r1
	void *hw = dev->prvt;
    768c:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
    768e:	4e0c      	ldr	r6, [pc, #48]	; (76c0 <_spi_m_async_enable_rx+0x38>)
    7690:	f640 4212 	movw	r2, #3090	; 0xc12
    7694:	4631      	mov	r1, r6
    7696:	3000      	adds	r0, #0
    7698:	bf18      	it	ne
    769a:	2001      	movne	r0, #1
    769c:	4d09      	ldr	r5, [pc, #36]	; (76c4 <_spi_m_async_enable_rx+0x3c>)
    769e:	47a8      	blx	r5
	ASSERT(hw);
    76a0:	f640 4213 	movw	r2, #3091	; 0xc13
    76a4:	4631      	mov	r1, r6
    76a6:	1c20      	adds	r0, r4, #0
    76a8:	bf18      	it	ne
    76aa:	2001      	movne	r0, #1
    76ac:	47a8      	blx	r5
	if (state) {
    76ae:	b91f      	cbnz	r7, 76b8 <_spi_m_async_enable_rx+0x30>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    76b0:	2304      	movs	r3, #4
    76b2:	7523      	strb	r3, [r4, #20]
}
    76b4:	2000      	movs	r0, #0
    76b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    76b8:	2304      	movs	r3, #4
    76ba:	75a3      	strb	r3, [r4, #22]
    76bc:	e7fa      	b.n	76b4 <_spi_m_async_enable_rx+0x2c>
    76be:	bf00      	nop
    76c0:	0000d518 	.word	0x0000d518
    76c4:	00005915 	.word	0x00005915

000076c8 <_spi_m_async_enable_tx_complete>:
{
    76c8:	b538      	push	{r3, r4, r5, lr}
    76ca:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    76cc:	4604      	mov	r4, r0
    76ce:	b170      	cbz	r0, 76ee <_spi_m_async_enable_tx_complete+0x26>
    76d0:	6800      	ldr	r0, [r0, #0]
    76d2:	3000      	adds	r0, #0
    76d4:	bf18      	it	ne
    76d6:	2001      	movne	r0, #1
    76d8:	f640 4225 	movw	r2, #3109	; 0xc25
    76dc:	4907      	ldr	r1, [pc, #28]	; (76fc <_spi_m_async_enable_tx_complete+0x34>)
    76de:	4b08      	ldr	r3, [pc, #32]	; (7700 <_spi_m_async_enable_tx_complete+0x38>)
    76e0:	4798      	blx	r3
	if (state) {
    76e2:	b935      	cbnz	r5, 76f2 <_spi_m_async_enable_tx_complete+0x2a>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    76e4:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    76e6:	2202      	movs	r2, #2
    76e8:	751a      	strb	r2, [r3, #20]
}
    76ea:	2000      	movs	r0, #0
    76ec:	bd38      	pop	{r3, r4, r5, pc}
    76ee:	2000      	movs	r0, #0
    76f0:	e7f2      	b.n	76d8 <_spi_m_async_enable_tx_complete+0x10>
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    76f2:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    76f4:	2202      	movs	r2, #2
    76f6:	759a      	strb	r2, [r3, #22]
    76f8:	e7f7      	b.n	76ea <_spi_m_async_enable_tx_complete+0x22>
    76fa:	bf00      	nop
    76fc:	0000d518 	.word	0x0000d518
    7700:	00005915 	.word	0x00005915

00007704 <_spi_m_async_write_one>:
{
    7704:	b538      	push	{r3, r4, r5, lr}
    7706:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7708:	4604      	mov	r4, r0
    770a:	b160      	cbz	r0, 7726 <_spi_m_async_write_one+0x22>
    770c:	6800      	ldr	r0, [r0, #0]
    770e:	3000      	adds	r0, #0
    7710:	bf18      	it	ne
    7712:	2001      	movne	r0, #1
    7714:	f640 4237 	movw	r2, #3127	; 0xc37
    7718:	4904      	ldr	r1, [pc, #16]	; (772c <_spi_m_async_write_one+0x28>)
    771a:	4b05      	ldr	r3, [pc, #20]	; (7730 <_spi_m_async_write_one+0x2c>)
    771c:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    771e:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    7720:	629d      	str	r5, [r3, #40]	; 0x28
}
    7722:	2000      	movs	r0, #0
    7724:	bd38      	pop	{r3, r4, r5, pc}
    7726:	2000      	movs	r0, #0
    7728:	e7f4      	b.n	7714 <_spi_m_async_write_one+0x10>
    772a:	bf00      	nop
    772c:	0000d518 	.word	0x0000d518
    7730:	00005915 	.word	0x00005915

00007734 <_spi_m_async_read_one>:
{
    7734:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    7736:	4604      	mov	r4, r0
    7738:	b160      	cbz	r0, 7754 <_spi_m_async_read_one+0x20>
    773a:	6800      	ldr	r0, [r0, #0]
    773c:	3000      	adds	r0, #0
    773e:	bf18      	it	ne
    7740:	2001      	movne	r0, #1
    7742:	f640 4252 	movw	r2, #3154	; 0xc52
    7746:	4904      	ldr	r1, [pc, #16]	; (7758 <_spi_m_async_read_one+0x24>)
    7748:	4b04      	ldr	r3, [pc, #16]	; (775c <_spi_m_async_read_one+0x28>)
    774a:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    774c:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    774e:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    7750:	b280      	uxth	r0, r0
    7752:	bd10      	pop	{r4, pc}
    7754:	2000      	movs	r0, #0
    7756:	e7f4      	b.n	7742 <_spi_m_async_read_one+0xe>
    7758:	0000d518 	.word	0x0000d518
    775c:	00005915 	.word	0x00005915

00007760 <_spi_m_async_register_callback>:
{
    7760:	b570      	push	{r4, r5, r6, lr}
    7762:	460d      	mov	r5, r1
    7764:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
    7766:	4604      	mov	r4, r0
    7768:	b168      	cbz	r0, 7786 <_spi_m_async_register_callback+0x26>
    776a:	2903      	cmp	r1, #3
    776c:	bf8c      	ite	hi
    776e:	2000      	movhi	r0, #0
    7770:	2001      	movls	r0, #1
    7772:	f640 426b 	movw	r2, #3179	; 0xc6b
    7776:	4905      	ldr	r1, [pc, #20]	; (778c <_spi_m_async_register_callback+0x2c>)
    7778:	4b05      	ldr	r3, [pc, #20]	; (7790 <_spi_m_async_register_callback+0x30>)
    777a:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
    777c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    7780:	60a6      	str	r6, [r4, #8]
}
    7782:	2000      	movs	r0, #0
    7784:	bd70      	pop	{r4, r5, r6, pc}
    7786:	2000      	movs	r0, #0
    7788:	e7f3      	b.n	7772 <_spi_m_async_register_callback+0x12>
    778a:	bf00      	nop
    778c:	0000d518 	.word	0x0000d518
    7790:	00005915 	.word	0x00005915

00007794 <_spi_m_async_set_irq_state>:
{
    7794:	b570      	push	{r4, r5, r6, lr}
    7796:	460c      	mov	r4, r1
    7798:	4615      	mov	r5, r2
	ASSERT(device);
    779a:	4606      	mov	r6, r0
    779c:	f640 42ac 	movw	r2, #3244	; 0xcac
    77a0:	4908      	ldr	r1, [pc, #32]	; (77c4 <_spi_m_async_set_irq_state+0x30>)
    77a2:	3000      	adds	r0, #0
    77a4:	bf18      	it	ne
    77a6:	2001      	movne	r0, #1
    77a8:	4b07      	ldr	r3, [pc, #28]	; (77c8 <_spi_m_async_set_irq_state+0x34>)
    77aa:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
    77ac:	2c03      	cmp	r4, #3
    77ae:	d000      	beq.n	77b2 <_spi_m_async_set_irq_state+0x1e>
    77b0:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    77b2:	6833      	ldr	r3, [r6, #0]
	if (value == 0x0) {
    77b4:	b115      	cbz	r5, 77bc <_spi_m_async_set_irq_state+0x28>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    77b6:	2280      	movs	r2, #128	; 0x80
    77b8:	759a      	strb	r2, [r3, #22]
}
    77ba:	e7f9      	b.n	77b0 <_spi_m_async_set_irq_state+0x1c>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    77bc:	2280      	movs	r2, #128	; 0x80
    77be:	751a      	strb	r2, [r3, #20]
    77c0:	bd70      	pop	{r4, r5, r6, pc}
    77c2:	bf00      	nop
    77c4:	0000d518 	.word	0x0000d518
    77c8:	00005915 	.word	0x00005915

000077cc <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    77cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    77d0:	4605      	mov	r5, r0
    77d2:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    77d4:	4608      	mov	r0, r1
    77d6:	4b52      	ldr	r3, [pc, #328]	; (7920 <_spi_m_dma_init+0x154>)
    77d8:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    77da:	2803      	cmp	r0, #3
    77dc:	d00c      	beq.n	77f8 <_spi_m_dma_init+0x2c>
    77de:	2807      	cmp	r0, #7
    77e0:	bf08      	it	eq
    77e2:	2301      	moveq	r3, #1
    77e4:	d009      	beq.n	77fa <_spi_m_dma_init+0x2e>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    77e6:	2d00      	cmp	r5, #0
    77e8:	f000 8086 	beq.w	78f8 <_spi_m_dma_init+0x12c>
    77ec:	2c00      	cmp	r4, #0
    77ee:	f040 808d 	bne.w	790c <_spi_m_dma_init+0x140>
	return NULL;
    77f2:	2600      	movs	r6, #0
	ASSERT(dev && hw);
    77f4:	2000      	movs	r0, #0
    77f6:	e009      	b.n	780c <_spi_m_dma_init+0x40>
		if (sercomspi_regs[i].n == n) {
    77f8:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    77fa:	4e4a      	ldr	r6, [pc, #296]	; (7924 <_spi_m_dma_init+0x158>)
    77fc:	eb06 1603 	add.w	r6, r6, r3, lsl #4
    7800:	441e      	add	r6, r3
	ASSERT(dev && hw);
    7802:	2d00      	cmp	r5, #0
    7804:	d0f6      	beq.n	77f4 <_spi_m_dma_init+0x28>
    7806:	2001      	movs	r0, #1
    7808:	2c00      	cmp	r4, #0
    780a:	d0f3      	beq.n	77f4 <_spi_m_dma_init+0x28>
    780c:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    7810:	4945      	ldr	r1, [pc, #276]	; (7928 <_spi_m_dma_init+0x15c>)
    7812:	4b46      	ldr	r3, [pc, #280]	; (792c <_spi_m_dma_init+0x160>)
    7814:	4798      	blx	r3

	if (regs == NULL) {
    7816:	2e00      	cmp	r6, #0
    7818:	d06a      	beq.n	78f0 <_spi_m_dma_init+0x124>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    781a:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    781c:	f013 0f01 	tst.w	r3, #1
    7820:	d11d      	bne.n	785e <_spi_m_dma_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    7822:	6833      	ldr	r3, [r6, #0]
    7824:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7828:	69e3      	ldr	r3, [r4, #28]
    782a:	f013 0f03 	tst.w	r3, #3
    782e:	d1fb      	bne.n	7828 <_spi_m_dma_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    7830:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    7832:	f013 0f02 	tst.w	r3, #2
    7836:	d00b      	beq.n	7850 <_spi_m_dma_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    7838:	6823      	ldr	r3, [r4, #0]
    783a:	f023 0302 	bic.w	r3, r3, #2
    783e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7840:	69e3      	ldr	r3, [r4, #28]
    7842:	f013 0f03 	tst.w	r3, #3
    7846:	d1fb      	bne.n	7840 <_spi_m_dma_init+0x74>
    7848:	69e3      	ldr	r3, [r4, #28]
    784a:	f013 0f02 	tst.w	r3, #2
    784e:	d1fb      	bne.n	7848 <_spi_m_dma_init+0x7c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    7850:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7854:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7856:	69e3      	ldr	r3, [r4, #28]
    7858:	f013 0f03 	tst.w	r3, #3
    785c:	d1fb      	bne.n	7856 <_spi_m_dma_init+0x8a>
    785e:	69e3      	ldr	r3, [r4, #28]
    7860:	f013 0f01 	tst.w	r3, #1
    7864:	d1fb      	bne.n	785e <_spi_m_dma_init+0x92>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    7866:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    7868:	f44f 6217 	mov.w	r2, #2416	; 0x970
    786c:	492e      	ldr	r1, [pc, #184]	; (7928 <_spi_m_dma_init+0x15c>)
    786e:	1c20      	adds	r0, r4, #0
    7870:	bf18      	it	ne
    7872:	2001      	movne	r0, #1
    7874:	4b2d      	ldr	r3, [pc, #180]	; (792c <_spi_m_dma_init+0x160>)
    7876:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    7878:	6833      	ldr	r3, [r6, #0]
	hri_sercomspi_write_CTRLA_reg(
    787a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    787e:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7882:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7884:	69e3      	ldr	r3, [r4, #28]
    7886:	f013 0f03 	tst.w	r3, #3
    788a:	d1fb      	bne.n	7884 <_spi_m_dma_init+0xb8>
	    (regs->ctrlb
    788c:	6873      	ldr	r3, [r6, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    788e:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    7892:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    7896:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    789a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    789c:	69e3      	ldr	r3, [r4, #28]
    789e:	f013 0f17 	tst.w	r3, #23
    78a2:	d1fb      	bne.n	789c <_spi_m_dma_init+0xd0>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    78a4:	7b33      	ldrb	r3, [r6, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    78a6:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    78a8:	7b73      	ldrb	r3, [r6, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    78aa:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	_spi_load_regs_master(hw, regs);

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    78ae:	f105 0818 	add.w	r8, r5, #24
    78b2:	4620      	mov	r0, r4
    78b4:	4b1e      	ldr	r3, [pc, #120]	; (7930 <_spi_m_dma_init+0x164>)
    78b6:	4798      	blx	r3
    78b8:	4601      	mov	r1, r0
    78ba:	4640      	mov	r0, r8
    78bc:	4f1d      	ldr	r7, [pc, #116]	; (7934 <_spi_m_dma_init+0x168>)
    78be:	47b8      	blx	r7
	dev->resource->back                 = dev;
    78c0:	69ab      	ldr	r3, [r5, #24]
    78c2:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    78c4:	69ab      	ldr	r3, [r5, #24]
    78c6:	4a1c      	ldr	r2, [pc, #112]	; (7938 <_spi_m_dma_init+0x16c>)
    78c8:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    78ca:	69ab      	ldr	r3, [r5, #24]
    78cc:	4e1b      	ldr	r6, [pc, #108]	; (793c <_spi_m_dma_init+0x170>)
    78ce:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    78d0:	4620      	mov	r0, r4
    78d2:	4b1b      	ldr	r3, [pc, #108]	; (7940 <_spi_m_dma_init+0x174>)
    78d4:	4798      	blx	r3
    78d6:	4601      	mov	r1, r0
    78d8:	4640      	mov	r0, r8
    78da:	47b8      	blx	r7
	dev->resource->back                 = dev;
    78dc:	69ab      	ldr	r3, [r5, #24]
    78de:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    78e0:	69ab      	ldr	r3, [r5, #24]
    78e2:	4a18      	ldr	r2, [pc, #96]	; (7944 <_spi_m_dma_init+0x178>)
    78e4:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    78e6:	69ab      	ldr	r3, [r5, #24]
    78e8:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
    78ea:	2000      	movs	r0, #0
    78ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    78f0:	f06f 000c 	mvn.w	r0, #12
    78f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    78f8:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    78fc:	490a      	ldr	r1, [pc, #40]	; (7928 <_spi_m_dma_init+0x15c>)
    78fe:	2000      	movs	r0, #0
    7900:	4b0a      	ldr	r3, [pc, #40]	; (792c <_spi_m_dma_init+0x160>)
    7902:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7904:	f06f 000c 	mvn.w	r0, #12
    7908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    790c:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    7910:	4905      	ldr	r1, [pc, #20]	; (7928 <_spi_m_dma_init+0x15c>)
    7912:	2001      	movs	r0, #1
    7914:	4b05      	ldr	r3, [pc, #20]	; (792c <_spi_m_dma_init+0x160>)
    7916:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7918:	f06f 000c 	mvn.w	r0, #12
    791c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7920:	000067a9 	.word	0x000067a9
    7924:	0000d4f4 	.word	0x0000d4f4
    7928:	0000d518 	.word	0x0000d518
    792c:	00005915 	.word	0x00005915
    7930:	000069c9 	.word	0x000069c9
    7934:	000061b1 	.word	0x000061b1
    7938:	000069dd 	.word	0x000069dd
    793c:	000069f5 	.word	0x000069f5
    7940:	000069b5 	.word	0x000069b5
    7944:	000069e9 	.word	0x000069e9

00007948 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    7948:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    794a:	4604      	mov	r4, r0
    794c:	b160      	cbz	r0, 7968 <_spi_m_dma_enable+0x20>
    794e:	6800      	ldr	r0, [r0, #0]
    7950:	3000      	adds	r0, #0
    7952:	bf18      	it	ne
    7954:	2001      	movne	r0, #1
    7956:	f640 52c9 	movw	r2, #3529	; 0xdc9
    795a:	4904      	ldr	r1, [pc, #16]	; (796c <_spi_m_dma_enable+0x24>)
    795c:	4b04      	ldr	r3, [pc, #16]	; (7970 <_spi_m_dma_enable+0x28>)
    795e:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    7960:	6820      	ldr	r0, [r4, #0]
    7962:	4b04      	ldr	r3, [pc, #16]	; (7974 <_spi_m_dma_enable+0x2c>)
    7964:	4798      	blx	r3
}
    7966:	bd10      	pop	{r4, pc}
    7968:	2000      	movs	r0, #0
    796a:	e7f4      	b.n	7956 <_spi_m_dma_enable+0xe>
    796c:	0000d518 	.word	0x0000d518
    7970:	00005915 	.word	0x00005915
    7974:	000068d1 	.word	0x000068d1

00007978 <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    7978:	b570      	push	{r4, r5, r6, lr}
    797a:	4605      	mov	r5, r0
    797c:	4614      	mov	r4, r2
	switch (type) {
    797e:	2901      	cmp	r1, #1
    7980:	d00e      	beq.n	79a0 <_spi_m_dma_register_callback+0x28>
    7982:	b111      	cbz	r1, 798a <_spi_m_dma_register_callback+0x12>
    7984:	2902      	cmp	r1, #2
    7986:	d016      	beq.n	79b6 <_spi_m_dma_register_callback+0x3e>
    7988:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    798a:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    798c:	6800      	ldr	r0, [r0, #0]
    798e:	4b13      	ldr	r3, [pc, #76]	; (79dc <_spi_m_dma_register_callback+0x64>)
    7990:	4798      	blx	r3
    7992:	1c22      	adds	r2, r4, #0
    7994:	bf18      	it	ne
    7996:	2201      	movne	r2, #1
    7998:	2100      	movs	r1, #0
    799a:	4b11      	ldr	r3, [pc, #68]	; (79e0 <_spi_m_dma_register_callback+0x68>)
    799c:	4798      	blx	r3
		break;
    799e:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    79a0:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    79a2:	6800      	ldr	r0, [r0, #0]
    79a4:	4b0f      	ldr	r3, [pc, #60]	; (79e4 <_spi_m_dma_register_callback+0x6c>)
    79a6:	4798      	blx	r3
    79a8:	1c22      	adds	r2, r4, #0
    79aa:	bf18      	it	ne
    79ac:	2201      	movne	r2, #1
    79ae:	2100      	movs	r1, #0
    79b0:	4b0b      	ldr	r3, [pc, #44]	; (79e0 <_spi_m_dma_register_callback+0x68>)
    79b2:	4798      	blx	r3
		break;
    79b4:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    79b6:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    79b8:	6800      	ldr	r0, [r0, #0]
    79ba:	4b0a      	ldr	r3, [pc, #40]	; (79e4 <_spi_m_dma_register_callback+0x6c>)
    79bc:	4798      	blx	r3
    79be:	3400      	adds	r4, #0
    79c0:	bf18      	it	ne
    79c2:	2401      	movne	r4, #1
    79c4:	4622      	mov	r2, r4
    79c6:	2101      	movs	r1, #1
    79c8:	4e05      	ldr	r6, [pc, #20]	; (79e0 <_spi_m_dma_register_callback+0x68>)
    79ca:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    79cc:	6828      	ldr	r0, [r5, #0]
    79ce:	4b03      	ldr	r3, [pc, #12]	; (79dc <_spi_m_dma_register_callback+0x64>)
    79d0:	4798      	blx	r3
    79d2:	4622      	mov	r2, r4
    79d4:	2101      	movs	r1, #1
    79d6:	47b0      	blx	r6
    79d8:	bd70      	pop	{r4, r5, r6, pc}
    79da:	bf00      	nop
    79dc:	000069b5 	.word	0x000069b5
    79e0:	00006089 	.word	0x00006089
    79e4:	000069c9 	.word	0x000069c9

000079e8 <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    79e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    79ec:	4605      	mov	r5, r0
    79ee:	4689      	mov	r9, r1
    79f0:	4617      	mov	r7, r2
    79f2:	4698      	mov	r8, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    79f4:	f8d0 b000 	ldr.w	fp, [r0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    79f8:	4658      	mov	r0, fp
    79fa:	4b46      	ldr	r3, [pc, #280]	; (7b14 <_spi_m_dma_transfer+0x12c>)
    79fc:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    79fe:	2803      	cmp	r0, #3
    7a00:	d053      	beq.n	7aaa <_spi_m_dma_transfer+0xc2>
    7a02:	2807      	cmp	r0, #7
    7a04:	bf08      	it	eq
    7a06:	2201      	moveq	r2, #1
    7a08:	d050      	beq.n	7aac <_spi_m_dma_transfer+0xc4>
	return NULL;
    7a0a:	f04f 0a00 	mov.w	sl, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    7a0e:	4658      	mov	r0, fp
    7a10:	4b41      	ldr	r3, [pc, #260]	; (7b18 <_spi_m_dma_transfer+0x130>)
    7a12:	4798      	blx	r3
    7a14:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    7a16:	4658      	mov	r0, fp
    7a18:	4b40      	ldr	r3, [pc, #256]	; (7b1c <_spi_m_dma_transfer+0x134>)
    7a1a:	4798      	blx	r3
    7a1c:	4604      	mov	r4, r0

	if (rxbuf) {
    7a1e:	2f00      	cmp	r7, #0
    7a20:	d04b      	beq.n	7aba <_spi_m_dma_transfer+0xd2>
	ASSERT(dev && dev->prvt);
    7a22:	2d00      	cmp	r5, #0
    7a24:	d047      	beq.n	7ab6 <_spi_m_dma_transfer+0xce>
    7a26:	f11b 0000 	adds.w	r0, fp, #0
    7a2a:	bf18      	it	ne
    7a2c:	2001      	movne	r0, #1
    7a2e:	f640 5213 	movw	r2, #3347	; 0xd13
    7a32:	493b      	ldr	r1, [pc, #236]	; (7b20 <_spi_m_dma_transfer+0x138>)
    7a34:	4b3b      	ldr	r3, [pc, #236]	; (7b24 <_spi_m_dma_transfer+0x13c>)
    7a36:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
    7a38:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7a3a:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    7a3c:	f013 0f04 	tst.w	r3, #4
    7a40:	d107      	bne.n	7a52 <_spi_m_dma_transfer+0x6a>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    7a42:	6853      	ldr	r3, [r2, #4]
    7a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    7a48:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7a4a:	69d3      	ldr	r3, [r2, #28]
    7a4c:	f013 0f17 	tst.w	r3, #23
    7a50:	d1fb      	bne.n	7a4a <_spi_m_dma_transfer+0x62>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    7a52:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    7a54:	3128      	adds	r1, #40	; 0x28
    7a56:	4630      	mov	r0, r6
    7a58:	4b33      	ldr	r3, [pc, #204]	; (7b28 <_spi_m_dma_transfer+0x140>)
    7a5a:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    7a5c:	4639      	mov	r1, r7
    7a5e:	4630      	mov	r0, r6
    7a60:	4b32      	ldr	r3, [pc, #200]	; (7b2c <_spi_m_dma_transfer+0x144>)
    7a62:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    7a64:	4641      	mov	r1, r8
    7a66:	4630      	mov	r0, r6
    7a68:	4b31      	ldr	r3, [pc, #196]	; (7b30 <_spi_m_dma_transfer+0x148>)
    7a6a:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    7a6c:	2100      	movs	r1, #0
    7a6e:	4630      	mov	r0, r6
    7a70:	4b30      	ldr	r3, [pc, #192]	; (7b34 <_spi_m_dma_transfer+0x14c>)
    7a72:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    7a74:	f1b9 0f00 	cmp.w	r9, #0
    7a78:	d039      	beq.n	7aee <_spi_m_dma_transfer+0x106>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    7a7a:	4649      	mov	r1, r9
    7a7c:	4620      	mov	r0, r4
    7a7e:	4b2a      	ldr	r3, [pc, #168]	; (7b28 <_spi_m_dma_transfer+0x140>)
    7a80:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    7a82:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    7a84:	3128      	adds	r1, #40	; 0x28
    7a86:	4620      	mov	r0, r4
    7a88:	4b28      	ldr	r3, [pc, #160]	; (7b2c <_spi_m_dma_transfer+0x144>)
    7a8a:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    7a8c:	2101      	movs	r1, #1
    7a8e:	4620      	mov	r0, r4
    7a90:	4b29      	ldr	r3, [pc, #164]	; (7b38 <_spi_m_dma_transfer+0x150>)
    7a92:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    7a94:	4641      	mov	r1, r8
    7a96:	4620      	mov	r0, r4
    7a98:	4b25      	ldr	r3, [pc, #148]	; (7b30 <_spi_m_dma_transfer+0x148>)
    7a9a:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    7a9c:	2100      	movs	r1, #0
    7a9e:	4620      	mov	r0, r4
    7aa0:	4b24      	ldr	r3, [pc, #144]	; (7b34 <_spi_m_dma_transfer+0x14c>)
    7aa2:	4798      	blx	r3

	return ERR_NONE;
}
    7aa4:	2000      	movs	r0, #0
    7aa6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    7aaa:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    7aac:	4b23      	ldr	r3, [pc, #140]	; (7b3c <_spi_m_dma_transfer+0x154>)
    7aae:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
    7ab2:	4492      	add	sl, r2
    7ab4:	e7ab      	b.n	7a0e <_spi_m_dma_transfer+0x26>
	ASSERT(dev && dev->prvt);
    7ab6:	2000      	movs	r0, #0
    7ab8:	e7b9      	b.n	7a2e <_spi_m_dma_transfer+0x46>
	ASSERT(dev && dev->prvt);
    7aba:	b1b5      	cbz	r5, 7aea <_spi_m_dma_transfer+0x102>
    7abc:	f11b 0000 	adds.w	r0, fp, #0
    7ac0:	bf18      	it	ne
    7ac2:	2001      	movne	r0, #1
    7ac4:	f640 521a 	movw	r2, #3354	; 0xd1a
    7ac8:	4915      	ldr	r1, [pc, #84]	; (7b20 <_spi_m_dma_transfer+0x138>)
    7aca:	4b16      	ldr	r3, [pc, #88]	; (7b24 <_spi_m_dma_transfer+0x13c>)
    7acc:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
    7ace:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7ad0:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    7ad2:	f013 0f04 	tst.w	r3, #4
    7ad6:	d1cd      	bne.n	7a74 <_spi_m_dma_transfer+0x8c>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    7ad8:	6853      	ldr	r3, [r2, #4]
    7ada:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    7ade:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7ae0:	69d3      	ldr	r3, [r2, #28]
    7ae2:	f013 0f17 	tst.w	r3, #23
    7ae6:	d1fb      	bne.n	7ae0 <_spi_m_dma_transfer+0xf8>
    7ae8:	e7c4      	b.n	7a74 <_spi_m_dma_transfer+0x8c>
	ASSERT(dev && dev->prvt);
    7aea:	2000      	movs	r0, #0
    7aec:	e7ea      	b.n	7ac4 <_spi_m_dma_transfer+0xdc>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    7aee:	f10a 010e 	add.w	r1, sl, #14
    7af2:	4620      	mov	r0, r4
    7af4:	4b0c      	ldr	r3, [pc, #48]	; (7b28 <_spi_m_dma_transfer+0x140>)
    7af6:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    7af8:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    7afa:	3128      	adds	r1, #40	; 0x28
    7afc:	4620      	mov	r0, r4
    7afe:	4b0b      	ldr	r3, [pc, #44]	; (7b2c <_spi_m_dma_transfer+0x144>)
    7b00:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    7b02:	2100      	movs	r1, #0
    7b04:	4620      	mov	r0, r4
    7b06:	4b0c      	ldr	r3, [pc, #48]	; (7b38 <_spi_m_dma_transfer+0x150>)
    7b08:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    7b0a:	4641      	mov	r1, r8
    7b0c:	4620      	mov	r0, r4
    7b0e:	4b08      	ldr	r3, [pc, #32]	; (7b30 <_spi_m_dma_transfer+0x148>)
    7b10:	4798      	blx	r3
    7b12:	e7c3      	b.n	7a9c <_spi_m_dma_transfer+0xb4>
    7b14:	000067a9 	.word	0x000067a9
    7b18:	000069c9 	.word	0x000069c9
    7b1c:	000069b5 	.word	0x000069b5
    7b20:	0000d518 	.word	0x0000d518
    7b24:	00005915 	.word	0x00005915
    7b28:	000060ed 	.word	0x000060ed
    7b2c:	000060dd 	.word	0x000060dd
    7b30:	00006119 	.word	0x00006119
    7b34:	00006171 	.word	0x00006171
    7b38:	000060fd 	.word	0x000060fd
    7b3c:	0000d4f4 	.word	0x0000d4f4

00007b40 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    7b40:	4b03      	ldr	r3, [pc, #12]	; (7b50 <_delay_init+0x10>)
    7b42:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    7b46:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    7b48:	2205      	movs	r2, #5
    7b4a:	601a      	str	r2, [r3, #0]
    7b4c:	4770      	bx	lr
    7b4e:	bf00      	nop
    7b50:	e000e010 	.word	0xe000e010

00007b54 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    7b54:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    7b56:	b303      	cbz	r3, 7b9a <_delay_cycles+0x46>
{
    7b58:	b430      	push	{r4, r5}
    7b5a:	1e5d      	subs	r5, r3, #1
    7b5c:	b2ed      	uxtb	r5, r5
	while (n--) {
    7b5e:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    7b60:	4a12      	ldr	r2, [pc, #72]	; (7bac <_delay_cycles+0x58>)
    7b62:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    7b66:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    7b68:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    7b6a:	6813      	ldr	r3, [r2, #0]
    7b6c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7b70:	d0fb      	beq.n	7b6a <_delay_cycles+0x16>
	while (n--) {
    7b72:	3801      	subs	r0, #1
    7b74:	b2c0      	uxtb	r0, r0
    7b76:	28ff      	cmp	r0, #255	; 0xff
    7b78:	d1f5      	bne.n	7b66 <_delay_cycles+0x12>
    7b7a:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    7b7e:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    7b82:	3101      	adds	r1, #1
    7b84:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    7b86:	4b09      	ldr	r3, [pc, #36]	; (7bac <_delay_cycles+0x58>)
    7b88:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    7b8a:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    7b8c:	461a      	mov	r2, r3
    7b8e:	6813      	ldr	r3, [r2, #0]
    7b90:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7b94:	d0fb      	beq.n	7b8e <_delay_cycles+0x3a>
		;
}
    7b96:	bc30      	pop	{r4, r5}
    7b98:	4770      	bx	lr
	SysTick->LOAD = buf;
    7b9a:	4b04      	ldr	r3, [pc, #16]	; (7bac <_delay_cycles+0x58>)
    7b9c:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    7b9e:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    7ba0:	461a      	mov	r2, r3
    7ba2:	6813      	ldr	r3, [r2, #0]
    7ba4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7ba8:	d0fb      	beq.n	7ba2 <_delay_cycles+0x4e>
    7baa:	4770      	bx	lr
    7bac:	e000e010 	.word	0xe000e010

00007bb0 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    7bb0:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    7bb2:	6813      	ldr	r3, [r2, #0]
    7bb4:	f043 0302 	orr.w	r3, r3, #2
    7bb8:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7bba:	6913      	ldr	r3, [r2, #16]
    7bbc:	f013 0f03 	tst.w	r3, #3
    7bc0:	d1fb      	bne.n	7bba <_tc_timer_start+0xa>
}
    7bc2:	4770      	bx	lr

00007bc4 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    7bc4:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    7bc6:	6813      	ldr	r3, [r2, #0]
    7bc8:	f023 0302 	bic.w	r3, r3, #2
    7bcc:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7bce:	6913      	ldr	r3, [r2, #16]
    7bd0:	f013 0f03 	tst.w	r3, #3
    7bd4:	d1fb      	bne.n	7bce <_tc_timer_stop+0xa>
}
    7bd6:	4770      	bx	lr

00007bd8 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    7bd8:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7bda:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7bdc:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7be0:	2a02      	cmp	r2, #2
    7be2:	d00a      	beq.n	7bfa <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7be4:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7be6:	f012 0f0c 	tst.w	r2, #12
    7bea:	d10c      	bne.n	7c06 <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    7bec:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    7bee:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7bf0:	691a      	ldr	r2, [r3, #16]
    7bf2:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    7bf6:	d1fb      	bne.n	7bf0 <_tc_timer_set_period+0x18>
    7bf8:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    7bfa:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7bfc:	691a      	ldr	r2, [r3, #16]
    7bfe:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    7c02:	d1fb      	bne.n	7bfc <_tc_timer_set_period+0x24>
    7c04:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7c06:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7c08:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7c0c:	2a01      	cmp	r2, #1
    7c0e:	d000      	beq.n	7c12 <_tc_timer_set_period+0x3a>
    7c10:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    7c12:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    7c14:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7c16:	691a      	ldr	r2, [r3, #16]
    7c18:	f012 0f20 	tst.w	r2, #32
    7c1c:	d1fb      	bne.n	7c16 <_tc_timer_set_period+0x3e>
    7c1e:	e7f7      	b.n	7c10 <_tc_timer_set_period+0x38>

00007c20 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    7c20:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7c22:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7c24:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7c28:	2a02      	cmp	r2, #2
    7c2a:	d00a      	beq.n	7c42 <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7c2c:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7c2e:	f012 0f0c 	tst.w	r2, #12
    7c32:	d10c      	bne.n	7c4e <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7c34:	691a      	ldr	r2, [r3, #16]
    7c36:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    7c3a:	d1fb      	bne.n	7c34 <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    7c3c:	8b98      	ldrh	r0, [r3, #28]
    7c3e:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    7c40:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7c42:	691a      	ldr	r2, [r3, #16]
    7c44:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    7c48:	d1fb      	bne.n	7c42 <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    7c4a:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    7c4c:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7c4e:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7c50:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7c54:	2a01      	cmp	r2, #1
    7c56:	d001      	beq.n	7c5c <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    7c58:	2000      	movs	r0, #0
}
    7c5a:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7c5c:	691a      	ldr	r2, [r3, #16]
    7c5e:	f012 0f20 	tst.w	r2, #32
    7c62:	d1fb      	bne.n	7c5c <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    7c64:	7ed8      	ldrb	r0, [r3, #27]
    7c66:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    7c68:	4770      	bx	lr

00007c6a <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    7c6a:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7c6c:	6913      	ldr	r3, [r2, #16]
    7c6e:	f013 0f03 	tst.w	r3, #3
    7c72:	d1fb      	bne.n	7c6c <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7c74:	6810      	ldr	r0, [r2, #0]
}
    7c76:	f3c0 0040 	ubfx	r0, r0, #1, #1
    7c7a:	4770      	bx	lr

00007c7c <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    7c7c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    7c7e:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    7c80:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    7c82:	f012 0f01 	tst.w	r2, #1
    7c86:	d100      	bne.n	7c8a <tc_interrupt_handler+0xe>
    7c88:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    7c8a:	2201      	movs	r2, #1
    7c8c:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    7c8e:	6803      	ldr	r3, [r0, #0]
    7c90:	4798      	blx	r3
	}
}
    7c92:	e7f9      	b.n	7c88 <tc_interrupt_handler+0xc>

00007c94 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    7c94:	b570      	push	{r4, r5, r6, lr}
    7c96:	b088      	sub	sp, #32
    7c98:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    7c9a:	466c      	mov	r4, sp
    7c9c:	4d19      	ldr	r5, [pc, #100]	; (7d04 <get_tc_index+0x70>)
    7c9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    7ca0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    7ca2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    7ca6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    7caa:	9b00      	ldr	r3, [sp, #0]
    7cac:	42b3      	cmp	r3, r6
    7cae:	d00c      	beq.n	7cca <get_tc_index+0x36>
    7cb0:	4630      	mov	r0, r6
    7cb2:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    7cb4:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    7cb6:	f852 1b04 	ldr.w	r1, [r2], #4
    7cba:	4281      	cmp	r1, r0
    7cbc:	d006      	beq.n	7ccc <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    7cbe:	3301      	adds	r3, #1
    7cc0:	2b08      	cmp	r3, #8
    7cc2:	d1f8      	bne.n	7cb6 <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    7cc4:	2000      	movs	r0, #0
			return i;
    7cc6:	b240      	sxtb	r0, r0
    7cc8:	e013      	b.n	7cf2 <get_tc_index+0x5e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    7cca:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    7ccc:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    7cd0:	d015      	beq.n	7cfe <get_tc_index+0x6a>
    7cd2:	2b01      	cmp	r3, #1
    7cd4:	d00f      	beq.n	7cf6 <get_tc_index+0x62>
    7cd6:	2b02      	cmp	r3, #2
    7cd8:	d00f      	beq.n	7cfa <get_tc_index+0x66>
    7cda:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    7cdc:	bf08      	it	eq
    7cde:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    7ce0:	d0f1      	beq.n	7cc6 <get_tc_index+0x32>
	ASSERT(false);
    7ce2:	f240 1267 	movw	r2, #359	; 0x167
    7ce6:	4908      	ldr	r1, [pc, #32]	; (7d08 <get_tc_index+0x74>)
    7ce8:	2000      	movs	r0, #0
    7cea:	4b08      	ldr	r3, [pc, #32]	; (7d0c <get_tc_index+0x78>)
    7cec:	4798      	blx	r3
	return -1;
    7cee:	f04f 30ff 	mov.w	r0, #4294967295
}
    7cf2:	b008      	add	sp, #32
    7cf4:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    7cf6:	2001      	movs	r0, #1
    7cf8:	e7e5      	b.n	7cc6 <get_tc_index+0x32>
    7cfa:	2002      	movs	r0, #2
    7cfc:	e7e3      	b.n	7cc6 <get_tc_index+0x32>
    7cfe:	2000      	movs	r0, #0
    7d00:	e7e1      	b.n	7cc6 <get_tc_index+0x32>
    7d02:	bf00      	nop
    7d04:	0000d534 	.word	0x0000d534
    7d08:	0000d5a4 	.word	0x0000d5a4
    7d0c:	00005915 	.word	0x00005915

00007d10 <_tc_timer_init>:
{
    7d10:	b570      	push	{r4, r5, r6, lr}
    7d12:	4606      	mov	r6, r0
    7d14:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    7d16:	4608      	mov	r0, r1
    7d18:	4b71      	ldr	r3, [pc, #452]	; (7ee0 <_tc_timer_init+0x1d0>)
    7d1a:	4798      	blx	r3
    7d1c:	4605      	mov	r5, r0
	device->hw = hw;
    7d1e:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    7d20:	22a0      	movs	r2, #160	; 0xa0
    7d22:	4970      	ldr	r1, [pc, #448]	; (7ee4 <_tc_timer_init+0x1d4>)
    7d24:	2001      	movs	r0, #1
    7d26:	4b70      	ldr	r3, [pc, #448]	; (7ee8 <_tc_timer_init+0x1d8>)
    7d28:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    7d2a:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    7d2c:	f013 0f01 	tst.w	r3, #1
    7d30:	d119      	bne.n	7d66 <_tc_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7d32:	6923      	ldr	r3, [r4, #16]
    7d34:	f013 0f03 	tst.w	r3, #3
    7d38:	d1fb      	bne.n	7d32 <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7d3a:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    7d3c:	f013 0f02 	tst.w	r3, #2
    7d40:	d00b      	beq.n	7d5a <_tc_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    7d42:	6823      	ldr	r3, [r4, #0]
    7d44:	f023 0302 	bic.w	r3, r3, #2
    7d48:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7d4a:	6923      	ldr	r3, [r4, #16]
    7d4c:	f013 0f03 	tst.w	r3, #3
    7d50:	d1fb      	bne.n	7d4a <_tc_timer_init+0x3a>
    7d52:	6923      	ldr	r3, [r4, #16]
    7d54:	f013 0f02 	tst.w	r3, #2
    7d58:	d1fb      	bne.n	7d52 <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    7d5a:	2301      	movs	r3, #1
    7d5c:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7d5e:	6923      	ldr	r3, [r4, #16]
    7d60:	f013 0f03 	tst.w	r3, #3
    7d64:	d1fb      	bne.n	7d5e <_tc_timer_init+0x4e>
    7d66:	6923      	ldr	r3, [r4, #16]
    7d68:	f013 0f01 	tst.w	r3, #1
    7d6c:	d1fb      	bne.n	7d66 <_tc_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    7d6e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7d72:	4a5e      	ldr	r2, [pc, #376]	; (7eec <_tc_timer_init+0x1dc>)
    7d74:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7d78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    7d7a:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7d7c:	6923      	ldr	r3, [r4, #16]
    7d7e:	f013 0f03 	tst.w	r3, #3
    7d82:	d1fb      	bne.n	7d7c <_tc_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    7d84:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7d88:	4958      	ldr	r1, [pc, #352]	; (7eec <_tc_timer_init+0x1dc>)
    7d8a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    7d8e:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    7d92:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    7d94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    7d96:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    7d98:	2301      	movs	r3, #1
    7d9a:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    7d9c:	f002 020c 	and.w	r2, r2, #12
    7da0:	2a08      	cmp	r2, #8
    7da2:	d056      	beq.n	7e52 <_tc_timer_init+0x142>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    7da4:	2a00      	cmp	r2, #0
    7da6:	d16b      	bne.n	7e80 <_tc_timer_init+0x170>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    7da8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7dac:	4a4f      	ldr	r2, [pc, #316]	; (7eec <_tc_timer_init+0x1dc>)
    7dae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7db2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    7db4:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7db6:	6923      	ldr	r3, [r4, #16]
    7db8:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7dbc:	d1fb      	bne.n	7db6 <_tc_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    7dbe:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7dc2:	4a4a      	ldr	r2, [pc, #296]	; (7eec <_tc_timer_init+0x1dc>)
    7dc4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7dc8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    7dca:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7dcc:	6923      	ldr	r3, [r4, #16]
    7dce:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7dd2:	d1fb      	bne.n	7dcc <_tc_timer_init+0xbc>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    7dd4:	2301      	movs	r3, #1
    7dd6:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    7dd8:	4b45      	ldr	r3, [pc, #276]	; (7ef0 <_tc_timer_init+0x1e0>)
    7dda:	429c      	cmp	r4, r3
    7ddc:	d077      	beq.n	7ece <_tc_timer_init+0x1be>
	if (hw == TC1) {
    7dde:	4b45      	ldr	r3, [pc, #276]	; (7ef4 <_tc_timer_init+0x1e4>)
    7de0:	429c      	cmp	r4, r3
    7de2:	d077      	beq.n	7ed4 <_tc_timer_init+0x1c4>
	if (hw == TC2) {
    7de4:	4b44      	ldr	r3, [pc, #272]	; (7ef8 <_tc_timer_init+0x1e8>)
    7de6:	429c      	cmp	r4, r3
    7de8:	d077      	beq.n	7eda <_tc_timer_init+0x1ca>
	if (hw == TC3) {
    7dea:	4b44      	ldr	r3, [pc, #272]	; (7efc <_tc_timer_init+0x1ec>)
    7dec:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    7dee:	bf04      	itt	eq
    7df0:	4b43      	ldreq	r3, [pc, #268]	; (7f00 <_tc_timer_init+0x1f0>)
    7df2:	60de      	streq	r6, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    7df4:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7df8:	4a3c      	ldr	r2, [pc, #240]	; (7eec <_tc_timer_init+0x1dc>)
    7dfa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7dfe:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    7e02:	2b00      	cmp	r3, #0
    7e04:	db23      	blt.n	7e4e <_tc_timer_init+0x13e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7e06:	095a      	lsrs	r2, r3, #5
    7e08:	f003 031f 	and.w	r3, r3, #31
    7e0c:	2101      	movs	r1, #1
    7e0e:	fa01 f303 	lsl.w	r3, r1, r3
    7e12:	3220      	adds	r2, #32
    7e14:	493b      	ldr	r1, [pc, #236]	; (7f04 <_tc_timer_init+0x1f4>)
    7e16:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    7e1a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7e1e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    7e22:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    7e26:	4b31      	ldr	r3, [pc, #196]	; (7eec <_tc_timer_init+0x1dc>)
    7e28:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    7e2c:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    7e30:	2b00      	cmp	r3, #0
    7e32:	db0c      	blt.n	7e4e <_tc_timer_init+0x13e>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7e34:	0959      	lsrs	r1, r3, #5
    7e36:	f003 031f 	and.w	r3, r3, #31
    7e3a:	2201      	movs	r2, #1
    7e3c:	fa02 f303 	lsl.w	r3, r2, r3
    7e40:	4a30      	ldr	r2, [pc, #192]	; (7f04 <_tc_timer_init+0x1f4>)
    7e42:	f101 0060 	add.w	r0, r1, #96	; 0x60
    7e46:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7e4a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    7e4e:	2000      	movs	r0, #0
    7e50:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    7e52:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7e56:	4a25      	ldr	r2, [pc, #148]	; (7eec <_tc_timer_init+0x1dc>)
    7e58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    7e5e:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7e60:	6923      	ldr	r3, [r4, #16]
    7e62:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7e66:	d1fb      	bne.n	7e60 <_tc_timer_init+0x150>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    7e68:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7e6c:	4a1f      	ldr	r2, [pc, #124]	; (7eec <_tc_timer_init+0x1dc>)
    7e6e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    7e74:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7e76:	6923      	ldr	r3, [r4, #16]
    7e78:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7e7c:	d1fb      	bne.n	7e76 <_tc_timer_init+0x166>
    7e7e:	e7a9      	b.n	7dd4 <_tc_timer_init+0xc4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    7e80:	2a04      	cmp	r2, #4
    7e82:	d1a7      	bne.n	7dd4 <_tc_timer_init+0xc4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    7e84:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7e88:	4a18      	ldr	r2, [pc, #96]	; (7eec <_tc_timer_init+0x1dc>)
    7e8a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7e8e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    7e92:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7e94:	6923      	ldr	r3, [r4, #16]
    7e96:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7e9a:	d1fb      	bne.n	7e94 <_tc_timer_init+0x184>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    7e9c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7ea0:	4a12      	ldr	r2, [pc, #72]	; (7eec <_tc_timer_init+0x1dc>)
    7ea2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7ea6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    7eaa:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7eac:	6923      	ldr	r3, [r4, #16]
    7eae:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7eb2:	d1fb      	bne.n	7eac <_tc_timer_init+0x19c>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    7eb4:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7eb8:	4a0c      	ldr	r2, [pc, #48]	; (7eec <_tc_timer_init+0x1dc>)
    7eba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7ebe:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    7ec2:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7ec4:	6923      	ldr	r3, [r4, #16]
    7ec6:	f013 0f20 	tst.w	r3, #32
    7eca:	d1fb      	bne.n	7ec4 <_tc_timer_init+0x1b4>
    7ecc:	e782      	b.n	7dd4 <_tc_timer_init+0xc4>
		_tc0_dev = (struct _timer_device *)dev;
    7ece:	4b0c      	ldr	r3, [pc, #48]	; (7f00 <_tc_timer_init+0x1f0>)
    7ed0:	601e      	str	r6, [r3, #0]
    7ed2:	e78a      	b.n	7dea <_tc_timer_init+0xda>
		_tc1_dev = (struct _timer_device *)dev;
    7ed4:	4b0a      	ldr	r3, [pc, #40]	; (7f00 <_tc_timer_init+0x1f0>)
    7ed6:	605e      	str	r6, [r3, #4]
    7ed8:	e78c      	b.n	7df4 <_tc_timer_init+0xe4>
		_tc2_dev = (struct _timer_device *)dev;
    7eda:	4b09      	ldr	r3, [pc, #36]	; (7f00 <_tc_timer_init+0x1f0>)
    7edc:	609e      	str	r6, [r3, #8]
    7ede:	e789      	b.n	7df4 <_tc_timer_init+0xe4>
    7ee0:	00007c95 	.word	0x00007c95
    7ee4:	0000d5a4 	.word	0x0000d5a4
    7ee8:	00005915 	.word	0x00005915
    7eec:	0000d534 	.word	0x0000d534
    7ef0:	40003800 	.word	0x40003800
    7ef4:	40003c00 	.word	0x40003c00
    7ef8:	4101a000 	.word	0x4101a000
    7efc:	4101c000 	.word	0x4101c000
    7f00:	20000998 	.word	0x20000998
    7f04:	e000e100 	.word	0xe000e100

00007f08 <_tc_timer_deinit>:
{
    7f08:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    7f0a:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    7f0c:	4620      	mov	r0, r4
    7f0e:	4b18      	ldr	r3, [pc, #96]	; (7f70 <_tc_timer_deinit+0x68>)
    7f10:	4798      	blx	r3
    7f12:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    7f14:	22cd      	movs	r2, #205	; 0xcd
    7f16:	4917      	ldr	r1, [pc, #92]	; (7f74 <_tc_timer_deinit+0x6c>)
    7f18:	2001      	movs	r0, #1
    7f1a:	4b17      	ldr	r3, [pc, #92]	; (7f78 <_tc_timer_deinit+0x70>)
    7f1c:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    7f1e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    7f22:	4b16      	ldr	r3, [pc, #88]	; (7f7c <_tc_timer_deinit+0x74>)
    7f24:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    7f28:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    7f2c:	2b00      	cmp	r3, #0
    7f2e:	db0d      	blt.n	7f4c <_tc_timer_deinit+0x44>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7f30:	095a      	lsrs	r2, r3, #5
    7f32:	f003 031f 	and.w	r3, r3, #31
    7f36:	2101      	movs	r1, #1
    7f38:	fa01 f303 	lsl.w	r3, r1, r3
    7f3c:	3220      	adds	r2, #32
    7f3e:	4910      	ldr	r1, [pc, #64]	; (7f80 <_tc_timer_deinit+0x78>)
    7f40:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    7f44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7f48:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    7f4c:	6823      	ldr	r3, [r4, #0]
    7f4e:	f023 0302 	bic.w	r3, r3, #2
    7f52:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7f54:	6923      	ldr	r3, [r4, #16]
    7f56:	f013 0f03 	tst.w	r3, #3
    7f5a:	d1fb      	bne.n	7f54 <_tc_timer_deinit+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    7f5c:	6823      	ldr	r3, [r4, #0]
    7f5e:	f043 0301 	orr.w	r3, r3, #1
    7f62:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7f64:	6923      	ldr	r3, [r4, #16]
    7f66:	f013 0f01 	tst.w	r3, #1
    7f6a:	d1fb      	bne.n	7f64 <_tc_timer_deinit+0x5c>
}
    7f6c:	bd38      	pop	{r3, r4, r5, pc}
    7f6e:	bf00      	nop
    7f70:	00007c95 	.word	0x00007c95
    7f74:	0000d5a4 	.word	0x0000d5a4
    7f78:	00005915 	.word	0x00005915
    7f7c:	0000d534 	.word	0x0000d534
    7f80:	e000e100 	.word	0xe000e100

00007f84 <_tc_timer_set_irq>:
{
    7f84:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    7f86:	68c0      	ldr	r0, [r0, #12]
    7f88:	4b09      	ldr	r3, [pc, #36]	; (7fb0 <_tc_timer_set_irq+0x2c>)
    7f8a:	4798      	blx	r3
    7f8c:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    7f8e:	f44f 7291 	mov.w	r2, #290	; 0x122
    7f92:	4908      	ldr	r1, [pc, #32]	; (7fb4 <_tc_timer_set_irq+0x30>)
    7f94:	2001      	movs	r0, #1
    7f96:	4b08      	ldr	r3, [pc, #32]	; (7fb8 <_tc_timer_set_irq+0x34>)
    7f98:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    7f9a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    7f9e:	4b07      	ldr	r3, [pc, #28]	; (7fbc <_tc_timer_set_irq+0x38>)
    7fa0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    7fa4:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
    7fa8:	4b05      	ldr	r3, [pc, #20]	; (7fc0 <_tc_timer_set_irq+0x3c>)
    7faa:	4798      	blx	r3
    7fac:	bd10      	pop	{r4, pc}
    7fae:	bf00      	nop
    7fb0:	00007c95 	.word	0x00007c95
    7fb4:	0000d5a4 	.word	0x0000d5a4
    7fb8:	00005915 	.word	0x00005915
    7fbc:	0000d534 	.word	0x0000d534
    7fc0:	00005ea9 	.word	0x00005ea9

00007fc4 <_tc_get_timer>:
}
    7fc4:	4800      	ldr	r0, [pc, #0]	; (7fc8 <_tc_get_timer+0x4>)
    7fc6:	4770      	bx	lr
    7fc8:	20000378 	.word	0x20000378

00007fcc <TC0_Handler>:
{
    7fcc:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    7fce:	4b02      	ldr	r3, [pc, #8]	; (7fd8 <TC0_Handler+0xc>)
    7fd0:	6818      	ldr	r0, [r3, #0]
    7fd2:	4b02      	ldr	r3, [pc, #8]	; (7fdc <TC0_Handler+0x10>)
    7fd4:	4798      	blx	r3
    7fd6:	bd08      	pop	{r3, pc}
    7fd8:	20000998 	.word	0x20000998
    7fdc:	00007c7d 	.word	0x00007c7d

00007fe0 <TC1_Handler>:
{
    7fe0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    7fe2:	4b02      	ldr	r3, [pc, #8]	; (7fec <TC1_Handler+0xc>)
    7fe4:	6858      	ldr	r0, [r3, #4]
    7fe6:	4b02      	ldr	r3, [pc, #8]	; (7ff0 <TC1_Handler+0x10>)
    7fe8:	4798      	blx	r3
    7fea:	bd08      	pop	{r3, pc}
    7fec:	20000998 	.word	0x20000998
    7ff0:	00007c7d 	.word	0x00007c7d

00007ff4 <TC2_Handler>:
{
    7ff4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    7ff6:	4b02      	ldr	r3, [pc, #8]	; (8000 <TC2_Handler+0xc>)
    7ff8:	6898      	ldr	r0, [r3, #8]
    7ffa:	4b02      	ldr	r3, [pc, #8]	; (8004 <TC2_Handler+0x10>)
    7ffc:	4798      	blx	r3
    7ffe:	bd08      	pop	{r3, pc}
    8000:	20000998 	.word	0x20000998
    8004:	00007c7d 	.word	0x00007c7d

00008008 <TC3_Handler>:
{
    8008:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    800a:	4b02      	ldr	r3, [pc, #8]	; (8014 <TC3_Handler+0xc>)
    800c:	68d8      	ldr	r0, [r3, #12]
    800e:	4b02      	ldr	r3, [pc, #8]	; (8018 <TC3_Handler+0x10>)
    8010:	4798      	blx	r3
    8012:	bd08      	pop	{r3, pc}
    8014:	20000998 	.word	0x20000998
    8018:	00007c7d 	.word	0x00007c7d

0000801c <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    801c:	2000      	movs	r0, #0
    801e:	4770      	bx	lr

00008020 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    8020:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    8022:	7c83      	ldrb	r3, [r0, #18]
    8024:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8028:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    802a:	f002 0107 	and.w	r1, r2, #7
    802e:	2901      	cmp	r1, #1
    8030:	d00b      	beq.n	804a <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8032:	015a      	lsls	r2, r3, #5
    8034:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8038:	2110      	movs	r1, #16
    803a:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    803e:	015b      	lsls	r3, r3, #5
    8040:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8044:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    8048:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    804a:	f012 0f40 	tst.w	r2, #64	; 0x40
    804e:	d00c      	beq.n	806a <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    8050:	7cc2      	ldrb	r2, [r0, #19]
    8052:	f36f 1286 	bfc	r2, #6, #1
    8056:	74c2      	strb	r2, [r0, #19]
    8058:	015a      	lsls	r2, r3, #5
    805a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    805e:	2180      	movs	r1, #128	; 0x80
    8060:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8064:	2140      	movs	r1, #64	; 0x40
    8066:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    806a:	7cc2      	ldrb	r2, [r0, #19]
    806c:	f36f 02c3 	bfc	r2, #3, #1
    8070:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    8072:	490a      	ldr	r1, [pc, #40]	; (809c <_usb_d_dev_handle_setup+0x7c>)
    8074:	015a      	lsls	r2, r3, #5
    8076:	188c      	adds	r4, r1, r2
    8078:	2500      	movs	r5, #0
    807a:	72a5      	strb	r5, [r4, #10]
    807c:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    807e:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    8082:	246f      	movs	r4, #111	; 0x6f
    8084:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8088:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    808c:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    8090:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    8094:	7c80      	ldrb	r0, [r0, #18]
    8096:	4798      	blx	r3
    8098:	bd38      	pop	{r3, r4, r5, pc}
    809a:	bf00      	nop
    809c:	200009a8 	.word	0x200009a8

000080a0 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    80a0:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    80a2:	2320      	movs	r3, #32
    80a4:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    80a8:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    80aa:	7c83      	ldrb	r3, [r0, #18]
    80ac:	f003 030f 	and.w	r3, r3, #15
    80b0:	015b      	lsls	r3, r3, #5
    80b2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    80b6:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    80ba:	4b04      	ldr	r3, [pc, #16]	; (80cc <_usb_d_dev_handle_stall+0x2c>)
    80bc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    80c0:	6882      	ldr	r2, [r0, #8]
    80c2:	2101      	movs	r1, #1
    80c4:	7c80      	ldrb	r0, [r0, #18]
    80c6:	4798      	blx	r3
    80c8:	bd08      	pop	{r3, pc}
    80ca:	bf00      	nop
    80cc:	200009a8 	.word	0x200009a8

000080d0 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    80d0:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    80d2:	7c84      	ldrb	r4, [r0, #18]
    80d4:	2cff      	cmp	r4, #255	; 0xff
    80d6:	d003      	beq.n	80e0 <_usb_d_dev_trans_done+0x10>
    80d8:	7cc3      	ldrb	r3, [r0, #19]
    80da:	f013 0f40 	tst.w	r3, #64	; 0x40
    80de:	d100      	bne.n	80e2 <_usb_d_dev_trans_done+0x12>
    80e0:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    80e2:	7cc2      	ldrb	r2, [r0, #19]
    80e4:	f36f 1286 	bfc	r2, #6, #1
    80e8:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    80ea:	4a03      	ldr	r2, [pc, #12]	; (80f8 <_usb_d_dev_trans_done+0x28>)
    80ec:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    80f0:	6882      	ldr	r2, [r0, #8]
    80f2:	4620      	mov	r0, r4
    80f4:	47a8      	blx	r5
    80f6:	e7f3      	b.n	80e0 <_usb_d_dev_trans_done+0x10>
    80f8:	200009a8 	.word	0x200009a8

000080fc <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    80fc:	b530      	push	{r4, r5, lr}
    80fe:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8100:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    8102:	2425      	movs	r4, #37	; 0x25
    8104:	f88d 4004 	strb.w	r4, [sp, #4]
    8108:	244a      	movs	r4, #74	; 0x4a
    810a:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    810e:	2bff      	cmp	r3, #255	; 0xff
    8110:	d01e      	beq.n	8150 <_usb_d_dev_trans_stop+0x54>
    8112:	7cc4      	ldrb	r4, [r0, #19]
    8114:	f014 0f40 	tst.w	r4, #64	; 0x40
    8118:	d01a      	beq.n	8150 <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    811a:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    811e:	b1c9      	cbz	r1, 8154 <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8120:	0163      	lsls	r3, r4, #5
    8122:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8126:	2580      	movs	r5, #128	; 0x80
    8128:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    812c:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    812e:	a902      	add	r1, sp, #8
    8130:	440b      	add	r3, r1
    8132:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8136:	0163      	lsls	r3, r4, #5
    8138:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    813c:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8140:	0163      	lsls	r3, r4, #5
    8142:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8146:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    814a:	4611      	mov	r1, r2
    814c:	4b05      	ldr	r3, [pc, #20]	; (8164 <_usb_d_dev_trans_stop+0x68>)
    814e:	4798      	blx	r3
}
    8150:	b003      	add	sp, #12
    8152:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8154:	0163      	lsls	r3, r4, #5
    8156:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    815a:	2540      	movs	r5, #64	; 0x40
    815c:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    8160:	e7e4      	b.n	812c <_usb_d_dev_trans_stop+0x30>
    8162:	bf00      	nop
    8164:	000080d1 	.word	0x000080d1

00008168 <_usb_d_dev_handle_trfail>:
{
    8168:	b530      	push	{r4, r5, lr}
    816a:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    816c:	7c83      	ldrb	r3, [r0, #18]
    816e:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    8172:	2204      	movs	r2, #4
    8174:	f88d 2004 	strb.w	r2, [sp, #4]
    8178:	2208      	movs	r2, #8
    817a:	f88d 2005 	strb.w	r2, [sp, #5]
    817e:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    8180:	460c      	mov	r4, r1
    8182:	b391      	cbz	r1, 81ea <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8184:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    8188:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    818c:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    8190:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    8194:	4a32      	ldr	r2, [pc, #200]	; (8260 <_usb_d_dev_handle_trfail+0xf8>)
    8196:	440a      	add	r2, r1
    8198:	7a91      	ldrb	r1, [r2, #10]
    819a:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    819c:	2d02      	cmp	r5, #2
    819e:	d02c      	beq.n	81fa <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    81a0:	f011 0f02 	tst.w	r1, #2
    81a4:	d045      	beq.n	8232 <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    81a6:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    81a8:	7a91      	ldrb	r1, [r2, #10]
    81aa:	f36f 0141 	bfc	r1, #1, #1
    81ae:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    81b0:	aa02      	add	r2, sp, #8
    81b2:	4422      	add	r2, r4
    81b4:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    81b8:	015a      	lsls	r2, r3, #5
    81ba:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    81be:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    81c2:	015b      	lsls	r3, r3, #5
    81c4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    81c8:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    81cc:	f005 0307 	and.w	r3, r5, #7
    81d0:	2b01      	cmp	r3, #1
    81d2:	d143      	bne.n	825c <_usb_d_dev_handle_trfail+0xf4>
    81d4:	7cc3      	ldrb	r3, [r0, #19]
    81d6:	f013 0f40 	tst.w	r3, #64	; 0x40
    81da:	d03f      	beq.n	825c <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    81dc:	09d9      	lsrs	r1, r3, #7
    81de:	428c      	cmp	r4, r1
    81e0:	d03c      	beq.n	825c <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    81e2:	2200      	movs	r2, #0
    81e4:	4b1f      	ldr	r3, [pc, #124]	; (8264 <_usb_d_dev_handle_trfail+0xfc>)
    81e6:	4798      	blx	r3
    81e8:	e038      	b.n	825c <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    81ea:	0159      	lsls	r1, r3, #5
    81ec:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    81f0:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    81f4:	f005 0507 	and.w	r5, r5, #7
    81f8:	e7ca      	b.n	8190 <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    81fa:	f011 0f01 	tst.w	r1, #1
    81fe:	d0cf      	beq.n	81a0 <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    8200:	7a91      	ldrb	r1, [r2, #10]
    8202:	f36f 0100 	bfc	r1, #0, #1
    8206:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8208:	aa02      	add	r2, sp, #8
    820a:	4422      	add	r2, r4
    820c:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8210:	015a      	lsls	r2, r3, #5
    8212:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8216:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    821a:	015b      	lsls	r3, r3, #5
    821c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8220:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    8224:	2204      	movs	r2, #4
    8226:	1c21      	adds	r1, r4, #0
    8228:	bf18      	it	ne
    822a:	2101      	movne	r1, #1
    822c:	4b0d      	ldr	r3, [pc, #52]	; (8264 <_usb_d_dev_handle_trfail+0xfc>)
    822e:	4798      	blx	r3
    8230:	e014      	b.n	825c <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    8232:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    8236:	4a0a      	ldr	r2, [pc, #40]	; (8260 <_usb_d_dev_handle_trfail+0xf8>)
    8238:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    823c:	2100      	movs	r1, #0
    823e:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8240:	aa02      	add	r2, sp, #8
    8242:	4414      	add	r4, r2
    8244:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8248:	015a      	lsls	r2, r3, #5
    824a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    824e:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8252:	015b      	lsls	r3, r3, #5
    8254:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8258:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    825c:	b003      	add	sp, #12
    825e:	bd30      	pop	{r4, r5, pc}
    8260:	200009a8 	.word	0x200009a8
    8264:	000080fd 	.word	0x000080fd

00008268 <_usb_d_dev_reset_epts>:
{
    8268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    826c:	4d0c      	ldr	r5, [pc, #48]	; (82a0 <_usb_d_dev_reset_epts+0x38>)
    826e:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    8272:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    8276:	f04f 0803 	mov.w	r8, #3
    827a:	4f0a      	ldr	r7, [pc, #40]	; (82a4 <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    827c:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    827e:	4641      	mov	r1, r8
    8280:	4620      	mov	r0, r4
    8282:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    8284:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    8286:	2300      	movs	r3, #0
    8288:	74e3      	strb	r3, [r4, #19]
    828a:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    828c:	42ac      	cmp	r4, r5
    828e:	d1f6      	bne.n	827e <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    8290:	22c0      	movs	r2, #192	; 0xc0
    8292:	4619      	mov	r1, r3
    8294:	4802      	ldr	r0, [pc, #8]	; (82a0 <_usb_d_dev_reset_epts+0x38>)
    8296:	4b04      	ldr	r3, [pc, #16]	; (82a8 <_usb_d_dev_reset_epts+0x40>)
    8298:	4798      	blx	r3
    829a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    829e:	bf00      	nop
    82a0:	200009a8 	.word	0x200009a8
    82a4:	000080d1 	.word	0x000080d1
    82a8:	0000b9fb 	.word	0x0000b9fb

000082ac <_usb_d_dev_in_next>:
{
    82ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    82b0:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    82b2:	7c84      	ldrb	r4, [r0, #18]
    82b4:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    82b8:	4688      	mov	r8, r1
    82ba:	2900      	cmp	r1, #0
    82bc:	f000 80a0 	beq.w	8400 <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    82c0:	4b58      	ldr	r3, [pc, #352]	; (8424 <_usb_d_dev_in_next+0x178>)
    82c2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    82c6:	6958      	ldr	r0, [r3, #20]
    82c8:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    82cc:	8a2b      	ldrh	r3, [r5, #16]
    82ce:	f240 32ff 	movw	r2, #1023	; 0x3ff
    82d2:	4293      	cmp	r3, r2
    82d4:	f000 808e 	beq.w	83f4 <_usb_d_dev_in_next+0x148>
    82d8:	3b01      	subs	r3, #1
    82da:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    82dc:	7cef      	ldrb	r7, [r5, #19]
    82de:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    82e2:	f1b8 0f00 	cmp.w	r8, #0
    82e6:	d005      	beq.n	82f4 <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    82e8:	0162      	lsls	r2, r4, #5
    82ea:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    82ee:	2302      	movs	r3, #2
    82f0:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    82f4:	68a9      	ldr	r1, [r5, #8]
    82f6:	eb0e 0301 	add.w	r3, lr, r1
    82fa:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    82fc:	686e      	ldr	r6, [r5, #4]
    82fe:	42b3      	cmp	r3, r6
    8300:	d23f      	bcs.n	8382 <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    8302:	1af6      	subs	r6, r6, r3
    8304:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    8306:	7cea      	ldrb	r2, [r5, #19]
    8308:	f012 0f20 	tst.w	r2, #32
    830c:	d02d      	beq.n	836a <_usb_d_dev_in_next+0xbe>
    830e:	8a2a      	ldrh	r2, [r5, #16]
    8310:	4296      	cmp	r6, r2
    8312:	bf28      	it	cs
    8314:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    8316:	6829      	ldr	r1, [r5, #0]
    8318:	4632      	mov	r2, r6
    831a:	4419      	add	r1, r3
    831c:	68e8      	ldr	r0, [r5, #12]
    831e:	4b42      	ldr	r3, [pc, #264]	; (8428 <_usb_d_dev_in_next+0x17c>)
    8320:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    8322:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    8324:	4b3f      	ldr	r3, [pc, #252]	; (8424 <_usb_d_dev_in_next+0x178>)
    8326:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    832a:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    832c:	4b3d      	ldr	r3, [pc, #244]	; (8424 <_usb_d_dev_in_next+0x178>)
    832e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8332:	695a      	ldr	r2, [r3, #20]
    8334:	f366 020d 	bfi	r2, r6, #0, #14
    8338:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    833a:	695a      	ldr	r2, [r3, #20]
    833c:	f36f 329b 	bfc	r2, #14, #14
    8340:	615a      	str	r2, [r3, #20]
	if (!isr) {
    8342:	f1b8 0f00 	cmp.w	r8, #0
    8346:	d108      	bne.n	835a <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    8348:	2f01      	cmp	r7, #1
    834a:	bf0c      	ite	eq
    834c:	224e      	moveq	r2, #78	; 0x4e
    834e:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8350:	0163      	lsls	r3, r4, #5
    8352:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8356:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    835a:	0164      	lsls	r4, r4, #5
    835c:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    8360:	2380      	movs	r3, #128	; 0x80
    8362:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    8366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    836a:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    836e:	bf28      	it	cs
    8370:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    8374:	6829      	ldr	r1, [r5, #0]
    8376:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    8378:	4a2a      	ldr	r2, [pc, #168]	; (8424 <_usb_d_dev_in_next+0x178>)
    837a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    837e:	6113      	str	r3, [r2, #16]
    8380:	e7d4      	b.n	832c <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    8382:	7ceb      	ldrb	r3, [r5, #19]
    8384:	f013 0f10 	tst.w	r3, #16
    8388:	d00f      	beq.n	83aa <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    838a:	7ceb      	ldrb	r3, [r5, #19]
    838c:	f36f 1304 	bfc	r3, #4, #1
    8390:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    8392:	4b24      	ldr	r3, [pc, #144]	; (8424 <_usb_d_dev_in_next+0x178>)
    8394:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8398:	695a      	ldr	r2, [r3, #20]
    839a:	f36f 020d 	bfc	r2, #0, #14
    839e:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    83a0:	695a      	ldr	r2, [r3, #20]
    83a2:	f36f 329b 	bfc	r2, #14, #14
    83a6:	615a      	str	r2, [r3, #20]
    83a8:	e7cb      	b.n	8342 <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    83aa:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    83ac:	ea4f 1444 	mov.w	r4, r4, lsl #5
    83b0:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    83b4:	bf0c      	ite	eq
    83b6:	234b      	moveq	r3, #75	; 0x4b
    83b8:	234a      	movne	r3, #74	; 0x4a
    83ba:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    83be:	8a2a      	ldrh	r2, [r5, #16]
    83c0:	ea00 030e 	and.w	r3, r0, lr
    83c4:	429a      	cmp	r2, r3
    83c6:	d005      	beq.n	83d4 <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    83c8:	2100      	movs	r1, #0
    83ca:	4628      	mov	r0, r5
    83cc:	4b17      	ldr	r3, [pc, #92]	; (842c <_usb_d_dev_in_next+0x180>)
    83ce:	4798      	blx	r3
	return;
    83d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    83d4:	7ceb      	ldrb	r3, [r5, #19]
    83d6:	f36f 1386 	bfc	r3, #6, #1
    83da:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    83dc:	4b11      	ldr	r3, [pc, #68]	; (8424 <_usb_d_dev_in_next+0x178>)
    83de:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    83e2:	68a9      	ldr	r1, [r5, #8]
    83e4:	7ca8      	ldrb	r0, [r5, #18]
    83e6:	4798      	blx	r3
    83e8:	b9d0      	cbnz	r0, 8420 <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    83ea:	7ceb      	ldrb	r3, [r5, #19]
    83ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    83f0:	74eb      	strb	r3, [r5, #19]
    83f2:	e7e9      	b.n	83c8 <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    83f4:	7cef      	ldrb	r7, [r5, #19]
    83f6:	f007 0707 	and.w	r7, r7, #7
    83fa:	f240 30ff 	movw	r0, #1023	; 0x3ff
    83fe:	e773      	b.n	82e8 <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    8400:	8a03      	ldrh	r3, [r0, #16]
    8402:	f240 32ff 	movw	r2, #1023	; 0x3ff
    8406:	4293      	cmp	r3, r2
    8408:	d107      	bne.n	841a <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    840a:	7cef      	ldrb	r7, [r5, #19]
    840c:	f007 0707 	and.w	r7, r7, #7
    8410:	f04f 0e00 	mov.w	lr, #0
    8414:	f240 30ff 	movw	r0, #1023	; 0x3ff
    8418:	e76c      	b.n	82f4 <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    841a:	f04f 0e00 	mov.w	lr, #0
    841e:	e75b      	b.n	82d8 <_usb_d_dev_in_next+0x2c>
    8420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8424:	200009a8 	.word	0x200009a8
    8428:	0000b9e5 	.word	0x0000b9e5
    842c:	000080d1 	.word	0x000080d1

00008430 <_usb_d_dev_out_next>:
{
    8430:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8434:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    8436:	7c85      	ldrb	r5, [r0, #18]
    8438:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    843c:	4689      	mov	r9, r1
    843e:	2900      	cmp	r1, #0
    8440:	d056      	beq.n	84f0 <_usb_d_dev_out_next+0xc0>
    8442:	4b74      	ldr	r3, [pc, #464]	; (8614 <_usb_d_dev_out_next+0x1e4>)
    8444:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    8448:	685a      	ldr	r2, [r3, #4]
    844a:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    844e:	685f      	ldr	r7, [r3, #4]
    8450:	f3c7 070d 	ubfx	r7, r7, #0, #14
    8454:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    8456:	8a06      	ldrh	r6, [r0, #16]
    8458:	f240 33ff 	movw	r3, #1023	; 0x3ff
    845c:	429e      	cmp	r6, r3
    845e:	f000 80ba 	beq.w	85d6 <_usb_d_dev_out_next+0x1a6>
    8462:	3e01      	subs	r6, #1
    8464:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    8466:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    846a:	f894 8013 	ldrb.w	r8, [r4, #19]
    846e:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    8472:	f1b9 0f00 	cmp.w	r9, #0
    8476:	d005      	beq.n	8484 <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8478:	016b      	lsls	r3, r5, #5
    847a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    847e:	2201      	movs	r2, #1
    8480:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    8484:	7ce3      	ldrb	r3, [r4, #19]
    8486:	f013 0f20 	tst.w	r3, #32
    848a:	d00d      	beq.n	84a8 <_usb_d_dev_out_next+0x78>
    848c:	6862      	ldr	r2, [r4, #4]
    848e:	2a00      	cmp	r2, #0
    8490:	d037      	beq.n	8502 <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    8492:	68a0      	ldr	r0, [r4, #8]
    8494:	1a12      	subs	r2, r2, r0
    8496:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    8498:	6823      	ldr	r3, [r4, #0]
    849a:	42ba      	cmp	r2, r7
    849c:	bf28      	it	cs
    849e:	463a      	movcs	r2, r7
    84a0:	68e1      	ldr	r1, [r4, #12]
    84a2:	4418      	add	r0, r3
    84a4:	4b5c      	ldr	r3, [pc, #368]	; (8618 <_usb_d_dev_out_next+0x1e8>)
    84a6:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    84a8:	6863      	ldr	r3, [r4, #4]
    84aa:	b353      	cbz	r3, 8502 <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    84ac:	f1b9 0f00 	cmp.w	r9, #0
    84b0:	d040      	beq.n	8534 <_usb_d_dev_out_next+0x104>
    84b2:	8a22      	ldrh	r2, [r4, #16]
    84b4:	42ba      	cmp	r2, r7
    84b6:	d93d      	bls.n	8534 <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    84b8:	7ce3      	ldrb	r3, [r4, #19]
    84ba:	f36f 1304 	bfc	r3, #4, #1
    84be:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    84c0:	68a3      	ldr	r3, [r4, #8]
    84c2:	445b      	add	r3, fp
    84c4:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    84c6:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    84ca:	ea4f 1345 	mov.w	r3, r5, lsl #5
    84ce:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    84d2:	bf0c      	ite	eq
    84d4:	222d      	moveq	r2, #45	; 0x2d
    84d6:	2225      	movne	r2, #37	; 0x25
    84d8:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    84dc:	b915      	cbnz	r5, 84e4 <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    84de:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    84e0:	4b4c      	ldr	r3, [pc, #304]	; (8614 <_usb_d_dev_out_next+0x1e4>)
    84e2:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    84e4:	2100      	movs	r1, #0
    84e6:	4620      	mov	r0, r4
    84e8:	4b4c      	ldr	r3, [pc, #304]	; (861c <_usb_d_dev_out_next+0x1ec>)
    84ea:	4798      	blx	r3
	return;
    84ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    84f0:	8a06      	ldrh	r6, [r0, #16]
    84f2:	f240 33ff 	movw	r3, #1023	; 0x3ff
    84f6:	429e      	cmp	r6, r3
    84f8:	d07b      	beq.n	85f2 <_usb_d_dev_out_next+0x1c2>
    84fa:	f04f 0b00 	mov.w	fp, #0
    84fe:	46da      	mov	sl, fp
    8500:	e7af      	b.n	8462 <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    8502:	7ce3      	ldrb	r3, [r4, #19]
    8504:	f013 0f10 	tst.w	r3, #16
    8508:	d06c      	beq.n	85e4 <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    850a:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    850c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    8510:	f043 0320 	orr.w	r3, r3, #32
    8514:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8516:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    8518:	493e      	ldr	r1, [pc, #248]	; (8614 <_usb_d_dev_out_next+0x1e4>)
    851a:	016a      	lsls	r2, r5, #5
    851c:	188b      	adds	r3, r1, r2
    851e:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    8520:	8a21      	ldrh	r1, [r4, #16]
    8522:	685a      	ldr	r2, [r3, #4]
    8524:	f361 329b 	bfi	r2, r1, #14, #14
    8528:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    852a:	685a      	ldr	r2, [r3, #4]
    852c:	f36f 020d 	bfc	r2, #0, #14
    8530:	605a      	str	r2, [r3, #4]
    8532:	e01d      	b.n	8570 <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    8534:	68a2      	ldr	r2, [r4, #8]
    8536:	4452      	add	r2, sl
    8538:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    853a:	4293      	cmp	r3, r2
    853c:	d9c3      	bls.n	84c6 <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    853e:	1a9b      	subs	r3, r3, r2
    8540:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    8542:	7ce1      	ldrb	r1, [r4, #19]
    8544:	f011 0f20 	tst.w	r1, #32
    8548:	d026      	beq.n	8598 <_usb_d_dev_out_next+0x168>
    854a:	8a22      	ldrh	r2, [r4, #16]
    854c:	4293      	cmp	r3, r2
    854e:	bf28      	it	cs
    8550:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8552:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    8554:	016a      	lsls	r2, r5, #5
    8556:	492f      	ldr	r1, [pc, #188]	; (8614 <_usb_d_dev_out_next+0x1e4>)
    8558:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    855a:	4a2e      	ldr	r2, [pc, #184]	; (8614 <_usb_d_dev_out_next+0x1e4>)
    855c:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    8560:	6851      	ldr	r1, [r2, #4]
    8562:	f363 319b 	bfi	r1, r3, #14, #14
    8566:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    8568:	6853      	ldr	r3, [r2, #4]
    856a:	f36f 030d 	bfc	r3, #0, #14
    856e:	6053      	str	r3, [r2, #4]
	if (!isr) {
    8570:	f1b9 0f00 	cmp.w	r9, #0
    8574:	d108      	bne.n	8588 <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    8576:	f1b8 0f01 	cmp.w	r8, #1
    857a:	d025      	beq.n	85c8 <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    857c:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    857e:	016b      	lsls	r3, r5, #5
    8580:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8584:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8588:	016d      	lsls	r5, r5, #5
    858a:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    858e:	2340      	movs	r3, #64	; 0x40
    8590:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    8594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    8598:	8a21      	ldrh	r1, [r4, #16]
    859a:	428b      	cmp	r3, r1
    859c:	d90a      	bls.n	85b4 <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    859e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    85a2:	d80e      	bhi.n	85c2 <_usb_d_dev_out_next+0x192>
    85a4:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    85a8:	6821      	ldr	r1, [r4, #0]
    85aa:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    85ac:	0169      	lsls	r1, r5, #5
    85ae:	4819      	ldr	r0, [pc, #100]	; (8614 <_usb_d_dev_out_next+0x1e4>)
    85b0:	5042      	str	r2, [r0, r1]
    85b2:	e7d2      	b.n	855a <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    85b4:	428b      	cmp	r3, r1
    85b6:	d2f7      	bcs.n	85a8 <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    85b8:	7ce1      	ldrb	r1, [r4, #19]
    85ba:	f041 0120 	orr.w	r1, r1, #32
    85be:	74e1      	strb	r1, [r4, #19]
    85c0:	e7f2      	b.n	85a8 <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    85c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    85c6:	e7ef      	b.n	85a8 <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    85c8:	4b12      	ldr	r3, [pc, #72]	; (8614 <_usb_d_dev_out_next+0x1e4>)
    85ca:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    85ce:	2200      	movs	r2, #0
    85d0:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    85d2:	222d      	movs	r2, #45	; 0x2d
    85d4:	e7d3      	b.n	857e <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    85d6:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    85da:	f890 8013 	ldrb.w	r8, [r0, #19]
    85de:	f008 0807 	and.w	r8, r8, #7
    85e2:	e749      	b.n	8478 <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    85e4:	f1b9 0f00 	cmp.w	r9, #0
    85e8:	d10b      	bne.n	8602 <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    85ea:	68a3      	ldr	r3, [r4, #8]
    85ec:	4453      	add	r3, sl
    85ee:	60a3      	str	r3, [r4, #8]
    85f0:	e769      	b.n	84c6 <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    85f2:	f890 8013 	ldrb.w	r8, [r0, #19]
    85f6:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    85fa:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    85fc:	46bb      	mov	fp, r7
    85fe:	46ba      	mov	sl, r7
    8600:	e740      	b.n	8484 <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    8602:	8a23      	ldrh	r3, [r4, #16]
    8604:	42bb      	cmp	r3, r7
    8606:	f63f af57 	bhi.w	84b8 <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    860a:	68a3      	ldr	r3, [r4, #8]
    860c:	4453      	add	r3, sl
    860e:	60a3      	str	r3, [r4, #8]
    8610:	e759      	b.n	84c6 <_usb_d_dev_out_next+0x96>
    8612:	bf00      	nop
    8614:	200009a8 	.word	0x200009a8
    8618:	0000b9e5 	.word	0x0000b9e5
    861c:	000080d1 	.word	0x000080d1

00008620 <_usb_d_dev_handler>:
{
    8620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    8624:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8628:	8c1e      	ldrh	r6, [r3, #32]
    862a:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    862c:	b146      	cbz	r6, 8640 <_usb_d_dev_handler+0x20>
    862e:	4d96      	ldr	r5, [pc, #600]	; (8888 <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    8630:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    8632:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    8636:	f8df 926c 	ldr.w	r9, [pc, #620]	; 88a4 <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    863a:	f8df 826c 	ldr.w	r8, [pc, #620]	; 88a8 <_usb_d_dev_handler+0x288>
    863e:	e0de      	b.n	87fe <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    8640:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    8642:	8b1b      	ldrh	r3, [r3, #24]
    8644:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    8646:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    8648:	f013 0f04 	tst.w	r3, #4
    864c:	d11e      	bne.n	868c <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    864e:	f413 7f00 	tst.w	r3, #512	; 0x200
    8652:	d125      	bne.n	86a0 <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    8654:	f013 0f80 	tst.w	r3, #128	; 0x80
    8658:	d14f      	bne.n	86fa <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    865a:	f013 0f70 	tst.w	r3, #112	; 0x70
    865e:	d158      	bne.n	8712 <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    8660:	f013 0f08 	tst.w	r3, #8
    8664:	d178      	bne.n	8758 <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    8666:	f013 0f01 	tst.w	r3, #1
    866a:	d0e0      	beq.n	862e <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    866c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8670:	f240 2201 	movw	r2, #513	; 0x201
    8674:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8676:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8678:	2270      	movs	r2, #112	; 0x70
    867a:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    867c:	4b83      	ldr	r3, [pc, #524]	; (888c <_usb_d_dev_handler+0x26c>)
    867e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8682:	2100      	movs	r1, #0
    8684:	2004      	movs	r0, #4
    8686:	4798      	blx	r3
    8688:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    868c:	2204      	movs	r2, #4
    868e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8692:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    8694:	4b7d      	ldr	r3, [pc, #500]	; (888c <_usb_d_dev_handler+0x26c>)
    8696:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    869a:	4798      	blx	r3
    869c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    86a0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    86a4:	f240 2201 	movw	r2, #513	; 0x201
    86a8:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    86aa:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    86ac:	2270      	movs	r2, #112	; 0x70
    86ae:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    86b0:	4b76      	ldr	r3, [pc, #472]	; (888c <_usb_d_dev_handler+0x26c>)
    86b2:	891b      	ldrh	r3, [r3, #8]
    86b4:	f003 030f 	and.w	r3, r3, #15
    86b8:	2b03      	cmp	r3, #3
    86ba:	d014      	beq.n	86e6 <_usb_d_dev_handler+0xc6>
    86bc:	2301      	movs	r3, #1
    86be:	4873      	ldr	r0, [pc, #460]	; (888c <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    86c0:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    86c2:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    86c6:	8912      	ldrh	r2, [r2, #8]
    86c8:	f002 020f 	and.w	r2, r2, #15
    86cc:	2a03      	cmp	r2, #3
    86ce:	d00b      	beq.n	86e8 <_usb_d_dev_handler+0xc8>
    86d0:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    86d2:	2b05      	cmp	r3, #5
    86d4:	d1f4      	bne.n	86c0 <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    86d6:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    86d8:	4b6c      	ldr	r3, [pc, #432]	; (888c <_usb_d_dev_handler+0x26c>)
    86da:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    86de:	2003      	movs	r0, #3
    86e0:	4798      	blx	r3
    86e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    86e6:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    86e8:	4b68      	ldr	r3, [pc, #416]	; (888c <_usb_d_dev_handler+0x26c>)
    86ea:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    86ee:	8919      	ldrh	r1, [r3, #8]
    86f0:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    86f4:	2200      	movs	r2, #0
    86f6:	811a      	strh	r2, [r3, #8]
    86f8:	e7ee      	b.n	86d8 <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    86fa:	2280      	movs	r2, #128	; 0x80
    86fc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8700:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    8702:	4b62      	ldr	r3, [pc, #392]	; (888c <_usb_d_dev_handler+0x26c>)
    8704:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8708:	2100      	movs	r1, #0
    870a:	2005      	movs	r0, #5
    870c:	4798      	blx	r3
    870e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8712:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8716:	2270      	movs	r2, #112	; 0x70
    8718:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    871a:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    871c:	f240 2201 	movw	r2, #513	; 0x201
    8720:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    8722:	4b5b      	ldr	r3, [pc, #364]	; (8890 <_usb_d_dev_handler+0x270>)
    8724:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    8728:	f013 0f01 	tst.w	r3, #1
    872c:	d00e      	beq.n	874c <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    872e:	4a58      	ldr	r2, [pc, #352]	; (8890 <_usb_d_dev_handler+0x270>)
    8730:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    8732:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    8736:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    873a:	d1f9      	bne.n	8730 <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    873c:	4b53      	ldr	r3, [pc, #332]	; (888c <_usb_d_dev_handler+0x26c>)
    873e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8742:	2100      	movs	r1, #0
    8744:	2002      	movs	r0, #2
    8746:	4798      	blx	r3
    8748:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    874c:	4a50      	ldr	r2, [pc, #320]	; (8890 <_usb_d_dev_handler+0x270>)
    874e:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    8750:	f413 7f80 	tst.w	r3, #256	; 0x100
    8754:	d0fb      	beq.n	874e <_usb_d_dev_handler+0x12e>
    8756:	e7f1      	b.n	873c <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    8758:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    875c:	2400      	movs	r4, #0
    875e:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8762:	2208      	movs	r2, #8
    8764:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8766:	2270      	movs	r2, #112	; 0x70
    8768:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    876a:	f240 2201 	movw	r2, #513	; 0x201
    876e:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    8770:	4b48      	ldr	r3, [pc, #288]	; (8894 <_usb_d_dev_handler+0x274>)
    8772:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    8774:	4b45      	ldr	r3, [pc, #276]	; (888c <_usb_d_dev_handler+0x26c>)
    8776:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    877a:	4621      	mov	r1, r4
    877c:	2001      	movs	r0, #1
    877e:	4798      	blx	r3
    8780:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    8784:	f011 0f10 	tst.w	r1, #16
    8788:	d109      	bne.n	879e <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    878a:	f011 0f40 	tst.w	r1, #64	; 0x40
    878e:	d108      	bne.n	87a2 <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    8790:	f011 0f20 	tst.w	r1, #32
    8794:	d02f      	beq.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    8796:	2100      	movs	r1, #0
    8798:	4b3f      	ldr	r3, [pc, #252]	; (8898 <_usb_d_dev_handler+0x278>)
    879a:	4798      	blx	r3
    879c:	e02b      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    879e:	47c8      	blx	r9
    87a0:	e029      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    87a2:	2101      	movs	r1, #1
    87a4:	4b3c      	ldr	r3, [pc, #240]	; (8898 <_usb_d_dev_handler+0x278>)
    87a6:	4798      	blx	r3
    87a8:	e025      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    87aa:	f011 0f40 	tst.w	r1, #64	; 0x40
    87ae:	d111      	bne.n	87d4 <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    87b0:	f011 0f08 	tst.w	r1, #8
    87b4:	d112      	bne.n	87dc <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    87b6:	f011 0f02 	tst.w	r1, #2
    87ba:	d112      	bne.n	87e2 <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    87bc:	f003 0307 	and.w	r3, r3, #7
    87c0:	2b01      	cmp	r3, #1
    87c2:	d118      	bne.n	87f6 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    87c4:	f011 0f04 	tst.w	r1, #4
    87c8:	d10f      	bne.n	87ea <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    87ca:	f011 0f10 	tst.w	r1, #16
    87ce:	d012      	beq.n	87f6 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    87d0:	47c8      	blx	r9
    87d2:	e010      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    87d4:	2101      	movs	r1, #1
    87d6:	4b30      	ldr	r3, [pc, #192]	; (8898 <_usb_d_dev_handler+0x278>)
    87d8:	4798      	blx	r3
    87da:	e00c      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    87dc:	2101      	movs	r1, #1
    87de:	47c0      	blx	r8
    87e0:	e009      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    87e2:	2101      	movs	r1, #1
    87e4:	4b2d      	ldr	r3, [pc, #180]	; (889c <_usb_d_dev_handler+0x27c>)
    87e6:	4798      	blx	r3
    87e8:	e005      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    87ea:	2100      	movs	r1, #0
    87ec:	47c0      	blx	r8
    87ee:	e002      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    87f0:	2100      	movs	r1, #0
    87f2:	4b29      	ldr	r3, [pc, #164]	; (8898 <_usb_d_dev_handler+0x278>)
    87f4:	4798      	blx	r3
    87f6:	3401      	adds	r4, #1
    87f8:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    87fa:	2c1b      	cmp	r4, #27
    87fc:	d042      	beq.n	8884 <_usb_d_dev_handler+0x264>
    87fe:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    8800:	7cab      	ldrb	r3, [r5, #18]
    8802:	2bff      	cmp	r3, #255	; 0xff
    8804:	d0f7      	beq.n	87f6 <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    8806:	f003 030f 	and.w	r3, r3, #15
    880a:	2101      	movs	r1, #1
    880c:	4099      	lsls	r1, r3
    880e:	4231      	tst	r1, r6
    8810:	d0f1      	beq.n	87f6 <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    8812:	0159      	lsls	r1, r3, #5
    8814:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    8818:	f501 7180 	add.w	r1, r1, #256	; 0x100
    881c:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    881e:	015b      	lsls	r3, r3, #5
    8820:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8824:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    8828:	4019      	ands	r1, r3
    882a:	d0e4      	beq.n	87f6 <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    882c:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    8830:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    8834:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    8838:	f003 0247 	and.w	r2, r3, #71	; 0x47
    883c:	2a01      	cmp	r2, #1
    883e:	d0a1      	beq.n	8784 <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    8840:	f013 0f80 	tst.w	r3, #128	; 0x80
    8844:	d1b1      	bne.n	87aa <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    8846:	f011 0f20 	tst.w	r1, #32
    884a:	d1d1      	bne.n	87f0 <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    884c:	f011 0f04 	tst.w	r1, #4
    8850:	d10e      	bne.n	8870 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    8852:	f011 0f01 	tst.w	r1, #1
    8856:	d10e      	bne.n	8876 <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    8858:	f003 0307 	and.w	r3, r3, #7
    885c:	2b01      	cmp	r3, #1
    885e:	d1ca      	bne.n	87f6 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    8860:	f011 0f08 	tst.w	r1, #8
    8864:	d10b      	bne.n	887e <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    8866:	f011 0f10 	tst.w	r1, #16
    886a:	d0c4      	beq.n	87f6 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    886c:	47c8      	blx	r9
    886e:	e7c2      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    8870:	2100      	movs	r1, #0
    8872:	47c0      	blx	r8
    8874:	e7bf      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    8876:	2101      	movs	r1, #1
    8878:	4b09      	ldr	r3, [pc, #36]	; (88a0 <_usb_d_dev_handler+0x280>)
    887a:	4798      	blx	r3
    887c:	e7bb      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    887e:	2101      	movs	r1, #1
    8880:	47c0      	blx	r8
    8882:	e7b8      	b.n	87f6 <_usb_d_dev_handler+0x1d6>
    8884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8888:	20000a7c 	.word	0x20000a7c
    888c:	200009a8 	.word	0x200009a8
    8890:	40001000 	.word	0x40001000
    8894:	00008269 	.word	0x00008269
    8898:	000080a1 	.word	0x000080a1
    889c:	000082ad 	.word	0x000082ad
    88a0:	00008431 	.word	0x00008431
    88a4:	00008021 	.word	0x00008021
    88a8:	00008169 	.word	0x00008169

000088ac <_usb_d_dev_init>:
{
    88ac:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    88ae:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    88b2:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    88b4:	f013 0f01 	tst.w	r3, #1
    88b8:	d124      	bne.n	8904 <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    88ba:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    88be:	7893      	ldrb	r3, [r2, #2]
    88c0:	f013 0f03 	tst.w	r3, #3
    88c4:	d1fb      	bne.n	88be <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    88c6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    88ca:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    88cc:	f013 0f02 	tst.w	r3, #2
    88d0:	d00f      	beq.n	88f2 <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    88d2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    88d6:	7813      	ldrb	r3, [r2, #0]
    88d8:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    88dc:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    88de:	7893      	ldrb	r3, [r2, #2]
    88e0:	f013 0f03 	tst.w	r3, #3
    88e4:	d1fb      	bne.n	88de <_usb_d_dev_init+0x32>
    88e6:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    88ea:	7893      	ldrb	r3, [r2, #2]
    88ec:	f013 0f02 	tst.w	r3, #2
    88f0:	d1fb      	bne.n	88ea <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    88f2:	2201      	movs	r2, #1
    88f4:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    88f8:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    88fa:	461a      	mov	r2, r3
    88fc:	7893      	ldrb	r3, [r2, #2]
    88fe:	f013 0f03 	tst.w	r3, #3
    8902:	d1fb      	bne.n	88fc <_usb_d_dev_init+0x50>
    8904:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8908:	7893      	ldrb	r3, [r2, #2]
    890a:	f013 0f01 	tst.w	r3, #1
    890e:	d1fb      	bne.n	8908 <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    8910:	4b24      	ldr	r3, [pc, #144]	; (89a4 <_usb_d_dev_init+0xf8>)
    8912:	4a25      	ldr	r2, [pc, #148]	; (89a8 <_usb_d_dev_init+0xfc>)
    8914:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    8918:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    891c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    8920:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    8924:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    8928:	4b20      	ldr	r3, [pc, #128]	; (89ac <_usb_d_dev_init+0x100>)
    892a:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    892c:	4b20      	ldr	r3, [pc, #128]	; (89b0 <_usb_d_dev_init+0x104>)
    892e:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    8930:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    8934:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    8938:	f011 011f 	ands.w	r1, r1, #31
    893c:	d02b      	beq.n	8996 <_usb_d_dev_init+0xea>
		pad_transn = 9;
    893e:	291f      	cmp	r1, #31
    8940:	bf08      	it	eq
    8942:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    8944:	b34b      	cbz	r3, 899a <_usb_d_dev_init+0xee>
		pad_transp = 25;
    8946:	2b1f      	cmp	r3, #31
    8948:	bf08      	it	eq
    894a:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    894c:	b33a      	cbz	r2, 899e <_usb_d_dev_init+0xf2>
		pad_trim = 6;
    894e:	2a07      	cmp	r2, #7
    8950:	bf08      	it	eq
    8952:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    8954:	f003 031f 	and.w	r3, r3, #31
    8958:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    895c:	0312      	lsls	r2, r2, #12
    895e:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
    8962:	4313      	orrs	r3, r2
    8964:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8968:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    896a:	78d3      	ldrb	r3, [r2, #3]
    896c:	f043 0303 	orr.w	r3, r3, #3
    8970:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    8972:	78d3      	ldrb	r3, [r2, #3]
    8974:	f043 030c 	orr.w	r3, r3, #12
    8978:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    897a:	2304      	movs	r3, #4
    897c:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    897e:	7893      	ldrb	r3, [r2, #2]
    8980:	f013 0f03 	tst.w	r3, #3
    8984:	d1fb      	bne.n	897e <_usb_d_dev_init+0xd2>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    8986:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    898a:	4a06      	ldr	r2, [pc, #24]	; (89a4 <_usb_d_dev_init+0xf8>)
    898c:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    898e:	2201      	movs	r2, #1
    8990:	811a      	strh	r2, [r3, #8]
}
    8992:	2000      	movs	r0, #0
    8994:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    8996:	2109      	movs	r1, #9
    8998:	e7d4      	b.n	8944 <_usb_d_dev_init+0x98>
		pad_transp = 25;
    899a:	2319      	movs	r3, #25
    899c:	e7d6      	b.n	894c <_usb_d_dev_init+0xa0>
		pad_trim = 6;
    899e:	2206      	movs	r2, #6
    89a0:	e7d8      	b.n	8954 <_usb_d_dev_init+0xa8>
    89a2:	bf00      	nop
    89a4:	200009a8 	.word	0x200009a8
    89a8:	0000801d 	.word	0x0000801d
    89ac:	00008269 	.word	0x00008269
    89b0:	00800084 	.word	0x00800084

000089b4 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    89b4:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    89b8:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    89ba:	f013 0f03 	tst.w	r3, #3
    89be:	d129      	bne.n	8a14 <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    89c0:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    89c4:	7893      	ldrb	r3, [r2, #2]
    89c6:	f013 0f03 	tst.w	r3, #3
    89ca:	d1fb      	bne.n	89c4 <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    89cc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    89d0:	781b      	ldrb	r3, [r3, #0]
    89d2:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    89d4:	f013 0f02 	tst.w	r3, #2
    89d8:	d108      	bne.n	89ec <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    89da:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    89de:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    89e2:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    89e4:	7893      	ldrb	r3, [r2, #2]
    89e6:	f013 0f03 	tst.w	r3, #3
    89ea:	d1fb      	bne.n	89e4 <_usb_d_dev_enable+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    89ec:	4b0b      	ldr	r3, [pc, #44]	; (8a1c <_usb_d_dev_enable+0x68>)
    89ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    89f2:	609a      	str	r2, [r3, #8]
    89f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    89f8:	609a      	str	r2, [r3, #8]
    89fa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    89fe:	609a      	str	r2, [r3, #8]
    8a00:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8a04:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8a06:	f240 228d 	movw	r2, #653	; 0x28d
    8a0a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8a0e:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    8a10:	2000      	movs	r0, #0
    8a12:	4770      	bx	lr
		return -USB_ERR_DENIED;
    8a14:	f06f 0010 	mvn.w	r0, #16
}
    8a18:	4770      	bx	lr
    8a1a:	bf00      	nop
    8a1c:	e000e100 	.word	0xe000e100

00008a20 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    8a20:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8a24:	8913      	ldrh	r3, [r2, #8]
    8a26:	f023 0301 	bic.w	r3, r3, #1
    8a2a:	041b      	lsls	r3, r3, #16
    8a2c:	0c1b      	lsrs	r3, r3, #16
    8a2e:	8113      	strh	r3, [r2, #8]
    8a30:	4770      	bx	lr

00008a32 <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    8a32:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    8a36:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8a3a:	7298      	strb	r0, [r3, #10]
    8a3c:	4770      	bx	lr

00008a3e <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    8a3e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8a42:	8a18      	ldrh	r0, [r3, #16]
}
    8a44:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    8a48:	4770      	bx	lr
	...

00008a4c <_usb_d_dev_ep_init>:
{
    8a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a4e:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8a52:	f010 050f 	ands.w	r5, r0, #15
    8a56:	d04d      	beq.n	8af4 <_usb_d_dev_ep_init+0xa8>
    8a58:	f1be 0f00 	cmp.w	lr, #0
    8a5c:	bfb4      	ite	lt
    8a5e:	1d6c      	addlt	r4, r5, #5
    8a60:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    8a62:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    8a66:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
    8a68:	2d05      	cmp	r5, #5
    8a6a:	d947      	bls.n	8afc <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
    8a6c:	f06f 0011 	mvn.w	r0, #17
    8a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    8a72:	f1be 0f00 	cmp.w	lr, #0
    8a76:	db1b      	blt.n	8ab0 <_usb_d_dev_ep_init+0x64>
    8a78:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8a7c:	4e37      	ldr	r6, [pc, #220]	; (8b5c <_usb_d_dev_ep_init+0x110>)
    8a7e:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    8a82:	2d00      	cmp	r5, #0
    8a84:	d15e      	bne.n	8b44 <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    8a86:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    8a8a:	4d34      	ldr	r5, [pc, #208]	; (8b5c <_usb_d_dev_ep_init+0x110>)
    8a8c:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
    8a90:	4d33      	ldr	r5, [pc, #204]	; (8b60 <_usb_d_dev_ep_init+0x114>)
    8a92:	00a6      	lsls	r6, r4, #2
    8a94:	1933      	adds	r3, r6, r4
    8a96:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    8a9a:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
    8a9e:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
    8aa2:	3101      	adds	r1, #1
    8aa4:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
    8aa8:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
    8aac:	2000      	movs	r0, #0
    8aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    8ab0:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8ab4:	4e29      	ldr	r6, [pc, #164]	; (8b5c <_usb_d_dev_ep_init+0x110>)
    8ab6:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    8aba:	686d      	ldr	r5, [r5, #4]
    8abc:	b935      	cbnz	r5, 8acc <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    8abe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    8ac2:	4d26      	ldr	r5, [pc, #152]	; (8b5c <_usb_d_dev_ep_init+0x110>)
    8ac4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    8ac8:	685f      	ldr	r7, [r3, #4]
    8aca:	e7e1      	b.n	8a90 <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    8acc:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8ad0:	4e22      	ldr	r6, [pc, #136]	; (8b5c <_usb_d_dev_ep_init+0x110>)
    8ad2:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    8ad6:	896d      	ldrh	r5, [r5, #10]
    8ad8:	4295      	cmp	r5, r2
    8ada:	daf0      	bge.n	8abe <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
    8adc:	f06f 0012 	mvn.w	r0, #18
    8ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    8ae2:	f06f 0013 	mvn.w	r0, #19
    8ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    8ae8:	f06f 0013 	mvn.w	r0, #19
    8aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    8aee:	f06f 0012 	mvn.w	r0, #18
    8af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    8af4:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
    8af8:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    8afa:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
    8afc:	eb04 0684 	add.w	r6, r4, r4, lsl #2
    8b00:	4f17      	ldr	r7, [pc, #92]	; (8b60 <_usb_d_dev_ep_init+0x114>)
    8b02:	eb07 0686 	add.w	r6, r7, r6, lsl #2
    8b06:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
    8b0a:	2eff      	cmp	r6, #255	; 0xff
    8b0c:	d1e9      	bne.n	8ae2 <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    8b0e:	2900      	cmp	r1, #0
    8b10:	d1af      	bne.n	8a72 <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8b12:	b125      	cbz	r5, 8b1e <_usb_d_dev_ep_init+0xd2>
    8b14:	f1be 0f00 	cmp.w	lr, #0
    8b18:	bfa4      	itt	ge
    8b1a:	3505      	addge	r5, #5
    8b1c:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
    8b1e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    8b22:	4e0f      	ldr	r6, [pc, #60]	; (8b60 <_usb_d_dev_ep_init+0x114>)
    8b24:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    8b28:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
    8b2c:	2dff      	cmp	r5, #255	; 0xff
    8b2e:	d1db      	bne.n	8ae8 <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
    8b30:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8b34:	4e09      	ldr	r6, [pc, #36]	; (8b5c <_usb_d_dev_ep_init+0x110>)
    8b36:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    8b3a:	2d00      	cmp	r5, #0
    8b3c:	d0d7      	beq.n	8aee <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    8b3e:	f1be 0f00 	cmp.w	lr, #0
    8b42:	dbb5      	blt.n	8ab0 <_usb_d_dev_ep_init+0x64>
    8b44:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8b48:	4e04      	ldr	r6, [pc, #16]	; (8b5c <_usb_d_dev_ep_init+0x110>)
    8b4a:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    8b4e:	892d      	ldrh	r5, [r5, #8]
    8b50:	4295      	cmp	r5, r2
    8b52:	da98      	bge.n	8a86 <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
    8b54:	f06f 0012 	mvn.w	r0, #18
    8b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b5a:	bf00      	nop
    8b5c:	0000d5b8 	.word	0x0000d5b8
    8b60:	200009a8 	.word	0x200009a8

00008b64 <_usb_d_dev_ep_deinit>:
{
    8b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b66:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8b68:	f010 060f 	ands.w	r6, r0, #15
    8b6c:	d00e      	beq.n	8b8c <_usb_d_dev_ep_deinit+0x28>
    8b6e:	2f00      	cmp	r7, #0
    8b70:	bfb4      	ite	lt
    8b72:	1d73      	addlt	r3, r6, #5
    8b74:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8b76:	2e05      	cmp	r6, #5
    8b78:	d900      	bls.n	8b7c <_usb_d_dev_ep_deinit+0x18>
    8b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    8b7c:	461d      	mov	r5, r3
    8b7e:	3301      	adds	r3, #1
    8b80:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    8b84:	4a24      	ldr	r2, [pc, #144]	; (8c18 <_usb_d_dev_ep_deinit+0xb4>)
    8b86:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    8b8a:	e002      	b.n	8b92 <_usb_d_dev_ep_deinit+0x2e>
    8b8c:	f8df e094 	ldr.w	lr, [pc, #148]	; 8c24 <_usb_d_dev_ep_deinit+0xc0>
    8b90:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8b92:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8b96:	4a21      	ldr	r2, [pc, #132]	; (8c1c <_usb_d_dev_ep_deinit+0xb8>)
    8b98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8b9c:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
    8ba0:	2aff      	cmp	r2, #255	; 0xff
    8ba2:	d0ea      	beq.n	8b7a <_usb_d_dev_ep_deinit+0x16>
    8ba4:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    8ba6:	2203      	movs	r2, #3
    8ba8:	0ff9      	lsrs	r1, r7, #31
    8baa:	4670      	mov	r0, lr
    8bac:	4b1c      	ldr	r3, [pc, #112]	; (8c20 <_usb_d_dev_ep_deinit+0xbc>)
    8bae:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    8bb0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8bb4:	4a19      	ldr	r2, [pc, #100]	; (8c1c <_usb_d_dev_ep_deinit+0xb8>)
    8bb6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8bba:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    8bbe:	f003 0307 	and.w	r3, r3, #7
    8bc2:	2b01      	cmp	r3, #1
    8bc4:	d016      	beq.n	8bf4 <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
    8bc6:	2f00      	cmp	r7, #0
    8bc8:	db1b      	blt.n	8c02 <_usb_d_dev_ep_deinit+0x9e>
    8bca:	0160      	lsls	r0, r4, #5
    8bcc:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    8bd0:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    8bd4:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    8bd8:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
    8bdc:	4b0f      	ldr	r3, [pc, #60]	; (8c1c <_usb_d_dev_ep_deinit+0xb8>)
    8bde:	00aa      	lsls	r2, r5, #2
    8be0:	1951      	adds	r1, r2, r5
    8be2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    8be6:	2000      	movs	r0, #0
    8be8:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
    8bec:	22ff      	movs	r2, #255	; 0xff
    8bee:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
    8bf2:	e7c2      	b.n	8b7a <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    8bf4:	0160      	lsls	r0, r4, #5
    8bf6:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    8bfa:	2300      	movs	r3, #0
    8bfc:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    8c00:	e7ec      	b.n	8bdc <_usb_d_dev_ep_deinit+0x78>
    8c02:	0176      	lsls	r6, r6, #5
    8c04:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    8c08:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
    8c0c:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    8c10:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
    8c14:	e7e2      	b.n	8bdc <_usb_d_dev_ep_deinit+0x78>
    8c16:	bf00      	nop
    8c18:	20000a68 	.word	0x20000a68
    8c1c:	200009a8 	.word	0x200009a8
    8c20:	000080fd 	.word	0x000080fd
    8c24:	20000a7c 	.word	0x20000a7c

00008c28 <_usb_d_dev_ep_enable>:
{
    8c28:	b4f0      	push	{r4, r5, r6, r7}
    8c2a:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8c2c:	f010 000f 	ands.w	r0, r0, #15
    8c30:	f000 80a7 	beq.w	8d82 <_usb_d_dev_ep_enable+0x15a>
    8c34:	2e00      	cmp	r6, #0
    8c36:	bfb4      	ite	lt
    8c38:	1d43      	addlt	r3, r0, #5
    8c3a:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8c3c:	4605      	mov	r5, r0
    8c3e:	0142      	lsls	r2, r0, #5
    8c40:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8c44:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
    8c48:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8c4a:	2805      	cmp	r0, #5
    8c4c:	f240 80a0 	bls.w	8d90 <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
    8c50:	f06f 0011 	mvn.w	r0, #17
    8c54:	e07d      	b.n	8d52 <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    8c56:	f014 0f77 	tst.w	r4, #119	; 0x77
    8c5a:	f040 8089 	bne.w	8d70 <_usb_d_dev_ep_enable+0x148>
    8c5e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    8c62:	2111      	movs	r1, #17
    8c64:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8c68:	4c9b      	ldr	r4, [pc, #620]	; (8ed8 <_usb_d_dev_ep_enable+0x2b0>)
    8c6a:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    8c6e:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
    8c72:	4c9a      	ldr	r4, [pc, #616]	; (8edc <_usb_d_dev_ep_enable+0x2b4>)
    8c74:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8c78:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8c7c:	f200 80cd 	bhi.w	8e1a <_usb_d_dev_ep_enable+0x1f2>
    8c80:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    8c84:	f200 8112 	bhi.w	8eac <_usb_d_dev_ep_enable+0x284>
    8c88:	2980      	cmp	r1, #128	; 0x80
    8c8a:	f200 8101 	bhi.w	8e90 <_usb_d_dev_ep_enable+0x268>
    8c8e:	2940      	cmp	r1, #64	; 0x40
    8c90:	f200 8113 	bhi.w	8eba <_usb_d_dev_ep_enable+0x292>
    8c94:	2920      	cmp	r1, #32
    8c96:	f200 8102 	bhi.w	8e9e <_usb_d_dev_ep_enable+0x276>
    8c9a:	2910      	cmp	r1, #16
    8c9c:	f200 8114 	bhi.w	8ec8 <_usb_d_dev_ep_enable+0x2a0>
    8ca0:	2908      	cmp	r1, #8
    8ca2:	bf94      	ite	ls
    8ca4:	2600      	movls	r6, #0
    8ca6:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8ca8:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8cac:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8cae:	f3c1 010d 	ubfx	r1, r1, #0, #14
    8cb2:	e0b8      	b.n	8e26 <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    8cb4:	f014 0f70 	tst.w	r4, #112	; 0x70
    8cb8:	d15d      	bne.n	8d76 <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    8cba:	4e87      	ldr	r6, [pc, #540]	; (8ed8 <_usb_d_dev_ep_enable+0x2b0>)
    8cbc:	009f      	lsls	r7, r3, #2
    8cbe:	18f9      	adds	r1, r7, r3
    8cc0:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    8cc4:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    8cc8:	0109      	lsls	r1, r1, #4
    8cca:	f001 0170 	and.w	r1, r1, #112	; 0x70
    8cce:	430c      	orrs	r4, r1
    8cd0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8cd4:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8cd8:	443b      	add	r3, r7
    8cda:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    8cde:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
    8ce2:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8ce6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    8cea:	d80f      	bhi.n	8d0c <_usb_d_dev_ep_enable+0xe4>
    8cec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    8cf0:	d819      	bhi.n	8d26 <_usb_d_dev_ep_enable+0xfe>
    8cf2:	2b80      	cmp	r3, #128	; 0x80
    8cf4:	d819      	bhi.n	8d2a <_usb_d_dev_ep_enable+0x102>
    8cf6:	2b40      	cmp	r3, #64	; 0x40
    8cf8:	d819      	bhi.n	8d2e <_usb_d_dev_ep_enable+0x106>
    8cfa:	2b20      	cmp	r3, #32
    8cfc:	d819      	bhi.n	8d32 <_usb_d_dev_ep_enable+0x10a>
    8cfe:	2b10      	cmp	r3, #16
    8d00:	d819      	bhi.n	8d36 <_usb_d_dev_ep_enable+0x10e>
    8d02:	2b08      	cmp	r3, #8
    8d04:	bf94      	ite	ls
    8d06:	2300      	movls	r3, #0
    8d08:	2301      	movhi	r3, #1
    8d0a:	e000      	b.n	8d0e <_usb_d_dev_ep_enable+0xe6>
    8d0c:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d0e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
    8d12:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8d14:	2380      	movs	r3, #128	; 0x80
    8d16:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    8d1a:	4b6f      	ldr	r3, [pc, #444]	; (8ed8 <_usb_d_dev_ep_enable+0x2b0>)
    8d1c:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    8d20:	2000      	movs	r0, #0
    8d22:	76a8      	strb	r0, [r5, #26]
    8d24:	e015      	b.n	8d52 <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8d26:	2306      	movs	r3, #6
    8d28:	e7f1      	b.n	8d0e <_usb_d_dev_ep_enable+0xe6>
    8d2a:	2305      	movs	r3, #5
    8d2c:	e7ef      	b.n	8d0e <_usb_d_dev_ep_enable+0xe6>
    8d2e:	2304      	movs	r3, #4
    8d30:	e7ed      	b.n	8d0e <_usb_d_dev_ep_enable+0xe6>
    8d32:	2303      	movs	r3, #3
    8d34:	e7eb      	b.n	8d0e <_usb_d_dev_ep_enable+0xe6>
    8d36:	2302      	movs	r3, #2
    8d38:	e7e9      	b.n	8d0e <_usb_d_dev_ep_enable+0xe6>
    8d3a:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d3c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8d40:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8d42:	2340      	movs	r3, #64	; 0x40
    8d44:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    8d48:	4b63      	ldr	r3, [pc, #396]	; (8ed8 <_usb_d_dev_ep_enable+0x2b0>)
    8d4a:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    8d4e:	2000      	movs	r0, #0
    8d50:	72a8      	strb	r0, [r5, #10]
}
    8d52:	bcf0      	pop	{r4, r5, r6, r7}
    8d54:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8d56:	2106      	movs	r1, #6
    8d58:	e7f0      	b.n	8d3c <_usb_d_dev_ep_enable+0x114>
    8d5a:	2105      	movs	r1, #5
    8d5c:	e7ee      	b.n	8d3c <_usb_d_dev_ep_enable+0x114>
    8d5e:	2104      	movs	r1, #4
    8d60:	e7ec      	b.n	8d3c <_usb_d_dev_ep_enable+0x114>
    8d62:	2103      	movs	r1, #3
    8d64:	e7ea      	b.n	8d3c <_usb_d_dev_ep_enable+0x114>
    8d66:	2102      	movs	r1, #2
    8d68:	e7e8      	b.n	8d3c <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    8d6a:	f06f 0011 	mvn.w	r0, #17
    8d6e:	e7f0      	b.n	8d52 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    8d70:	f06f 0013 	mvn.w	r0, #19
    8d74:	e7ed      	b.n	8d52 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    8d76:	f06f 0013 	mvn.w	r0, #19
    8d7a:	e7ea      	b.n	8d52 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    8d7c:	f06f 0013 	mvn.w	r0, #19
    8d80:	e7e7      	b.n	8d52 <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8d82:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8d86:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
    8d8a:	b2e4      	uxtb	r4, r4
    8d8c:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
    8d8e:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8d90:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    8d94:	4950      	ldr	r1, [pc, #320]	; (8ed8 <_usb_d_dev_ep_enable+0x2b0>)
    8d96:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8d9a:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    8d9e:	2aff      	cmp	r2, #255	; 0xff
    8da0:	d0e3      	beq.n	8d6a <_usb_d_dev_ep_enable+0x142>
    8da2:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    8da4:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    8da6:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    8daa:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    8dae:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    8db2:	f001 0107 	and.w	r1, r1, #7
    8db6:	2901      	cmp	r1, #1
    8db8:	f43f af4d 	beq.w	8c56 <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
    8dbc:	2e00      	cmp	r6, #0
    8dbe:	f6ff af79 	blt.w	8cb4 <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    8dc2:	f014 0f07 	tst.w	r4, #7
    8dc6:	d1d9      	bne.n	8d7c <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    8dc8:	4e43      	ldr	r6, [pc, #268]	; (8ed8 <_usb_d_dev_ep_enable+0x2b0>)
    8dca:	009f      	lsls	r7, r3, #2
    8dcc:	18f9      	adds	r1, r7, r3
    8dce:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    8dd2:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    8dd6:	f001 0107 	and.w	r1, r1, #7
    8dda:	430c      	orrs	r4, r1
    8ddc:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    8de0:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8de4:	443b      	add	r3, r7
    8de6:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    8dea:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
    8dee:	4b3b      	ldr	r3, [pc, #236]	; (8edc <_usb_d_dev_ep_enable+0x2b4>)
    8df0:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8df4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8df8:	d89f      	bhi.n	8d3a <_usb_d_dev_ep_enable+0x112>
    8dfa:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    8dfe:	d8aa      	bhi.n	8d56 <_usb_d_dev_ep_enable+0x12e>
    8e00:	2980      	cmp	r1, #128	; 0x80
    8e02:	d8aa      	bhi.n	8d5a <_usb_d_dev_ep_enable+0x132>
    8e04:	2940      	cmp	r1, #64	; 0x40
    8e06:	d8aa      	bhi.n	8d5e <_usb_d_dev_ep_enable+0x136>
    8e08:	2920      	cmp	r1, #32
    8e0a:	d8aa      	bhi.n	8d62 <_usb_d_dev_ep_enable+0x13a>
    8e0c:	2910      	cmp	r1, #16
    8e0e:	d8aa      	bhi.n	8d66 <_usb_d_dev_ep_enable+0x13e>
    8e10:	2908      	cmp	r1, #8
    8e12:	bf94      	ite	ls
    8e14:	2100      	movls	r1, #0
    8e16:	2101      	movhi	r1, #1
    8e18:	e790      	b.n	8d3c <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8e1a:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8e1e:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8e20:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8e24:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8e26:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
    8e2a:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8e2c:	2640      	movs	r6, #64	; 0x40
    8e2e:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8e32:	2180      	movs	r1, #128	; 0x80
    8e34:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    8e38:	4f27      	ldr	r7, [pc, #156]	; (8ed8 <_usb_d_dev_ep_enable+0x2b0>)
    8e3a:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    8e3e:	2000      	movs	r0, #0
    8e40:	72a8      	strb	r0, [r5, #10]
    8e42:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8e44:	009c      	lsls	r4, r3, #2
    8e46:	18e1      	adds	r1, r4, r3
    8e48:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    8e4c:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
    8e50:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8e54:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
    8e58:	0152      	lsls	r2, r2, #5
    8e5a:	18b9      	adds	r1, r7, r2
    8e5c:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    8e5e:	4423      	add	r3, r4
    8e60:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    8e64:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
    8e68:	684b      	ldr	r3, [r1, #4]
    8e6a:	f364 339b 	bfi	r3, r4, #14, #14
    8e6e:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    8e70:	684b      	ldr	r3, [r1, #4]
    8e72:	f360 030d 	bfi	r3, r0, #0, #14
    8e76:	604b      	str	r3, [r1, #4]
    8e78:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    8e7c:	21b0      	movs	r1, #176	; 0xb0
    8e7e:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8e82:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8e86:	461a      	mov	r2, r3
    8e88:	2310      	movs	r3, #16
    8e8a:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
    8e8e:	e760      	b.n	8d52 <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8e90:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8e94:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8e96:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8e9a:	2605      	movs	r6, #5
    8e9c:	e7c3      	b.n	8e26 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8e9e:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8ea2:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8ea4:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8ea8:	2603      	movs	r6, #3
    8eaa:	e7bc      	b.n	8e26 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8eac:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8eb0:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8eb2:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8eb6:	2606      	movs	r6, #6
    8eb8:	e7b5      	b.n	8e26 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8eba:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8ebe:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8ec0:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8ec4:	2604      	movs	r6, #4
    8ec6:	e7ae      	b.n	8e26 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8ec8:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8ecc:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8ece:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8ed2:	2602      	movs	r6, #2
    8ed4:	e7a7      	b.n	8e26 <_usb_d_dev_ep_enable+0x1fe>
    8ed6:	bf00      	nop
    8ed8:	200009a8 	.word	0x200009a8
    8edc:	0fffc000 	.word	0x0fffc000

00008ee0 <_usb_d_dev_ep_stall>:
{
    8ee0:	b470      	push	{r4, r5, r6}
    8ee2:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    8ee4:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8ee6:	f010 000f 	ands.w	r0, r0, #15
    8eea:	d008      	beq.n	8efe <_usb_d_dev_ep_stall+0x1e>
    8eec:	2b00      	cmp	r3, #0
    8eee:	bfb4      	ite	lt
    8ef0:	1d43      	addlt	r3, r0, #5
    8ef2:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
    8ef4:	2805      	cmp	r0, #5
    8ef6:	d903      	bls.n	8f00 <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
    8ef8:	f06f 0011 	mvn.w	r0, #17
    8efc:	e018      	b.n	8f30 <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
    8efe:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
    8f00:	2901      	cmp	r1, #1
    8f02:	d017      	beq.n	8f34 <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
    8f04:	2900      	cmp	r1, #0
    8f06:	d03a      	beq.n	8f7e <_usb_d_dev_ep_stall+0x9e>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8f08:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    8f0c:	4a45      	ldr	r2, [pc, #276]	; (9024 <_usb_d_dev_ep_stall+0x144>)
    8f0e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8f12:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    8f16:	f003 030f 	and.w	r3, r3, #15
    8f1a:	015b      	lsls	r3, r3, #5
    8f1c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8f20:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8f24:	2310      	movs	r3, #16
    8f26:	40a3      	lsls	r3, r4
    8f28:	421a      	tst	r2, r3
    8f2a:	bf14      	ite	ne
    8f2c:	2001      	movne	r0, #1
    8f2e:	2000      	moveq	r0, #0
}
    8f30:	bc70      	pop	{r4, r5, r6}
    8f32:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8f34:	2510      	movs	r5, #16
    8f36:	40a5      	lsls	r5, r4
    8f38:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8f3a:	493a      	ldr	r1, [pc, #232]	; (9024 <_usb_d_dev_ep_stall+0x144>)
    8f3c:	009e      	lsls	r6, r3, #2
    8f3e:	18f2      	adds	r2, r6, r3
    8f40:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8f44:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8f48:	f002 020f 	and.w	r2, r2, #15
    8f4c:	0150      	lsls	r0, r2, #5
    8f4e:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    8f52:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    8f56:	2020      	movs	r0, #32
    8f58:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    8f5c:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8f5e:	0152      	lsls	r2, r2, #5
    8f60:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8f64:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    8f68:	4433      	add	r3, r6
    8f6a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    8f6e:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    8f72:	f042 0208 	orr.w	r2, r2, #8
    8f76:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    8f7a:	2000      	movs	r0, #0
    8f7c:	e7d8      	b.n	8f30 <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    8f7e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    8f82:	4928      	ldr	r1, [pc, #160]	; (9024 <_usb_d_dev_ep_stall+0x144>)
    8f84:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8f88:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    8f8c:	f002 020f 	and.w	r2, r2, #15
    8f90:	0151      	lsls	r1, r2, #5
    8f92:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    8f96:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8f9a:	2010      	movs	r0, #16
    8f9c:	40a0      	lsls	r0, r4
	if (!is_stalled) {
    8f9e:	4205      	tst	r5, r0
    8fa0:	d03c      	beq.n	901c <_usb_d_dev_ep_stall+0x13c>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8fa2:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8fa4:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    8fa8:	2020      	movs	r0, #32
    8faa:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    8fac:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8fae:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    8fb2:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    8fb6:	4202      	tst	r2, r0
    8fb8:	d007      	beq.n	8fca <_usb_d_dev_ep_stall+0xea>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8fba:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    8fbe:	2201      	movs	r2, #1
    8fc0:	fa02 f404 	lsl.w	r4, r2, r4
    8fc4:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8fc6:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    8fca:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    8fce:	4815      	ldr	r0, [pc, #84]	; (9024 <_usb_d_dev_ep_stall+0x144>)
    8fd0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    8fd4:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
    8fd8:	f002 0207 	and.w	r2, r2, #7
    8fdc:	2a01      	cmp	r2, #1
    8fde:	d00c      	beq.n	8ffa <_usb_d_dev_ep_stall+0x11a>
		ept->flags.bits.is_stalled = 0;
    8fe0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    8fe4:	4a0f      	ldr	r2, [pc, #60]	; (9024 <_usb_d_dev_ep_stall+0x144>)
    8fe6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8fea:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    8fee:	f36f 02c3 	bfc	r2, #3, #1
    8ff2:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    8ff6:	2000      	movs	r0, #0
    8ff8:	e79a      	b.n	8f30 <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    8ffa:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    8ffe:	f012 0f30 	tst.w	r2, #48	; 0x30
    9002:	d10d      	bne.n	9020 <_usb_d_dev_ep_stall+0x140>
			ept->flags.bits.is_stalled = 0;
    9004:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    9008:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    900c:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    9010:	f36f 02c3 	bfc	r2, #3, #1
    9014:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    9018:	2000      	movs	r0, #0
    901a:	e789      	b.n	8f30 <_usb_d_dev_ep_stall+0x50>
    901c:	2000      	movs	r0, #0
    901e:	e787      	b.n	8f30 <_usb_d_dev_ep_stall+0x50>
    9020:	2000      	movs	r0, #0
    9022:	e785      	b.n	8f30 <_usb_d_dev_ep_stall+0x50>
    9024:	200009a8 	.word	0x200009a8

00009028 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    9028:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    902a:	f000 040f 	and.w	r4, r0, #15
    902e:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    9030:	4a14      	ldr	r2, [pc, #80]	; (9084 <_usb_d_dev_ep_read_req+0x5c>)
    9032:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    9034:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    9036:	6840      	ldr	r0, [r0, #4]
    9038:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    903c:	2c05      	cmp	r4, #5
    903e:	d817      	bhi.n	9070 <_usb_d_dev_ep_read_req+0x48>
    9040:	b1c9      	cbz	r1, 9076 <_usb_d_dev_ep_read_req+0x4e>
    9042:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    9046:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    904a:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    904c:	2a11      	cmp	r2, #17
    904e:	d115      	bne.n	907c <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    9050:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    9054:	f012 0f10 	tst.w	r2, #16
    9058:	d102      	bne.n	9060 <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
    905a:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    905c:	bc30      	pop	{r4, r5}
    905e:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    9060:	682c      	ldr	r4, [r5, #0]
    9062:	686a      	ldr	r2, [r5, #4]
    9064:	600c      	str	r4, [r1, #0]
    9066:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    9068:	2210      	movs	r2, #16
    906a:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
    906e:	e7f5      	b.n	905c <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
    9070:	f06f 0011 	mvn.w	r0, #17
    9074:	e7f2      	b.n	905c <_usb_d_dev_ep_read_req+0x34>
    9076:	f06f 0011 	mvn.w	r0, #17
    907a:	e7ef      	b.n	905c <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
    907c:	f06f 0012 	mvn.w	r0, #18
    9080:	e7ec      	b.n	905c <_usb_d_dev_ep_read_req+0x34>
    9082:	bf00      	nop
    9084:	200009a8 	.word	0x200009a8

00009088 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    9088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    908c:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    908e:	7a03      	ldrb	r3, [r0, #8]
    9090:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    9092:	f013 030f 	ands.w	r3, r3, #15
    9096:	f000 80c2 	beq.w	921e <_usb_d_dev_ep_trans+0x196>
    909a:	2e00      	cmp	r6, #0
    909c:	bfb4      	ite	lt
    909e:	1d5a      	addlt	r2, r3, #5
    90a0:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
    90a2:	4614      	mov	r4, r2
    90a4:	4969      	ldr	r1, [pc, #420]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    90a6:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
    90aa:	1c55      	adds	r5, r2, #1
    90ac:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    90b0:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    90b4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    90b8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    90bc:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    90c0:	f240 31ff 	movw	r1, #1023	; 0x3ff
    90c4:	428a      	cmp	r2, r1
    90c6:	d025      	beq.n	9114 <_usb_d_dev_ep_trans+0x8c>
    90c8:	1e55      	subs	r5, r2, #1
    90ca:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    90cc:	6841      	ldr	r1, [r0, #4]
    90ce:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    90d0:	2b05      	cmp	r3, #5
    90d2:	f200 8092 	bhi.w	91fa <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    90d6:	6803      	ldr	r3, [r0, #0]
    90d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    90dc:	d31c      	bcc.n	9118 <_usb_d_dev_ep_trans+0x90>
    90de:	eb03 0c01 	add.w	ip, r3, r1
    90e2:	f8df e180 	ldr.w	lr, [pc, #384]	; 9264 <_usb_d_dev_ep_trans+0x1dc>
    90e6:	45f4      	cmp	ip, lr
    90e8:	d816      	bhi.n	9118 <_usb_d_dev_ep_trans+0x90>
    90ea:	f013 0f03 	tst.w	r3, #3
    90ee:	d113      	bne.n	9118 <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
    90f0:	2e00      	cmp	r6, #0
    90f2:	db2a      	blt.n	914a <_usb_d_dev_ep_trans+0xc2>
    90f4:	428a      	cmp	r2, r1
    90f6:	f200 809c 	bhi.w	9232 <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
    90fa:	b34d      	cbz	r5, 9150 <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
    90fc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    9100:	4a52      	ldr	r2, [pc, #328]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    9102:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9106:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    910a:	2b00      	cmp	r3, #0
    910c:	d07b      	beq.n	9206 <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
    910e:	f04f 0800 	mov.w	r8, #0
    9112:	e00c      	b.n	912e <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    9114:	4615      	mov	r5, r2
    9116:	e7d9      	b.n	90cc <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
    9118:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    911c:	4a4b      	ldr	r2, [pc, #300]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    911e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9122:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    9126:	2b00      	cmp	r3, #0
    9128:	d06a      	beq.n	9200 <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
    912a:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    912e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    9132:	4a46      	ldr	r2, [pc, #280]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    9134:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9138:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    913c:	f013 0f08 	tst.w	r3, #8
    9140:	d009      	beq.n	9156 <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
    9142:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    9144:	b003      	add	sp, #12
    9146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
    914a:	f04f 0800 	mov.w	r8, #0
    914e:	e7ee      	b.n	912e <_usb_d_dev_ep_trans+0xa6>
    9150:	f04f 0800 	mov.w	r8, #0
    9154:	e7eb      	b.n	912e <_usb_d_dev_ep_trans+0xa6>
    9156:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
    9158:	a801      	add	r0, sp, #4
    915a:	4b3d      	ldr	r3, [pc, #244]	; (9250 <_usb_d_dev_ep_trans+0x1c8>)
    915c:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    915e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    9162:	4a3a      	ldr	r2, [pc, #232]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    9164:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    9168:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    916c:	f013 0f40 	tst.w	r3, #64	; 0x40
    9170:	d13c      	bne.n	91ec <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
    9172:	eb04 0984 	add.w	r9, r4, r4, lsl #2
    9176:	4b35      	ldr	r3, [pc, #212]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    9178:	eb03 0989 	add.w	r9, r3, r9, lsl #2
    917c:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    9180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9184:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
    9188:	a801      	add	r0, sp, #4
    918a:	4b32      	ldr	r3, [pc, #200]	; (9254 <_usb_d_dev_ep_trans+0x1cc>)
    918c:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    918e:	f8da 3000 	ldr.w	r3, [sl]
    9192:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
    9196:	f8da 3004 	ldr.w	r3, [sl, #4]
    919a:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
    919e:	2300      	movs	r3, #0
    91a0:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    91a4:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
    91a6:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    91aa:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
    91ae:	f368 1345 	bfi	r3, r8, #5, #1
    91b2:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    91b6:	f89a 3009 	ldrb.w	r3, [sl, #9]
    91ba:	b1e3      	cbz	r3, 91f6 <_usb_d_dev_ep_trans+0x16e>
    91bc:	fab5 f585 	clz	r5, r5
    91c0:	096d      	lsrs	r5, r5, #5
    91c2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    91c6:	4b21      	ldr	r3, [pc, #132]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    91c8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    91cc:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
    91d0:	f365 1304 	bfi	r3, r5, #4, #1
    91d4:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
    91d8:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
    91da:	f04f 0100 	mov.w	r1, #0
    91de:	4638      	mov	r0, r7
    91e0:	bfb4      	ite	lt
    91e2:	4b1d      	ldrlt	r3, [pc, #116]	; (9258 <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
    91e4:	4b1d      	ldrge	r3, [pc, #116]	; (925c <_usb_d_dev_ep_trans+0x1d4>)
    91e6:	4798      	blx	r3
	return ERR_NONE;
    91e8:	2000      	movs	r0, #0
    91ea:	e7ab      	b.n	9144 <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
    91ec:	a801      	add	r0, sp, #4
    91ee:	4b19      	ldr	r3, [pc, #100]	; (9254 <_usb_d_dev_ep_trans+0x1cc>)
    91f0:	4798      	blx	r3
		return USB_BUSY;
    91f2:	2001      	movs	r0, #1
    91f4:	e7a6      	b.n	9144 <_usb_d_dev_ep_trans+0xbc>
    91f6:	2500      	movs	r5, #0
    91f8:	e7e3      	b.n	91c2 <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
    91fa:	f06f 0011 	mvn.w	r0, #17
    91fe:	e7a1      	b.n	9144 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    9200:	f06f 0012 	mvn.w	r0, #18
    9204:	e79e      	b.n	9144 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
    9206:	f06f 0011 	mvn.w	r0, #17
    920a:	e79b      	b.n	9144 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    920c:	f06f 0012 	mvn.w	r0, #18
    9210:	e798      	b.n	9144 <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
    9212:	6841      	ldr	r1, [r0, #4]
    9214:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
    9218:	4f11      	ldr	r7, [pc, #68]	; (9260 <_usb_d_dev_ep_trans+0x1d8>)
    921a:	2400      	movs	r4, #0
    921c:	e75b      	b.n	90d6 <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    921e:	4a0b      	ldr	r2, [pc, #44]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    9220:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    9224:	f240 31ff 	movw	r1, #1023	; 0x3ff
    9228:	428a      	cmp	r2, r1
    922a:	d0f2      	beq.n	9212 <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
    922c:	4f0c      	ldr	r7, [pc, #48]	; (9260 <_usb_d_dev_ep_trans+0x1d8>)
    922e:	2400      	movs	r4, #0
    9230:	e74a      	b.n	90c8 <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
    9232:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    9236:	4a05      	ldr	r2, [pc, #20]	; (924c <_usb_d_dev_ep_trans+0x1c4>)
    9238:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    923c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    9240:	2b00      	cmp	r3, #0
    9242:	d0e3      	beq.n	920c <_usb_d_dev_ep_trans+0x184>
    9244:	f04f 0801 	mov.w	r8, #1
    9248:	e771      	b.n	912e <_usb_d_dev_ep_trans+0xa6>
    924a:	bf00      	nop
    924c:	200009a8 	.word	0x200009a8
    9250:	0000457d 	.word	0x0000457d
    9254:	0000458b 	.word	0x0000458b
    9258:	000082ad 	.word	0x000082ad
    925c:	00008431 	.word	0x00008431
    9260:	20000a7c 	.word	0x20000a7c
    9264:	20041fff 	.word	0x20041fff

00009268 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    9268:	4b07      	ldr	r3, [pc, #28]	; (9288 <_usb_d_dev_register_callback+0x20>)
    926a:	2900      	cmp	r1, #0
    926c:	bf08      	it	eq
    926e:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    9270:	2801      	cmp	r0, #1
    9272:	d004      	beq.n	927e <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    9274:	b910      	cbnz	r0, 927c <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    9276:	4b05      	ldr	r3, [pc, #20]	; (928c <_usb_d_dev_register_callback+0x24>)
    9278:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
    927c:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    927e:	4b03      	ldr	r3, [pc, #12]	; (928c <_usb_d_dev_register_callback+0x24>)
    9280:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
    9284:	4770      	bx	lr
    9286:	bf00      	nop
    9288:	0000801d 	.word	0x0000801d
    928c:	200009a8 	.word	0x200009a8

00009290 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    9290:	4b0a      	ldr	r3, [pc, #40]	; (92bc <_usb_d_dev_register_ep_callback+0x2c>)
    9292:	2900      	cmp	r1, #0
    9294:	bf08      	it	eq
    9296:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    9298:	4603      	mov	r3, r0
    929a:	b138      	cbz	r0, 92ac <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    929c:	2801      	cmp	r0, #1
    929e:	d009      	beq.n	92b4 <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    92a0:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    92a2:	bf04      	itt	eq
    92a4:	4b06      	ldreq	r3, [pc, #24]	; (92c0 <_usb_d_dev_register_ep_callback+0x30>)
    92a6:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
    92aa:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    92ac:	4b04      	ldr	r3, [pc, #16]	; (92c0 <_usb_d_dev_register_ep_callback+0x30>)
    92ae:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    92b2:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    92b4:	4b02      	ldr	r3, [pc, #8]	; (92c0 <_usb_d_dev_register_ep_callback+0x30>)
    92b6:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
    92ba:	4770      	bx	lr
    92bc:	0000801d 	.word	0x0000801d
    92c0:	200009a8 	.word	0x200009a8

000092c4 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    92c4:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    92c6:	4b01      	ldr	r3, [pc, #4]	; (92cc <USB_0_Handler+0x8>)
    92c8:	4798      	blx	r3
    92ca:	bd08      	pop	{r3, pc}
    92cc:	00008621 	.word	0x00008621

000092d0 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    92d0:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    92d2:	4b01      	ldr	r3, [pc, #4]	; (92d8 <USB_1_Handler+0x8>)
    92d4:	4798      	blx	r3
    92d6:	bd08      	pop	{r3, pc}
    92d8:	00008621 	.word	0x00008621

000092dc <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    92dc:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    92de:	4b01      	ldr	r3, [pc, #4]	; (92e4 <USB_2_Handler+0x8>)
    92e0:	4798      	blx	r3
    92e2:	bd08      	pop	{r3, pc}
    92e4:	00008621 	.word	0x00008621

000092e8 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    92e8:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    92ea:	4b01      	ldr	r3, [pc, #4]	; (92f0 <USB_3_Handler+0x8>)
    92ec:	4798      	blx	r3
    92ee:	bd08      	pop	{r3, pc}
    92f0:	00008621 	.word	0x00008621

000092f4 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    92f4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    92f6:	4604      	mov	r4, r0
    92f8:	b340      	cbz	r0, 934c <_wdt_init+0x58>
    92fa:	6800      	ldr	r0, [r0, #0]
    92fc:	3000      	adds	r0, #0
    92fe:	bf18      	it	ne
    9300:	2001      	movne	r0, #1
    9302:	2250      	movs	r2, #80	; 0x50
    9304:	4915      	ldr	r1, [pc, #84]	; (935c <_wdt_init+0x68>)
    9306:	4b16      	ldr	r3, [pc, #88]	; (9360 <_wdt_init+0x6c>)
    9308:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    930a:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    930c:	689a      	ldr	r2, [r3, #8]
    930e:	f012 0f0e 	tst.w	r2, #14
    9312:	d1fb      	bne.n	930c <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    9314:	781a      	ldrb	r2, [r3, #0]
    9316:	09d2      	lsrs	r2, r2, #7
    9318:	d11a      	bne.n	9350 <_wdt_init+0x5c>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    931a:	689a      	ldr	r2, [r3, #8]
    931c:	f012 0f0e 	tst.w	r2, #14
    9320:	d1fb      	bne.n	931a <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    9322:	781a      	ldrb	r2, [r3, #0]
    9324:	f012 0f02 	tst.w	r2, #2
    9328:	d115      	bne.n	9356 <_wdt_init+0x62>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    932a:	781a      	ldrb	r2, [r3, #0]
    932c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    9330:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    9332:	689a      	ldr	r2, [r3, #8]
    9334:	f012 0f0e 	tst.w	r2, #14
    9338:	d1fb      	bne.n	9332 <_wdt_init+0x3e>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    933a:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    933c:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    933e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    9342:	f043 030b 	orr.w	r3, r3, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
    9346:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    9348:	2000      	movs	r0, #0
    934a:	bd10      	pop	{r4, pc}
    934c:	2000      	movs	r0, #0
    934e:	e7d8      	b.n	9302 <_wdt_init+0xe>
		return ERR_DENIED;
    9350:	f06f 0010 	mvn.w	r0, #16
    9354:	bd10      	pop	{r4, pc}
    9356:	f06f 0010 	mvn.w	r0, #16
}
    935a:	bd10      	pop	{r4, pc}
    935c:	0000d600 	.word	0x0000d600
    9360:	00005915 	.word	0x00005915

00009364 <RTC_Scheduler_ping_cb>:
static struct timer_task RTC_Scheduler_ping;
static struct timer_task RTC_Scheduler_realtime;
static struct timer_task RTC_Scheduler_heartbeat;

static void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{
    9364:	b508      	push	{r3, lr}
	// [2...5] is ping report descriptor
	pingflag++;
    9366:	4a06      	ldr	r2, [pc, #24]	; (9380 <RTC_Scheduler_ping_cb+0x1c>)
    9368:	7813      	ldrb	r3, [r2, #0]
    936a:	3301      	adds	r3, #1
    936c:	b2db      	uxtb	r3, r3
    936e:	7013      	strb	r3, [r2, #0]
	grid_report_sys_set_changed_flag(&grid_ui_state, 2+pingflag%4);
    9370:	7811      	ldrb	r1, [r2, #0]
    9372:	f001 0103 	and.w	r1, r1, #3
    9376:	3102      	adds	r1, #2
    9378:	4802      	ldr	r0, [pc, #8]	; (9384 <RTC_Scheduler_ping_cb+0x20>)
    937a:	4b03      	ldr	r3, [pc, #12]	; (9388 <RTC_Scheduler_ping_cb+0x24>)
    937c:	4798      	blx	r3
    937e:	bd08      	pop	{r3, pc}
    9380:	20000d68 	.word	0x20000d68
    9384:	20001cf8 	.word	0x20001cf8
    9388:	00003e89 	.word	0x00003e89

0000938c <RTC_Scheduler_realtime_cb>:
}


static void RTC_Scheduler_realtime_cb(const struct timer_task *const timer_task)
{
    938c:	b530      	push	{r4, r5, lr}
    938e:	b083      	sub	sp, #12
	grid_sys_rtc_tick_time(&grid_sys_state);
    9390:	481d      	ldr	r0, [pc, #116]	; (9408 <RTC_Scheduler_realtime_cb+0x7c>)
    9392:	4b1e      	ldr	r3, [pc, #120]	; (940c <RTC_Scheduler_realtime_cb+0x80>)
    9394:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
    9396:	a801      	add	r0, sp, #4
    9398:	4b1d      	ldr	r3, [pc, #116]	; (9410 <RTC_Scheduler_realtime_cb+0x84>)
    939a:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    939c:	4b1d      	ldr	r3, [pc, #116]	; (9414 <RTC_Scheduler_realtime_cb+0x88>)
    939e:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    93a2:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    93a6:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    93aa:	4054      	eors	r4, r2
    93ac:	400c      	ands	r4, r1
    93ae:	4054      	eors	r4, r2
	CRITICAL_SECTION_LEAVE();
    93b0:	a801      	add	r0, sp, #4
    93b2:	4b19      	ldr	r3, [pc, #100]	; (9418 <RTC_Scheduler_realtime_cb+0x8c>)
    93b4:	4798      	blx	r3

	uint8_t report_index = 0;

	uint8_t mapmode_value = gpio_get_pin_level(MAP_MODE);

	if (mapmode_value != mod->report_array[report_index].helper[0]){
    93b6:	4b19      	ldr	r3, [pc, #100]	; (941c <RTC_Scheduler_realtime_cb+0x90>)
    93b8:	685b      	ldr	r3, [r3, #4]
    93ba:	68db      	ldr	r3, [r3, #12]
    93bc:	781a      	ldrb	r2, [r3, #0]
    93be:	f3c4 24c0 	ubfx	r4, r4, #11, #1
    93c2:	4294      	cmp	r4, r2
    93c4:	d002      	beq.n	93cc <RTC_Scheduler_realtime_cb+0x40>
			
		uint8_t value;
			
		if (mod->report_array[report_index].helper[0] == 0){
    93c6:	b91a      	cbnz	r2, 93d0 <RTC_Scheduler_realtime_cb+0x44>
				
			mod->report_array[report_index].helper[0] = 1;
    93c8:	2201      	movs	r2, #1
    93ca:	701a      	strb	r2, [r3, #0]
			
			

	}

}
    93cc:	b003      	add	sp, #12
    93ce:	bd30      	pop	{r4, r5, pc}
			mod->report_array[report_index].helper[0] = 0;
    93d0:	2400      	movs	r4, #0
    93d2:	701c      	strb	r4, [r3, #0]
			grid_sys_state.bank_select = (grid_sys_state.bank_select+1)%4;
    93d4:	4a0c      	ldr	r2, [pc, #48]	; (9408 <RTC_Scheduler_realtime_cb+0x7c>)
    93d6:	7a53      	ldrb	r3, [r2, #9]
    93d8:	3301      	adds	r3, #1
    93da:	1ae1      	subs	r1, r4, r3
    93dc:	f003 0303 	and.w	r3, r3, #3
    93e0:	f001 0103 	and.w	r1, r1, #3
    93e4:	bf58      	it	pl
    93e6:	424b      	negpl	r3, r1
    93e8:	b2db      	uxtb	r3, r3
    93ea:	7253      	strb	r3, [r2, #9]
			value = grid_sys_state.bank_select;
    93ec:	7a53      	ldrb	r3, [r2, #9]
 			grid_sys_write_hex_string_value(&mod->report_array[report_index].payload[7], 2, grid_sys_state.bank_select);
    93ee:	7a52      	ldrb	r2, [r2, #9]
    93f0:	4d0a      	ldr	r5, [pc, #40]	; (941c <RTC_Scheduler_realtime_cb+0x90>)
    93f2:	686b      	ldr	r3, [r5, #4]
    93f4:	6858      	ldr	r0, [r3, #4]
    93f6:	2102      	movs	r1, #2
    93f8:	3007      	adds	r0, #7
    93fa:	4b09      	ldr	r3, [pc, #36]	; (9420 <RTC_Scheduler_realtime_cb+0x94>)
    93fc:	4798      	blx	r3
 			grid_report_sys_set_changed_flag(mod, report_index);
    93fe:	4621      	mov	r1, r4
    9400:	4628      	mov	r0, r5
    9402:	4b08      	ldr	r3, [pc, #32]	; (9424 <RTC_Scheduler_realtime_cb+0x98>)
    9404:	4798      	blx	r3
}
    9406:	e7e1      	b.n	93cc <RTC_Scheduler_realtime_cb+0x40>
    9408:	20001d08 	.word	0x20001d08
    940c:	00003737 	.word	0x00003737
    9410:	0000457d 	.word	0x0000457d
    9414:	41008000 	.word	0x41008000
    9418:	0000458b 	.word	0x0000458b
    941c:	20001cf8 	.word	0x20001cf8
    9420:	00003825 	.word	0x00003825
    9424:	00003e89 	.word	0x00003e89

00009428 <RTC_Scheduler_heartbeat_cb>:

static void RTC_Scheduler_heartbeat_cb(const struct timer_task *const timer_task)
{
    9428:	b538      	push	{r3, r4, r5, lr}
	
	struct grid_ui_model* mod = &grid_ui_state;
	uint8_t report_index = 1;
						
	grid_sys_write_hex_string_value(&mod->report_array[report_index].payload[7], 2, grid_sys_get_hwcfg());
    942a:	4d08      	ldr	r5, [pc, #32]	; (944c <RTC_Scheduler_heartbeat_cb+0x24>)
    942c:	686b      	ldr	r3, [r5, #4]
    942e:	695c      	ldr	r4, [r3, #20]
    9430:	3407      	adds	r4, #7
    9432:	4b07      	ldr	r3, [pc, #28]	; (9450 <RTC_Scheduler_heartbeat_cb+0x28>)
    9434:	4798      	blx	r3
    9436:	4602      	mov	r2, r0
    9438:	2102      	movs	r1, #2
    943a:	4620      	mov	r0, r4
    943c:	4b05      	ldr	r3, [pc, #20]	; (9454 <RTC_Scheduler_heartbeat_cb+0x2c>)
    943e:	4798      	blx	r3
	grid_report_sys_set_changed_flag(mod, report_index);
    9440:	2101      	movs	r1, #1
    9442:	4628      	mov	r0, r5
    9444:	4b04      	ldr	r3, [pc, #16]	; (9458 <RTC_Scheduler_heartbeat_cb+0x30>)
    9446:	4798      	blx	r3
    9448:	bd38      	pop	{r3, r4, r5, pc}
    944a:	bf00      	nop
    944c:	20001cf8 	.word	0x20001cf8
    9450:	0000385d 	.word	0x0000385d
    9454:	00003825 	.word	0x00003825
    9458:	00003e89 	.word	0x00003e89

0000945c <grid_port_receive_task>:
	if	(por->rx_double_buffer_status != 0){
    945c:	69c3      	ldr	r3, [r0, #28]
    945e:	2b00      	cmp	r3, #0
    9460:	d147      	bne.n	94f2 <grid_port_receive_task+0x96>
void grid_port_receive_task(struct grid_port* por){
    9462:	b530      	push	{r4, r5, lr}
    9464:	b083      	sub	sp, #12
    9466:	4604      	mov	r4, r0
	if (por->rx_double_buffer_timeout > 2000){
    9468:	6983      	ldr	r3, [r0, #24]
    946a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    946e:	d91c      	bls.n	94aa <grid_port_receive_task+0x4e>
		if (por->partner_status == 1){
    9470:	f890 350f 	ldrb.w	r3, [r0, #1295]	; 0x50f
    9474:	2b01      	cmp	r3, #1
    9476:	d005      	beq.n	9484 <grid_port_receive_task+0x28>
			por->rx_double_buffer_seek_start_index = 0;
    9478:	2300      	movs	r3, #0
    947a:	6203      	str	r3, [r0, #32]
			por->rx_double_buffer_read_start_index = 0;
    947c:	6243      	str	r3, [r0, #36]	; 0x24
			grid_sys_port_reset_dma(por);
    947e:	4b1d      	ldr	r3, [pc, #116]	; (94f4 <grid_port_receive_task+0x98>)
    9480:	4798      	blx	r3
    9482:	e014      	b.n	94ae <grid_port_receive_task+0x52>
			por->rx_double_buffer_seek_start_index = 0;
    9484:	2300      	movs	r3, #0
    9486:	6203      	str	r3, [r0, #32]
			por->rx_double_buffer_read_start_index = 0;
    9488:	6243      	str	r3, [r0, #36]	; 0x24
			por->partner_status = 0;
    948a:	f880 350f 	strb.w	r3, [r0, #1295]	; 0x50f
			por->rx_double_buffer_timeout =0;
    948e:	6183      	str	r3, [r0, #24]
			grid_sys_port_reset_dma(por);
    9490:	4b18      	ldr	r3, [pc, #96]	; (94f4 <grid_port_receive_task+0x98>)
    9492:	4798      	blx	r3
			grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    9494:	23c8      	movs	r3, #200	; 0xc8
    9496:	9301      	str	r3, [sp, #4]
    9498:	2302      	movs	r3, #2
    949a:	9300      	str	r3, [sp, #0]
    949c:	23ff      	movs	r3, #255	; 0xff
    949e:	461a      	mov	r2, r3
    94a0:	4619      	mov	r1, r3
    94a2:	4815      	ldr	r0, [pc, #84]	; (94f8 <grid_port_receive_task+0x9c>)
    94a4:	4d15      	ldr	r5, [pc, #84]	; (94fc <grid_port_receive_task+0xa0>)
    94a6:	47a8      	blx	r5
    94a8:	e001      	b.n	94ae <grid_port_receive_task+0x52>
		por->rx_double_buffer_timeout++;
    94aa:	3301      	adds	r3, #1
    94ac:	6183      	str	r3, [r0, #24]
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    94ae:	6a23      	ldr	r3, [r4, #32]
    94b0:	18e2      	adds	r2, r4, r3
    94b2:	f892 2280 	ldrb.w	r2, [r2, #640]	; 0x280
    94b6:	2a0a      	cmp	r2, #10
    94b8:	d015      	beq.n	94e6 <grid_port_receive_task+0x8a>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    94ba:	b1c2      	cbz	r2, 94ee <grid_port_receive_task+0x92>
    94bc:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    94c0:	f240 2056 	movw	r0, #598	; 0x256
			por->rx_double_buffer_seek_start_index=0;
    94c4:	2500      	movs	r5, #0
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    94c6:	4283      	cmp	r3, r0
			por->rx_double_buffer_seek_start_index++;			
    94c8:	bf9a      	itte	ls
    94ca:	3301      	addls	r3, #1
    94cc:	6223      	strls	r3, [r4, #32]
			por->rx_double_buffer_seek_start_index=0;
    94ce:	6225      	strhi	r5, [r4, #32]
	for(uint32_t i = 0; i<490; i++){
    94d0:	3a01      	subs	r2, #1
    94d2:	d00c      	beq.n	94ee <grid_port_receive_task+0x92>
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    94d4:	6a23      	ldr	r3, [r4, #32]
    94d6:	18e1      	adds	r1, r4, r3
    94d8:	f891 1280 	ldrb.w	r1, [r1, #640]	; 0x280
    94dc:	290a      	cmp	r1, #10
    94de:	d002      	beq.n	94e6 <grid_port_receive_task+0x8a>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    94e0:	2900      	cmp	r1, #0
    94e2:	d1f0      	bne.n	94c6 <grid_port_receive_task+0x6a>
    94e4:	e003      	b.n	94ee <grid_port_receive_task+0x92>
			por->rx_double_buffer_status = 1;
    94e6:	2301      	movs	r3, #1
    94e8:	61e3      	str	r3, [r4, #28]
			por->rx_double_buffer_timeout = 0;
    94ea:	2300      	movs	r3, #0
    94ec:	61a3      	str	r3, [r4, #24]
}
    94ee:	b003      	add	sp, #12
    94f0:	bd30      	pop	{r4, r5, pc}
    94f2:	4770      	bx	lr
    94f4:	0000349d 	.word	0x0000349d
    94f8:	20001d08 	.word	0x20001d08
    94fc:	00003791 	.word	0x00003791

00009500 <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint32_t startcommand, uint32_t length){
    9500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9504:	b08b      	sub	sp, #44	; 0x2c
    9506:	af02      	add	r7, sp, #8
    9508:	4604      	mov	r4, r0
    950a:	4615      	mov	r5, r2
	response[0] = GRID_MSG_START_OF_HEADING;
    950c:	2301      	movs	r3, #1
    950e:	753b      	strb	r3, [r7, #20]
	response[1] = GRID_MSG_DIRECT;
    9510:	230e      	movs	r3, #14
    9512:	757b      	strb	r3, [r7, #21]
	response[2] = GRID_MSG_NACKNOWLEDGE;
    9514:	2315      	movs	r3, #21
    9516:	75bb      	strb	r3, [r7, #22]
	response[3] = GRID_MSG_END_OF_TRANSMISSION;
    9518:	2304      	movs	r3, #4
    951a:	75fb      	strb	r3, [r7, #23]
	response[4] = '0'; //checksum
    951c:	2330      	movs	r3, #48	; 0x30
    951e:	763b      	strb	r3, [r7, #24]
	response[5] = '0'; //checksum
    9520:	767b      	strb	r3, [r7, #25]
	response[6] = '\n';
    9522:	230a      	movs	r3, #10
    9524:	76bb      	strb	r3, [r7, #26]
	response[7] = 0;
    9526:	2300      	movs	r3, #0
    9528:	76fb      	strb	r3, [r7, #27]
	response[8] = 0;
    952a:	773b      	strb	r3, [r7, #28]
	response[9] = 0;
    952c:	777b      	strb	r3, [r7, #29]
	uint8_t error_flag = 0;
    952e:	74fb      	strb	r3, [r7, #19]
	uint8_t message[length];
    9530:	1dd3      	adds	r3, r2, #7
    9532:	f023 0307 	bic.w	r3, r3, #7
    9536:	ebad 0d03 	sub.w	sp, sp, r3
    953a:	ae02      	add	r6, sp, #8
    953c:	46b0      	mov	r8, r6
	for (uint32_t i = 0; i<length; i++){
    953e:	b1b2      	cbz	r2, 956e <grid_port_receive_decode+0x6e>
		message[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    9540:	6a41      	ldr	r1, [r0, #36]	; 0x24
    9542:	eb06 0c02 	add.w	ip, r6, r2
    9546:	4632      	mov	r2, r6
    9548:	1b89      	subs	r1, r1, r6
    954a:	f8df e308 	ldr.w	lr, [pc, #776]	; 9854 <grid_port_receive_decode+0x354>
    954e:	f44f 7016 	mov.w	r0, #600	; 0x258
    9552:	eb01 0902 	add.w	r9, r1, r2
    9556:	fbae a309 	umull	sl, r3, lr, r9
    955a:	099b      	lsrs	r3, r3, #6
    955c:	fb00 9313 	mls	r3, r0, r3, r9
    9560:	4423      	add	r3, r4
    9562:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
    9566:	f802 3b01 	strb.w	r3, [r2], #1
	for (uint32_t i = 0; i<length; i++){
    956a:	4594      	cmp	ip, r2
    956c:	d1f1      	bne.n	9552 <grid_port_receive_decode+0x52>
	if (message[0] == 1 && message [length-1] == 10){
    956e:	7833      	ldrb	r3, [r6, #0]
    9570:	2b01      	cmp	r3, #1
    9572:	d02e      	beq.n	95d2 <grid_port_receive_decode+0xd2>
		grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 20, 2, 200); // BLUE BLINKY	
    9574:	23c8      	movs	r3, #200	; 0xc8
    9576:	9301      	str	r3, [sp, #4]
    9578:	2302      	movs	r3, #2
    957a:	9300      	str	r3, [sp, #0]
    957c:	2314      	movs	r3, #20
    957e:	2200      	movs	r2, #0
    9580:	4611      	mov	r1, r2
    9582:	48b2      	ldr	r0, [pc, #712]	; (984c <grid_port_receive_decode+0x34c>)
    9584:	4eb2      	ldr	r6, [pc, #712]	; (9850 <grid_port_receive_decode+0x350>)
    9586:	47b0      	blx	r6
	for (uint32_t i = 0; i<length; i++){
    9588:	b18d      	cbz	r5, 95ae <grid_port_receive_decode+0xae>
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    958a:	6a62      	ldr	r2, [r4, #36]	; 0x24
    958c:	eb05 0e02 	add.w	lr, r5, r2
    9590:	4eb0      	ldr	r6, [pc, #704]	; (9854 <grid_port_receive_decode+0x354>)
    9592:	f44f 7016 	mov.w	r0, #600	; 0x258
    9596:	2100      	movs	r1, #0
    9598:	fba6 c302 	umull	ip, r3, r6, r2
    959c:	099b      	lsrs	r3, r3, #6
    959e:	fb00 2313 	mls	r3, r0, r3, r2
    95a2:	4423      	add	r3, r4
    95a4:	f883 1280 	strb.w	r1, [r3, #640]	; 0x280
    95a8:	3201      	adds	r2, #1
	for (uint32_t i = 0; i<length; i++){
    95aa:	4596      	cmp	lr, r2
    95ac:	d1f4      	bne.n	9598 <grid_port_receive_decode+0x98>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    95ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
    95b0:	441d      	add	r5, r3
    95b2:	4ba8      	ldr	r3, [pc, #672]	; (9854 <grid_port_receive_decode+0x354>)
    95b4:	fba3 2305 	umull	r2, r3, r3, r5
    95b8:	099b      	lsrs	r3, r3, #6
    95ba:	f44f 7216 	mov.w	r2, #600	; 0x258
    95be:	fb02 5313 	mls	r3, r2, r3, r5
    95c2:	6263      	str	r3, [r4, #36]	; 0x24
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    95c4:	6223      	str	r3, [r4, #32]
	por->rx_double_buffer_status = 0;
    95c6:	2300      	movs	r3, #0
    95c8:	61e3      	str	r3, [r4, #28]
}
    95ca:	3724      	adds	r7, #36	; 0x24
    95cc:	46bd      	mov	sp, r7
    95ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (message[0] == 1 && message [length-1] == 10){
    95d2:	1973      	adds	r3, r6, r5
    95d4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    95d8:	2b0a      	cmp	r3, #10
    95da:	d1cb      	bne.n	9574 <grid_port_receive_decode+0x74>
		checksum_received = grid_sys_read_hex_string_value(&message[length-3], 2, &error_flag);
    95dc:	1ee8      	subs	r0, r5, #3
    95de:	f107 0213 	add.w	r2, r7, #19
    95e2:	2102      	movs	r1, #2
    95e4:	4430      	add	r0, r6
    95e6:	4b9c      	ldr	r3, [pc, #624]	; (9858 <grid_port_receive_decode+0x358>)
    95e8:	4798      	blx	r3
    95ea:	4681      	mov	r9, r0
		checksum_calculated = grid_msg_get_checksum(message, length);
    95ec:	4629      	mov	r1, r5
    95ee:	4630      	mov	r0, r6
    95f0:	4b9a      	ldr	r3, [pc, #616]	; (985c <grid_port_receive_decode+0x35c>)
    95f2:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    95f4:	fa5f f989 	uxtb.w	r9, r9
    95f8:	b2c0      	uxtb	r0, r0
    95fa:	4581      	cmp	r9, r0
    95fc:	d00e      	beq.n	961c <grid_port_receive_decode+0x11c>
			if (error_flag != 0){		
    95fe:	7cfb      	ldrb	r3, [r7, #19]
    9600:	2b00      	cmp	r3, #0
    9602:	f040 8192 	bne.w	992a <grid_port_receive_decode+0x42a>
				grid_sys_alert_set_alert(&grid_sys_state, 20, 0, 255, 1, 200); // PURPLE BLINKY
    9606:	23c8      	movs	r3, #200	; 0xc8
    9608:	9301      	str	r3, [sp, #4]
    960a:	2301      	movs	r3, #1
    960c:	9300      	str	r3, [sp, #0]
    960e:	23ff      	movs	r3, #255	; 0xff
    9610:	2200      	movs	r2, #0
    9612:	2114      	movs	r1, #20
    9614:	488d      	ldr	r0, [pc, #564]	; (984c <grid_port_receive_decode+0x34c>)
    9616:	4e8e      	ldr	r6, [pc, #568]	; (9850 <grid_port_receive_decode+0x350>)
    9618:	47b0      	blx	r6
    961a:	e7b5      	b.n	9588 <grid_port_receive_decode+0x88>
		if (checksum_calculated == checksum_received && error_flag == 0){
    961c:	f897 b013 	ldrb.w	fp, [r7, #19]
    9620:	f1bb 0f00 	cmp.w	fp, #0
    9624:	f040 8181 	bne.w	992a <grid_port_receive_decode+0x42a>
			if (message[1] == GRID_MSG_BROADCAST){ // Broadcast message
    9628:	7873      	ldrb	r3, [r6, #1]
    962a:	2b0f      	cmp	r3, #15
    962c:	d00d      	beq.n	964a <grid_port_receive_decode+0x14a>
			else if (message[1] == GRID_MSG_DIRECT){ // Direct Message
    962e:	2b0e      	cmp	r3, #14
    9630:	f000 80c2 	beq.w	97b8 <grid_port_receive_decode+0x2b8>
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED SHORT
    9634:	23c8      	movs	r3, #200	; 0xc8
    9636:	9301      	str	r3, [sp, #4]
    9638:	2302      	movs	r3, #2
    963a:	9300      	str	r3, [sp, #0]
    963c:	2300      	movs	r3, #0
    963e:	461a      	mov	r2, r3
    9640:	21ff      	movs	r1, #255	; 0xff
    9642:	4882      	ldr	r0, [pc, #520]	; (984c <grid_port_receive_decode+0x34c>)
    9644:	4e82      	ldr	r6, [pc, #520]	; (9850 <grid_port_receive_decode+0x350>)
    9646:	47b0      	blx	r6
    9648:	e79e      	b.n	9588 <grid_port_receive_decode+0x88>
				uint8_t received_id  = grid_msg_get_id(message);;			
    964a:	4630      	mov	r0, r6
    964c:	4b84      	ldr	r3, [pc, #528]	; (9860 <grid_port_receive_decode+0x360>)
    964e:	4798      	blx	r3
    9650:	6078      	str	r0, [r7, #4]
				uint8_t received_age = grid_msg_get_age(message);
    9652:	4630      	mov	r0, r6
    9654:	4b83      	ldr	r3, [pc, #524]	; (9864 <grid_port_receive_decode+0x364>)
    9656:	4798      	blx	r3
    9658:	6038      	str	r0, [r7, #0]
				int8_t received_dx  = grid_msg_get_dx(message) - GRID_SYS_DEFAULT_POSITION;
    965a:	4630      	mov	r0, r6
    965c:	4b82      	ldr	r3, [pc, #520]	; (9868 <grid_port_receive_decode+0x368>)
    965e:	4798      	blx	r3
    9660:	4682      	mov	sl, r0
    9662:	f1a0 097f 	sub.w	r9, r0, #127	; 0x7f
    9666:	fa4f f989 	sxtb.w	r9, r9
				int8_t received_dy  = grid_msg_get_dy(message) - GRID_SYS_DEFAULT_POSITION;
    966a:	4630      	mov	r0, r6
    966c:	4b7f      	ldr	r3, [pc, #508]	; (986c <grid_port_receive_decode+0x36c>)
    966e:	4798      	blx	r3
    9670:	f1a0 037f 	sub.w	r3, r0, #127	; 0x7f
    9674:	b25b      	sxtb	r3, r3
				if (por->partner_fi == 0){ // 0 deg		
    9676:	f894 250c 	ldrb.w	r2, [r4, #1292]	; 0x50c
    967a:	b182      	cbz	r2, 969e <grid_port_receive_decode+0x19e>
				else if(por->partner_fi == 1){ // 90 deg
    967c:	2a01      	cmp	r2, #1
    967e:	d009      	beq.n	9694 <grid_port_receive_decode+0x194>
				else if(por->partner_fi == 2){ // 180 deg
    9680:	2a02      	cmp	r2, #2
    9682:	d163      	bne.n	974c <grid_port_receive_decode+0x24c>
					rotated_dx  -= received_dx;
    9684:	f1ca 097f 	rsb	r9, sl, #127	; 0x7f
    9688:	fa4f f989 	sxtb.w	r9, r9
					rotated_dy  -= received_dy;
    968c:	f1c0 037f 	rsb	r3, r0, #127	; 0x7f
    9690:	b25b      	sxtb	r3, r3
    9692:	e004      	b.n	969e <grid_port_receive_decode+0x19e>
					rotated_dx  -= received_dy;
    9694:	f1c0 007f 	rsb	r0, r0, #127	; 0x7f
					rotated_dy  += received_dx;
    9698:	464b      	mov	r3, r9
					rotated_dx  -= received_dy;
    969a:	fa4f f980 	sxtb.w	r9, r0
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    969e:	f894 a50d 	ldrb.w	sl, [r4, #1293]	; 0x50d
    96a2:	f10a 0a7f 	add.w	sl, sl, #127	; 0x7f
    96a6:	44d1      	add	r9, sl
    96a8:	fa5f fa89 	uxtb.w	sl, r9
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    96ac:	f894 950e 	ldrb.w	r9, [r4, #1294]	; 0x50e
    96b0:	f109 097f 	add.w	r9, r9, #127	; 0x7f
    96b4:	444b      	add	r3, r9
    96b6:	fa5f f983 	uxtb.w	r9, r3
				grid_msg_set_id(message, updated_id);
    96ba:	6879      	ldr	r1, [r7, #4]
    96bc:	4630      	mov	r0, r6
    96be:	4b6c      	ldr	r3, [pc, #432]	; (9870 <grid_port_receive_decode+0x370>)
    96c0:	4798      	blx	r3
				grid_msg_set_dx(message, updated_dx);
    96c2:	4651      	mov	r1, sl
    96c4:	4630      	mov	r0, r6
    96c6:	4b6b      	ldr	r3, [pc, #428]	; (9874 <grid_port_receive_decode+0x374>)
    96c8:	4798      	blx	r3
				grid_msg_set_dy(message, updated_dy);
    96ca:	4649      	mov	r1, r9
    96cc:	4630      	mov	r0, r6
    96ce:	4b6a      	ldr	r3, [pc, #424]	; (9878 <grid_port_receive_decode+0x378>)
    96d0:	4798      	blx	r3
				grid_msg_set_age(message, updated_age);
    96d2:	6839      	ldr	r1, [r7, #0]
    96d4:	4630      	mov	r0, r6
    96d6:	4b69      	ldr	r3, [pc, #420]	; (987c <grid_port_receive_decode+0x37c>)
    96d8:	4798      	blx	r3
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    96da:	687b      	ldr	r3, [r7, #4]
    96dc:	eb0a 2a03 	add.w	sl, sl, r3, lsl #8
    96e0:	eb09 290a 	add.w	r9, r9, sl, lsl #8
    96e4:	683b      	ldr	r3, [r7, #0]
    96e6:	eb03 2909 	add.w	r9, r3, r9, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    96ea:	4649      	mov	r1, r9
    96ec:	4857      	ldr	r0, [pc, #348]	; (984c <grid_port_receive_decode+0x34c>)
    96ee:	4b64      	ldr	r3, [pc, #400]	; (9880 <grid_port_receive_decode+0x380>)
    96f0:	4798      	blx	r3
    96f2:	2800      	cmp	r0, #0
    96f4:	d035      	beq.n	9762 <grid_port_receive_decode+0x262>
					response[2] = GRID_MSG_ACKNOWLEDGE;							
    96f6:	2306      	movs	r3, #6
    96f8:	75bb      	strb	r3, [r7, #22]
				uint32_t response_length = strlen(response);
    96fa:	f107 0014 	add.w	r0, r7, #20
    96fe:	4b61      	ldr	r3, [pc, #388]	; (9884 <grid_port_receive_decode+0x384>)
    9700:	4798      	blx	r3
    9702:	4606      	mov	r6, r0
				if(grid_buffer_write_init(&por->tx_buffer, response_length)){
    9704:	f504 699b 	add.w	r9, r4, #1240	; 0x4d8
    9708:	b281      	uxth	r1, r0
    970a:	4648      	mov	r0, r9
    970c:	4b5e      	ldr	r3, [pc, #376]	; (9888 <grid_port_receive_decode+0x388>)
    970e:	4798      	blx	r3
    9710:	2800      	cmp	r0, #0
    9712:	f43f af39 	beq.w	9588 <grid_port_receive_decode+0x88>
					uint8_t checksum = grid_msg_get_checksum(response, response_length);
    9716:	4631      	mov	r1, r6
    9718:	f107 0014 	add.w	r0, r7, #20
    971c:	4b4f      	ldr	r3, [pc, #316]	; (985c <grid_port_receive_decode+0x35c>)
    971e:	4798      	blx	r3
					grid_msg_set_checksum(response, response_length, checksum);
    9720:	b2c2      	uxtb	r2, r0
    9722:	4631      	mov	r1, r6
    9724:	f107 0014 	add.w	r0, r7, #20
    9728:	4b58      	ldr	r3, [pc, #352]	; (988c <grid_port_receive_decode+0x38c>)
    972a:	4798      	blx	r3
					for (uint32_t i=0; i<response_length; i++)
    972c:	b156      	cbz	r6, 9744 <grid_port_receive_decode+0x244>
    972e:	f107 0814 	add.w	r8, r7, #20
    9732:	4446      	add	r6, r8
						grid_buffer_write_character(&por->tx_buffer, response[i]);
    9734:	f8df a174 	ldr.w	sl, [pc, #372]	; 98ac <grid_port_receive_decode+0x3ac>
    9738:	f818 1b01 	ldrb.w	r1, [r8], #1
    973c:	4648      	mov	r0, r9
    973e:	47d0      	blx	sl
					for (uint32_t i=0; i<response_length; i++)
    9740:	4546      	cmp	r6, r8
    9742:	d1f9      	bne.n	9738 <grid_port_receive_decode+0x238>
					grid_buffer_write_acknowledge(&por->tx_buffer);
    9744:	4648      	mov	r0, r9
    9746:	4b52      	ldr	r3, [pc, #328]	; (9890 <grid_port_receive_decode+0x390>)
    9748:	4798      	blx	r3
    974a:	e71d      	b.n	9588 <grid_port_receive_decode+0x88>
				else if(por->partner_fi == 3){ // 270 deg
    974c:	2a03      	cmp	r2, #3
    974e:	d105      	bne.n	975c <grid_port_receive_decode+0x25c>
					rotated_dy  -= received_dx;
    9750:	f1ca 0a7f 	rsb	sl, sl, #127	; 0x7f
					rotated_dx  += received_dy;
    9754:	4699      	mov	r9, r3
					rotated_dy  -= received_dx;
    9756:	fa4f f38a 	sxtb.w	r3, sl
    975a:	e7a0      	b.n	969e <grid_port_receive_decode+0x19e>
				int8_t rotated_dy = 0;
    975c:	2300      	movs	r3, #0
				int8_t rotated_dx = 0;
    975e:	4699      	mov	r9, r3
    9760:	e79d      	b.n	969e <grid_port_receive_decode+0x19e>
					grid_msg_set_checksum(message, length, grid_msg_get_checksum(message, length));
    9762:	4629      	mov	r1, r5
    9764:	4630      	mov	r0, r6
    9766:	4b3d      	ldr	r3, [pc, #244]	; (985c <grid_port_receive_decode+0x35c>)
    9768:	4798      	blx	r3
    976a:	4602      	mov	r2, r0
    976c:	4629      	mov	r1, r5
    976e:	4630      	mov	r0, r6
    9770:	4b46      	ldr	r3, [pc, #280]	; (988c <grid_port_receive_decode+0x38c>)
    9772:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    9774:	f504 669e 	add.w	r6, r4, #1264	; 0x4f0
    9778:	b2a9      	uxth	r1, r5
    977a:	4630      	mov	r0, r6
    977c:	4b42      	ldr	r3, [pc, #264]	; (9888 <grid_port_receive_decode+0x388>)
    977e:	4798      	blx	r3
    9780:	2800      	cmp	r0, #0
    9782:	d0ba      	beq.n	96fa <grid_port_receive_decode+0x1fa>
						for (uint8_t i=0; i<length; i++){
    9784:	b15d      	cbz	r5, 979e <grid_port_receive_decode+0x29e>
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    9786:	f8df a124 	ldr.w	sl, [pc, #292]	; 98ac <grid_port_receive_decode+0x3ac>
    978a:	f818 100b 	ldrb.w	r1, [r8, fp]
    978e:	4630      	mov	r0, r6
    9790:	47d0      	blx	sl
						for (uint8_t i=0; i<length; i++){
    9792:	f10b 0b01 	add.w	fp, fp, #1
    9796:	fa5f fb8b 	uxtb.w	fp, fp
    979a:	455d      	cmp	r5, fp
    979c:	d8f5      	bhi.n	978a <grid_port_receive_decode+0x28a>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    979e:	4630      	mov	r0, r6
    97a0:	4b3b      	ldr	r3, [pc, #236]	; (9890 <grid_port_receive_decode+0x390>)
    97a2:	4798      	blx	r3
						grid_port_process_inbound(por);
    97a4:	4620      	mov	r0, r4
    97a6:	4b3b      	ldr	r3, [pc, #236]	; (9894 <grid_port_receive_decode+0x394>)
    97a8:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    97aa:	4649      	mov	r1, r9
    97ac:	4827      	ldr	r0, [pc, #156]	; (984c <grid_port_receive_decode+0x34c>)
    97ae:	4b3a      	ldr	r3, [pc, #232]	; (9898 <grid_port_receive_decode+0x398>)
    97b0:	4798      	blx	r3
						response[2] = GRID_MSG_ACKNOWLEDGE;
    97b2:	2306      	movs	r3, #6
    97b4:	75bb      	strb	r3, [r7, #22]
    97b6:	e7a0      	b.n	96fa <grid_port_receive_decode+0x1fa>
				if (message[2] == GRID_MSG_ACKNOWLEDGE){				
    97b8:	78b3      	ldrb	r3, [r6, #2]
    97ba:	2b06      	cmp	r3, #6
    97bc:	f43f aee4 	beq.w	9588 <grid_port_receive_decode+0x88>
				else if (message[2] == GRID_MSG_NACKNOWLEDGE){
    97c0:	2b15      	cmp	r3, #21
    97c2:	d075      	beq.n	98b0 <grid_port_receive_decode+0x3b0>
				else if (message[2] == GRID_MSG_BELL){
    97c4:	2b07      	cmp	r3, #7
    97c6:	f47f aedf 	bne.w	9588 <grid_port_receive_decode+0x88>
					if (por->partner_status == 0){
    97ca:	f894 350f 	ldrb.w	r3, [r4, #1295]	; 0x50f
    97ce:	2b00      	cmp	r3, #0
    97d0:	d178      	bne.n	98c4 <grid_port_receive_decode+0x3c4>
						por->partner_fi = (message[3] - por->direction + 6)%4;
    97d2:	78f3      	ldrb	r3, [r6, #3]
    97d4:	7a62      	ldrb	r2, [r4, #9]
    97d6:	1a9b      	subs	r3, r3, r2
    97d8:	3306      	adds	r3, #6
    97da:	425a      	negs	r2, r3
    97dc:	f003 0303 	and.w	r3, r3, #3
    97e0:	f002 0203 	and.w	r2, r2, #3
    97e4:	bf58      	it	pl
    97e6:	4253      	negpl	r3, r2
    97e8:	f884 350c 	strb.w	r3, [r4, #1292]	; 0x50c
						por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-12], 8, error_flag);
    97ec:	f1a5 000c 	sub.w	r0, r5, #12
    97f0:	2200      	movs	r2, #0
    97f2:	2108      	movs	r1, #8
    97f4:	4430      	add	r0, r6
    97f6:	4b18      	ldr	r3, [pc, #96]	; (9858 <grid_port_receive_decode+0x358>)
    97f8:	4798      	blx	r3
    97fa:	f8c4 0508 	str.w	r0, [r4, #1288]	; 0x508
						por->partner_status = 1;
    97fe:	2301      	movs	r3, #1
    9800:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
						grid_sys_state.age = grid_sys_rtc_get_time(&grid_sys_state);
    9804:	4e11      	ldr	r6, [pc, #68]	; (984c <grid_port_receive_decode+0x34c>)
    9806:	4630      	mov	r0, r6
    9808:	4b24      	ldr	r3, [pc, #144]	; (989c <grid_port_receive_decode+0x39c>)
    980a:	4798      	blx	r3
    980c:	b2c0      	uxtb	r0, r0
    980e:	7030      	strb	r0, [r6, #0]
						grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 2, 200); // GREEN
    9810:	23c8      	movs	r3, #200	; 0xc8
    9812:	9301      	str	r3, [sp, #4]
    9814:	2302      	movs	r3, #2
    9816:	9300      	str	r3, [sp, #0]
    9818:	2300      	movs	r3, #0
    981a:	22ff      	movs	r2, #255	; 0xff
    981c:	4619      	mov	r1, r3
    981e:	4630      	mov	r0, r6
    9820:	f8df 802c 	ldr.w	r8, [pc, #44]	; 9850 <grid_port_receive_decode+0x350>
    9824:	47c0      	blx	r8
						if (grid_sys_state.bank_select!=255){
    9826:	7a73      	ldrb	r3, [r6, #9]
    9828:	b2db      	uxtb	r3, r3
    982a:	2bff      	cmp	r3, #255	; 0xff
    982c:	f43f aeac 	beq.w	9588 <grid_port_receive_decode+0x88>
							grid_sys_write_hex_string_value(&mod->report_array[0].payload[7], 2, grid_sys_state.bank_select);
    9830:	7a72      	ldrb	r2, [r6, #9]
    9832:	4e1b      	ldr	r6, [pc, #108]	; (98a0 <grid_port_receive_decode+0x3a0>)
    9834:	6873      	ldr	r3, [r6, #4]
    9836:	6858      	ldr	r0, [r3, #4]
    9838:	2102      	movs	r1, #2
    983a:	3007      	adds	r0, #7
    983c:	4b19      	ldr	r3, [pc, #100]	; (98a4 <grid_port_receive_decode+0x3a4>)
    983e:	4798      	blx	r3
							grid_report_sys_set_changed_flag(mod, 0);												
    9840:	2100      	movs	r1, #0
    9842:	4630      	mov	r0, r6
    9844:	4b18      	ldr	r3, [pc, #96]	; (98a8 <grid_port_receive_decode+0x3a8>)
    9846:	4798      	blx	r3
    9848:	e69e      	b.n	9588 <grid_port_receive_decode+0x88>
    984a:	bf00      	nop
    984c:	20001d08 	.word	0x20001d08
    9850:	00003791 	.word	0x00003791
    9854:	1b4e81b5 	.word	0x1b4e81b5
    9858:	000037e5 	.word	0x000037e5
    985c:	00003abd 	.word	0x00003abd
    9860:	00003aed 	.word	0x00003aed
    9864:	00003b4d 	.word	0x00003b4d
    9868:	00003b0d 	.word	0x00003b0d
    986c:	00003b2d 	.word	0x00003b2d
    9870:	00003b6d 	.word	0x00003b6d
    9874:	00003b81 	.word	0x00003b81
    9878:	00003b95 	.word	0x00003b95
    987c:	00003ba9 	.word	0x00003ba9
    9880:	00003bbd 	.word	0x00003bbd
    9884:	0000be31 	.word	0x0000be31
    9888:	00001375 	.word	0x00001375
    988c:	00003ad9 	.word	0x00003ad9
    9890:	000013c1 	.word	0x000013c1
    9894:	000016bd 	.word	0x000016bd
    9898:	00003be7 	.word	0x00003be7
    989c:	00003725 	.word	0x00003725
    98a0:	20001cf8 	.word	0x20001cf8
    98a4:	00003825 	.word	0x00003825
    98a8:	00003e89 	.word	0x00003e89
    98ac:	000013a5 	.word	0x000013a5
					grid_sys_alert_set_alert(&grid_sys_state, 50, 0, 0, 0, 250); // LIGHT RED PULSE
    98b0:	23fa      	movs	r3, #250	; 0xfa
    98b2:	9301      	str	r3, [sp, #4]
    98b4:	2200      	movs	r2, #0
    98b6:	9200      	str	r2, [sp, #0]
    98b8:	4613      	mov	r3, r2
    98ba:	2132      	movs	r1, #50	; 0x32
    98bc:	4820      	ldr	r0, [pc, #128]	; (9940 <grid_port_receive_decode+0x440>)
    98be:	4e21      	ldr	r6, [pc, #132]	; (9944 <grid_port_receive_decode+0x444>)
    98c0:	47b0      	blx	r6
    98c2:	e661      	b.n	9588 <grid_port_receive_decode+0x88>
						validator &= (por->partner_fi == ((message[3] - por->direction + 6)%4));
    98c4:	78f3      	ldrb	r3, [r6, #3]
    98c6:	7a62      	ldrb	r2, [r4, #9]
    98c8:	1a9b      	subs	r3, r3, r2
    98ca:	3306      	adds	r3, #6
    98cc:	425a      	negs	r2, r3
    98ce:	f003 0303 	and.w	r3, r3, #3
    98d2:	f002 0203 	and.w	r2, r2, #3
    98d6:	bf58      	it	pl
    98d8:	4253      	negpl	r3, r2
    98da:	f894 850c 	ldrb.w	r8, [r4, #1292]	; 0x50c
    98de:	4543      	cmp	r3, r8
    98e0:	bf14      	ite	ne
    98e2:	f04f 0800 	movne.w	r8, #0
    98e6:	f04f 0801 	moveq.w	r8, #1
						volatile uint32_t debug = grid_sys_read_hex_string_value(&message[length-12], 8, error_flag);
    98ea:	f1a5 000c 	sub.w	r0, r5, #12
    98ee:	2200      	movs	r2, #0
    98f0:	2108      	movs	r1, #8
    98f2:	4430      	add	r0, r6
    98f4:	4b14      	ldr	r3, [pc, #80]	; (9948 <grid_port_receive_decode+0x448>)
    98f6:	4798      	blx	r3
    98f8:	60b8      	str	r0, [r7, #8]
						volatile uint32_t debug2 = por->partner_hwcfg;
    98fa:	f8d4 3508 	ldr.w	r3, [r4, #1288]	; 0x508
    98fe:	60fb      	str	r3, [r7, #12]
						validator &= (por->partner_hwcfg == debug);									
    9900:	68ba      	ldr	r2, [r7, #8]
						if (validator == 0){
    9902:	4293      	cmp	r3, r2
    9904:	d103      	bne.n	990e <grid_port_receive_decode+0x40e>
    9906:	f1b8 0f00 	cmp.w	r8, #0
    990a:	f47f ae3d 	bne.w	9588 <grid_port_receive_decode+0x88>
							por->partner_status = 0;	
    990e:	2300      	movs	r3, #0
    9910:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
							grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200); // WHITE
    9914:	23c8      	movs	r3, #200	; 0xc8
    9916:	9301      	str	r3, [sp, #4]
    9918:	2302      	movs	r3, #2
    991a:	9300      	str	r3, [sp, #0]
    991c:	23ff      	movs	r3, #255	; 0xff
    991e:	461a      	mov	r2, r3
    9920:	4619      	mov	r1, r3
    9922:	4807      	ldr	r0, [pc, #28]	; (9940 <grid_port_receive_decode+0x440>)
    9924:	4e07      	ldr	r6, [pc, #28]	; (9944 <grid_port_receive_decode+0x444>)
    9926:	47b0      	blx	r6
    9928:	e62e      	b.n	9588 <grid_port_receive_decode+0x88>
				grid_sys_alert_set_alert(&grid_sys_state, 20, 0, 0, 1, 200); // PURPLE BLINKY
    992a:	23c8      	movs	r3, #200	; 0xc8
    992c:	9301      	str	r3, [sp, #4]
    992e:	2301      	movs	r3, #1
    9930:	9300      	str	r3, [sp, #0]
    9932:	2300      	movs	r3, #0
    9934:	461a      	mov	r2, r3
    9936:	2114      	movs	r1, #20
    9938:	4801      	ldr	r0, [pc, #4]	; (9940 <grid_port_receive_decode+0x440>)
    993a:	4e02      	ldr	r6, [pc, #8]	; (9944 <grid_port_receive_decode+0x444>)
    993c:	47b0      	blx	r6
    993e:	e623      	b.n	9588 <grid_port_receive_decode+0x88>
    9940:	20001d08 	.word	0x20001d08
    9944:	00003791 	.word	0x00003791
    9948:	000037e5 	.word	0x000037e5

0000994c <grid_port_receive_complete_task>:
void grid_port_receive_complete_task(struct grid_port* por){
    994c:	b510      	push	{r4, lr}
    994e:	4604      	mov	r4, r0
	grid_port_receive_task(por);	
    9950:	4b08      	ldr	r3, [pc, #32]	; (9974 <grid_port_receive_complete_task+0x28>)
    9952:	4798      	blx	r3
	if (por->rx_double_buffer_status == 0){
    9954:	69e3      	ldr	r3, [r4, #28]
    9956:	b163      	cbz	r3, 9972 <grid_port_receive_complete_task+0x26>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    9958:	6a61      	ldr	r1, [r4, #36]	; 0x24
    995a:	6a22      	ldr	r2, [r4, #32]
    995c:	4291      	cmp	r1, r2
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    995e:	bf34      	ite	cc
    9960:	3201      	addcc	r2, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    9962:	f202 2259 	addwcs	r2, r2, #601	; 0x259
    9966:	1a52      	subs	r2, r2, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    9968:	4620      	mov	r0, r4
    996a:	4b03      	ldr	r3, [pc, #12]	; (9978 <grid_port_receive_complete_task+0x2c>)
    996c:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    996e:	2300      	movs	r3, #0
    9970:	61e3      	str	r3, [r4, #28]
    9972:	bd10      	pop	{r4, pc}
    9974:	0000945d 	.word	0x0000945d
    9978:	00009501 	.word	0x00009501

0000997c <init_timer>:


#define RTC1SEC 16384

void init_timer(void)
{
    997c:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1SEC/20; //was /5: 200ms
    997e:	4c12      	ldr	r4, [pc, #72]	; (99c8 <init_timer+0x4c>)
    9980:	f240 3333 	movw	r3, #819	; 0x333
    9984:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    9986:	4b11      	ldr	r3, [pc, #68]	; (99cc <init_timer+0x50>)
    9988:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    998a:	2301      	movs	r3, #1
    998c:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_heartbeat.interval = RTC1SEC*2;
    998e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    9992:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
    9994:	4a0e      	ldr	r2, [pc, #56]	; (99d0 <init_timer+0x54>)
    9996:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
    9998:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_realtime.interval = 1;
    999c:	6363      	str	r3, [r4, #52]	; 0x34
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    999e:	4a0d      	ldr	r2, [pc, #52]	; (99d4 <init_timer+0x58>)
    99a0:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    99a2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    99a6:	4d0c      	ldr	r5, [pc, #48]	; (99d8 <init_timer+0x5c>)
    99a8:	1d21      	adds	r1, r4, #4
    99aa:	4628      	mov	r0, r5
    99ac:	4e0b      	ldr	r6, [pc, #44]	; (99dc <init_timer+0x60>)
    99ae:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
    99b0:	f104 0118 	add.w	r1, r4, #24
    99b4:	4628      	mov	r0, r5
    99b6:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    99b8:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    99bc:	4628      	mov	r0, r5
    99be:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    99c0:	4628      	mov	r0, r5
    99c2:	4b07      	ldr	r3, [pc, #28]	; (99e0 <init_timer+0x64>)
    99c4:	4798      	blx	r3
    99c6:	bd70      	pop	{r4, r5, r6, pc}
    99c8:	20000d68 	.word	0x20000d68
    99cc:	00009365 	.word	0x00009365
    99d0:	00009429 	.word	0x00009429
    99d4:	0000938d 	.word	0x0000938d
    99d8:	20000f80 	.word	0x20000f80
    99dc:	00004e69 	.word	0x00004e69
    99e0:	00004e29 	.word	0x00004e29

000099e4 <main>:




int main(void)
{
    99e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    99e8:	b087      	sub	sp, #28

	atmel_start_init();	
    99ea:	4b8f      	ldr	r3, [pc, #572]	; (9c28 <main+0x244>)
    99ec:	4798      	blx	r3

	
	printf("Initialization\r\n");
    99ee:	488f      	ldr	r0, [pc, #572]	; (9c2c <main+0x248>)
    99f0:	4b8f      	ldr	r3, [pc, #572]	; (9c30 <main+0x24c>)
    99f2:	4798      	blx	r3
//	wdt_disable(&WDT_0);
	

	//TIMER_0_example2();
	#include "usb/class/midi/device/audiodf_midi.h"
	audiodf_midi_init();
    99f4:	4b8f      	ldr	r3, [pc, #572]	; (9c34 <main+0x250>)
    99f6:	4798      	blx	r3


	composite_device_start();
    99f8:	4b8f      	ldr	r3, [pc, #572]	; (9c38 <main+0x254>)
    99fa:	4798      	blx	r3

	grid_module_common_init();
    99fc:	4b8f      	ldr	r3, [pc, #572]	; (9c3c <main+0x258>)
    99fe:	4798      	blx	r3


	uint32_t loopstart = 0;

					
	uint32_t hwtype = grid_sys_get_hwcfg();
    9a00:	4b8f      	ldr	r3, [pc, #572]	; (9c40 <main+0x25c>)
    9a02:	4798      	blx	r3
    9a04:	4682      	mov	sl, r0
	
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    9a06:	2600      	movs	r6, #0
    9a08:	f8df 9278 	ldr.w	r9, [pc, #632]	; 9c84 <main+0x2a0>
	{

		if (hwtype == GRID_MODULE_EN16_RevA){	
			grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    9a0c:	f8df 825c 	ldr.w	r8, [pc, #604]	; 9c6c <main+0x288>
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    9a10:	e003      	b.n	9a1a <main+0x36>
		if (hwtype == GRID_MODULE_EN16_RevA){	
    9a12:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    9a16:	d021      	beq.n	9a5c <main+0x78>
    9a18:	3601      	adds	r6, #1
    9a1a:	b2f5      	uxtb	r5, r6
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    9a1c:	4889      	ldr	r0, [pc, #548]	; (9c44 <main+0x260>)
    9a1e:	47c8      	blx	r9
    9a20:	42a8      	cmp	r0, r5
    9a22:	d8f6      	bhi.n	9a12 <main+0x2e>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    9a24:	4b88      	ldr	r3, [pc, #544]	; (9c48 <main+0x264>)
    9a26:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    9a2a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    9a2e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    9a32:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    9a36:	4985      	ldr	r1, [pc, #532]	; (9c4c <main+0x268>)
    9a38:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9a3c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
		
		
	gpio_set_pin_direction(PIN_GRID_SYNC_1, GPIO_DIRECTION_OUT);
	gpio_set_pin_level(PIN_GRID_SYNC_1, false);	

	grid_sys_bank_select(&grid_sys_state, 255);
    9a40:	21ff      	movs	r1, #255	; 0xff
    9a42:	4883      	ldr	r0, [pc, #524]	; (9c50 <main+0x26c>)
    9a44:	4b83      	ldr	r3, [pc, #524]	; (9c54 <main+0x270>)
    9a46:	4798      	blx	r3
	
	init_timer();
    9a48:	4b83      	ldr	r3, [pc, #524]	; (9c58 <main+0x274>)
    9a4a:	4798      	blx	r3
	 
	 
 	//spi_nor_flash_test();
	

	printf("Entering Main Loop\r\n");
    9a4c:	4883      	ldr	r0, [pc, #524]	; (9c5c <main+0x278>)
    9a4e:	4b78      	ldr	r3, [pc, #480]	; (9c30 <main+0x24c>)
    9a50:	4798      	blx	r3
	
	uint8_t usb_init_variable = 0;
    9a52:	2300      	movs	r3, #0
    9a54:	9305      	str	r3, [sp, #20]
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
	
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    9a56:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 9c44 <main+0x260>
    9a5a:	e08e      	b.n	9b7a <main+0x196>
			grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    9a5c:	27ff      	movs	r7, #255	; 0xff
    9a5e:	9701      	str	r7, [sp, #4]
    9a60:	2400      	movs	r4, #0
    9a62:	9400      	str	r4, [sp, #0]
    9a64:	4623      	mov	r3, r4
    9a66:	4622      	mov	r2, r4
    9a68:	4629      	mov	r1, r5
    9a6a:	4876      	ldr	r0, [pc, #472]	; (9c44 <main+0x260>)
    9a6c:	47c0      	blx	r8
			grid_led_set_mid(&grid_led_state, i, 0, 0, 5, 0);
    9a6e:	9401      	str	r4, [sp, #4]
    9a70:	2305      	movs	r3, #5
    9a72:	9300      	str	r3, [sp, #0]
    9a74:	4623      	mov	r3, r4
    9a76:	4622      	mov	r2, r4
    9a78:	4629      	mov	r1, r5
    9a7a:	4872      	ldr	r0, [pc, #456]	; (9c44 <main+0x260>)
    9a7c:	f8df b200 	ldr.w	fp, [pc, #512]	; 9c80 <main+0x29c>
    9a80:	47d8      	blx	fp
			grid_led_set_max(&grid_led_state, i, 0, 255, 0, 0);
    9a82:	9401      	str	r4, [sp, #4]
    9a84:	9400      	str	r4, [sp, #0]
    9a86:	463b      	mov	r3, r7
    9a88:	4622      	mov	r2, r4
    9a8a:	4629      	mov	r1, r5
    9a8c:	486d      	ldr	r0, [pc, #436]	; (9c44 <main+0x260>)
    9a8e:	4c74      	ldr	r4, [pc, #464]	; (9c60 <main+0x27c>)
    9a90:	47a0      	blx	r4
    9a92:	e7c1      	b.n	9a18 <main+0x34>
			if (usb_d_get_frame_num() == 0){
    9a94:	4b73      	ldr	r3, [pc, #460]	; (9c64 <main+0x280>)
    9a96:	4798      	blx	r3
    9a98:	2800      	cmp	r0, #0
    9a9a:	d071      	beq.n	9b80 <main+0x19c>
				printf("USB Connected\r\n");
    9a9c:	4872      	ldr	r0, [pc, #456]	; (9c68 <main+0x284>)
    9a9e:	4b64      	ldr	r3, [pc, #400]	; (9c30 <main+0x24c>)
    9aa0:	4798      	blx	r3
				grid_sys_bank_select(&grid_sys_state, 0);
    9aa2:	2100      	movs	r1, #0
    9aa4:	486a      	ldr	r0, [pc, #424]	; (9c50 <main+0x26c>)
    9aa6:	4b6b      	ldr	r3, [pc, #428]	; (9c54 <main+0x270>)
    9aa8:	4798      	blx	r3
				usb_init_variable = 1;
    9aaa:	2301      	movs	r3, #1
    9aac:	9305      	str	r3, [sp, #20]
    9aae:	e067      	b.n	9b80 <main+0x19c>
						grid_led_set_min(&grid_led_state, i, 1, color_r*0   , color_g*0   , color_b*0);
    9ab0:	2300      	movs	r3, #0
    9ab2:	9301      	str	r3, [sp, #4]
    9ab4:	9300      	str	r3, [sp, #0]
    9ab6:	2201      	movs	r2, #1
    9ab8:	4621      	mov	r1, r4
    9aba:	4650      	mov	r0, sl
    9abc:	4d6b      	ldr	r5, [pc, #428]	; (9c6c <main+0x288>)
    9abe:	47a8      	blx	r5
						grid_led_set_mid(&grid_led_state, i, 1, color_r*0.5 , color_g*0.5 , color_b*0.5);
    9ac0:	4f6b      	ldr	r7, [pc, #428]	; (9c70 <main+0x28c>)
    9ac2:	9802      	ldr	r0, [sp, #8]
    9ac4:	47b8      	blx	r7
    9ac6:	4e6b      	ldr	r6, [pc, #428]	; (9c74 <main+0x290>)
    9ac8:	2200      	movs	r2, #0
    9aca:	4b6b      	ldr	r3, [pc, #428]	; (9c78 <main+0x294>)
    9acc:	47b0      	blx	r6
    9ace:	4d6b      	ldr	r5, [pc, #428]	; (9c7c <main+0x298>)
    9ad0:	47a8      	blx	r5
    9ad2:	fa5f fb80 	uxtb.w	fp, r0
    9ad6:	9803      	ldr	r0, [sp, #12]
    9ad8:	47b8      	blx	r7
    9ada:	2200      	movs	r2, #0
    9adc:	4b66      	ldr	r3, [pc, #408]	; (9c78 <main+0x294>)
    9ade:	47b0      	blx	r6
    9ae0:	47a8      	blx	r5
    9ae2:	b2c0      	uxtb	r0, r0
    9ae4:	9001      	str	r0, [sp, #4]
    9ae6:	4648      	mov	r0, r9
    9ae8:	47b8      	blx	r7
    9aea:	2200      	movs	r2, #0
    9aec:	4b62      	ldr	r3, [pc, #392]	; (9c78 <main+0x294>)
    9aee:	47b0      	blx	r6
    9af0:	47a8      	blx	r5
    9af2:	b2c0      	uxtb	r0, r0
    9af4:	9000      	str	r0, [sp, #0]
    9af6:	465b      	mov	r3, fp
    9af8:	2201      	movs	r2, #1
    9afa:	4621      	mov	r1, r4
    9afc:	4650      	mov	r0, sl
    9afe:	4d60      	ldr	r5, [pc, #384]	; (9c80 <main+0x29c>)
    9b00:	47a8      	blx	r5
						grid_led_set_max(&grid_led_state, i, 1, color_r*1   , color_g*1   , color_b*1);
    9b02:	9a03      	ldr	r2, [sp, #12]
    9b04:	9201      	str	r2, [sp, #4]
    9b06:	f8cd 9000 	str.w	r9, [sp]
    9b0a:	9b02      	ldr	r3, [sp, #8]
    9b0c:	2201      	movs	r2, #1
    9b0e:	4621      	mov	r1, r4
    9b10:	4650      	mov	r0, sl
    9b12:	4c53      	ldr	r4, [pc, #332]	; (9c60 <main+0x27c>)
    9b14:	47a0      	blx	r4
    9b16:	fa5f f488 	uxtb.w	r4, r8
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    9b1a:	4650      	mov	r0, sl
    9b1c:	4b59      	ldr	r3, [pc, #356]	; (9c84 <main+0x2a0>)
    9b1e:	4798      	blx	r3
    9b20:	f108 0801 	add.w	r8, r8, #1
    9b24:	4284      	cmp	r4, r0
    9b26:	d3c3      	bcc.n	9ab0 <main+0xcc>
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    9b28:	4849      	ldr	r0, [pc, #292]	; (9c50 <main+0x26c>)
    9b2a:	4b57      	ldr	r3, [pc, #348]	; (9c88 <main+0x2a4>)
    9b2c:	4798      	blx	r3
    9b2e:	4605      	mov	r5, r0
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    9b30:	f89a 3001 	ldrb.w	r3, [sl, #1]
    9b34:	b16b      	cbz	r3, 9b52 <main+0x16e>
    9b36:	2400      	movs	r4, #0
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, 1, intensity);
    9b38:	2701      	movs	r7, #1
    9b3a:	4e54      	ldr	r6, [pc, #336]	; (9c8c <main+0x2a8>)
    9b3c:	462b      	mov	r3, r5
    9b3e:	463a      	mov	r2, r7
    9b40:	4621      	mov	r1, r4
    9b42:	4650      	mov	r0, sl
    9b44:	47b0      	blx	r6
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    9b46:	3401      	adds	r4, #1
    9b48:	b2e4      	uxtb	r4, r4
    9b4a:	f89a 3001 	ldrb.w	r3, [sl, #1]
    9b4e:	42a3      	cmp	r3, r4
    9b50:	d8f4      	bhi.n	9b3c <main+0x158>
			
		}
		
		
	
		grid_led_tick(&grid_led_state);
    9b52:	4650      	mov	r0, sl
    9b54:	4b4e      	ldr	r3, [pc, #312]	; (9c90 <main+0x2ac>)
    9b56:	4798      	blx	r3
			
// 		while(grid_led_hardware_is_transfer_completed(&grid_led_state) != 1){
// 			
// 		}
		
		grid_led_render_all(&grid_led_state);
    9b58:	4650      	mov	r0, sl
    9b5a:	4b4e      	ldr	r3, [pc, #312]	; (9c94 <main+0x2b0>)
    9b5c:	4798      	blx	r3
				

					
		grid_led_hardware_start_transfer(&grid_led_state);
    9b5e:	4650      	mov	r0, sl
    9b60:	4b4d      	ldr	r3, [pc, #308]	; (9c98 <main+0x2b4>)
    9b62:	4798      	blx	r3
	
	
	

		// IDLETASK
		while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){
    9b64:	4c4d      	ldr	r4, [pc, #308]	; (9c9c <main+0x2b8>)
    9b66:	9d04      	ldr	r5, [sp, #16]
    9b68:	e002      	b.n	9b70 <main+0x18c>
			
			delay_us(10);
    9b6a:	200a      	movs	r0, #10
    9b6c:	4b4c      	ldr	r3, [pc, #304]	; (9ca0 <main+0x2bc>)
    9b6e:	4798      	blx	r3
		while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){
    9b70:	4629      	mov	r1, r5
    9b72:	4837      	ldr	r0, [pc, #220]	; (9c50 <main+0x26c>)
    9b74:	47a0      	blx	r4
    9b76:	280f      	cmp	r0, #15
    9b78:	d9f7      	bls.n	9b6a <main+0x186>
		if (usb_init_variable == 0){
    9b7a:	9b05      	ldr	r3, [sp, #20]
    9b7c:	2b00      	cmp	r3, #0
    9b7e:	d089      	beq.n	9a94 <main+0xb0>
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    9b80:	4833      	ldr	r0, [pc, #204]	; (9c50 <main+0x26c>)
    9b82:	4b48      	ldr	r3, [pc, #288]	; (9ca4 <main+0x2c0>)
    9b84:	4798      	blx	r3
    9b86:	9004      	str	r0, [sp, #16]
		grid_port_receive_complete_task(&GRID_PORT_N);
    9b88:	f8df 9158 	ldr.w	r9, [pc, #344]	; 9ce4 <main+0x300>
    9b8c:	4648      	mov	r0, r9
    9b8e:	4c46      	ldr	r4, [pc, #280]	; (9ca8 <main+0x2c4>)
    9b90:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_E);
    9b92:	f8df 8154 	ldr.w	r8, [pc, #340]	; 9ce8 <main+0x304>
    9b96:	4640      	mov	r0, r8
    9b98:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_S);
    9b9a:	4f44      	ldr	r7, [pc, #272]	; (9cac <main+0x2c8>)
    9b9c:	4638      	mov	r0, r7
    9b9e:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_W);
    9ba0:	4e43      	ldr	r6, [pc, #268]	; (9cb0 <main+0x2cc>)
    9ba2:	4630      	mov	r0, r6
    9ba4:	47a0      	blx	r4
		grid_port_process_ui(&GRID_PORT_U);
    9ba6:	4d43      	ldr	r5, [pc, #268]	; (9cb4 <main+0x2d0>)
    9ba8:	4628      	mov	r0, r5
    9baa:	4b43      	ldr	r3, [pc, #268]	; (9cb8 <main+0x2d4>)
    9bac:	4798      	blx	r3
		grid_port_process_inbound(&GRID_PORT_U); // Copy data from UI_RX to HOST_TX & north TX AND STUFF
    9bae:	4628      	mov	r0, r5
    9bb0:	4c42      	ldr	r4, [pc, #264]	; (9cbc <main+0x2d8>)
    9bb2:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_N);		
    9bb4:	4648      	mov	r0, r9
    9bb6:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_E);		
    9bb8:	4640      	mov	r0, r8
    9bba:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_S);		
    9bbc:	4638      	mov	r0, r7
    9bbe:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_W);						
    9bc0:	4630      	mov	r0, r6
    9bc2:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_N);
    9bc4:	4648      	mov	r0, r9
    9bc6:	4c3e      	ldr	r4, [pc, #248]	; (9cc0 <main+0x2dc>)
    9bc8:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_E);
    9bca:	4640      	mov	r0, r8
    9bcc:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_S);
    9bce:	4638      	mov	r0, r7
    9bd0:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_W);
    9bd2:	4630      	mov	r0, r6
    9bd4:	47a0      	blx	r4
		grid_port_process_outbound_usb(&GRID_PORT_H); // Send data from HOST_TX through USB
    9bd6:	483b      	ldr	r0, [pc, #236]	; (9cc4 <main+0x2e0>)
    9bd8:	4b3b      	ldr	r3, [pc, #236]	; (9cc8 <main+0x2e4>)
    9bda:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    9bdc:	4628      	mov	r0, r5
    9bde:	4b3b      	ldr	r3, [pc, #236]	; (9ccc <main+0x2e8>)
    9be0:	4798      	blx	r3
		if (grid_sys_state.alert_state){
    9be2:	4b1b      	ldr	r3, [pc, #108]	; (9c50 <main+0x26c>)
    9be4:	889b      	ldrh	r3, [r3, #4]
    9be6:	b29b      	uxth	r3, r3
    9be8:	2b00      	cmp	r3, #0
    9bea:	d0b2      	beq.n	9b52 <main+0x16e>
			grid_sys_state.alert_state--;
    9bec:	4b18      	ldr	r3, [pc, #96]	; (9c50 <main+0x26c>)
    9bee:	889b      	ldrh	r3, [r3, #4]
    9bf0:	3b01      	subs	r3, #1
    9bf2:	b29b      	uxth	r3, r3
    9bf4:	4a16      	ldr	r2, [pc, #88]	; (9c50 <main+0x26c>)
    9bf6:	8093      	strh	r3, [r2, #4]
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    9bf8:	4610      	mov	r0, r2
    9bfa:	4b35      	ldr	r3, [pc, #212]	; (9cd0 <main+0x2ec>)
    9bfc:	4798      	blx	r3
    9bfe:	2800      	cmp	r0, #0
    9c00:	d092      	beq.n	9b28 <main+0x144>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    9c02:	4813      	ldr	r0, [pc, #76]	; (9c50 <main+0x26c>)
    9c04:	4b33      	ldr	r3, [pc, #204]	; (9cd4 <main+0x2f0>)
    9c06:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    9c08:	4811      	ldr	r0, [pc, #68]	; (9c50 <main+0x26c>)
    9c0a:	4b33      	ldr	r3, [pc, #204]	; (9cd8 <main+0x2f4>)
    9c0c:	4798      	blx	r3
    9c0e:	9002      	str	r0, [sp, #8]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    9c10:	480f      	ldr	r0, [pc, #60]	; (9c50 <main+0x26c>)
    9c12:	4b32      	ldr	r3, [pc, #200]	; (9cdc <main+0x2f8>)
    9c14:	4798      	blx	r3
    9c16:	4681      	mov	r9, r0
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    9c18:	480d      	ldr	r0, [pc, #52]	; (9c50 <main+0x26c>)
    9c1a:	4b31      	ldr	r3, [pc, #196]	; (9ce0 <main+0x2fc>)
    9c1c:	4798      	blx	r3
    9c1e:	9003      	str	r0, [sp, #12]
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    9c20:	f04f 0800 	mov.w	r8, #0
    9c24:	e777      	b.n	9b16 <main+0x132>
    9c26:	bf00      	nop
    9c28:	000002d1 	.word	0x000002d1
    9c2c:	0000d6d8 	.word	0x0000d6d8
    9c30:	0000bc4d 	.word	0x0000bc4d
    9c34:	0000a7e9 	.word	0x0000a7e9
    9c38:	0000b191 	.word	0x0000b191
    9c3c:	00002379 	.word	0x00002379
    9c40:	0000385d 	.word	0x0000385d
    9c44:	20003614 	.word	0x20003614
    9c48:	41008000 	.word	0x41008000
    9c4c:	c0000004 	.word	0xc0000004
    9c50:	20001d08 	.word	0x20001d08
    9c54:	0000394d 	.word	0x0000394d
    9c58:	0000997d 	.word	0x0000997d
    9c5c:	0000d6e8 	.word	0x0000d6e8
    9c60:	00001f2f 	.word	0x00001f2f
    9c64:	00005649 	.word	0x00005649
    9c68:	0000d6fc 	.word	0x0000d6fc
    9c6c:	00001e9d 	.word	0x00001e9d
    9c70:	0000b45d 	.word	0x0000b45d
    9c74:	0000b529 	.word	0x0000b529
    9c78:	3fe00000 	.word	0x3fe00000
    9c7c:	0000b94d 	.word	0x0000b94d
    9c80:	00001ee5 	.word	0x00001ee5
    9c84:	00001e55 	.word	0x00001e55
    9c88:	00003749 	.word	0x00003749
    9c8c:	00001f79 	.word	0x00001f79
    9c90:	00001e59 	.word	0x00001e59
    9c94:	00002191 	.word	0x00002191
    9c98:	0000234d 	.word	0x0000234d
    9c9c:	00003729 	.word	0x00003729
    9ca0:	000045dd 	.word	0x000045dd
    9ca4:	00003725 	.word	0x00003725
    9ca8:	0000994d 	.word	0x0000994d
    9cac:	200026dc 	.word	0x200026dc
    9cb0:	200021b8 	.word	0x200021b8
    9cb4:	200017e8 	.word	0x200017e8
    9cb8:	00003e9d 	.word	0x00003e9d
    9cbc:	000016bd 	.word	0x000016bd
    9cc0:	00001d71 	.word	0x00001d71
    9cc4:	20002bf0 	.word	0x20002bf0
    9cc8:	00001861 	.word	0x00001861
    9ccc:	00001d2d 	.word	0x00001d2d
    9cd0:	0000373f 	.word	0x0000373f
    9cd4:	00003743 	.word	0x00003743
    9cd8:	000037af 	.word	0x000037af
    9cdc:	000037b3 	.word	0x000037b3
    9ce0:	000037b7 	.word	0x000037b7
    9ce4:	20001298 	.word	0x20001298
    9ce8:	20003100 	.word	0x20003100

00009cec <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
    9cec:	b940      	cbnz	r0, 9d00 <_read+0x14>
{
    9cee:	b508      	push	{r3, lr}
    9cf0:	460b      	mov	r3, r1
    9cf2:	4611      	mov	r1, r2
    9cf4:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    9cf6:	4b04      	ldr	r3, [pc, #16]	; (9d08 <_read+0x1c>)
    9cf8:	4798      	blx	r3
    9cfa:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    9cfe:	bd08      	pop	{r3, pc}
		return -1;
    9d00:	f04f 30ff 	mov.w	r0, #4294967295
    9d04:	4770      	bx	lr
    9d06:	bf00      	nop
    9d08:	00009d5d 	.word	0x00009d5d

00009d0c <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    9d0c:	3801      	subs	r0, #1
    9d0e:	2802      	cmp	r0, #2
    9d10:	d808      	bhi.n	9d24 <_write+0x18>
{
    9d12:	b508      	push	{r3, lr}
    9d14:	460b      	mov	r3, r1
    9d16:	4611      	mov	r1, r2
    9d18:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    9d1a:	4b04      	ldr	r3, [pc, #16]	; (9d2c <_write+0x20>)
    9d1c:	4798      	blx	r3
    9d1e:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    9d22:	bd08      	pop	{r3, pc}
		return -1;
    9d24:	f04f 30ff 	mov.w	r0, #4294967295
    9d28:	4770      	bx	lr
    9d2a:	bf00      	nop
    9d2c:	00009d81 	.word	0x00009d81

00009d30 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    9d30:	b570      	push	{r4, r5, r6, lr}
    9d32:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    9d34:	4d06      	ldr	r5, [pc, #24]	; (9d50 <stdio_io_init+0x20>)
    9d36:	682b      	ldr	r3, [r5, #0]
    9d38:	2100      	movs	r1, #0
    9d3a:	6898      	ldr	r0, [r3, #8]
    9d3c:	4c05      	ldr	r4, [pc, #20]	; (9d54 <stdio_io_init+0x24>)
    9d3e:	47a0      	blx	r4
	setbuf(stdin, NULL);
    9d40:	682b      	ldr	r3, [r5, #0]
    9d42:	2100      	movs	r1, #0
    9d44:	6858      	ldr	r0, [r3, #4]
    9d46:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    9d48:	4b03      	ldr	r3, [pc, #12]	; (9d58 <stdio_io_init+0x28>)
    9d4a:	601e      	str	r6, [r3, #0]
    9d4c:	bd70      	pop	{r4, r5, r6, pc}
    9d4e:	bf00      	nop
    9d50:	20000558 	.word	0x20000558
    9d54:	0000bc7d 	.word	0x0000bc7d
    9d58:	20000e3c 	.word	0x20000e3c

00009d5c <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    9d5c:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    9d5e:	4b06      	ldr	r3, [pc, #24]	; (9d78 <stdio_io_read+0x1c>)
    9d60:	681b      	ldr	r3, [r3, #0]
    9d62:	b133      	cbz	r3, 9d72 <stdio_io_read+0x16>
    9d64:	460a      	mov	r2, r1
    9d66:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
    9d68:	b292      	uxth	r2, r2
    9d6a:	4618      	mov	r0, r3
    9d6c:	4b03      	ldr	r3, [pc, #12]	; (9d7c <stdio_io_read+0x20>)
    9d6e:	4798      	blx	r3
    9d70:	bd08      	pop	{r3, pc}
		return 0;
    9d72:	2000      	movs	r0, #0
}
    9d74:	bd08      	pop	{r3, pc}
    9d76:	bf00      	nop
    9d78:	20000e3c 	.word	0x20000e3c
    9d7c:	000047b9 	.word	0x000047b9

00009d80 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    9d80:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    9d82:	4b06      	ldr	r3, [pc, #24]	; (9d9c <stdio_io_write+0x1c>)
    9d84:	681b      	ldr	r3, [r3, #0]
    9d86:	b133      	cbz	r3, 9d96 <stdio_io_write+0x16>
    9d88:	460a      	mov	r2, r1
    9d8a:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
    9d8c:	b292      	uxth	r2, r2
    9d8e:	4618      	mov	r0, r3
    9d90:	4b03      	ldr	r3, [pc, #12]	; (9da0 <stdio_io_write+0x20>)
    9d92:	4798      	blx	r3
    9d94:	bd08      	pop	{r3, pc}
		return 0;
    9d96:	2000      	movs	r0, #0
}
    9d98:	bd08      	pop	{r3, pc}
    9d9a:	bf00      	nop
    9d9c:	20000e3c 	.word	0x20000e3c
    9da0:	00004789 	.word	0x00004789

00009da4 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    9da4:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
    9da6:	4c04      	ldr	r4, [pc, #16]	; (9db8 <stdio_redirect_init+0x14>)
    9da8:	4620      	mov	r0, r4
    9daa:	4b04      	ldr	r3, [pc, #16]	; (9dbc <stdio_redirect_init+0x18>)
    9dac:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
    9dae:	4620      	mov	r0, r4
    9db0:	4b03      	ldr	r3, [pc, #12]	; (9dc0 <stdio_redirect_init+0x1c>)
    9db2:	4798      	blx	r3
    9db4:	bd10      	pop	{r4, pc}
    9db6:	bf00      	nop
    9db8:	20001038 	.word	0x20001038
    9dbc:	0000533d 	.word	0x0000533d
    9dc0:	00009d31 	.word	0x00009d31

00009dc4 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    9dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9dc6:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    9dc8:	780b      	ldrb	r3, [r1, #0]
    9dca:	f3c3 1441 	ubfx	r4, r3, #5, #2
    9dce:	2c01      	cmp	r4, #1
    9dd0:	d15e      	bne.n	9e90 <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    9dd2:	888c      	ldrh	r4, [r1, #4]
    9dd4:	4d35      	ldr	r5, [pc, #212]	; (9eac <cdcdf_acm_req+0xe8>)
    9dd6:	782d      	ldrb	r5, [r5, #0]
    9dd8:	42a5      	cmp	r5, r4
    9dda:	d003      	beq.n	9de4 <cdcdf_acm_req+0x20>
    9ddc:	4d33      	ldr	r5, [pc, #204]	; (9eac <cdcdf_acm_req+0xe8>)
    9dde:	786d      	ldrb	r5, [r5, #1]
    9de0:	42a5      	cmp	r5, r4
    9de2:	d158      	bne.n	9e96 <cdcdf_acm_req+0xd2>
    9de4:	4616      	mov	r6, r2
    9de6:	460c      	mov	r4, r1
    9de8:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
    9dea:	f013 0f80 	tst.w	r3, #128	; 0x80
    9dee:	d10c      	bne.n	9e0a <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
    9df0:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    9df2:	4b2f      	ldr	r3, [pc, #188]	; (9eb0 <cdcdf_acm_req+0xec>)
    9df4:	4798      	blx	r3
    9df6:	4601      	mov	r1, r0
	switch (req->bRequest) {
    9df8:	7863      	ldrb	r3, [r4, #1]
    9dfa:	2b20      	cmp	r3, #32
    9dfc:	d013      	beq.n	9e26 <cdcdf_acm_req+0x62>
    9dfe:	2b22      	cmp	r3, #34	; 0x22
    9e00:	d032      	beq.n	9e68 <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
    9e02:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    9e06:	b003      	add	sp, #12
    9e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
    9e0a:	2a01      	cmp	r2, #1
    9e0c:	d046      	beq.n	9e9c <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
    9e0e:	784b      	ldrb	r3, [r1, #1]
    9e10:	2b21      	cmp	r3, #33	; 0x21
    9e12:	d145      	bne.n	9ea0 <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    9e14:	88cb      	ldrh	r3, [r1, #6]
    9e16:	2b07      	cmp	r3, #7
    9e18:	d145      	bne.n	9ea6 <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    9e1a:	2300      	movs	r3, #0
    9e1c:	2207      	movs	r2, #7
    9e1e:	4925      	ldr	r1, [pc, #148]	; (9eb4 <cdcdf_acm_req+0xf0>)
    9e20:	4c25      	ldr	r4, [pc, #148]	; (9eb8 <cdcdf_acm_req+0xf4>)
    9e22:	47a0      	blx	r4
    9e24:	e7ef      	b.n	9e06 <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    9e26:	2f07      	cmp	r7, #7
    9e28:	d12b      	bne.n	9e82 <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
    9e2a:	b1be      	cbz	r6, 9e5c <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    9e2c:	6800      	ldr	r0, [r0, #0]
    9e2e:	9000      	str	r0, [sp, #0]
    9e30:	888a      	ldrh	r2, [r1, #4]
    9e32:	798b      	ldrb	r3, [r1, #6]
    9e34:	f8ad 2004 	strh.w	r2, [sp, #4]
    9e38:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    9e3c:	4b1b      	ldr	r3, [pc, #108]	; (9eac <cdcdf_acm_req+0xe8>)
    9e3e:	691b      	ldr	r3, [r3, #16]
    9e40:	b113      	cbz	r3, 9e48 <cdcdf_acm_req+0x84>
    9e42:	4668      	mov	r0, sp
    9e44:	4798      	blx	r3
    9e46:	b1f8      	cbz	r0, 9e88 <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
    9e48:	4b18      	ldr	r3, [pc, #96]	; (9eac <cdcdf_acm_req+0xe8>)
    9e4a:	aa02      	add	r2, sp, #8
    9e4c:	e912 0003 	ldmdb	r2, {r0, r1}
    9e50:	6098      	str	r0, [r3, #8]
    9e52:	8199      	strh	r1, [r3, #12]
    9e54:	0c09      	lsrs	r1, r1, #16
    9e56:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
    9e58:	2000      	movs	r0, #0
    9e5a:	e7d4      	b.n	9e06 <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    9e5c:	2300      	movs	r3, #0
    9e5e:	2207      	movs	r2, #7
    9e60:	4628      	mov	r0, r5
    9e62:	4c15      	ldr	r4, [pc, #84]	; (9eb8 <cdcdf_acm_req+0xf4>)
    9e64:	47a0      	blx	r4
    9e66:	e7ce      	b.n	9e06 <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
    9e68:	2300      	movs	r3, #0
    9e6a:	461a      	mov	r2, r3
    9e6c:	4619      	mov	r1, r3
    9e6e:	4618      	mov	r0, r3
    9e70:	4d11      	ldr	r5, [pc, #68]	; (9eb8 <cdcdf_acm_req+0xf4>)
    9e72:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    9e74:	4b0d      	ldr	r3, [pc, #52]	; (9eac <cdcdf_acm_req+0xe8>)
    9e76:	695b      	ldr	r3, [r3, #20]
    9e78:	b143      	cbz	r3, 9e8c <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
    9e7a:	8860      	ldrh	r0, [r4, #2]
    9e7c:	4798      	blx	r3
		return ERR_NONE;
    9e7e:	2000      	movs	r0, #0
    9e80:	e7c1      	b.n	9e06 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    9e82:	f04f 30ff 	mov.w	r0, #4294967295
    9e86:	e7be      	b.n	9e06 <cdcdf_acm_req+0x42>
			return ERR_NONE;
    9e88:	2000      	movs	r0, #0
    9e8a:	e7bc      	b.n	9e06 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    9e8c:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
    9e8e:	e7ba      	b.n	9e06 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    9e90:	f06f 0009 	mvn.w	r0, #9
    9e94:	e7b7      	b.n	9e06 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    9e96:	f06f 0009 	mvn.w	r0, #9
    9e9a:	e7b4      	b.n	9e06 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    9e9c:	2000      	movs	r0, #0
    9e9e:	e7b2      	b.n	9e06 <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
    9ea0:	f06f 000c 	mvn.w	r0, #12
    9ea4:	e7af      	b.n	9e06 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    9ea6:	f04f 30ff 	mov.w	r0, #4294967295
    9eaa:	e7ac      	b.n	9e06 <cdcdf_acm_req+0x42>
    9eac:	20000e40 	.word	0x20000e40
    9eb0:	0000af0d 	.word	0x0000af0d
    9eb4:	20000e48 	.word	0x20000e48
    9eb8:	0000a9e9 	.word	0x0000a9e9

00009ebc <cdcdf_acm_ctrl>:
{
    9ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9ec0:	b083      	sub	sp, #12
    9ec2:	4616      	mov	r6, r2
	switch (ctrl) {
    9ec4:	2901      	cmp	r1, #1
    9ec6:	d066      	beq.n	9f96 <cdcdf_acm_ctrl+0xda>
    9ec8:	b141      	cbz	r1, 9edc <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
    9eca:	2902      	cmp	r1, #2
    9ecc:	bf0c      	ite	eq
    9ece:	f06f 001a 	mvneq.w	r0, #26
    9ed2:	f06f 000c 	mvnne.w	r0, #12
}
    9ed6:	b003      	add	sp, #12
    9ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    9edc:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
    9ee0:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    9ee2:	2800      	cmp	r0, #0
    9ee4:	f000 8085 	beq.w	9ff2 <cdcdf_acm_ctrl+0x136>
    9ee8:	f10a 3bff 	add.w	fp, sl, #4294967295
    9eec:	f10a 0301 	add.w	r3, sl, #1
    9ef0:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9ef2:	4f46      	ldr	r7, [pc, #280]	; (a00c <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
    9ef4:	f8df 9124 	ldr.w	r9, [pc, #292]	; a01c <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    9ef8:	f8df 8124 	ldr.w	r8, [pc, #292]	; a020 <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
    9efc:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    9efe:	7943      	ldrb	r3, [r0, #5]
    9f00:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    9f04:	2b02      	cmp	r3, #2
    9f06:	d002      	beq.n	9f0e <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
    9f08:	f06f 0009 	mvn.w	r0, #9
    9f0c:	e7e3      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
    9f0e:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    9f12:	f89b 3000 	ldrb.w	r3, [fp]
    9f16:	429a      	cmp	r2, r3
    9f18:	d06e      	beq.n	9ff8 <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    9f1a:	2bff      	cmp	r3, #255	; 0xff
    9f1c:	d16f      	bne.n	9ffe <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    9f1e:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    9f22:	2205      	movs	r2, #5
    9f24:	6871      	ldr	r1, [r6, #4]
    9f26:	4b3a      	ldr	r3, [pc, #232]	; (a010 <cdcdf_acm_ctrl+0x154>)
    9f28:	4798      	blx	r3
		while (NULL != ep) {
    9f2a:	4604      	mov	r4, r0
    9f2c:	b1f8      	cbz	r0, 9f6e <cdcdf_acm_ctrl+0xb2>
    9f2e:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
    9f32:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
    9f34:	7963      	ldrb	r3, [r4, #5]
    9f36:	7922      	ldrb	r2, [r4, #4]
    9f38:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9f3c:	b292      	uxth	r2, r2
    9f3e:	78e1      	ldrb	r1, [r4, #3]
    9f40:	4628      	mov	r0, r5
    9f42:	47b8      	blx	r7
    9f44:	2800      	cmp	r0, #0
    9f46:	d15d      	bne.n	a004 <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    9f48:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    9f4c:	bf14      	ite	ne
    9f4e:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    9f52:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    9f56:	4628      	mov	r0, r5
    9f58:	47c8      	blx	r9
			desc->sod = ep;
    9f5a:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    9f5c:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    9f5e:	6871      	ldr	r1, [r6, #4]
    9f60:	4420      	add	r0, r4
    9f62:	47c0      	blx	r8
		while (NULL != ep) {
    9f64:	4604      	mov	r4, r0
    9f66:	2800      	cmp	r0, #0
    9f68:	d1e3      	bne.n	9f32 <cdcdf_acm_ctrl+0x76>
    9f6a:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    9f6e:	6833      	ldr	r3, [r6, #0]
    9f70:	7818      	ldrb	r0, [r3, #0]
    9f72:	2204      	movs	r2, #4
    9f74:	6871      	ldr	r1, [r6, #4]
    9f76:	4418      	add	r0, r3
    9f78:	4b25      	ldr	r3, [pc, #148]	; (a010 <cdcdf_acm_ctrl+0x154>)
    9f7a:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    9f7c:	9b00      	ldr	r3, [sp, #0]
    9f7e:	459b      	cmp	fp, r3
    9f80:	d004      	beq.n	9f8c <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
    9f82:	2800      	cmp	r0, #0
    9f84:	d1ba      	bne.n	9efc <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
    9f86:	f06f 0009 	mvn.w	r0, #9
    9f8a:	e7a4      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
    9f8c:	2201      	movs	r2, #1
    9f8e:	4b21      	ldr	r3, [pc, #132]	; (a014 <cdcdf_acm_ctrl+0x158>)
    9f90:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    9f92:	2000      	movs	r0, #0
    9f94:	e79f      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    9f96:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    9f98:	b142      	cbz	r2, 9fac <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
    9f9a:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    9f9c:	795b      	ldrb	r3, [r3, #5]
    9f9e:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    9fa2:	2b02      	cmp	r3, #2
    9fa4:	d002      	beq.n	9fac <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
    9fa6:	f06f 0009 	mvn.w	r0, #9
    9faa:	e794      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
    9fac:	7823      	ldrb	r3, [r4, #0]
    9fae:	2bff      	cmp	r3, #255	; 0xff
    9fb0:	d008      	beq.n	9fc4 <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
    9fb2:	23ff      	movs	r3, #255	; 0xff
    9fb4:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    9fb6:	78a0      	ldrb	r0, [r4, #2]
    9fb8:	4298      	cmp	r0, r3
    9fba:	d003      	beq.n	9fc4 <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    9fbc:	4b16      	ldr	r3, [pc, #88]	; (a018 <cdcdf_acm_ctrl+0x15c>)
    9fbe:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    9fc0:	23ff      	movs	r3, #255	; 0xff
    9fc2:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    9fc4:	7863      	ldrb	r3, [r4, #1]
    9fc6:	2bff      	cmp	r3, #255	; 0xff
    9fc8:	d008      	beq.n	9fdc <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
    9fca:	23ff      	movs	r3, #255	; 0xff
    9fcc:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    9fce:	78e0      	ldrb	r0, [r4, #3]
    9fd0:	4298      	cmp	r0, r3
    9fd2:	d003      	beq.n	9fdc <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    9fd4:	4b10      	ldr	r3, [pc, #64]	; (a018 <cdcdf_acm_ctrl+0x15c>)
    9fd6:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    9fd8:	23ff      	movs	r3, #255	; 0xff
    9fda:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    9fdc:	7920      	ldrb	r0, [r4, #4]
    9fde:	28ff      	cmp	r0, #255	; 0xff
    9fe0:	d003      	beq.n	9fea <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
    9fe2:	4b0d      	ldr	r3, [pc, #52]	; (a018 <cdcdf_acm_ctrl+0x15c>)
    9fe4:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    9fe6:	23ff      	movs	r3, #255	; 0xff
    9fe8:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    9fea:	2000      	movs	r0, #0
    9fec:	4b09      	ldr	r3, [pc, #36]	; (a014 <cdcdf_acm_ctrl+0x158>)
    9fee:	7158      	strb	r0, [r3, #5]
    9ff0:	e771      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
    9ff2:	f06f 0009 	mvn.w	r0, #9
    9ff6:	e76e      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    9ff8:	f06f 0011 	mvn.w	r0, #17
    9ffc:	e76b      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    9ffe:	f06f 001b 	mvn.w	r0, #27
    a002:	e768      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
    a004:	f06f 0013 	mvn.w	r0, #19
    a008:	e765      	b.n	9ed6 <cdcdf_acm_ctrl+0x1a>
    a00a:	bf00      	nop
    a00c:	00005661 	.word	0x00005661
    a010:	0000af2d 	.word	0x0000af2d
    a014:	20000e40 	.word	0x20000e40
    a018:	000056c9 	.word	0x000056c9
    a01c:	000056f5 	.word	0x000056f5
    a020:	0000af67 	.word	0x0000af67

0000a024 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    a024:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    a026:	4b0a      	ldr	r3, [pc, #40]	; (a050 <cdcdf_acm_init+0x2c>)
    a028:	4798      	blx	r3
    a02a:	2801      	cmp	r0, #1
    a02c:	d80c      	bhi.n	a048 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    a02e:	4809      	ldr	r0, [pc, #36]	; (a054 <cdcdf_acm_init+0x30>)
    a030:	4b09      	ldr	r3, [pc, #36]	; (a058 <cdcdf_acm_init+0x34>)
    a032:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    a034:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    a036:	3018      	adds	r0, #24
    a038:	4b08      	ldr	r3, [pc, #32]	; (a05c <cdcdf_acm_init+0x38>)
    a03a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    a03c:	4908      	ldr	r1, [pc, #32]	; (a060 <cdcdf_acm_init+0x3c>)
    a03e:	2001      	movs	r0, #1
    a040:	4b08      	ldr	r3, [pc, #32]	; (a064 <cdcdf_acm_init+0x40>)
    a042:	4798      	blx	r3
	return ERR_NONE;
    a044:	2000      	movs	r0, #0
    a046:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    a048:	f06f 0010 	mvn.w	r0, #16
}
    a04c:	bd08      	pop	{r3, pc}
    a04e:	bf00      	nop
    a050:	0000af19 	.word	0x0000af19
    a054:	20000e40 	.word	0x20000e40
    a058:	00009ebd 	.word	0x00009ebd
    a05c:	0000aeb9 	.word	0x0000aeb9
    a060:	20000398 	.word	0x20000398
    a064:	0000ae25 	.word	0x0000ae25

0000a068 <cdcdf_acm_write>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    a068:	4b07      	ldr	r3, [pc, #28]	; (a088 <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    a06a:	795b      	ldrb	r3, [r3, #5]
    a06c:	b143      	cbz	r3, a080 <cdcdf_acm_write+0x18>
{
    a06e:	b510      	push	{r4, lr}
    a070:	460a      	mov	r2, r1
    a072:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    a074:	2301      	movs	r3, #1
    a076:	4804      	ldr	r0, [pc, #16]	; (a088 <cdcdf_acm_write+0x20>)
    a078:	78c0      	ldrb	r0, [r0, #3]
    a07a:	4c04      	ldr	r4, [pc, #16]	; (a08c <cdcdf_acm_write+0x24>)
    a07c:	47a0      	blx	r4
    a07e:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    a080:	f06f 0010 	mvn.w	r0, #16
    a084:	4770      	bx	lr
    a086:	bf00      	nop
    a088:	20000e40 	.word	0x20000e40
    a08c:	0000a9e9 	.word	0x0000a9e9

0000a090 <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    a090:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    a092:	780b      	ldrb	r3, [r1, #0]
    a094:	2b81      	cmp	r3, #129	; 0x81
    a096:	d010      	beq.n	a0ba <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    a098:	f3c3 1341 	ubfx	r3, r3, #5, #2
    a09c:	2b01      	cmp	r3, #1
    a09e:	d13f      	bne.n	a120 <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    a0a0:	888a      	ldrh	r2, [r1, #4]
    a0a2:	4b22      	ldr	r3, [pc, #136]	; (a12c <hid_keyboard_req+0x9c>)
    a0a4:	7b1b      	ldrb	r3, [r3, #12]
    a0a6:	429a      	cmp	r2, r3
    a0a8:	d13d      	bne.n	a126 <hid_keyboard_req+0x96>
			switch (req->bRequest) {
    a0aa:	784b      	ldrb	r3, [r1, #1]
    a0ac:	2b03      	cmp	r3, #3
    a0ae:	d028      	beq.n	a102 <hid_keyboard_req+0x72>
    a0b0:	2b0b      	cmp	r3, #11
    a0b2:	d02c      	beq.n	a10e <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    a0b4:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    a0b8:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    a0ba:	784b      	ldrb	r3, [r1, #1]
    a0bc:	2b06      	cmp	r3, #6
    a0be:	d002      	beq.n	a0c6 <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
    a0c0:	f06f 0009 	mvn.w	r0, #9
    a0c4:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    a0c6:	888a      	ldrh	r2, [r1, #4]
    a0c8:	4b18      	ldr	r3, [pc, #96]	; (a12c <hid_keyboard_req+0x9c>)
    a0ca:	7b1b      	ldrb	r3, [r3, #12]
    a0cc:	429a      	cmp	r2, r3
    a0ce:	d002      	beq.n	a0d6 <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
    a0d0:	f06f 0009 	mvn.w	r0, #9
    a0d4:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    a0d6:	884b      	ldrh	r3, [r1, #2]
    a0d8:	0a1b      	lsrs	r3, r3, #8
    a0da:	2b21      	cmp	r3, #33	; 0x21
    a0dc:	d004      	beq.n	a0e8 <hid_keyboard_req+0x58>
    a0de:	2b22      	cmp	r3, #34	; 0x22
    a0e0:	d009      	beq.n	a0f6 <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
    a0e2:	f06f 000c 	mvn.w	r0, #12
    a0e6:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    a0e8:	4b10      	ldr	r3, [pc, #64]	; (a12c <hid_keyboard_req+0x9c>)
    a0ea:	6819      	ldr	r1, [r3, #0]
    a0ec:	2300      	movs	r3, #0
    a0ee:	780a      	ldrb	r2, [r1, #0]
    a0f0:	4c0f      	ldr	r4, [pc, #60]	; (a130 <hid_keyboard_req+0xa0>)
    a0f2:	47a0      	blx	r4
    a0f4:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    a0f6:	2300      	movs	r3, #0
    a0f8:	223b      	movs	r2, #59	; 0x3b
    a0fa:	490e      	ldr	r1, [pc, #56]	; (a134 <hid_keyboard_req+0xa4>)
    a0fc:	4c0c      	ldr	r4, [pc, #48]	; (a130 <hid_keyboard_req+0xa0>)
    a0fe:	47a0      	blx	r4
    a100:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    a102:	2300      	movs	r3, #0
    a104:	2201      	movs	r2, #1
    a106:	490c      	ldr	r1, [pc, #48]	; (a138 <hid_keyboard_req+0xa8>)
    a108:	4c09      	ldr	r4, [pc, #36]	; (a130 <hid_keyboard_req+0xa0>)
    a10a:	47a0      	blx	r4
    a10c:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
    a10e:	884a      	ldrh	r2, [r1, #2]
    a110:	4b06      	ldr	r3, [pc, #24]	; (a12c <hid_keyboard_req+0x9c>)
    a112:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    a114:	2300      	movs	r3, #0
    a116:	461a      	mov	r2, r3
    a118:	4619      	mov	r1, r3
    a11a:	4c05      	ldr	r4, [pc, #20]	; (a130 <hid_keyboard_req+0xa0>)
    a11c:	47a0      	blx	r4
    a11e:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a120:	f06f 0009 	mvn.w	r0, #9
    a124:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a126:	f06f 0009 	mvn.w	r0, #9
    a12a:	bd10      	pop	{r4, pc}
    a12c:	20000e64 	.word	0x20000e64
    a130:	0000a9e9 	.word	0x0000a9e9
    a134:	0000d70c 	.word	0x0000d70c
    a138:	20000e73 	.word	0x20000e73

0000a13c <hid_keyboard_ctrl>:
{
    a13c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a140:	4614      	mov	r4, r2
	switch (ctrl) {
    a142:	2901      	cmp	r1, #1
    a144:	d050      	beq.n	a1e8 <hid_keyboard_ctrl+0xac>
    a146:	b141      	cbz	r1, a15a <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
    a148:	2902      	cmp	r1, #2
    a14a:	bf0c      	ite	eq
    a14c:	f06f 051a 	mvneq.w	r5, #26
    a150:	f06f 050c 	mvnne.w	r5, #12
}
    a154:	4628      	mov	r0, r5
    a156:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    a15a:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
    a15e:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    a160:	2b00      	cmp	r3, #0
    a162:	d05e      	beq.n	a222 <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
    a164:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    a166:	795b      	ldrb	r3, [r3, #5]
    a168:	2b03      	cmp	r3, #3
    a16a:	d15d      	bne.n	a228 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    a16c:	f898 300c 	ldrb.w	r3, [r8, #12]
    a170:	429a      	cmp	r2, r3
    a172:	d05c      	beq.n	a22e <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    a174:	2bff      	cmp	r3, #255	; 0xff
    a176:	d15d      	bne.n	a234 <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    a178:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    a17c:	6823      	ldr	r3, [r4, #0]
    a17e:	7818      	ldrb	r0, [r3, #0]
    a180:	2221      	movs	r2, #33	; 0x21
    a182:	6861      	ldr	r1, [r4, #4]
    a184:	4418      	add	r0, r3
    a186:	4b31      	ldr	r3, [pc, #196]	; (a24c <hid_keyboard_ctrl+0x110>)
    a188:	4798      	blx	r3
    a18a:	4b31      	ldr	r3, [pc, #196]	; (a250 <hid_keyboard_ctrl+0x114>)
    a18c:	6018      	str	r0, [r3, #0]
    a18e:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a190:	f8df 90c4 	ldr.w	r9, [pc, #196]	; a258 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a194:	f8df a0c4 	ldr.w	sl, [pc, #196]	; a25c <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
    a198:	f8df b0c4 	ldr.w	fp, [pc, #196]	; a260 <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a19c:	6823      	ldr	r3, [r4, #0]
    a19e:	7818      	ldrb	r0, [r3, #0]
    a1a0:	6861      	ldr	r1, [r4, #4]
    a1a2:	4418      	add	r0, r3
    a1a4:	47c8      	blx	r9
		desc->sod = ep;
    a1a6:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
    a1a8:	2800      	cmp	r0, #0
    a1aa:	d046      	beq.n	a23a <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
    a1ac:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    a1ae:	7943      	ldrb	r3, [r0, #5]
    a1b0:	7902      	ldrb	r2, [r0, #4]
    a1b2:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a1b6:	b292      	uxth	r2, r2
    a1b8:	78c1      	ldrb	r1, [r0, #3]
    a1ba:	4638      	mov	r0, r7
    a1bc:	47d0      	blx	sl
    a1be:	4605      	mov	r5, r0
    a1c0:	2800      	cmp	r0, #0
    a1c2:	d13d      	bne.n	a240 <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    a1c4:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    a1c8:	bf14      	ite	ne
    a1ca:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    a1ce:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    a1d2:	4638      	mov	r0, r7
    a1d4:	47d8      	blx	fp
    a1d6:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
    a1d8:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
    a1dc:	d1de      	bne.n	a19c <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
    a1de:	4b1c      	ldr	r3, [pc, #112]	; (a250 <hid_keyboard_ctrl+0x114>)
    a1e0:	2201      	movs	r2, #1
    a1e2:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    a1e4:	741a      	strb	r2, [r3, #16]
    a1e6:	e7b5      	b.n	a154 <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    a1e8:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    a1ea:	b11a      	cbz	r2, a1f4 <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
    a1ec:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    a1ee:	795b      	ldrb	r3, [r3, #5]
    a1f0:	2b03      	cmp	r3, #3
    a1f2:	d128      	bne.n	a246 <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
    a1f4:	7b2b      	ldrb	r3, [r5, #12]
    a1f6:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    a1f8:	bf1c      	itt	ne
    a1fa:	23ff      	movne	r3, #255	; 0xff
    a1fc:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
    a1fe:	7b68      	ldrb	r0, [r5, #13]
    a200:	28ff      	cmp	r0, #255	; 0xff
    a202:	d003      	beq.n	a20c <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
    a204:	4b13      	ldr	r3, [pc, #76]	; (a254 <hid_keyboard_ctrl+0x118>)
    a206:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    a208:	23ff      	movs	r3, #255	; 0xff
    a20a:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
    a20c:	7ba8      	ldrb	r0, [r5, #14]
    a20e:	28ff      	cmp	r0, #255	; 0xff
    a210:	d003      	beq.n	a21a <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
    a212:	4b10      	ldr	r3, [pc, #64]	; (a254 <hid_keyboard_ctrl+0x118>)
    a214:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    a216:	23ff      	movs	r3, #255	; 0xff
    a218:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
    a21a:	2500      	movs	r5, #0
    a21c:	4b0c      	ldr	r3, [pc, #48]	; (a250 <hid_keyboard_ctrl+0x114>)
    a21e:	741d      	strb	r5, [r3, #16]
    a220:	e798      	b.n	a154 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    a222:	f06f 0509 	mvn.w	r5, #9
    a226:	e795      	b.n	a154 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    a228:	f06f 0509 	mvn.w	r5, #9
    a22c:	e792      	b.n	a154 <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
    a22e:	f06f 0511 	mvn.w	r5, #17
    a232:	e78f      	b.n	a154 <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
    a234:	f06f 051b 	mvn.w	r5, #27
    a238:	e78c      	b.n	a154 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    a23a:	f06f 0509 	mvn.w	r5, #9
    a23e:	e789      	b.n	a154 <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
    a240:	f06f 0513 	mvn.w	r5, #19
    a244:	e786      	b.n	a154 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    a246:	f06f 0509 	mvn.w	r5, #9
    a24a:	e783      	b.n	a154 <hid_keyboard_ctrl+0x18>
    a24c:	0000af2d 	.word	0x0000af2d
    a250:	20000e64 	.word	0x20000e64
    a254:	000056c9 	.word	0x000056c9
    a258:	0000af67 	.word	0x0000af67
    a25c:	00005661 	.word	0x00005661
    a260:	000056f5 	.word	0x000056f5

0000a264 <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    a264:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    a266:	4b0a      	ldr	r3, [pc, #40]	; (a290 <hiddf_keyboard_init+0x2c>)
    a268:	4798      	blx	r3
    a26a:	2801      	cmp	r0, #1
    a26c:	d80c      	bhi.n	a288 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    a26e:	4809      	ldr	r0, [pc, #36]	; (a294 <hiddf_keyboard_init+0x30>)
    a270:	4b09      	ldr	r3, [pc, #36]	; (a298 <hiddf_keyboard_init+0x34>)
    a272:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    a274:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
    a276:	3014      	adds	r0, #20
    a278:	4b08      	ldr	r3, [pc, #32]	; (a29c <hiddf_keyboard_init+0x38>)
    a27a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    a27c:	4908      	ldr	r1, [pc, #32]	; (a2a0 <hiddf_keyboard_init+0x3c>)
    a27e:	2001      	movs	r0, #1
    a280:	4b08      	ldr	r3, [pc, #32]	; (a2a4 <hiddf_keyboard_init+0x40>)
    a282:	4798      	blx	r3
	return ERR_NONE;
    a284:	2000      	movs	r0, #0
    a286:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    a288:	f06f 0010 	mvn.w	r0, #16
}
    a28c:	bd08      	pop	{r3, pc}
    a28e:	bf00      	nop
    a290:	0000af19 	.word	0x0000af19
    a294:	20000e64 	.word	0x20000e64
    a298:	0000a13d 	.word	0x0000a13d
    a29c:	0000aeb9 	.word	0x0000aeb9
    a2a0:	200003a0 	.word	0x200003a0
    a2a4:	0000ae25 	.word	0x0000ae25

0000a2a8 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    a2a8:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
    a2aa:	4b26      	ldr	r3, [pc, #152]	; (a344 <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    a2ac:	7c1b      	ldrb	r3, [r3, #16]
    a2ae:	2b00      	cmp	r3, #0
    a2b0:	d045      	beq.n	a33e <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    a2b2:	4a24      	ldr	r2, [pc, #144]	; (a344 <hiddf_keyboard_keys_state_change+0x9c>)
    a2b4:	2300      	movs	r3, #0
    a2b6:	6053      	str	r3, [r2, #4]
    a2b8:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
    a2ba:	b329      	cbz	r1, a308 <hiddf_keyboard_keys_state_change+0x60>
    a2bc:	4603      	mov	r3, r0
    a2be:	1e4d      	subs	r5, r1, #1
    a2c0:	b2ed      	uxtb	r5, r5
    a2c2:	3501      	adds	r5, #1
    a2c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    a2c8:	4405      	add	r5, r0
    a2ca:	2200      	movs	r2, #0
    a2cc:	e002      	b.n	a2d4 <hiddf_keyboard_keys_state_change+0x2c>
    a2ce:	3303      	adds	r3, #3
    a2d0:	42ab      	cmp	r3, r5
    a2d2:	d005      	beq.n	a2e0 <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
    a2d4:	785c      	ldrb	r4, [r3, #1]
    a2d6:	2c00      	cmp	r4, #0
    a2d8:	d0f9      	beq.n	a2ce <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
    a2da:	3201      	adds	r2, #1
    a2dc:	b2d2      	uxtb	r2, r2
    a2de:	e7f6      	b.n	a2ce <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
    a2e0:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    a2e2:	b2d2      	uxtb	r2, r2
    a2e4:	2a06      	cmp	r2, #6
    a2e6:	d809      	bhi.n	a2fc <hiddf_keyboard_keys_state_change+0x54>
    a2e8:	4603      	mov	r3, r0
    a2ea:	1e4a      	subs	r2, r1, #1
    a2ec:	b2d2      	uxtb	r2, r2
    a2ee:	3201      	adds	r2, #1
    a2f0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    a2f4:	4410      	add	r0, r2
    a2f6:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    a2f8:	4d12      	ldr	r5, [pc, #72]	; (a344 <hiddf_keyboard_keys_state_change+0x9c>)
    a2fa:	e015      	b.n	a328 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    a2fc:	4b11      	ldr	r3, [pc, #68]	; (a344 <hiddf_keyboard_keys_state_change+0x9c>)
    a2fe:	f04f 32ff 	mov.w	r2, #4294967295
    a302:	f8c3 2006 	str.w	r2, [r3, #6]
    a306:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    a308:	480e      	ldr	r0, [pc, #56]	; (a344 <hiddf_keyboard_keys_state_change+0x9c>)
    a30a:	2300      	movs	r3, #0
    a30c:	2208      	movs	r2, #8
    a30e:	1d01      	adds	r1, r0, #4
    a310:	7b40      	ldrb	r0, [r0, #13]
    a312:	4c0d      	ldr	r4, [pc, #52]	; (a348 <hiddf_keyboard_keys_state_change+0xa0>)
    a314:	47a0      	blx	r4
    a316:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    a318:	1c62      	adds	r2, r4, #1
    a31a:	7819      	ldrb	r1, [r3, #0]
    a31c:	442c      	add	r4, r5
    a31e:	7121      	strb	r1, [r4, #4]
    a320:	b2d4      	uxtb	r4, r2
    a322:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
    a324:	4283      	cmp	r3, r0
    a326:	d0ef      	beq.n	a308 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    a328:	789a      	ldrb	r2, [r3, #2]
    a32a:	2a01      	cmp	r2, #1
    a32c:	d1f9      	bne.n	a322 <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
    a32e:	785a      	ldrb	r2, [r3, #1]
    a330:	2a00      	cmp	r2, #0
    a332:	d0f1      	beq.n	a318 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    a334:	792a      	ldrb	r2, [r5, #4]
    a336:	7819      	ldrb	r1, [r3, #0]
    a338:	430a      	orrs	r2, r1
    a33a:	712a      	strb	r2, [r5, #4]
    a33c:	e7f1      	b.n	a322 <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
    a33e:	f06f 0010 	mvn.w	r0, #16
}
    a342:	bd38      	pop	{r3, r4, r5, pc}
    a344:	20000e64 	.word	0x20000e64
    a348:	0000a9e9 	.word	0x0000a9e9

0000a34c <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    a34c:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    a34e:	780b      	ldrb	r3, [r1, #0]
    a350:	2b81      	cmp	r3, #129	; 0x81
    a352:	d010      	beq.n	a376 <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    a354:	f3c3 1341 	ubfx	r3, r3, #5, #2
    a358:	2b01      	cmp	r3, #1
    a35a:	d13f      	bne.n	a3dc <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    a35c:	888a      	ldrh	r2, [r1, #4]
    a35e:	4b22      	ldr	r3, [pc, #136]	; (a3e8 <hid_mouse_req+0x9c>)
    a360:	7a1b      	ldrb	r3, [r3, #8]
    a362:	429a      	cmp	r2, r3
    a364:	d13d      	bne.n	a3e2 <hid_mouse_req+0x96>
			switch (req->bRequest) {
    a366:	784b      	ldrb	r3, [r1, #1]
    a368:	2b03      	cmp	r3, #3
    a36a:	d028      	beq.n	a3be <hid_mouse_req+0x72>
    a36c:	2b0b      	cmp	r3, #11
    a36e:	d02c      	beq.n	a3ca <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    a370:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    a374:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    a376:	784b      	ldrb	r3, [r1, #1]
    a378:	2b06      	cmp	r3, #6
    a37a:	d002      	beq.n	a382 <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
    a37c:	f06f 0009 	mvn.w	r0, #9
    a380:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    a382:	888a      	ldrh	r2, [r1, #4]
    a384:	4b18      	ldr	r3, [pc, #96]	; (a3e8 <hid_mouse_req+0x9c>)
    a386:	7a1b      	ldrb	r3, [r3, #8]
    a388:	429a      	cmp	r2, r3
    a38a:	d002      	beq.n	a392 <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
    a38c:	f06f 0009 	mvn.w	r0, #9
    a390:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    a392:	884b      	ldrh	r3, [r1, #2]
    a394:	0a1b      	lsrs	r3, r3, #8
    a396:	2b21      	cmp	r3, #33	; 0x21
    a398:	d004      	beq.n	a3a4 <hid_mouse_req+0x58>
    a39a:	2b22      	cmp	r3, #34	; 0x22
    a39c:	d009      	beq.n	a3b2 <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
    a39e:	f06f 000c 	mvn.w	r0, #12
    a3a2:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    a3a4:	4b10      	ldr	r3, [pc, #64]	; (a3e8 <hid_mouse_req+0x9c>)
    a3a6:	6819      	ldr	r1, [r3, #0]
    a3a8:	2300      	movs	r3, #0
    a3aa:	780a      	ldrb	r2, [r1, #0]
    a3ac:	4c0f      	ldr	r4, [pc, #60]	; (a3ec <hid_mouse_req+0xa0>)
    a3ae:	47a0      	blx	r4
    a3b0:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    a3b2:	2300      	movs	r3, #0
    a3b4:	2234      	movs	r2, #52	; 0x34
    a3b6:	490e      	ldr	r1, [pc, #56]	; (a3f0 <hid_mouse_req+0xa4>)
    a3b8:	4c0c      	ldr	r4, [pc, #48]	; (a3ec <hid_mouse_req+0xa0>)
    a3ba:	47a0      	blx	r4
    a3bc:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    a3be:	2300      	movs	r3, #0
    a3c0:	2201      	movs	r2, #1
    a3c2:	490c      	ldr	r1, [pc, #48]	; (a3f4 <hid_mouse_req+0xa8>)
    a3c4:	4c09      	ldr	r4, [pc, #36]	; (a3ec <hid_mouse_req+0xa0>)
    a3c6:	47a0      	blx	r4
    a3c8:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
    a3ca:	884a      	ldrh	r2, [r1, #2]
    a3cc:	4b06      	ldr	r3, [pc, #24]	; (a3e8 <hid_mouse_req+0x9c>)
    a3ce:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    a3d0:	2300      	movs	r3, #0
    a3d2:	461a      	mov	r2, r3
    a3d4:	4619      	mov	r1, r3
    a3d6:	4c05      	ldr	r4, [pc, #20]	; (a3ec <hid_mouse_req+0xa0>)
    a3d8:	47a0      	blx	r4
    a3da:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a3dc:	f06f 0009 	mvn.w	r0, #9
    a3e0:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a3e2:	f06f 0009 	mvn.w	r0, #9
    a3e6:	bd10      	pop	{r4, pc}
    a3e8:	20000e84 	.word	0x20000e84
    a3ec:	0000a9e9 	.word	0x0000a9e9
    a3f0:	0000d748 	.word	0x0000d748
    a3f4:	20000e8e 	.word	0x20000e8e

0000a3f8 <hid_mouse_ctrl>:
{
    a3f8:	b570      	push	{r4, r5, r6, lr}
    a3fa:	4614      	mov	r4, r2
	switch (ctrl) {
    a3fc:	2901      	cmp	r1, #1
    a3fe:	d040      	beq.n	a482 <hid_mouse_ctrl+0x8a>
    a400:	b139      	cbz	r1, a412 <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
    a402:	2902      	cmp	r1, #2
    a404:	bf0c      	ite	eq
    a406:	f06f 041a 	mvneq.w	r4, #26
    a40a:	f06f 040c 	mvnne.w	r4, #12
}
    a40e:	4620      	mov	r0, r4
    a410:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    a412:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
    a414:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    a416:	2b00      	cmp	r3, #0
    a418:	d049      	beq.n	a4ae <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
    a41a:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    a41c:	795b      	ldrb	r3, [r3, #5]
    a41e:	2b03      	cmp	r3, #3
    a420:	d148      	bne.n	a4b4 <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    a422:	7a2b      	ldrb	r3, [r5, #8]
    a424:	429a      	cmp	r2, r3
    a426:	d048      	beq.n	a4ba <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    a428:	2bff      	cmp	r3, #255	; 0xff
    a42a:	d149      	bne.n	a4c0 <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    a42c:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    a42e:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
    a430:	7818      	ldrb	r0, [r3, #0]
    a432:	2221      	movs	r2, #33	; 0x21
    a434:	6861      	ldr	r1, [r4, #4]
    a436:	4418      	add	r0, r3
    a438:	4b29      	ldr	r3, [pc, #164]	; (a4e0 <hid_mouse_ctrl+0xe8>)
    a43a:	4798      	blx	r3
    a43c:	4b29      	ldr	r3, [pc, #164]	; (a4e4 <hid_mouse_ctrl+0xec>)
    a43e:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a440:	6823      	ldr	r3, [r4, #0]
    a442:	7818      	ldrb	r0, [r3, #0]
    a444:	6861      	ldr	r1, [r4, #4]
    a446:	4418      	add	r0, r3
    a448:	4b27      	ldr	r3, [pc, #156]	; (a4e8 <hid_mouse_ctrl+0xf0>)
    a44a:	4798      	blx	r3
	desc->sod = ep;
    a44c:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    a44e:	2800      	cmp	r0, #0
    a450:	d039      	beq.n	a4c6 <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
    a452:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    a454:	7943      	ldrb	r3, [r0, #5]
    a456:	7902      	ldrb	r2, [r0, #4]
    a458:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a45c:	b292      	uxth	r2, r2
    a45e:	78c1      	ldrb	r1, [r0, #3]
    a460:	4630      	mov	r0, r6
    a462:	4b22      	ldr	r3, [pc, #136]	; (a4ec <hid_mouse_ctrl+0xf4>)
    a464:	4798      	blx	r3
    a466:	4604      	mov	r4, r0
    a468:	bb80      	cbnz	r0, a4cc <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    a46a:	f016 0f80 	tst.w	r6, #128	; 0x80
    a46e:	d030      	beq.n	a4d2 <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    a470:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    a472:	4630      	mov	r0, r6
    a474:	4b1e      	ldr	r3, [pc, #120]	; (a4f0 <hid_mouse_ctrl+0xf8>)
    a476:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    a478:	4b1a      	ldr	r3, [pc, #104]	; (a4e4 <hid_mouse_ctrl+0xec>)
    a47a:	2201      	movs	r2, #1
    a47c:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
    a47e:	72da      	strb	r2, [r3, #11]
    a480:	e7c5      	b.n	a40e <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    a482:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    a484:	b11a      	cbz	r2, a48e <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
    a486:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    a488:	795b      	ldrb	r3, [r3, #5]
    a48a:	2b03      	cmp	r3, #3
    a48c:	d124      	bne.n	a4d8 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
    a48e:	7a2b      	ldrb	r3, [r5, #8]
    a490:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    a492:	bf1c      	itt	ne
    a494:	23ff      	movne	r3, #255	; 0xff
    a496:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    a498:	7a68      	ldrb	r0, [r5, #9]
    a49a:	28ff      	cmp	r0, #255	; 0xff
    a49c:	d003      	beq.n	a4a6 <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
    a49e:	4b15      	ldr	r3, [pc, #84]	; (a4f4 <hid_mouse_ctrl+0xfc>)
    a4a0:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    a4a2:	23ff      	movs	r3, #255	; 0xff
    a4a4:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    a4a6:	2400      	movs	r4, #0
    a4a8:	4b0e      	ldr	r3, [pc, #56]	; (a4e4 <hid_mouse_ctrl+0xec>)
    a4aa:	72dc      	strb	r4, [r3, #11]
    a4ac:	e7af      	b.n	a40e <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    a4ae:	f06f 0409 	mvn.w	r4, #9
    a4b2:	e7ac      	b.n	a40e <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    a4b4:	f06f 0409 	mvn.w	r4, #9
    a4b8:	e7a9      	b.n	a40e <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
    a4ba:	f06f 0411 	mvn.w	r4, #17
    a4be:	e7a6      	b.n	a40e <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
    a4c0:	f06f 041b 	mvn.w	r4, #27
    a4c4:	e7a3      	b.n	a40e <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    a4c6:	f06f 0409 	mvn.w	r4, #9
    a4ca:	e7a0      	b.n	a40e <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
    a4cc:	f06f 0413 	mvn.w	r4, #19
    a4d0:	e79d      	b.n	a40e <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
    a4d2:	f04f 34ff 	mov.w	r4, #4294967295
    a4d6:	e79a      	b.n	a40e <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
    a4d8:	f06f 0409 	mvn.w	r4, #9
    a4dc:	e797      	b.n	a40e <hid_mouse_ctrl+0x16>
    a4de:	bf00      	nop
    a4e0:	0000af2d 	.word	0x0000af2d
    a4e4:	20000e84 	.word	0x20000e84
    a4e8:	0000af67 	.word	0x0000af67
    a4ec:	00005661 	.word	0x00005661
    a4f0:	000056f5 	.word	0x000056f5
    a4f4:	000056c9 	.word	0x000056c9

0000a4f8 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    a4f8:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    a4fa:	4b0a      	ldr	r3, [pc, #40]	; (a524 <hiddf_mouse_init+0x2c>)
    a4fc:	4798      	blx	r3
    a4fe:	2801      	cmp	r0, #1
    a500:	d80c      	bhi.n	a51c <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    a502:	4809      	ldr	r0, [pc, #36]	; (a528 <hiddf_mouse_init+0x30>)
    a504:	4b09      	ldr	r3, [pc, #36]	; (a52c <hiddf_mouse_init+0x34>)
    a506:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    a508:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
    a50a:	300c      	adds	r0, #12
    a50c:	4b08      	ldr	r3, [pc, #32]	; (a530 <hiddf_mouse_init+0x38>)
    a50e:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    a510:	4908      	ldr	r1, [pc, #32]	; (a534 <hiddf_mouse_init+0x3c>)
    a512:	2001      	movs	r0, #1
    a514:	4b08      	ldr	r3, [pc, #32]	; (a538 <hiddf_mouse_init+0x40>)
    a516:	4798      	blx	r3
	return ERR_NONE;
    a518:	2000      	movs	r0, #0
    a51a:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    a51c:	f06f 0010 	mvn.w	r0, #16
}
    a520:	bd08      	pop	{r3, pc}
    a522:	bf00      	nop
    a524:	0000af19 	.word	0x0000af19
    a528:	20000e84 	.word	0x20000e84
    a52c:	0000a3f9 	.word	0x0000a3f9
    a530:	0000aeb9 	.word	0x0000aeb9
    a534:	200003a8 	.word	0x200003a8
    a538:	0000ae25 	.word	0x0000ae25

0000a53c <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    a53c:	2200      	movs	r2, #0
    a53e:	4b0d      	ldr	r3, [pc, #52]	; (a574 <hiddf_mouse_move+0x38>)
    a540:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
    a542:	2901      	cmp	r1, #1
    a544:	d00e      	beq.n	a564 <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    a546:	2902      	cmp	r1, #2
    a548:	d00e      	beq.n	a568 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
    a54a:	2903      	cmp	r1, #3
    a54c:	d10f      	bne.n	a56e <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    a54e:	4b09      	ldr	r3, [pc, #36]	; (a574 <hiddf_mouse_move+0x38>)
    a550:	71d8      	strb	r0, [r3, #7]
{
    a552:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    a554:	4807      	ldr	r0, [pc, #28]	; (a574 <hiddf_mouse_move+0x38>)
    a556:	2300      	movs	r3, #0
    a558:	2204      	movs	r2, #4
    a55a:	1881      	adds	r1, r0, r2
    a55c:	7a40      	ldrb	r0, [r0, #9]
    a55e:	4c06      	ldr	r4, [pc, #24]	; (a578 <hiddf_mouse_move+0x3c>)
    a560:	47a0      	blx	r4
    a562:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    a564:	7158      	strb	r0, [r3, #5]
    a566:	e7f4      	b.n	a552 <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    a568:	4b02      	ldr	r3, [pc, #8]	; (a574 <hiddf_mouse_move+0x38>)
    a56a:	7198      	strb	r0, [r3, #6]
    a56c:	e7f1      	b.n	a552 <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
    a56e:	f06f 000c 	mvn.w	r0, #12
    a572:	4770      	bx	lr
    a574:	20000e84 	.word	0x20000e84
    a578:	0000a9e9 	.word	0x0000a9e9

0000a57c <midi_cb_ep_bulk_in>:
// 	while(1){
// 		
// 		
// 	}

}
    a57c:	4770      	bx	lr

0000a57e <midi_cb_ep_bulk_out>:
 * \param[in] rc transfer return status
 * \param[in] count the amount of bytes has been transferred
 * \return Operation status.
 */
static bool midi_cb_ep_bulk_out(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    a57e:	e7fe      	b.n	a57e <midi_cb_ep_bulk_out>

0000a580 <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    a580:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    a582:	780b      	ldrb	r3, [r1, #0]
    a584:	2b81      	cmp	r3, #129	; 0x81
    a586:	d014      	beq.n	a5b2 <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    a588:	f3c3 1341 	ubfx	r3, r3, #5, #2
    a58c:	2b01      	cmp	r3, #1
    a58e:	d132      	bne.n	a5f6 <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    a590:	888b      	ldrh	r3, [r1, #4]
    a592:	4a1c      	ldr	r2, [pc, #112]	; (a604 <audio_midi_req+0x84>)
    a594:	7912      	ldrb	r2, [r2, #4]
    a596:	429a      	cmp	r2, r3
    a598:	d003      	beq.n	a5a2 <audio_midi_req+0x22>
    a59a:	4a1a      	ldr	r2, [pc, #104]	; (a604 <audio_midi_req+0x84>)
    a59c:	7952      	ldrb	r2, [r2, #5]
    a59e:	429a      	cmp	r2, r3
    a5a0:	d12c      	bne.n	a5fc <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
    a5a2:	784b      	ldrb	r3, [r1, #1]
    a5a4:	2b03      	cmp	r3, #3
    a5a6:	d017      	beq.n	a5d8 <audio_midi_req+0x58>
    a5a8:	2b0b      	cmp	r3, #11
    a5aa:	d01b      	beq.n	a5e4 <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
    a5ac:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    a5b0:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    a5b2:	888b      	ldrh	r3, [r1, #4]
    a5b4:	4a13      	ldr	r2, [pc, #76]	; (a604 <audio_midi_req+0x84>)
    a5b6:	7912      	ldrb	r2, [r2, #4]
    a5b8:	429a      	cmp	r2, r3
    a5ba:	d006      	beq.n	a5ca <audio_midi_req+0x4a>
    a5bc:	4a11      	ldr	r2, [pc, #68]	; (a604 <audio_midi_req+0x84>)
    a5be:	7952      	ldrb	r2, [r2, #5]
    a5c0:	429a      	cmp	r2, r3
    a5c2:	d002      	beq.n	a5ca <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    a5c4:	f06f 0009 	mvn.w	r0, #9
    a5c8:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    a5ca:	4b0e      	ldr	r3, [pc, #56]	; (a604 <audio_midi_req+0x84>)
    a5cc:	6819      	ldr	r1, [r3, #0]
    a5ce:	2300      	movs	r3, #0
    a5d0:	780a      	ldrb	r2, [r1, #0]
    a5d2:	4c0d      	ldr	r4, [pc, #52]	; (a608 <audio_midi_req+0x88>)
    a5d4:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
    a5d6:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    a5d8:	2300      	movs	r3, #0
    a5da:	2201      	movs	r2, #1
    a5dc:	490b      	ldr	r1, [pc, #44]	; (a60c <audio_midi_req+0x8c>)
    a5de:	4c0a      	ldr	r4, [pc, #40]	; (a608 <audio_midi_req+0x88>)
    a5e0:	47a0      	blx	r4
    a5e2:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
    a5e4:	884a      	ldrh	r2, [r1, #2]
    a5e6:	4b07      	ldr	r3, [pc, #28]	; (a604 <audio_midi_req+0x84>)
    a5e8:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    a5ea:	2300      	movs	r3, #0
    a5ec:	461a      	mov	r2, r3
    a5ee:	4619      	mov	r1, r3
    a5f0:	4c05      	ldr	r4, [pc, #20]	; (a608 <audio_midi_req+0x88>)
    a5f2:	47a0      	blx	r4
    a5f4:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
    a5f6:	f06f 0009 	mvn.w	r0, #9
    a5fa:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a5fc:	f06f 0009 	mvn.w	r0, #9
    a600:	bd10      	pop	{r4, pc}
    a602:	bf00      	nop
    a604:	20000e9c 	.word	0x20000e9c
    a608:	0000a9e9 	.word	0x0000a9e9
    a60c:	20000ea4 	.word	0x20000ea4

0000a610 <audio_midi_ctrl>:
{
    a610:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a614:	b083      	sub	sp, #12
    a616:	4615      	mov	r5, r2
	switch (ctrl) {
    a618:	2901      	cmp	r1, #1
    a61a:	f000 8092 	beq.w	a742 <audio_midi_ctrl+0x132>
    a61e:	b141      	cbz	r1, a632 <audio_midi_ctrl+0x22>
		return ERR_INVALID_ARG;
    a620:	2902      	cmp	r1, #2
    a622:	bf0c      	ite	eq
    a624:	f06f 001a 	mvneq.w	r0, #26
    a628:	f06f 000c 	mvnne.w	r0, #12
}
    a62c:	b003      	add	sp, #12
    a62e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    a632:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
    a636:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    a638:	2800      	cmp	r0, #0
    a63a:	f000 80a9 	beq.w	a790 <audio_midi_ctrl+0x180>
    a63e:	f109 0604 	add.w	r6, r9, #4
    a642:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    a644:	f04f 0804 	mov.w	r8, #4
    a648:	4f5d      	ldr	r7, [pc, #372]	; (a7c0 <audio_midi_ctrl+0x1b0>)
    a64a:	e019      	b.n	a680 <audio_midi_ctrl+0x70>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    a64c:	f816 3b01 	ldrb.w	r3, [r6], #1
    a650:	429a      	cmp	r2, r3
    a652:	f000 80a3 	beq.w	a79c <audio_midi_ctrl+0x18c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    a656:	2bff      	cmp	r3, #255	; 0xff
    a658:	f040 80a3 	bne.w	a7a2 <audio_midi_ctrl+0x192>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    a65c:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    a660:	2c01      	cmp	r4, #1
    a662:	d016      	beq.n	a692 <audio_midi_ctrl+0x82>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    a664:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    a666:	7818      	ldrb	r0, [r3, #0]
    a668:	4642      	mov	r2, r8
    a66a:	6869      	ldr	r1, [r5, #4]
    a66c:	4418      	add	r0, r3
    a66e:	47b8      	blx	r7
    a670:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
    a672:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    a676:	f000 809e 	beq.w	a7b6 <audio_midi_ctrl+0x1a6>
		if (NULL == ifc) {
    a67a:	2800      	cmp	r0, #0
    a67c:	f000 808b 	beq.w	a796 <audio_midi_ctrl+0x186>
		ifc_desc.bInterfaceNumber = ifc[2];
    a680:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    a682:	7943      	ldrb	r3, [r0, #5]
    a684:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    a688:	2b01      	cmp	r3, #1
    a68a:	d0df      	beq.n	a64c <audio_midi_ctrl+0x3c>
			return ERR_NOT_FOUND;
    a68c:	f06f 0009 	mvn.w	r0, #9
    a690:	e7cc      	b.n	a62c <audio_midi_ctrl+0x1c>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    a692:	2205      	movs	r2, #5
    a694:	6869      	ldr	r1, [r5, #4]
    a696:	4b4a      	ldr	r3, [pc, #296]	; (a7c0 <audio_midi_ctrl+0x1b0>)
    a698:	4798      	blx	r3
    a69a:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    a69c:	4e49      	ldr	r6, [pc, #292]	; (a7c4 <audio_midi_ctrl+0x1b4>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a69e:	f8df 8144 	ldr.w	r8, [pc, #324]	; a7e4 <audio_midi_ctrl+0x1d4>
					usb_d_ep_enable(func_data->func_ep_out);
    a6a2:	4f49      	ldr	r7, [pc, #292]	; (a7c8 <audio_midi_ctrl+0x1b8>)
    a6a4:	e01a      	b.n	a6dc <audio_midi_ctrl+0xcc>
					usb_debug2[6] = - usb_debug2[5];
    a6a6:	4a47      	ldr	r2, [pc, #284]	; (a7c4 <audio_midi_ctrl+0x1b4>)
    a6a8:	7953      	ldrb	r3, [r2, #5]
    a6aa:	425b      	negs	r3, r3
    a6ac:	b2db      	uxtb	r3, r3
    a6ae:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
    a6b0:	f06f 0013 	mvn.w	r0, #19
    a6b4:	e7ba      	b.n	a62c <audio_midi_ctrl+0x1c>
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    a6b6:	f89d 0002 	ldrb.w	r0, [sp, #2]
    a6ba:	b2c0      	uxtb	r0, r0
    a6bc:	f889 0006 	strb.w	r0, [r9, #6]
					usb_d_ep_enable(func_data->func_ep_in);
    a6c0:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_in, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_in);
    a6c2:	4a42      	ldr	r2, [pc, #264]	; (a7cc <audio_midi_ctrl+0x1bc>)
    a6c4:	2102      	movs	r1, #2
    a6c6:	f899 0006 	ldrb.w	r0, [r9, #6]
    a6ca:	4b41      	ldr	r3, [pc, #260]	; (a7d0 <audio_midi_ctrl+0x1c0>)
    a6cc:	4798      	blx	r3
				desc->sod = ep;
    a6ce:	602c      	str	r4, [r5, #0]
    a6d0:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a6d2:	6869      	ldr	r1, [r5, #4]
    a6d4:	4420      	add	r0, r4
    a6d6:	4b3f      	ldr	r3, [pc, #252]	; (a7d4 <audio_midi_ctrl+0x1c4>)
    a6d8:	4798      	blx	r3
    a6da:	4604      	mov	r4, r0
			while (NULL != ep) {
    a6dc:	2c00      	cmp	r4, #0
    a6de:	d063      	beq.n	a7a8 <audio_midi_ctrl+0x198>
				ep_desc.bEndpointAddress = ep[2];
    a6e0:	78a3      	ldrb	r3, [r4, #2]
    a6e2:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    a6e6:	78e3      	ldrb	r3, [r4, #3]
    a6e8:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    a6ec:	7962      	ldrb	r2, [r4, #5]
    a6ee:	7923      	ldrb	r3, [r4, #4]
    a6f0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    a6f4:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    a6f6:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    a6fa:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    a6fe:	b2db      	uxtb	r3, r3
    a700:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
    a702:	2301      	movs	r3, #1
    a704:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a706:	f89d 0002 	ldrb.w	r0, [sp, #2]
    a70a:	f89d 1003 	ldrb.w	r1, [sp, #3]
    a70e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a712:	b292      	uxth	r2, r2
    a714:	47c0      	blx	r8
    a716:	b2c0      	uxtb	r0, r0
    a718:	7170      	strb	r0, [r6, #5]
    a71a:	2800      	cmp	r0, #0
    a71c:	d1c3      	bne.n	a6a6 <audio_midi_ctrl+0x96>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    a71e:	f89d 3002 	ldrb.w	r3, [sp, #2]
    a722:	f013 0f80 	tst.w	r3, #128	; 0x80
    a726:	d1c6      	bne.n	a6b6 <audio_midi_ctrl+0xa6>
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    a728:	f89d 0002 	ldrb.w	r0, [sp, #2]
    a72c:	b2c0      	uxtb	r0, r0
    a72e:	f889 0007 	strb.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    a732:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_out, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_out);
    a734:	4a28      	ldr	r2, [pc, #160]	; (a7d8 <audio_midi_ctrl+0x1c8>)
    a736:	2102      	movs	r1, #2
    a738:	f899 0007 	ldrb.w	r0, [r9, #7]
    a73c:	4b24      	ldr	r3, [pc, #144]	; (a7d0 <audio_midi_ctrl+0x1c0>)
    a73e:	4798      	blx	r3
    a740:	e7c5      	b.n	a6ce <audio_midi_ctrl+0xbe>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    a742:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    a744:	b142      	cbz	r2, a758 <audio_midi_ctrl+0x148>
		ifc_desc.bInterfaceClass = desc->sod[5];
    a746:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    a748:	795b      	ldrb	r3, [r3, #5]
    a74a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    a74e:	2b01      	cmp	r3, #1
    a750:	d002      	beq.n	a758 <audio_midi_ctrl+0x148>
			return ERR_NOT_FOUND;
    a752:	f06f 0009 	mvn.w	r0, #9
    a756:	e769      	b.n	a62c <audio_midi_ctrl+0x1c>
	if (func_data->func_iface[0] != 0xFF) {
    a758:	7923      	ldrb	r3, [r4, #4]
    a75a:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    a75c:	bf1c      	itt	ne
    a75e:	23ff      	movne	r3, #255	; 0xff
    a760:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
    a762:	7963      	ldrb	r3, [r4, #5]
    a764:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    a766:	bf1c      	itt	ne
    a768:	23ff      	movne	r3, #255	; 0xff
    a76a:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
    a76c:	79a0      	ldrb	r0, [r4, #6]
    a76e:	28ff      	cmp	r0, #255	; 0xff
    a770:	d003      	beq.n	a77a <audio_midi_ctrl+0x16a>
		usb_d_ep_deinit(func_data->func_ep_in);
    a772:	4b1a      	ldr	r3, [pc, #104]	; (a7dc <audio_midi_ctrl+0x1cc>)
    a774:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    a776:	23ff      	movs	r3, #255	; 0xff
    a778:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
    a77a:	79e0      	ldrb	r0, [r4, #7]
    a77c:	28ff      	cmp	r0, #255	; 0xff
    a77e:	d003      	beq.n	a788 <audio_midi_ctrl+0x178>
		usb_d_ep_deinit(func_data->func_ep_out);
    a780:	4b16      	ldr	r3, [pc, #88]	; (a7dc <audio_midi_ctrl+0x1cc>)
    a782:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    a784:	23ff      	movs	r3, #255	; 0xff
    a786:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
    a788:	2000      	movs	r0, #0
    a78a:	4b15      	ldr	r3, [pc, #84]	; (a7e0 <audio_midi_ctrl+0x1d0>)
    a78c:	7358      	strb	r0, [r3, #13]
    a78e:	e74d      	b.n	a62c <audio_midi_ctrl+0x1c>
			return ERR_NOT_FOUND;
    a790:	f06f 0009 	mvn.w	r0, #9
    a794:	e74a      	b.n	a62c <audio_midi_ctrl+0x1c>
    a796:	f06f 0009 	mvn.w	r0, #9
    a79a:	e747      	b.n	a62c <audio_midi_ctrl+0x1c>
				return ERR_ALREADY_INITIALIZED;
    a79c:	f06f 0011 	mvn.w	r0, #17
    a7a0:	e744      	b.n	a62c <audio_midi_ctrl+0x1c>
				return ERR_NO_RESOURCE;
    a7a2:	f06f 001b 	mvn.w	r0, #27
    a7a6:	e741      	b.n	a62c <audio_midi_ctrl+0x1c>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    a7a8:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    a7aa:	7818      	ldrb	r0, [r3, #0]
    a7ac:	2204      	movs	r2, #4
    a7ae:	6869      	ldr	r1, [r5, #4]
    a7b0:	4418      	add	r0, r3
    a7b2:	4b03      	ldr	r3, [pc, #12]	; (a7c0 <audio_midi_ctrl+0x1b0>)
    a7b4:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
    a7b6:	2201      	movs	r2, #1
    a7b8:	4b09      	ldr	r3, [pc, #36]	; (a7e0 <audio_midi_ctrl+0x1d0>)
    a7ba:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
    a7bc:	2000      	movs	r0, #0
    a7be:	e735      	b.n	a62c <audio_midi_ctrl+0x1c>
    a7c0:	0000af2d 	.word	0x0000af2d
    a7c4:	20003d60 	.word	0x20003d60
    a7c8:	000056f5 	.word	0x000056f5
    a7cc:	0000a57d 	.word	0x0000a57d
    a7d0:	000058c9 	.word	0x000058c9
    a7d4:	0000af67 	.word	0x0000af67
    a7d8:	0000a57f 	.word	0x0000a57f
    a7dc:	000056c9 	.word	0x000056c9
    a7e0:	20000e9c 	.word	0x20000e9c
    a7e4:	00005661 	.word	0x00005661

0000a7e8 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    a7e8:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    a7ea:	4b0a      	ldr	r3, [pc, #40]	; (a814 <audiodf_midi_init+0x2c>)
    a7ec:	4798      	blx	r3
    a7ee:	2801      	cmp	r0, #1
    a7f0:	d80c      	bhi.n	a80c <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    a7f2:	4809      	ldr	r0, [pc, #36]	; (a818 <audiodf_midi_init+0x30>)
    a7f4:	4b09      	ldr	r3, [pc, #36]	; (a81c <audiodf_midi_init+0x34>)
    a7f6:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    a7f8:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
    a7fa:	3010      	adds	r0, #16
    a7fc:	4b08      	ldr	r3, [pc, #32]	; (a820 <audiodf_midi_init+0x38>)
    a7fe:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    a800:	4908      	ldr	r1, [pc, #32]	; (a824 <audiodf_midi_init+0x3c>)
    a802:	2001      	movs	r0, #1
    a804:	4b08      	ldr	r3, [pc, #32]	; (a828 <audiodf_midi_init+0x40>)
    a806:	4798      	blx	r3
	return ERR_NONE;
    a808:	2000      	movs	r0, #0
    a80a:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    a80c:	f06f 0010 	mvn.w	r0, #16
}
    a810:	bd08      	pop	{r3, pc}
    a812:	bf00      	nop
    a814:	0000af19 	.word	0x0000af19
    a818:	20000e9c 	.word	0x20000e9c
    a81c:	0000a611 	.word	0x0000a611
    a820:	0000aeb9 	.word	0x0000aeb9
    a824:	200003b0 	.word	0x200003b0
    a828:	0000ae25 	.word	0x0000ae25

0000a82c <audiodf_midi_xfer_packet>:
}



int32_t audiodf_midi_xfer_packet(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    a82c:	b510      	push	{r4, lr}
	
	// if previous xfer is completed
	_audiodf_midi_funcd.midi_report[0] = byte0;
    a82e:	4c06      	ldr	r4, [pc, #24]	; (a848 <audiodf_midi_xfer_packet+0x1c>)
    a830:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    a832:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    a834:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    a836:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    a838:	2300      	movs	r3, #0
    a83a:	2204      	movs	r2, #4
    a83c:	f104 0109 	add.w	r1, r4, #9
    a840:	79a0      	ldrb	r0, [r4, #6]
    a842:	4c02      	ldr	r4, [pc, #8]	; (a84c <audiodf_midi_xfer_packet+0x20>)
    a844:	47a0      	blx	r4
	
	
}
    a846:	bd10      	pop	{r4, pc}
    a848:	20000e9c 	.word	0x20000e9c
    a84c:	0000a9e9 	.word	0x0000a9e9

0000a850 <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    a850:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    a852:	4b07      	ldr	r3, [pc, #28]	; (a870 <usbdc_unconfig+0x20>)
    a854:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    a856:	b14c      	cbz	r4, a86c <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
    a858:	2600      	movs	r6, #0
    a85a:	2501      	movs	r5, #1
    a85c:	6863      	ldr	r3, [r4, #4]
    a85e:	4632      	mov	r2, r6
    a860:	4629      	mov	r1, r5
    a862:	4620      	mov	r0, r4
    a864:	4798      	blx	r3
		func = func->next;
    a866:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    a868:	2c00      	cmp	r4, #0
    a86a:	d1f7      	bne.n	a85c <usbdc_unconfig+0xc>
    a86c:	bd70      	pop	{r4, r5, r6, pc}
    a86e:	bf00      	nop
    a870:	20000eb8 	.word	0x20000eb8

0000a874 <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    a874:	b570      	push	{r4, r5, r6, lr}
    a876:	4606      	mov	r6, r0
    a878:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    a87a:	4b07      	ldr	r3, [pc, #28]	; (a898 <usbdc_change_notify+0x24>)
    a87c:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    a87e:	b91c      	cbnz	r4, a888 <usbdc_change_notify+0x14>
    a880:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    a882:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    a884:	2c00      	cmp	r4, #0
    a886:	d0fb      	beq.n	a880 <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
    a888:	6863      	ldr	r3, [r4, #4]
    a88a:	2b00      	cmp	r3, #0
    a88c:	d0f9      	beq.n	a882 <usbdc_change_notify+0xe>
			cg->cb(change, value);
    a88e:	4629      	mov	r1, r5
    a890:	4630      	mov	r0, r6
    a892:	4798      	blx	r3
    a894:	e7f5      	b.n	a882 <usbdc_change_notify+0xe>
    a896:	bf00      	nop
    a898:	20000eb8 	.word	0x20000eb8

0000a89c <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    a89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a89e:	4607      	mov	r7, r0
    a8a0:	460e      	mov	r6, r1
    a8a2:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    a8a4:	4b0c      	ldr	r3, [pc, #48]	; (a8d8 <usbdc_request_handler+0x3c>)
    a8a6:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    a8a8:	b91c      	cbnz	r4, a8b2 <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
    a8aa:	2000      	movs	r0, #0
    a8ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
    a8ae:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    a8b0:	b16c      	cbz	r4, a8ce <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
    a8b2:	6863      	ldr	r3, [r4, #4]
    a8b4:	2b00      	cmp	r3, #0
    a8b6:	d0fa      	beq.n	a8ae <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
    a8b8:	462a      	mov	r2, r5
    a8ba:	4631      	mov	r1, r6
    a8bc:	4638      	mov	r0, r7
    a8be:	4798      	blx	r3
			if (0 == rc) {
    a8c0:	b138      	cbz	r0, a8d2 <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
    a8c2:	f110 0f0a 	cmn.w	r0, #10
    a8c6:	d0f2      	beq.n	a8ae <usbdc_request_handler+0x12>
				return -1;
    a8c8:	f04f 30ff 	mov.w	r0, #4294967295
}
    a8cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    a8ce:	2000      	movs	r0, #0
    a8d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    a8d2:	2001      	movs	r0, #1
    a8d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a8d6:	bf00      	nop
    a8d8:	20000eb8 	.word	0x20000eb8

0000a8dc <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    a8dc:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    a8de:	4b06      	ldr	r3, [pc, #24]	; (a8f8 <usbd_sof_cb+0x1c>)
    a8e0:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
    a8e2:	b91c      	cbnz	r4, a8ec <usbd_sof_cb+0x10>
    a8e4:	bd10      	pop	{r4, pc}
		sof = sof->next;
    a8e6:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    a8e8:	2c00      	cmp	r4, #0
    a8ea:	d0fb      	beq.n	a8e4 <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
    a8ec:	6863      	ldr	r3, [r4, #4]
    a8ee:	2b00      	cmp	r3, #0
    a8f0:	d0f9      	beq.n	a8e6 <usbd_sof_cb+0xa>
			sof->cb();
    a8f2:	4798      	blx	r3
    a8f4:	e7f7      	b.n	a8e6 <usbd_sof_cb+0xa>
    a8f6:	bf00      	nop
    a8f8:	20000eb8 	.word	0x20000eb8

0000a8fc <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    a8fc:	b510      	push	{r4, lr}
    a8fe:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
    a900:	b119      	cbz	r1, a90a <usbdc_cb_ctl_done+0xe>
    a902:	2901      	cmp	r1, #1
    a904:	d026      	beq.n	a954 <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
    a906:	2000      	movs	r0, #0
    a908:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    a90a:	7813      	ldrb	r3, [r2, #0]
    a90c:	2b00      	cmp	r3, #0
    a90e:	d1fa      	bne.n	a906 <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
    a910:	7853      	ldrb	r3, [r2, #1]
    a912:	2b05      	cmp	r3, #5
    a914:	d00f      	beq.n	a936 <usbdc_cb_ctl_done+0x3a>
    a916:	2b09      	cmp	r3, #9
    a918:	d1f5      	bne.n	a906 <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
    a91a:	8852      	ldrh	r2, [r2, #2]
    a91c:	4b10      	ldr	r3, [pc, #64]	; (a960 <usbdc_cb_ctl_done+0x64>)
    a91e:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    a920:	8863      	ldrh	r3, [r4, #2]
    a922:	2b00      	cmp	r3, #0
    a924:	bf14      	ite	ne
    a926:	2104      	movne	r1, #4
    a928:	2103      	moveq	r1, #3
    a92a:	4b0d      	ldr	r3, [pc, #52]	; (a960 <usbdc_cb_ctl_done+0x64>)
    a92c:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    a92e:	2001      	movs	r0, #1
    a930:	4b0c      	ldr	r3, [pc, #48]	; (a964 <usbdc_cb_ctl_done+0x68>)
    a932:	4798      	blx	r3
    a934:	e7e7      	b.n	a906 <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
    a936:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
    a938:	b2c0      	uxtb	r0, r0
    a93a:	4b0b      	ldr	r3, [pc, #44]	; (a968 <usbdc_cb_ctl_done+0x6c>)
    a93c:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    a93e:	8863      	ldrh	r3, [r4, #2]
    a940:	2b00      	cmp	r3, #0
    a942:	bf14      	ite	ne
    a944:	2103      	movne	r1, #3
    a946:	2102      	moveq	r1, #2
    a948:	4b05      	ldr	r3, [pc, #20]	; (a960 <usbdc_cb_ctl_done+0x64>)
    a94a:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    a94c:	2001      	movs	r0, #1
    a94e:	4b05      	ldr	r3, [pc, #20]	; (a964 <usbdc_cb_ctl_done+0x68>)
    a950:	4798      	blx	r3
    a952:	e7d8      	b.n	a906 <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    a954:	2201      	movs	r2, #1
    a956:	4621      	mov	r1, r4
    a958:	2000      	movs	r0, #0
    a95a:	4b04      	ldr	r3, [pc, #16]	; (a96c <usbdc_cb_ctl_done+0x70>)
    a95c:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
    a95e:	e7d2      	b.n	a906 <usbdc_cb_ctl_done+0xa>
    a960:	20000eb8 	.word	0x20000eb8
    a964:	0000a875 	.word	0x0000a875
    a968:	00005655 	.word	0x00005655
    a96c:	0000a89d 	.word	0x0000a89d

0000a970 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    a970:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    a972:	4b0d      	ldr	r3, [pc, #52]	; (a9a8 <usbdc_reset+0x38>)
    a974:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    a976:	4d0d      	ldr	r5, [pc, #52]	; (a9ac <usbdc_reset+0x3c>)
    a978:	2602      	movs	r6, #2
    a97a:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    a97c:	2400      	movs	r4, #0
    a97e:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    a980:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    a982:	4620      	mov	r0, r4
    a984:	4b0a      	ldr	r3, [pc, #40]	; (a9b0 <usbdc_reset+0x40>)
    a986:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    a988:	7f28      	ldrb	r0, [r5, #28]
    a98a:	4b0a      	ldr	r3, [pc, #40]	; (a9b4 <usbdc_reset+0x44>)
    a98c:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    a98e:	4a0a      	ldr	r2, [pc, #40]	; (a9b8 <usbdc_reset+0x48>)
    a990:	4621      	mov	r1, r4
    a992:	4620      	mov	r0, r4
    a994:	4d09      	ldr	r5, [pc, #36]	; (a9bc <usbdc_reset+0x4c>)
    a996:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    a998:	4a09      	ldr	r2, [pc, #36]	; (a9c0 <usbdc_reset+0x50>)
    a99a:	4631      	mov	r1, r6
    a99c:	4620      	mov	r0, r4
    a99e:	47a8      	blx	r5
	usb_d_ep_enable(0);
    a9a0:	4620      	mov	r0, r4
    a9a2:	4b08      	ldr	r3, [pc, #32]	; (a9c4 <usbdc_reset+0x54>)
    a9a4:	4798      	blx	r3
    a9a6:	bd70      	pop	{r4, r5, r6, pc}
    a9a8:	0000a851 	.word	0x0000a851
    a9ac:	20000eb8 	.word	0x20000eb8
    a9b0:	000056c9 	.word	0x000056c9
    a9b4:	000056b5 	.word	0x000056b5
    a9b8:	0000aa09 	.word	0x0000aa09
    a9bc:	000058c9 	.word	0x000058c9
    a9c0:	0000a8fd 	.word	0x0000a8fd
    a9c4:	000056f5 	.word	0x000056f5

0000a9c8 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    a9c8:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    a9ca:	b110      	cbz	r0, a9d2 <usbd_event_cb+0xa>
    a9cc:	2801      	cmp	r0, #1
    a9ce:	d004      	beq.n	a9da <usbd_event_cb+0x12>
    a9d0:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    a9d2:	2000      	movs	r0, #0
    a9d4:	4b02      	ldr	r3, [pc, #8]	; (a9e0 <usbd_event_cb+0x18>)
    a9d6:	4798      	blx	r3
		break;
    a9d8:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    a9da:	4b02      	ldr	r3, [pc, #8]	; (a9e4 <usbd_event_cb+0x1c>)
    a9dc:	4798      	blx	r3
    a9de:	bd08      	pop	{r3, pc}
    a9e0:	0000a875 	.word	0x0000a875
    a9e4:	0000a971 	.word	0x0000a971

0000a9e8 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    a9e8:	b500      	push	{lr}
    a9ea:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    a9ec:	9101      	str	r1, [sp, #4]
    a9ee:	9202      	str	r2, [sp, #8]
    a9f0:	f88d 000c 	strb.w	r0, [sp, #12]
    a9f4:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    a9f8:	a801      	add	r0, sp, #4
    a9fa:	4b02      	ldr	r3, [pc, #8]	; (aa04 <usbdc_xfer+0x1c>)
    a9fc:	4798      	blx	r3
}
    a9fe:	b005      	add	sp, #20
    aa00:	f85d fb04 	ldr.w	pc, [sp], #4
    aa04:	00005741 	.word	0x00005741

0000aa08 <usbdc_cb_ctl_req>:
{
    aa08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    aa0c:	b083      	sub	sp, #12
    aa0e:	4605      	mov	r5, r0
    aa10:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    aa12:	2200      	movs	r2, #0
    aa14:	4b9b      	ldr	r3, [pc, #620]	; (ac84 <usbdc_cb_ctl_req+0x27c>)
    aa16:	4798      	blx	r3
    aa18:	f1b0 3fff 	cmp.w	r0, #4294967295
    aa1c:	d00b      	beq.n	aa36 <usbdc_cb_ctl_req+0x2e>
    aa1e:	2801      	cmp	r0, #1
    aa20:	f000 81e3 	beq.w	adea <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    aa24:	7823      	ldrb	r3, [r4, #0]
    aa26:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
    aa2a:	d008      	beq.n	aa3e <usbdc_cb_ctl_req+0x36>
    aa2c:	2a80      	cmp	r2, #128	; 0x80
    aa2e:	f000 80f4 	beq.w	ac1a <usbdc_cb_ctl_req+0x212>
		return false;
    aa32:	2000      	movs	r0, #0
    aa34:	e000      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    aa36:	2000      	movs	r0, #0
}
    aa38:	b003      	add	sp, #12
    aa3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
    aa3e:	7862      	ldrb	r2, [r4, #1]
    aa40:	3a01      	subs	r2, #1
    aa42:	2a0a      	cmp	r2, #10
    aa44:	f200 81d3 	bhi.w	adee <usbdc_cb_ctl_req+0x3e6>
    aa48:	e8df f012 	tbh	[pc, r2, lsl #1]
    aa4c:	01d10060 	.word	0x01d10060
    aa50:	01d10076 	.word	0x01d10076
    aa54:	01d1000b 	.word	0x01d1000b
    aa58:	01d101d1 	.word	0x01d101d1
    aa5c:	01d10015 	.word	0x01d10015
    aa60:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    aa62:	2301      	movs	r3, #1
    aa64:	2200      	movs	r2, #0
    aa66:	4611      	mov	r1, r2
    aa68:	4628      	mov	r0, r5
    aa6a:	4c87      	ldr	r4, [pc, #540]	; (ac88 <usbdc_cb_ctl_req+0x280>)
    aa6c:	47a0      	blx	r4
    aa6e:	fab0 f080 	clz	r0, r0
    aa72:	0940      	lsrs	r0, r0, #5
    aa74:	e7e0      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
    aa76:	8862      	ldrh	r2, [r4, #2]
    aa78:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
    aa7a:	b1ca      	cbz	r2, aab0 <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    aa7c:	4b83      	ldr	r3, [pc, #524]	; (ac8c <usbdc_cb_ctl_req+0x284>)
    aa7e:	681b      	ldr	r3, [r3, #0]
    aa80:	6859      	ldr	r1, [r3, #4]
    aa82:	6818      	ldr	r0, [r3, #0]
    aa84:	4b82      	ldr	r3, [pc, #520]	; (ac90 <usbdc_cb_ctl_req+0x288>)
    aa86:	4798      	blx	r3
	if (NULL == cfg_desc) {
    aa88:	2800      	cmp	r0, #0
    aa8a:	f000 81be 	beq.w	ae0a <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
    aa8e:	78c2      	ldrb	r2, [r0, #3]
    aa90:	7881      	ldrb	r1, [r0, #2]
    aa92:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    aa96:	fa10 f181 	uxtah	r1, r0, r1
    aa9a:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    aa9c:	2204      	movs	r2, #4
    aa9e:	4b7d      	ldr	r3, [pc, #500]	; (ac94 <usbdc_cb_ctl_req+0x28c>)
    aaa0:	4798      	blx	r3
    aaa2:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    aaa4:	b130      	cbz	r0, aab4 <usbdc_cb_ctl_req+0xac>
    aaa6:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    aaa8:	f8df 81e0 	ldr.w	r8, [pc, #480]	; ac8c <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    aaac:	4f79      	ldr	r7, [pc, #484]	; (ac94 <usbdc_cb_ctl_req+0x28c>)
    aaae:	e018      	b.n	aae2 <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
    aab0:	4b79      	ldr	r3, [pc, #484]	; (ac98 <usbdc_cb_ctl_req+0x290>)
    aab2:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    aab4:	2301      	movs	r3, #1
    aab6:	2200      	movs	r2, #0
    aab8:	4611      	mov	r1, r2
    aaba:	4628      	mov	r0, r5
    aabc:	4c72      	ldr	r4, [pc, #456]	; (ac88 <usbdc_cb_ctl_req+0x280>)
    aabe:	47a0      	blx	r4
    aac0:	fab0 f080 	clz	r0, r0
    aac4:	0940      	lsrs	r0, r0, #5
    aac6:	e7b7      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
    aac8:	464c      	mov	r4, r9
    aaca:	e000      	b.n	aace <usbdc_cb_ctl_req+0xc6>
    aacc:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
    aace:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    aad0:	7803      	ldrb	r3, [r0, #0]
    aad2:	4418      	add	r0, r3
    aad4:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    aad6:	2204      	movs	r2, #4
    aad8:	9901      	ldr	r1, [sp, #4]
    aada:	47b8      	blx	r7
    aadc:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    aade:	2800      	cmp	r0, #0
    aae0:	d0e8      	beq.n	aab4 <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    aae2:	f890 9002 	ldrb.w	r9, [r0, #2]
    aae6:	45a1      	cmp	r9, r4
    aae8:	d0f1      	beq.n	aace <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    aaea:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
    aaee:	2c00      	cmp	r4, #0
    aaf0:	d0ea      	beq.n	aac8 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    aaf2:	2600      	movs	r6, #0
    aaf4:	6863      	ldr	r3, [r4, #4]
    aaf6:	466a      	mov	r2, sp
    aaf8:	4631      	mov	r1, r6
    aafa:	4620      	mov	r0, r4
    aafc:	4798      	blx	r3
    aafe:	2800      	cmp	r0, #0
    ab00:	d0e4      	beq.n	aacc <usbdc_cb_ctl_req+0xc4>
					func = func->next;
    ab02:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
    ab04:	2c00      	cmp	r4, #0
    ab06:	d1f5      	bne.n	aaf4 <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
    ab08:	464c      	mov	r4, r9
    ab0a:	e7e0      	b.n	aace <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    ab0c:	f003 031f 	and.w	r3, r3, #31
    ab10:	2b02      	cmp	r3, #2
    ab12:	f040 816e 	bne.w	adf2 <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
    ab16:	88e3      	ldrh	r3, [r4, #6]
    ab18:	b10b      	cbz	r3, ab1e <usbdc_cb_ctl_req+0x116>
			return false;
    ab1a:	2000      	movs	r0, #0
    ab1c:	e78c      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    ab1e:	88a0      	ldrh	r0, [r4, #4]
    ab20:	2100      	movs	r1, #0
    ab22:	b2c0      	uxtb	r0, r0
    ab24:	4b5d      	ldr	r3, [pc, #372]	; (ac9c <usbdc_cb_ctl_req+0x294>)
    ab26:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    ab28:	2301      	movs	r3, #1
    ab2a:	2200      	movs	r2, #0
    ab2c:	4611      	mov	r1, r2
    ab2e:	4628      	mov	r0, r5
    ab30:	4c55      	ldr	r4, [pc, #340]	; (ac88 <usbdc_cb_ctl_req+0x280>)
    ab32:	47a0      	blx	r4
		return true;
    ab34:	2001      	movs	r0, #1
    ab36:	e77f      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    ab38:	f003 031f 	and.w	r3, r3, #31
    ab3c:	2b02      	cmp	r3, #2
    ab3e:	f040 815a 	bne.w	adf6 <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
    ab42:	88e3      	ldrh	r3, [r4, #6]
    ab44:	b10b      	cbz	r3, ab4a <usbdc_cb_ctl_req+0x142>
			return false;
    ab46:	2000      	movs	r0, #0
    ab48:	e776      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    ab4a:	88a0      	ldrh	r0, [r4, #4]
    ab4c:	2101      	movs	r1, #1
    ab4e:	b2c0      	uxtb	r0, r0
    ab50:	4b52      	ldr	r3, [pc, #328]	; (ac9c <usbdc_cb_ctl_req+0x294>)
    ab52:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    ab54:	2301      	movs	r3, #1
    ab56:	2200      	movs	r2, #0
    ab58:	4611      	mov	r1, r2
    ab5a:	4628      	mov	r0, r5
    ab5c:	4c4a      	ldr	r4, [pc, #296]	; (ac88 <usbdc_cb_ctl_req+0x280>)
    ab5e:	47a0      	blx	r4
		return true;
    ab60:	2001      	movs	r0, #1
    ab62:	e769      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
    ab64:	8866      	ldrh	r6, [r4, #2]
    ab66:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    ab68:	4a48      	ldr	r2, [pc, #288]	; (ac8c <usbdc_cb_ctl_req+0x284>)
    ab6a:	6813      	ldr	r3, [r2, #0]
    ab6c:	7ed2      	ldrb	r2, [r2, #27]
    ab6e:	6859      	ldr	r1, [r3, #4]
    ab70:	6818      	ldr	r0, [r3, #0]
    ab72:	4b47      	ldr	r3, [pc, #284]	; (ac90 <usbdc_cb_ctl_req+0x288>)
    ab74:	4798      	blx	r3
	if (NULL == ifc) {
    ab76:	2800      	cmp	r0, #0
    ab78:	d045      	beq.n	ac06 <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
    ab7a:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    ab7c:	78c2      	ldrb	r2, [r0, #3]
    ab7e:	7881      	ldrb	r1, [r0, #2]
    ab80:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    ab84:	fa10 f181 	uxtah	r1, r0, r1
    ab88:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    ab8a:	2204      	movs	r2, #4
    ab8c:	4b41      	ldr	r3, [pc, #260]	; (ac94 <usbdc_cb_ctl_req+0x28c>)
    ab8e:	4798      	blx	r3
    ab90:	4603      	mov	r3, r0
    ab92:	2800      	cmp	r0, #0
    ab94:	d039      	beq.n	ac0a <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    ab96:	2704      	movs	r7, #4
    ab98:	4d3e      	ldr	r5, [pc, #248]	; (ac94 <usbdc_cb_ctl_req+0x28c>)
    ab9a:	e008      	b.n	abae <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
    ab9c:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    ab9e:	7803      	ldrb	r3, [r0, #0]
    aba0:	4418      	add	r0, r3
    aba2:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    aba4:	463a      	mov	r2, r7
    aba6:	9901      	ldr	r1, [sp, #4]
    aba8:	47a8      	blx	r5
		if (NULL == ifc) {
    abaa:	4603      	mov	r3, r0
    abac:	b378      	cbz	r0, ac0e <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    abae:	789a      	ldrb	r2, [r3, #2]
    abb0:	42a2      	cmp	r2, r4
    abb2:	d1f3      	bne.n	ab9c <usbdc_cb_ctl_req+0x194>
    abb4:	78da      	ldrb	r2, [r3, #3]
    abb6:	42b2      	cmp	r2, r6
    abb8:	d1f0      	bne.n	ab9c <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
    abba:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    abbc:	4b33      	ldr	r3, [pc, #204]	; (ac8c <usbdc_cb_ctl_req+0x284>)
    abbe:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
    abc0:	b33d      	cbz	r5, ac12 <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    abc2:	2701      	movs	r7, #1
    abc4:	686b      	ldr	r3, [r5, #4]
    abc6:	466a      	mov	r2, sp
    abc8:	4639      	mov	r1, r7
    abca:	4628      	mov	r0, r5
    abcc:	4798      	blx	r3
    abce:	b120      	cbz	r0, abda <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
    abd0:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    abd2:	2d00      	cmp	r5, #0
    abd4:	d1f6      	bne.n	abc4 <usbdc_cb_ctl_req+0x1bc>
	return false;
    abd6:	2000      	movs	r0, #0
    abd8:	e72e      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    abda:	686b      	ldr	r3, [r5, #4]
    abdc:	466a      	mov	r2, sp
    abde:	2100      	movs	r1, #0
    abe0:	4628      	mov	r0, r5
    abe2:	4798      	blx	r3
    abe4:	b9b8      	cbnz	r0, ac16 <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
    abe6:	b136      	cbz	r6, abf6 <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    abe8:	4a28      	ldr	r2, [pc, #160]	; (ac8c <usbdc_cb_ctl_req+0x284>)
    abea:	2301      	movs	r3, #1
    abec:	fa03 f404 	lsl.w	r4, r3, r4
    abf0:	7f53      	ldrb	r3, [r2, #29]
    abf2:	4323      	orrs	r3, r4
    abf4:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    abf6:	2300      	movs	r3, #0
    abf8:	461a      	mov	r2, r3
    abfa:	4619      	mov	r1, r3
    abfc:	4618      	mov	r0, r3
    abfe:	4c22      	ldr	r4, [pc, #136]	; (ac88 <usbdc_cb_ctl_req+0x280>)
    ac00:	47a0      	blx	r4
			return true;
    ac02:	2001      	movs	r0, #1
    ac04:	e718      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    ac06:	2000      	movs	r0, #0
    ac08:	e716      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    ac0a:	2000      	movs	r0, #0
    ac0c:	e714      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
			return false;
    ac0e:	2000      	movs	r0, #0
    ac10:	e712      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
	return false;
    ac12:	2000      	movs	r0, #0
    ac14:	e710      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
			return false;
    ac16:	2000      	movs	r0, #0
    ac18:	e70e      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
    ac1a:	7862      	ldrb	r2, [r4, #1]
    ac1c:	2a0a      	cmp	r2, #10
    ac1e:	f200 80ec 	bhi.w	adfa <usbdc_cb_ctl_req+0x3f2>
    ac22:	e8df f012 	tbh	[pc, r2, lsl #1]
    ac26:	008e      	.short	0x008e
    ac28:	00ea00ea 	.word	0x00ea00ea
    ac2c:	00ea00ea 	.word	0x00ea00ea
    ac30:	000b00ea 	.word	0x000b00ea
    ac34:	008200ea 	.word	0x008200ea
    ac38:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
    ac3c:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
    ac3e:	0a13      	lsrs	r3, r2, #8
    ac40:	2b02      	cmp	r3, #2
    ac42:	d02d      	beq.n	aca0 <usbdc_cb_ctl_req+0x298>
    ac44:	2b03      	cmp	r3, #3
    ac46:	d050      	beq.n	acea <usbdc_cb_ctl_req+0x2e2>
    ac48:	2b01      	cmp	r3, #1
    ac4a:	d001      	beq.n	ac50 <usbdc_cb_ctl_req+0x248>
	return false;
    ac4c:	2000      	movs	r0, #0
    ac4e:	e6f3      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
    ac50:	88e2      	ldrh	r2, [r4, #6]
    ac52:	2a12      	cmp	r2, #18
    ac54:	bf28      	it	cs
    ac56:	2212      	movcs	r2, #18
    ac58:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    ac5a:	4b0c      	ldr	r3, [pc, #48]	; (ac8c <usbdc_cb_ctl_req+0x284>)
    ac5c:	681b      	ldr	r3, [r3, #0]
    ac5e:	2201      	movs	r2, #1
    ac60:	6859      	ldr	r1, [r3, #4]
    ac62:	6818      	ldr	r0, [r3, #0]
    ac64:	4b0b      	ldr	r3, [pc, #44]	; (ac94 <usbdc_cb_ctl_req+0x28c>)
    ac66:	4798      	blx	r3
	if (!dev_desc) {
    ac68:	4601      	mov	r1, r0
    ac6a:	2800      	cmp	r0, #0
    ac6c:	f000 80c7 	beq.w	adfe <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    ac70:	2300      	movs	r3, #0
    ac72:	4622      	mov	r2, r4
    ac74:	4628      	mov	r0, r5
    ac76:	4c04      	ldr	r4, [pc, #16]	; (ac88 <usbdc_cb_ctl_req+0x280>)
    ac78:	47a0      	blx	r4
    ac7a:	fab0 f080 	clz	r0, r0
    ac7e:	0940      	lsrs	r0, r0, #5
    ac80:	e6da      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
    ac82:	bf00      	nop
    ac84:	0000a89d 	.word	0x0000a89d
    ac88:	0000a9e9 	.word	0x0000a9e9
    ac8c:	20000eb8 	.word	0x20000eb8
    ac90:	0000afad 	.word	0x0000afad
    ac94:	0000af2d 	.word	0x0000af2d
    ac98:	0000a851 	.word	0x0000a851
    ac9c:	00005861 	.word	0x00005861
	uint16_t length   = req->wLength;
    aca0:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    aca2:	4b5b      	ldr	r3, [pc, #364]	; (ae10 <usbdc_cb_ctl_req+0x408>)
    aca4:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    aca6:	681b      	ldr	r3, [r3, #0]
    aca8:	3201      	adds	r2, #1
    acaa:	b2d2      	uxtb	r2, r2
    acac:	6859      	ldr	r1, [r3, #4]
    acae:	6818      	ldr	r0, [r3, #0]
    acb0:	4b58      	ldr	r3, [pc, #352]	; (ae14 <usbdc_cb_ctl_req+0x40c>)
    acb2:	4798      	blx	r3
	if (NULL == cfg_desc) {
    acb4:	4601      	mov	r1, r0
    acb6:	2800      	cmp	r0, #0
    acb8:	f000 80a3 	beq.w	ae02 <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
    acbc:	78c3      	ldrb	r3, [r0, #3]
    acbe:	7882      	ldrb	r2, [r0, #2]
    acc0:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    acc4:	b292      	uxth	r2, r2
	if (length <= total_len) {
    acc6:	4294      	cmp	r4, r2
    acc8:	d90d      	bls.n	ace6 <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    acca:	3e01      	subs	r6, #1
    accc:	4226      	tst	r6, r4
    acce:	bf0c      	ite	eq
    acd0:	2301      	moveq	r3, #1
    acd2:	2300      	movne	r3, #0
		length = total_len;
    acd4:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    acd6:	4622      	mov	r2, r4
    acd8:	4628      	mov	r0, r5
    acda:	4c4f      	ldr	r4, [pc, #316]	; (ae18 <usbdc_cb_ctl_req+0x410>)
    acdc:	47a0      	blx	r4
    acde:	fab0 f080 	clz	r0, r0
    ace2:	0940      	lsrs	r0, r0, #5
    ace4:	e6a8      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    ace6:	2300      	movs	r3, #0
    ace8:	e7f5      	b.n	acd6 <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
    acea:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    acec:	4b48      	ldr	r3, [pc, #288]	; (ae10 <usbdc_cb_ctl_req+0x408>)
    acee:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    acf0:	681b      	ldr	r3, [r3, #0]
    acf2:	b2d2      	uxtb	r2, r2
    acf4:	6859      	ldr	r1, [r3, #4]
    acf6:	6818      	ldr	r0, [r3, #0]
    acf8:	4b48      	ldr	r3, [pc, #288]	; (ae1c <usbdc_cb_ctl_req+0x414>)
    acfa:	4798      	blx	r3
	if (NULL == str_desc) {
    acfc:	4601      	mov	r1, r0
    acfe:	2800      	cmp	r0, #0
    ad00:	f000 8081 	beq.w	ae06 <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
    ad04:	7802      	ldrb	r2, [r0, #0]
    ad06:	4294      	cmp	r4, r2
    ad08:	d90d      	bls.n	ad26 <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    ad0a:	3e01      	subs	r6, #1
    ad0c:	4226      	tst	r6, r4
    ad0e:	bf0c      	ite	eq
    ad10:	2301      	moveq	r3, #1
    ad12:	2300      	movne	r3, #0
		length = str_desc[0];
    ad14:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    ad16:	4622      	mov	r2, r4
    ad18:	4628      	mov	r0, r5
    ad1a:	4c3f      	ldr	r4, [pc, #252]	; (ae18 <usbdc_cb_ctl_req+0x410>)
    ad1c:	47a0      	blx	r4
    ad1e:	fab0 f080 	clz	r0, r0
    ad22:	0940      	lsrs	r0, r0, #5
    ad24:	e688      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    ad26:	2300      	movs	r3, #0
    ad28:	e7f5      	b.n	ad16 <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    ad2a:	4939      	ldr	r1, [pc, #228]	; (ae10 <usbdc_cb_ctl_req+0x408>)
    ad2c:	694b      	ldr	r3, [r1, #20]
    ad2e:	7eca      	ldrb	r2, [r1, #27]
    ad30:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    ad32:	2300      	movs	r3, #0
    ad34:	2201      	movs	r2, #1
    ad36:	6949      	ldr	r1, [r1, #20]
    ad38:	4628      	mov	r0, r5
    ad3a:	4c37      	ldr	r4, [pc, #220]	; (ae18 <usbdc_cb_ctl_req+0x410>)
    ad3c:	47a0      	blx	r4
		return true;
    ad3e:	2001      	movs	r0, #1
    ad40:	e67a      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    ad42:	f003 031f 	and.w	r3, r3, #31
    ad46:	2b01      	cmp	r3, #1
    ad48:	d903      	bls.n	ad52 <usbdc_cb_ctl_req+0x34a>
    ad4a:	2b02      	cmp	r3, #2
    ad4c:	d010      	beq.n	ad70 <usbdc_cb_ctl_req+0x368>
		return false;
    ad4e:	2000      	movs	r0, #0
    ad50:	e672      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		st = 0;
    ad52:	2300      	movs	r3, #0
    ad54:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
    ad56:	492e      	ldr	r1, [pc, #184]	; (ae10 <usbdc_cb_ctl_req+0x408>)
    ad58:	694b      	ldr	r3, [r1, #20]
    ad5a:	f8bd 2000 	ldrh.w	r2, [sp]
    ad5e:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    ad60:	2300      	movs	r3, #0
    ad62:	2202      	movs	r2, #2
    ad64:	6949      	ldr	r1, [r1, #20]
    ad66:	4628      	mov	r0, r5
    ad68:	4c2b      	ldr	r4, [pc, #172]	; (ae18 <usbdc_cb_ctl_req+0x410>)
    ad6a:	47a0      	blx	r4
	return true;
    ad6c:	2001      	movs	r0, #1
    ad6e:	e663      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    ad70:	88a0      	ldrh	r0, [r4, #4]
    ad72:	2102      	movs	r1, #2
    ad74:	b2c0      	uxtb	r0, r0
    ad76:	4b2a      	ldr	r3, [pc, #168]	; (ae20 <usbdc_cb_ctl_req+0x418>)
    ad78:	4798      	blx	r3
		if (st < 0) {
    ad7a:	2800      	cmp	r0, #0
    ad7c:	db03      	blt.n	ad86 <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
    ad7e:	f000 0001 	and.w	r0, r0, #1
    ad82:	9000      	str	r0, [sp, #0]
    ad84:	e7e7      	b.n	ad56 <usbdc_cb_ctl_req+0x34e>
			return false;
    ad86:	2000      	movs	r0, #0
    ad88:	e656      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    ad8a:	4b21      	ldr	r3, [pc, #132]	; (ae10 <usbdc_cb_ctl_req+0x408>)
    ad8c:	7f5b      	ldrb	r3, [r3, #29]
    ad8e:	88a2      	ldrh	r2, [r4, #4]
    ad90:	4113      	asrs	r3, r2
    ad92:	f013 0f01 	tst.w	r3, #1
    ad96:	d012      	beq.n	adbe <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    ad98:	4b1d      	ldr	r3, [pc, #116]	; (ae10 <usbdc_cb_ctl_req+0x408>)
    ad9a:	691d      	ldr	r5, [r3, #16]
	return false;
    ad9c:	2000      	movs	r0, #0
	while (NULL != func) {
    ad9e:	2d00      	cmp	r5, #0
    ada0:	f43f ae4a 	beq.w	aa38 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    ada4:	2602      	movs	r6, #2
    ada6:	686b      	ldr	r3, [r5, #4]
    ada8:	4622      	mov	r2, r4
    adaa:	4631      	mov	r1, r6
    adac:	4628      	mov	r0, r5
    adae:	4798      	blx	r3
    adb0:	2800      	cmp	r0, #0
    adb2:	da0f      	bge.n	add4 <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
    adb4:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    adb6:	2d00      	cmp	r5, #0
    adb8:	d1f5      	bne.n	ada6 <usbdc_cb_ctl_req+0x39e>
	return false;
    adba:	2000      	movs	r0, #0
    adbc:	e63c      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
    adbe:	4914      	ldr	r1, [pc, #80]	; (ae10 <usbdc_cb_ctl_req+0x408>)
    adc0:	694b      	ldr	r3, [r1, #20]
    adc2:	2000      	movs	r0, #0
    adc4:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    adc6:	4603      	mov	r3, r0
    adc8:	2201      	movs	r2, #1
    adca:	6949      	ldr	r1, [r1, #20]
    adcc:	4c12      	ldr	r4, [pc, #72]	; (ae18 <usbdc_cb_ctl_req+0x410>)
    adce:	47a0      	blx	r4
		return true;
    add0:	2001      	movs	r0, #1
    add2:	e631      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    add4:	490e      	ldr	r1, [pc, #56]	; (ae10 <usbdc_cb_ctl_req+0x408>)
    add6:	694b      	ldr	r3, [r1, #20]
    add8:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    adda:	2300      	movs	r3, #0
    addc:	2201      	movs	r2, #1
    adde:	6949      	ldr	r1, [r1, #20]
    ade0:	4618      	mov	r0, r3
    ade2:	4c0d      	ldr	r4, [pc, #52]	; (ae18 <usbdc_cb_ctl_req+0x410>)
    ade4:	47a0      	blx	r4
			return true;
    ade6:	2001      	movs	r0, #1
    ade8:	e626      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return true;
    adea:	2001      	movs	r0, #1
    adec:	e624      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    adee:	2000      	movs	r0, #0
    adf0:	e622      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    adf2:	2000      	movs	r0, #0
    adf4:	e620      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    adf6:	2000      	movs	r0, #0
    adf8:	e61e      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    adfa:	2000      	movs	r0, #0
    adfc:	e61c      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    adfe:	2000      	movs	r0, #0
    ae00:	e61a      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    ae02:	2000      	movs	r0, #0
    ae04:	e618      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
		return false;
    ae06:	2000      	movs	r0, #0
    ae08:	e616      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
			return false;
    ae0a:	2000      	movs	r0, #0
    ae0c:	e614      	b.n	aa38 <usbdc_cb_ctl_req+0x30>
    ae0e:	bf00      	nop
    ae10:	20000eb8 	.word	0x20000eb8
    ae14:	0000afad 	.word	0x0000afad
    ae18:	0000a9e9 	.word	0x0000a9e9
    ae1c:	0000b015 	.word	0x0000b015
    ae20:	00005861 	.word	0x00005861

0000ae24 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    ae24:	b508      	push	{r3, lr}
	switch (type) {
    ae26:	2801      	cmp	r0, #1
    ae28:	d007      	beq.n	ae3a <usbdc_register_handler+0x16>
    ae2a:	b110      	cbz	r0, ae32 <usbdc_register_handler+0xe>
    ae2c:	2802      	cmp	r0, #2
    ae2e:	d008      	beq.n	ae42 <usbdc_register_handler+0x1e>
    ae30:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    ae32:	4806      	ldr	r0, [pc, #24]	; (ae4c <usbdc_register_handler+0x28>)
    ae34:	4b06      	ldr	r3, [pc, #24]	; (ae50 <usbdc_register_handler+0x2c>)
    ae36:	4798      	blx	r3
		break;
    ae38:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    ae3a:	4806      	ldr	r0, [pc, #24]	; (ae54 <usbdc_register_handler+0x30>)
    ae3c:	4b04      	ldr	r3, [pc, #16]	; (ae50 <usbdc_register_handler+0x2c>)
    ae3e:	4798      	blx	r3
		break;
    ae40:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    ae42:	4805      	ldr	r0, [pc, #20]	; (ae58 <usbdc_register_handler+0x34>)
    ae44:	4b02      	ldr	r3, [pc, #8]	; (ae50 <usbdc_register_handler+0x2c>)
    ae46:	4798      	blx	r3
    ae48:	bd08      	pop	{r3, pc}
    ae4a:	bf00      	nop
    ae4c:	20000ebc 	.word	0x20000ebc
    ae50:	00005971 	.word	0x00005971
    ae54:	20000ec0 	.word	0x20000ec0
    ae58:	20000ec4 	.word	0x20000ec4

0000ae5c <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    ae5c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    ae5e:	4605      	mov	r5, r0
    ae60:	f240 3255 	movw	r2, #853	; 0x355
    ae64:	490c      	ldr	r1, [pc, #48]	; (ae98 <usbdc_init+0x3c>)
    ae66:	3000      	adds	r0, #0
    ae68:	bf18      	it	ne
    ae6a:	2001      	movne	r0, #1
    ae6c:	4b0b      	ldr	r3, [pc, #44]	; (ae9c <usbdc_init+0x40>)
    ae6e:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    ae70:	4b0b      	ldr	r3, [pc, #44]	; (aea0 <usbdc_init+0x44>)
    ae72:	4798      	blx	r3
	if (rc < 0) {
    ae74:	2800      	cmp	r0, #0
    ae76:	db0e      	blt.n	ae96 <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    ae78:	4c0a      	ldr	r4, [pc, #40]	; (aea4 <usbdc_init+0x48>)
    ae7a:	2220      	movs	r2, #32
    ae7c:	2100      	movs	r1, #0
    ae7e:	4620      	mov	r0, r4
    ae80:	4b09      	ldr	r3, [pc, #36]	; (aea8 <usbdc_init+0x4c>)
    ae82:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    ae84:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    ae86:	4909      	ldr	r1, [pc, #36]	; (aeac <usbdc_init+0x50>)
    ae88:	2000      	movs	r0, #0
    ae8a:	4c09      	ldr	r4, [pc, #36]	; (aeb0 <usbdc_init+0x54>)
    ae8c:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    ae8e:	4909      	ldr	r1, [pc, #36]	; (aeb4 <usbdc_init+0x58>)
    ae90:	2001      	movs	r0, #1
    ae92:	47a0      	blx	r4

	return 0;
    ae94:	2000      	movs	r0, #0
}
    ae96:	bd38      	pop	{r3, r4, r5, pc}
    ae98:	0000d77c 	.word	0x0000d77c
    ae9c:	00005915 	.word	0x00005915
    aea0:	000055bd 	.word	0x000055bd
    aea4:	20000eb8 	.word	0x20000eb8
    aea8:	0000b9fb 	.word	0x0000b9fb
    aeac:	0000a8dd 	.word	0x0000a8dd
    aeb0:	00005625 	.word	0x00005625
    aeb4:	0000a9c9 	.word	0x0000a9c9

0000aeb8 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    aeb8:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    aeba:	4601      	mov	r1, r0
    aebc:	4801      	ldr	r0, [pc, #4]	; (aec4 <usbdc_register_function+0xc>)
    aebe:	4b02      	ldr	r3, [pc, #8]	; (aec8 <usbdc_register_function+0x10>)
    aec0:	4798      	blx	r3
    aec2:	bd08      	pop	{r3, pc}
    aec4:	20000ec8 	.word	0x20000ec8
    aec8:	00005971 	.word	0x00005971

0000aecc <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    aecc:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    aece:	4b0a      	ldr	r3, [pc, #40]	; (aef8 <usbdc_start+0x2c>)
    aed0:	7e9b      	ldrb	r3, [r3, #26]
    aed2:	b95b      	cbnz	r3, aeec <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    aed4:	b168      	cbz	r0, aef2 <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    aed6:	4b08      	ldr	r3, [pc, #32]	; (aef8 <usbdc_start+0x2c>)
    aed8:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    aeda:	6802      	ldr	r2, [r0, #0]
    aedc:	79d2      	ldrb	r2, [r2, #7]
    aede:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    aee0:	2201      	movs	r2, #1
    aee2:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    aee4:	4b05      	ldr	r3, [pc, #20]	; (aefc <usbdc_start+0x30>)
    aee6:	4798      	blx	r3
	return ERR_NONE;
    aee8:	2000      	movs	r0, #0
    aeea:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    aeec:	f06f 0003 	mvn.w	r0, #3
    aef0:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    aef2:	f06f 0008 	mvn.w	r0, #8
}
    aef6:	bd08      	pop	{r3, pc}
    aef8:	20000eb8 	.word	0x20000eb8
    aefc:	00005631 	.word	0x00005631

0000af00 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    af00:	b508      	push	{r3, lr}
	usb_d_attach();
    af02:	4b01      	ldr	r3, [pc, #4]	; (af08 <usbdc_attach+0x8>)
    af04:	4798      	blx	r3
    af06:	bd08      	pop	{r3, pc}
    af08:	0000563d 	.word	0x0000563d

0000af0c <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    af0c:	4b01      	ldr	r3, [pc, #4]	; (af14 <usbdc_get_ctrl_buffer+0x8>)
    af0e:	6958      	ldr	r0, [r3, #20]
    af10:	4770      	bx	lr
    af12:	bf00      	nop
    af14:	20000eb8 	.word	0x20000eb8

0000af18 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    af18:	4b03      	ldr	r3, [pc, #12]	; (af28 <usbdc_get_state+0x10>)
    af1a:	7e98      	ldrb	r0, [r3, #26]
    af1c:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
    af20:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
    af22:	bf18      	it	ne
    af24:	2010      	movne	r0, #16
    af26:	4770      	bx	lr
    af28:	20000eb8 	.word	0x20000eb8

0000af2c <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    af2c:	4288      	cmp	r0, r1
    af2e:	d214      	bcs.n	af5a <usb_find_desc+0x2e>
	return desc[0];
    af30:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    af32:	2b01      	cmp	r3, #1
    af34:	d913      	bls.n	af5e <usb_find_desc+0x32>
{
    af36:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
    af38:	7844      	ldrb	r4, [r0, #1]
    af3a:	4294      	cmp	r4, r2
    af3c:	d00a      	beq.n	af54 <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
    af3e:	4418      	add	r0, r3
	while (desc < eof) {
    af40:	4281      	cmp	r1, r0
    af42:	d906      	bls.n	af52 <usb_find_desc+0x26>
	return desc[0];
    af44:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    af46:	2b01      	cmp	r3, #1
    af48:	d90b      	bls.n	af62 <usb_find_desc+0x36>
	return desc[1];
    af4a:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    af4c:	4294      	cmp	r4, r2
    af4e:	d1f6      	bne.n	af3e <usb_find_desc+0x12>
    af50:	e000      	b.n	af54 <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    af52:	2000      	movs	r0, #0
}
    af54:	f85d 4b04 	ldr.w	r4, [sp], #4
    af58:	4770      	bx	lr
	return NULL;
    af5a:	2000      	movs	r0, #0
    af5c:	4770      	bx	lr
		_desc_len_check();
    af5e:	2000      	movs	r0, #0
    af60:	4770      	bx	lr
    af62:	2000      	movs	r0, #0
    af64:	e7f6      	b.n	af54 <usb_find_desc+0x28>

0000af66 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    af66:	4288      	cmp	r0, r1
    af68:	d216      	bcs.n	af98 <usb_find_ep_desc+0x32>
	return desc[0];
    af6a:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    af6c:	2b01      	cmp	r3, #1
    af6e:	d915      	bls.n	af9c <usb_find_ep_desc+0x36>
	return desc[1];
    af70:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    af72:	2a04      	cmp	r2, #4
    af74:	d014      	beq.n	afa0 <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    af76:	2a05      	cmp	r2, #5
    af78:	d00b      	beq.n	af92 <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
    af7a:	4418      	add	r0, r3
	while (desc < eof) {
    af7c:	4281      	cmp	r1, r0
    af7e:	d909      	bls.n	af94 <usb_find_ep_desc+0x2e>
	return desc[0];
    af80:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    af82:	2b01      	cmp	r3, #1
    af84:	d90e      	bls.n	afa4 <usb_find_ep_desc+0x3e>
	return desc[1];
    af86:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    af88:	2a04      	cmp	r2, #4
    af8a:	d00d      	beq.n	afa8 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    af8c:	2a05      	cmp	r2, #5
    af8e:	d1f4      	bne.n	af7a <usb_find_ep_desc+0x14>
    af90:	e00b      	b.n	afaa <usb_find_ep_desc+0x44>
    af92:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    af94:	2000      	movs	r0, #0
    af96:	4770      	bx	lr
    af98:	2000      	movs	r0, #0
    af9a:	4770      	bx	lr
		_desc_len_check();
    af9c:	2000      	movs	r0, #0
    af9e:	4770      	bx	lr
	return NULL;
    afa0:	2000      	movs	r0, #0
    afa2:	4770      	bx	lr
		_desc_len_check();
    afa4:	2000      	movs	r0, #0
    afa6:	4770      	bx	lr
	return NULL;
    afa8:	2000      	movs	r0, #0
}
    afaa:	4770      	bx	lr

0000afac <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    afac:	b538      	push	{r3, r4, r5, lr}
    afae:	460c      	mov	r4, r1
    afb0:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    afb2:	2202      	movs	r2, #2
    afb4:	4b16      	ldr	r3, [pc, #88]	; (b010 <usb_find_cfg_desc+0x64>)
    afb6:	4798      	blx	r3
	if (!desc) {
    afb8:	4603      	mov	r3, r0
    afba:	b1e8      	cbz	r0, aff8 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
    afbc:	4284      	cmp	r4, r0
    afbe:	d91d      	bls.n	affc <usb_find_cfg_desc+0x50>
		_desc_len_check();
    afc0:	7802      	ldrb	r2, [r0, #0]
    afc2:	2a01      	cmp	r2, #1
    afc4:	d91c      	bls.n	b000 <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
    afc6:	7842      	ldrb	r2, [r0, #1]
    afc8:	2a02      	cmp	r2, #2
    afca:	d11b      	bne.n	b004 <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
    afcc:	7942      	ldrb	r2, [r0, #5]
    afce:	42aa      	cmp	r2, r5
    afd0:	d012      	beq.n	aff8 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
    afd2:	78d9      	ldrb	r1, [r3, #3]
    afd4:	789a      	ldrb	r2, [r3, #2]
    afd6:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    afda:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
    afde:	429c      	cmp	r4, r3
    afe0:	d909      	bls.n	aff6 <usb_find_cfg_desc+0x4a>
		_desc_len_check();
    afe2:	781a      	ldrb	r2, [r3, #0]
    afe4:	2a01      	cmp	r2, #1
    afe6:	d90f      	bls.n	b008 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
    afe8:	785a      	ldrb	r2, [r3, #1]
    afea:	2a02      	cmp	r2, #2
    afec:	d10e      	bne.n	b00c <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
    afee:	795a      	ldrb	r2, [r3, #5]
    aff0:	42aa      	cmp	r2, r5
    aff2:	d1ee      	bne.n	afd2 <usb_find_cfg_desc+0x26>
    aff4:	e000      	b.n	aff8 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    aff6:	2300      	movs	r3, #0
}
    aff8:	4618      	mov	r0, r3
    affa:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
    affc:	2300      	movs	r3, #0
    affe:	e7fb      	b.n	aff8 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    b000:	2300      	movs	r3, #0
    b002:	e7f9      	b.n	aff8 <usb_find_cfg_desc+0x4c>
	return NULL;
    b004:	2300      	movs	r3, #0
    b006:	e7f7      	b.n	aff8 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    b008:	2300      	movs	r3, #0
    b00a:	e7f5      	b.n	aff8 <usb_find_cfg_desc+0x4c>
	return NULL;
    b00c:	2300      	movs	r3, #0
    b00e:	e7f3      	b.n	aff8 <usb_find_cfg_desc+0x4c>
    b010:	0000af2d 	.word	0x0000af2d

0000b014 <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    b014:	4288      	cmp	r0, r1
    b016:	d217      	bcs.n	b048 <usb_find_str_desc+0x34>
{
    b018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b01c:	460d      	mov	r5, r1
    b01e:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
    b020:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    b022:	f04f 0803 	mov.w	r8, #3
    b026:	4f0c      	ldr	r7, [pc, #48]	; (b058 <usb_find_str_desc+0x44>)
    b028:	4642      	mov	r2, r8
    b02a:	4629      	mov	r1, r5
    b02c:	47b8      	blx	r7
		if (desc) {
    b02e:	4603      	mov	r3, r0
    b030:	b170      	cbz	r0, b050 <usb_find_str_desc+0x3c>
	return desc[0];
    b032:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    b034:	2801      	cmp	r0, #1
    b036:	d90a      	bls.n	b04e <usb_find_str_desc+0x3a>
			if (i == str_index) {
    b038:	42a6      	cmp	r6, r4
    b03a:	d009      	beq.n	b050 <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
    b03c:	4418      	add	r0, r3
    b03e:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
    b040:	4285      	cmp	r5, r0
    b042:	d8f1      	bhi.n	b028 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    b044:	2300      	movs	r3, #0
    b046:	e003      	b.n	b050 <usb_find_str_desc+0x3c>
    b048:	2300      	movs	r3, #0
}
    b04a:	4618      	mov	r0, r3
    b04c:	4770      	bx	lr
			_desc_len_check();
    b04e:	2300      	movs	r3, #0
}
    b050:	4618      	mov	r0, r3
    b052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b056:	bf00      	nop
    b058:	0000af2d 	.word	0x0000af2d

0000b05c <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    b05c:	4b3a      	ldr	r3, [pc, #232]	; (b148 <hiddf_demo_sof_event+0xec>)
    b05e:	791b      	ldrb	r3, [r3, #4]
    b060:	2b0a      	cmp	r3, #10
    b062:	d803      	bhi.n	b06c <hiddf_demo_sof_event+0x10>
    b064:	3301      	adds	r3, #1
    b066:	4a38      	ldr	r2, [pc, #224]	; (b148 <hiddf_demo_sof_event+0xec>)
    b068:	7113      	strb	r3, [r2, #4]
    b06a:	4770      	bx	lr
{
    b06c:	b570      	push	{r4, r5, r6, lr}
    b06e:	b084      	sub	sp, #16
		interval = 0;
    b070:	4b35      	ldr	r3, [pc, #212]	; (b148 <hiddf_demo_sof_event+0xec>)
    b072:	2200      	movs	r2, #0
    b074:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
    b076:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
    b078:	a801      	add	r0, sp, #4
    b07a:	4b34      	ldr	r3, [pc, #208]	; (b14c <hiddf_demo_sof_event+0xf0>)
    b07c:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    b07e:	096b      	lsrs	r3, r5, #5
    b080:	4933      	ldr	r1, [pc, #204]	; (b150 <hiddf_demo_sof_event+0xf4>)
    b082:	01db      	lsls	r3, r3, #7
    b084:	18ca      	adds	r2, r1, r3
    b086:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    b088:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    b08a:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    b08c:	405c      	eors	r4, r3
    b08e:	400c      	ands	r4, r1
    b090:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    b092:	a801      	add	r0, sp, #4
    b094:	4b2f      	ldr	r3, [pc, #188]	; (b154 <hiddf_demo_sof_event+0xf8>)
    b096:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    b098:	f005 051f 	and.w	r5, r5, #31
    b09c:	2301      	movs	r3, #1
    b09e:	fa03 f505 	lsl.w	r5, r3, r5
    b0a2:	4225      	tst	r5, r4
    b0a4:	d040      	beq.n	b128 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
    b0a6:	4b28      	ldr	r3, [pc, #160]	; (b148 <hiddf_demo_sof_event+0xec>)
    b0a8:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
    b0aa:	a802      	add	r0, sp, #8
    b0ac:	4b27      	ldr	r3, [pc, #156]	; (b14c <hiddf_demo_sof_event+0xf0>)
    b0ae:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    b0b0:	096b      	lsrs	r3, r5, #5
    b0b2:	4927      	ldr	r1, [pc, #156]	; (b150 <hiddf_demo_sof_event+0xf4>)
    b0b4:	01db      	lsls	r3, r3, #7
    b0b6:	18ca      	adds	r2, r1, r3
    b0b8:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    b0ba:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    b0bc:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    b0be:	405c      	eors	r4, r3
    b0c0:	400c      	ands	r4, r1
    b0c2:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    b0c4:	a802      	add	r0, sp, #8
    b0c6:	4b23      	ldr	r3, [pc, #140]	; (b154 <hiddf_demo_sof_event+0xf8>)
    b0c8:	4798      	blx	r3
    b0ca:	f005 051f 	and.w	r5, r5, #31
    b0ce:	2301      	movs	r3, #1
    b0d0:	fa03 f505 	lsl.w	r5, r3, r5
    b0d4:	4225      	tst	r5, r4
    b0d6:	d02d      	beq.n	b134 <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    b0d8:	4d1b      	ldr	r5, [pc, #108]	; (b148 <hiddf_demo_sof_event+0xec>)
    b0da:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
    b0dc:	a803      	add	r0, sp, #12
    b0de:	4b1b      	ldr	r3, [pc, #108]	; (b14c <hiddf_demo_sof_event+0xf0>)
    b0e0:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    b0e2:	0973      	lsrs	r3, r6, #5
    b0e4:	491a      	ldr	r1, [pc, #104]	; (b150 <hiddf_demo_sof_event+0xf4>)
    b0e6:	01db      	lsls	r3, r3, #7
    b0e8:	18ca      	adds	r2, r1, r3
    b0ea:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    b0ec:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    b0ee:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    b0f0:	405c      	eors	r4, r3
    b0f2:	400c      	ands	r4, r1
    b0f4:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    b0f6:	a803      	add	r0, sp, #12
    b0f8:	4b16      	ldr	r3, [pc, #88]	; (b154 <hiddf_demo_sof_event+0xf8>)
    b0fa:	4798      	blx	r3
    b0fc:	f006 061f 	and.w	r6, r6, #31
    b100:	2301      	movs	r3, #1
    b102:	40b3      	lsls	r3, r6
    b104:	401c      	ands	r4, r3
    b106:	bf0c      	ite	eq
    b108:	2301      	moveq	r3, #1
    b10a:	2300      	movne	r3, #0
    b10c:	7d2a      	ldrb	r2, [r5, #20]
    b10e:	429a      	cmp	r2, r3
    b110:	d008      	beq.n	b124 <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
    b112:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
    b114:	b19c      	cbz	r4, b13e <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
    b116:	2200      	movs	r2, #0
    b118:	4b0f      	ldr	r3, [pc, #60]	; (b158 <hiddf_demo_sof_event+0xfc>)
    b11a:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
    b11c:	2101      	movs	r1, #1
    b11e:	480e      	ldr	r0, [pc, #56]	; (b158 <hiddf_demo_sof_event+0xfc>)
    b120:	4b0e      	ldr	r3, [pc, #56]	; (b15c <hiddf_demo_sof_event+0x100>)
    b122:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    b124:	b004      	add	sp, #16
    b126:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    b128:	4619      	mov	r1, r3
    b12a:	f06f 0004 	mvn.w	r0, #4
    b12e:	4b0c      	ldr	r3, [pc, #48]	; (b160 <hiddf_demo_sof_event+0x104>)
    b130:	4798      	blx	r3
    b132:	e7b8      	b.n	b0a6 <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    b134:	4619      	mov	r1, r3
    b136:	2005      	movs	r0, #5
    b138:	4b09      	ldr	r3, [pc, #36]	; (b160 <hiddf_demo_sof_event+0x104>)
    b13a:	4798      	blx	r3
    b13c:	e7cc      	b.n	b0d8 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
    b13e:	2201      	movs	r2, #1
    b140:	4b05      	ldr	r3, [pc, #20]	; (b158 <hiddf_demo_sof_event+0xfc>)
    b142:	709a      	strb	r2, [r3, #2]
    b144:	e7ea      	b.n	b11c <hiddf_demo_sof_event+0xc0>
    b146:	bf00      	nop
    b148:	20000ed8 	.word	0x20000ed8
    b14c:	0000457d 	.word	0x0000457d
    b150:	41008000 	.word	0x41008000
    b154:	0000458b 	.word	0x0000458b
    b158:	200003b8 	.word	0x200003b8
    b15c:	0000a2a9 	.word	0x0000a2a9
    b160:	0000a53d 	.word	0x0000a53d

0000b164 <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    b164:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    b166:	4805      	ldr	r0, [pc, #20]	; (b17c <composite_device_init+0x18>)
    b168:	4b05      	ldr	r3, [pc, #20]	; (b180 <composite_device_init+0x1c>)
    b16a:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    b16c:	4b05      	ldr	r3, [pc, #20]	; (b184 <composite_device_init+0x20>)
    b16e:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    b170:	4b05      	ldr	r3, [pc, #20]	; (b188 <composite_device_init+0x24>)
    b172:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
    b174:	4b05      	ldr	r3, [pc, #20]	; (b18c <composite_device_init+0x28>)
    b176:	4798      	blx	r3
    b178:	bd08      	pop	{r3, pc}
    b17a:	bf00      	nop
    b17c:	20000ef0 	.word	0x20000ef0
    b180:	0000ae5d 	.word	0x0000ae5d
    b184:	0000a025 	.word	0x0000a025
    b188:	0000a4f9 	.word	0x0000a4f9
    b18c:	0000a265 	.word	0x0000a265

0000b190 <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
    b190:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
    b192:	4803      	ldr	r0, [pc, #12]	; (b1a0 <composite_device_start+0x10>)
    b194:	4b03      	ldr	r3, [pc, #12]	; (b1a4 <composite_device_start+0x14>)
    b196:	4798      	blx	r3
	usbdc_attach();
    b198:	4b03      	ldr	r3, [pc, #12]	; (b1a8 <composite_device_start+0x18>)
    b19a:	4798      	blx	r3
    b19c:	bd08      	pop	{r3, pc}
    b19e:	bf00      	nop
    b1a0:	200003c4 	.word	0x200003c4
    b1a4:	0000aecd 	.word	0x0000aecd
    b1a8:	0000af01 	.word	0x0000af01

0000b1ac <usb_init>:
		}
	}
}

void usb_init(void)
{
    b1ac:	b508      	push	{r3, lr}

	composite_device_init();
    b1ae:	4b01      	ldr	r3, [pc, #4]	; (b1b4 <usb_init+0x8>)
    b1b0:	4798      	blx	r3
    b1b2:	bd08      	pop	{r3, pc}
    b1b4:	0000b165 	.word	0x0000b165

0000b1b8 <__aeabi_drsub>:
    b1b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    b1bc:	e002      	b.n	b1c4 <__adddf3>
    b1be:	bf00      	nop

0000b1c0 <__aeabi_dsub>:
    b1c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000b1c4 <__adddf3>:
    b1c4:	b530      	push	{r4, r5, lr}
    b1c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
    b1ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
    b1ce:	ea94 0f05 	teq	r4, r5
    b1d2:	bf08      	it	eq
    b1d4:	ea90 0f02 	teqeq	r0, r2
    b1d8:	bf1f      	itttt	ne
    b1da:	ea54 0c00 	orrsne.w	ip, r4, r0
    b1de:	ea55 0c02 	orrsne.w	ip, r5, r2
    b1e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    b1e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    b1ea:	f000 80e2 	beq.w	b3b2 <__adddf3+0x1ee>
    b1ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
    b1f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    b1f6:	bfb8      	it	lt
    b1f8:	426d      	neglt	r5, r5
    b1fa:	dd0c      	ble.n	b216 <__adddf3+0x52>
    b1fc:	442c      	add	r4, r5
    b1fe:	ea80 0202 	eor.w	r2, r0, r2
    b202:	ea81 0303 	eor.w	r3, r1, r3
    b206:	ea82 0000 	eor.w	r0, r2, r0
    b20a:	ea83 0101 	eor.w	r1, r3, r1
    b20e:	ea80 0202 	eor.w	r2, r0, r2
    b212:	ea81 0303 	eor.w	r3, r1, r3
    b216:	2d36      	cmp	r5, #54	; 0x36
    b218:	bf88      	it	hi
    b21a:	bd30      	pophi	{r4, r5, pc}
    b21c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    b220:	ea4f 3101 	mov.w	r1, r1, lsl #12
    b224:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    b228:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    b22c:	d002      	beq.n	b234 <__adddf3+0x70>
    b22e:	4240      	negs	r0, r0
    b230:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b234:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    b238:	ea4f 3303 	mov.w	r3, r3, lsl #12
    b23c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    b240:	d002      	beq.n	b248 <__adddf3+0x84>
    b242:	4252      	negs	r2, r2
    b244:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b248:	ea94 0f05 	teq	r4, r5
    b24c:	f000 80a7 	beq.w	b39e <__adddf3+0x1da>
    b250:	f1a4 0401 	sub.w	r4, r4, #1
    b254:	f1d5 0e20 	rsbs	lr, r5, #32
    b258:	db0d      	blt.n	b276 <__adddf3+0xb2>
    b25a:	fa02 fc0e 	lsl.w	ip, r2, lr
    b25e:	fa22 f205 	lsr.w	r2, r2, r5
    b262:	1880      	adds	r0, r0, r2
    b264:	f141 0100 	adc.w	r1, r1, #0
    b268:	fa03 f20e 	lsl.w	r2, r3, lr
    b26c:	1880      	adds	r0, r0, r2
    b26e:	fa43 f305 	asr.w	r3, r3, r5
    b272:	4159      	adcs	r1, r3
    b274:	e00e      	b.n	b294 <__adddf3+0xd0>
    b276:	f1a5 0520 	sub.w	r5, r5, #32
    b27a:	f10e 0e20 	add.w	lr, lr, #32
    b27e:	2a01      	cmp	r2, #1
    b280:	fa03 fc0e 	lsl.w	ip, r3, lr
    b284:	bf28      	it	cs
    b286:	f04c 0c02 	orrcs.w	ip, ip, #2
    b28a:	fa43 f305 	asr.w	r3, r3, r5
    b28e:	18c0      	adds	r0, r0, r3
    b290:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    b294:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b298:	d507      	bpl.n	b2aa <__adddf3+0xe6>
    b29a:	f04f 0e00 	mov.w	lr, #0
    b29e:	f1dc 0c00 	rsbs	ip, ip, #0
    b2a2:	eb7e 0000 	sbcs.w	r0, lr, r0
    b2a6:	eb6e 0101 	sbc.w	r1, lr, r1
    b2aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    b2ae:	d31b      	bcc.n	b2e8 <__adddf3+0x124>
    b2b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    b2b4:	d30c      	bcc.n	b2d0 <__adddf3+0x10c>
    b2b6:	0849      	lsrs	r1, r1, #1
    b2b8:	ea5f 0030 	movs.w	r0, r0, rrx
    b2bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
    b2c0:	f104 0401 	add.w	r4, r4, #1
    b2c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
    b2c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    b2cc:	f080 809a 	bcs.w	b404 <__adddf3+0x240>
    b2d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    b2d4:	bf08      	it	eq
    b2d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    b2da:	f150 0000 	adcs.w	r0, r0, #0
    b2de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b2e2:	ea41 0105 	orr.w	r1, r1, r5
    b2e6:	bd30      	pop	{r4, r5, pc}
    b2e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    b2ec:	4140      	adcs	r0, r0
    b2ee:	eb41 0101 	adc.w	r1, r1, r1
    b2f2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b2f6:	f1a4 0401 	sub.w	r4, r4, #1
    b2fa:	d1e9      	bne.n	b2d0 <__adddf3+0x10c>
    b2fc:	f091 0f00 	teq	r1, #0
    b300:	bf04      	itt	eq
    b302:	4601      	moveq	r1, r0
    b304:	2000      	moveq	r0, #0
    b306:	fab1 f381 	clz	r3, r1
    b30a:	bf08      	it	eq
    b30c:	3320      	addeq	r3, #32
    b30e:	f1a3 030b 	sub.w	r3, r3, #11
    b312:	f1b3 0220 	subs.w	r2, r3, #32
    b316:	da0c      	bge.n	b332 <__adddf3+0x16e>
    b318:	320c      	adds	r2, #12
    b31a:	dd08      	ble.n	b32e <__adddf3+0x16a>
    b31c:	f102 0c14 	add.w	ip, r2, #20
    b320:	f1c2 020c 	rsb	r2, r2, #12
    b324:	fa01 f00c 	lsl.w	r0, r1, ip
    b328:	fa21 f102 	lsr.w	r1, r1, r2
    b32c:	e00c      	b.n	b348 <__adddf3+0x184>
    b32e:	f102 0214 	add.w	r2, r2, #20
    b332:	bfd8      	it	le
    b334:	f1c2 0c20 	rsble	ip, r2, #32
    b338:	fa01 f102 	lsl.w	r1, r1, r2
    b33c:	fa20 fc0c 	lsr.w	ip, r0, ip
    b340:	bfdc      	itt	le
    b342:	ea41 010c 	orrle.w	r1, r1, ip
    b346:	4090      	lslle	r0, r2
    b348:	1ae4      	subs	r4, r4, r3
    b34a:	bfa2      	ittt	ge
    b34c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    b350:	4329      	orrge	r1, r5
    b352:	bd30      	popge	{r4, r5, pc}
    b354:	ea6f 0404 	mvn.w	r4, r4
    b358:	3c1f      	subs	r4, #31
    b35a:	da1c      	bge.n	b396 <__adddf3+0x1d2>
    b35c:	340c      	adds	r4, #12
    b35e:	dc0e      	bgt.n	b37e <__adddf3+0x1ba>
    b360:	f104 0414 	add.w	r4, r4, #20
    b364:	f1c4 0220 	rsb	r2, r4, #32
    b368:	fa20 f004 	lsr.w	r0, r0, r4
    b36c:	fa01 f302 	lsl.w	r3, r1, r2
    b370:	ea40 0003 	orr.w	r0, r0, r3
    b374:	fa21 f304 	lsr.w	r3, r1, r4
    b378:	ea45 0103 	orr.w	r1, r5, r3
    b37c:	bd30      	pop	{r4, r5, pc}
    b37e:	f1c4 040c 	rsb	r4, r4, #12
    b382:	f1c4 0220 	rsb	r2, r4, #32
    b386:	fa20 f002 	lsr.w	r0, r0, r2
    b38a:	fa01 f304 	lsl.w	r3, r1, r4
    b38e:	ea40 0003 	orr.w	r0, r0, r3
    b392:	4629      	mov	r1, r5
    b394:	bd30      	pop	{r4, r5, pc}
    b396:	fa21 f004 	lsr.w	r0, r1, r4
    b39a:	4629      	mov	r1, r5
    b39c:	bd30      	pop	{r4, r5, pc}
    b39e:	f094 0f00 	teq	r4, #0
    b3a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    b3a6:	bf06      	itte	eq
    b3a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    b3ac:	3401      	addeq	r4, #1
    b3ae:	3d01      	subne	r5, #1
    b3b0:	e74e      	b.n	b250 <__adddf3+0x8c>
    b3b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    b3b6:	bf18      	it	ne
    b3b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    b3bc:	d029      	beq.n	b412 <__adddf3+0x24e>
    b3be:	ea94 0f05 	teq	r4, r5
    b3c2:	bf08      	it	eq
    b3c4:	ea90 0f02 	teqeq	r0, r2
    b3c8:	d005      	beq.n	b3d6 <__adddf3+0x212>
    b3ca:	ea54 0c00 	orrs.w	ip, r4, r0
    b3ce:	bf04      	itt	eq
    b3d0:	4619      	moveq	r1, r3
    b3d2:	4610      	moveq	r0, r2
    b3d4:	bd30      	pop	{r4, r5, pc}
    b3d6:	ea91 0f03 	teq	r1, r3
    b3da:	bf1e      	ittt	ne
    b3dc:	2100      	movne	r1, #0
    b3de:	2000      	movne	r0, #0
    b3e0:	bd30      	popne	{r4, r5, pc}
    b3e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    b3e6:	d105      	bne.n	b3f4 <__adddf3+0x230>
    b3e8:	0040      	lsls	r0, r0, #1
    b3ea:	4149      	adcs	r1, r1
    b3ec:	bf28      	it	cs
    b3ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    b3f2:	bd30      	pop	{r4, r5, pc}
    b3f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    b3f8:	bf3c      	itt	cc
    b3fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    b3fe:	bd30      	popcc	{r4, r5, pc}
    b400:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b404:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    b408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    b40c:	f04f 0000 	mov.w	r0, #0
    b410:	bd30      	pop	{r4, r5, pc}
    b412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    b416:	bf1a      	itte	ne
    b418:	4619      	movne	r1, r3
    b41a:	4610      	movne	r0, r2
    b41c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    b420:	bf1c      	itt	ne
    b422:	460b      	movne	r3, r1
    b424:	4602      	movne	r2, r0
    b426:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    b42a:	bf06      	itte	eq
    b42c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    b430:	ea91 0f03 	teqeq	r1, r3
    b434:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    b438:	bd30      	pop	{r4, r5, pc}
    b43a:	bf00      	nop

0000b43c <__aeabi_ui2d>:
    b43c:	f090 0f00 	teq	r0, #0
    b440:	bf04      	itt	eq
    b442:	2100      	moveq	r1, #0
    b444:	4770      	bxeq	lr
    b446:	b530      	push	{r4, r5, lr}
    b448:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b44c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b450:	f04f 0500 	mov.w	r5, #0
    b454:	f04f 0100 	mov.w	r1, #0
    b458:	e750      	b.n	b2fc <__adddf3+0x138>
    b45a:	bf00      	nop

0000b45c <__aeabi_i2d>:
    b45c:	f090 0f00 	teq	r0, #0
    b460:	bf04      	itt	eq
    b462:	2100      	moveq	r1, #0
    b464:	4770      	bxeq	lr
    b466:	b530      	push	{r4, r5, lr}
    b468:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b46c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b470:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    b474:	bf48      	it	mi
    b476:	4240      	negmi	r0, r0
    b478:	f04f 0100 	mov.w	r1, #0
    b47c:	e73e      	b.n	b2fc <__adddf3+0x138>
    b47e:	bf00      	nop

0000b480 <__aeabi_f2d>:
    b480:	0042      	lsls	r2, r0, #1
    b482:	ea4f 01e2 	mov.w	r1, r2, asr #3
    b486:	ea4f 0131 	mov.w	r1, r1, rrx
    b48a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    b48e:	bf1f      	itttt	ne
    b490:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    b494:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    b498:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    b49c:	4770      	bxne	lr
    b49e:	f092 0f00 	teq	r2, #0
    b4a2:	bf14      	ite	ne
    b4a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    b4a8:	4770      	bxeq	lr
    b4aa:	b530      	push	{r4, r5, lr}
    b4ac:	f44f 7460 	mov.w	r4, #896	; 0x380
    b4b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b4b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    b4b8:	e720      	b.n	b2fc <__adddf3+0x138>
    b4ba:	bf00      	nop

0000b4bc <__aeabi_ul2d>:
    b4bc:	ea50 0201 	orrs.w	r2, r0, r1
    b4c0:	bf08      	it	eq
    b4c2:	4770      	bxeq	lr
    b4c4:	b530      	push	{r4, r5, lr}
    b4c6:	f04f 0500 	mov.w	r5, #0
    b4ca:	e00a      	b.n	b4e2 <__aeabi_l2d+0x16>

0000b4cc <__aeabi_l2d>:
    b4cc:	ea50 0201 	orrs.w	r2, r0, r1
    b4d0:	bf08      	it	eq
    b4d2:	4770      	bxeq	lr
    b4d4:	b530      	push	{r4, r5, lr}
    b4d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    b4da:	d502      	bpl.n	b4e2 <__aeabi_l2d+0x16>
    b4dc:	4240      	negs	r0, r0
    b4de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b4e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b4e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b4ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    b4ee:	f43f aedc 	beq.w	b2aa <__adddf3+0xe6>
    b4f2:	f04f 0203 	mov.w	r2, #3
    b4f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    b4fa:	bf18      	it	ne
    b4fc:	3203      	addne	r2, #3
    b4fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    b502:	bf18      	it	ne
    b504:	3203      	addne	r2, #3
    b506:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    b50a:	f1c2 0320 	rsb	r3, r2, #32
    b50e:	fa00 fc03 	lsl.w	ip, r0, r3
    b512:	fa20 f002 	lsr.w	r0, r0, r2
    b516:	fa01 fe03 	lsl.w	lr, r1, r3
    b51a:	ea40 000e 	orr.w	r0, r0, lr
    b51e:	fa21 f102 	lsr.w	r1, r1, r2
    b522:	4414      	add	r4, r2
    b524:	e6c1      	b.n	b2aa <__adddf3+0xe6>
    b526:	bf00      	nop

0000b528 <__aeabi_dmul>:
    b528:	b570      	push	{r4, r5, r6, lr}
    b52a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    b52e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    b532:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    b536:	bf1d      	ittte	ne
    b538:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    b53c:	ea94 0f0c 	teqne	r4, ip
    b540:	ea95 0f0c 	teqne	r5, ip
    b544:	f000 f8de 	bleq	b704 <__aeabi_dmul+0x1dc>
    b548:	442c      	add	r4, r5
    b54a:	ea81 0603 	eor.w	r6, r1, r3
    b54e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    b552:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    b556:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    b55a:	bf18      	it	ne
    b55c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    b560:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b564:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    b568:	d038      	beq.n	b5dc <__aeabi_dmul+0xb4>
    b56a:	fba0 ce02 	umull	ip, lr, r0, r2
    b56e:	f04f 0500 	mov.w	r5, #0
    b572:	fbe1 e502 	umlal	lr, r5, r1, r2
    b576:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    b57a:	fbe0 e503 	umlal	lr, r5, r0, r3
    b57e:	f04f 0600 	mov.w	r6, #0
    b582:	fbe1 5603 	umlal	r5, r6, r1, r3
    b586:	f09c 0f00 	teq	ip, #0
    b58a:	bf18      	it	ne
    b58c:	f04e 0e01 	orrne.w	lr, lr, #1
    b590:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    b594:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    b598:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    b59c:	d204      	bcs.n	b5a8 <__aeabi_dmul+0x80>
    b59e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    b5a2:	416d      	adcs	r5, r5
    b5a4:	eb46 0606 	adc.w	r6, r6, r6
    b5a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    b5ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    b5b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    b5b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    b5b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    b5bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    b5c0:	bf88      	it	hi
    b5c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    b5c6:	d81e      	bhi.n	b606 <__aeabi_dmul+0xde>
    b5c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    b5cc:	bf08      	it	eq
    b5ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    b5d2:	f150 0000 	adcs.w	r0, r0, #0
    b5d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b5da:	bd70      	pop	{r4, r5, r6, pc}
    b5dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    b5e0:	ea46 0101 	orr.w	r1, r6, r1
    b5e4:	ea40 0002 	orr.w	r0, r0, r2
    b5e8:	ea81 0103 	eor.w	r1, r1, r3
    b5ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    b5f0:	bfc2      	ittt	gt
    b5f2:	ebd4 050c 	rsbsgt	r5, r4, ip
    b5f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    b5fa:	bd70      	popgt	{r4, r5, r6, pc}
    b5fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b600:	f04f 0e00 	mov.w	lr, #0
    b604:	3c01      	subs	r4, #1
    b606:	f300 80ab 	bgt.w	b760 <__aeabi_dmul+0x238>
    b60a:	f114 0f36 	cmn.w	r4, #54	; 0x36
    b60e:	bfde      	ittt	le
    b610:	2000      	movle	r0, #0
    b612:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    b616:	bd70      	pople	{r4, r5, r6, pc}
    b618:	f1c4 0400 	rsb	r4, r4, #0
    b61c:	3c20      	subs	r4, #32
    b61e:	da35      	bge.n	b68c <__aeabi_dmul+0x164>
    b620:	340c      	adds	r4, #12
    b622:	dc1b      	bgt.n	b65c <__aeabi_dmul+0x134>
    b624:	f104 0414 	add.w	r4, r4, #20
    b628:	f1c4 0520 	rsb	r5, r4, #32
    b62c:	fa00 f305 	lsl.w	r3, r0, r5
    b630:	fa20 f004 	lsr.w	r0, r0, r4
    b634:	fa01 f205 	lsl.w	r2, r1, r5
    b638:	ea40 0002 	orr.w	r0, r0, r2
    b63c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    b640:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    b644:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    b648:	fa21 f604 	lsr.w	r6, r1, r4
    b64c:	eb42 0106 	adc.w	r1, r2, r6
    b650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b654:	bf08      	it	eq
    b656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b65a:	bd70      	pop	{r4, r5, r6, pc}
    b65c:	f1c4 040c 	rsb	r4, r4, #12
    b660:	f1c4 0520 	rsb	r5, r4, #32
    b664:	fa00 f304 	lsl.w	r3, r0, r4
    b668:	fa20 f005 	lsr.w	r0, r0, r5
    b66c:	fa01 f204 	lsl.w	r2, r1, r4
    b670:	ea40 0002 	orr.w	r0, r0, r2
    b674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    b67c:	f141 0100 	adc.w	r1, r1, #0
    b680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b684:	bf08      	it	eq
    b686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b68a:	bd70      	pop	{r4, r5, r6, pc}
    b68c:	f1c4 0520 	rsb	r5, r4, #32
    b690:	fa00 f205 	lsl.w	r2, r0, r5
    b694:	ea4e 0e02 	orr.w	lr, lr, r2
    b698:	fa20 f304 	lsr.w	r3, r0, r4
    b69c:	fa01 f205 	lsl.w	r2, r1, r5
    b6a0:	ea43 0302 	orr.w	r3, r3, r2
    b6a4:	fa21 f004 	lsr.w	r0, r1, r4
    b6a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b6ac:	fa21 f204 	lsr.w	r2, r1, r4
    b6b0:	ea20 0002 	bic.w	r0, r0, r2
    b6b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    b6b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b6bc:	bf08      	it	eq
    b6be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b6c2:	bd70      	pop	{r4, r5, r6, pc}
    b6c4:	f094 0f00 	teq	r4, #0
    b6c8:	d10f      	bne.n	b6ea <__aeabi_dmul+0x1c2>
    b6ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    b6ce:	0040      	lsls	r0, r0, #1
    b6d0:	eb41 0101 	adc.w	r1, r1, r1
    b6d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b6d8:	bf08      	it	eq
    b6da:	3c01      	subeq	r4, #1
    b6dc:	d0f7      	beq.n	b6ce <__aeabi_dmul+0x1a6>
    b6de:	ea41 0106 	orr.w	r1, r1, r6
    b6e2:	f095 0f00 	teq	r5, #0
    b6e6:	bf18      	it	ne
    b6e8:	4770      	bxne	lr
    b6ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    b6ee:	0052      	lsls	r2, r2, #1
    b6f0:	eb43 0303 	adc.w	r3, r3, r3
    b6f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    b6f8:	bf08      	it	eq
    b6fa:	3d01      	subeq	r5, #1
    b6fc:	d0f7      	beq.n	b6ee <__aeabi_dmul+0x1c6>
    b6fe:	ea43 0306 	orr.w	r3, r3, r6
    b702:	4770      	bx	lr
    b704:	ea94 0f0c 	teq	r4, ip
    b708:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    b70c:	bf18      	it	ne
    b70e:	ea95 0f0c 	teqne	r5, ip
    b712:	d00c      	beq.n	b72e <__aeabi_dmul+0x206>
    b714:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b718:	bf18      	it	ne
    b71a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b71e:	d1d1      	bne.n	b6c4 <__aeabi_dmul+0x19c>
    b720:	ea81 0103 	eor.w	r1, r1, r3
    b724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b728:	f04f 0000 	mov.w	r0, #0
    b72c:	bd70      	pop	{r4, r5, r6, pc}
    b72e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b732:	bf06      	itte	eq
    b734:	4610      	moveq	r0, r2
    b736:	4619      	moveq	r1, r3
    b738:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b73c:	d019      	beq.n	b772 <__aeabi_dmul+0x24a>
    b73e:	ea94 0f0c 	teq	r4, ip
    b742:	d102      	bne.n	b74a <__aeabi_dmul+0x222>
    b744:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    b748:	d113      	bne.n	b772 <__aeabi_dmul+0x24a>
    b74a:	ea95 0f0c 	teq	r5, ip
    b74e:	d105      	bne.n	b75c <__aeabi_dmul+0x234>
    b750:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    b754:	bf1c      	itt	ne
    b756:	4610      	movne	r0, r2
    b758:	4619      	movne	r1, r3
    b75a:	d10a      	bne.n	b772 <__aeabi_dmul+0x24a>
    b75c:	ea81 0103 	eor.w	r1, r1, r3
    b760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b764:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    b768:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    b76c:	f04f 0000 	mov.w	r0, #0
    b770:	bd70      	pop	{r4, r5, r6, pc}
    b772:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    b776:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    b77a:	bd70      	pop	{r4, r5, r6, pc}

0000b77c <__aeabi_ddiv>:
    b77c:	b570      	push	{r4, r5, r6, lr}
    b77e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    b782:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    b786:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    b78a:	bf1d      	ittte	ne
    b78c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    b790:	ea94 0f0c 	teqne	r4, ip
    b794:	ea95 0f0c 	teqne	r5, ip
    b798:	f000 f8a7 	bleq	b8ea <__aeabi_ddiv+0x16e>
    b79c:	eba4 0405 	sub.w	r4, r4, r5
    b7a0:	ea81 0e03 	eor.w	lr, r1, r3
    b7a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    b7a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
    b7ac:	f000 8088 	beq.w	b8c0 <__aeabi_ddiv+0x144>
    b7b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    b7b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    b7b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    b7bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    b7c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    b7c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    b7c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    b7cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
    b7d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    b7d4:	429d      	cmp	r5, r3
    b7d6:	bf08      	it	eq
    b7d8:	4296      	cmpeq	r6, r2
    b7da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    b7de:	f504 7440 	add.w	r4, r4, #768	; 0x300
    b7e2:	d202      	bcs.n	b7ea <__aeabi_ddiv+0x6e>
    b7e4:	085b      	lsrs	r3, r3, #1
    b7e6:	ea4f 0232 	mov.w	r2, r2, rrx
    b7ea:	1ab6      	subs	r6, r6, r2
    b7ec:	eb65 0503 	sbc.w	r5, r5, r3
    b7f0:	085b      	lsrs	r3, r3, #1
    b7f2:	ea4f 0232 	mov.w	r2, r2, rrx
    b7f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    b7fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    b7fe:	ebb6 0e02 	subs.w	lr, r6, r2
    b802:	eb75 0e03 	sbcs.w	lr, r5, r3
    b806:	bf22      	ittt	cs
    b808:	1ab6      	subcs	r6, r6, r2
    b80a:	4675      	movcs	r5, lr
    b80c:	ea40 000c 	orrcs.w	r0, r0, ip
    b810:	085b      	lsrs	r3, r3, #1
    b812:	ea4f 0232 	mov.w	r2, r2, rrx
    b816:	ebb6 0e02 	subs.w	lr, r6, r2
    b81a:	eb75 0e03 	sbcs.w	lr, r5, r3
    b81e:	bf22      	ittt	cs
    b820:	1ab6      	subcs	r6, r6, r2
    b822:	4675      	movcs	r5, lr
    b824:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    b828:	085b      	lsrs	r3, r3, #1
    b82a:	ea4f 0232 	mov.w	r2, r2, rrx
    b82e:	ebb6 0e02 	subs.w	lr, r6, r2
    b832:	eb75 0e03 	sbcs.w	lr, r5, r3
    b836:	bf22      	ittt	cs
    b838:	1ab6      	subcs	r6, r6, r2
    b83a:	4675      	movcs	r5, lr
    b83c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    b840:	085b      	lsrs	r3, r3, #1
    b842:	ea4f 0232 	mov.w	r2, r2, rrx
    b846:	ebb6 0e02 	subs.w	lr, r6, r2
    b84a:	eb75 0e03 	sbcs.w	lr, r5, r3
    b84e:	bf22      	ittt	cs
    b850:	1ab6      	subcs	r6, r6, r2
    b852:	4675      	movcs	r5, lr
    b854:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    b858:	ea55 0e06 	orrs.w	lr, r5, r6
    b85c:	d018      	beq.n	b890 <__aeabi_ddiv+0x114>
    b85e:	ea4f 1505 	mov.w	r5, r5, lsl #4
    b862:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    b866:	ea4f 1606 	mov.w	r6, r6, lsl #4
    b86a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    b86e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    b872:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    b876:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    b87a:	d1c0      	bne.n	b7fe <__aeabi_ddiv+0x82>
    b87c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b880:	d10b      	bne.n	b89a <__aeabi_ddiv+0x11e>
    b882:	ea41 0100 	orr.w	r1, r1, r0
    b886:	f04f 0000 	mov.w	r0, #0
    b88a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    b88e:	e7b6      	b.n	b7fe <__aeabi_ddiv+0x82>
    b890:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b894:	bf04      	itt	eq
    b896:	4301      	orreq	r1, r0
    b898:	2000      	moveq	r0, #0
    b89a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    b89e:	bf88      	it	hi
    b8a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    b8a4:	f63f aeaf 	bhi.w	b606 <__aeabi_dmul+0xde>
    b8a8:	ebb5 0c03 	subs.w	ip, r5, r3
    b8ac:	bf04      	itt	eq
    b8ae:	ebb6 0c02 	subseq.w	ip, r6, r2
    b8b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    b8b6:	f150 0000 	adcs.w	r0, r0, #0
    b8ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b8be:	bd70      	pop	{r4, r5, r6, pc}
    b8c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    b8c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    b8c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    b8cc:	bfc2      	ittt	gt
    b8ce:	ebd4 050c 	rsbsgt	r5, r4, ip
    b8d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    b8d6:	bd70      	popgt	{r4, r5, r6, pc}
    b8d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b8dc:	f04f 0e00 	mov.w	lr, #0
    b8e0:	3c01      	subs	r4, #1
    b8e2:	e690      	b.n	b606 <__aeabi_dmul+0xde>
    b8e4:	ea45 0e06 	orr.w	lr, r5, r6
    b8e8:	e68d      	b.n	b606 <__aeabi_dmul+0xde>
    b8ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    b8ee:	ea94 0f0c 	teq	r4, ip
    b8f2:	bf08      	it	eq
    b8f4:	ea95 0f0c 	teqeq	r5, ip
    b8f8:	f43f af3b 	beq.w	b772 <__aeabi_dmul+0x24a>
    b8fc:	ea94 0f0c 	teq	r4, ip
    b900:	d10a      	bne.n	b918 <__aeabi_ddiv+0x19c>
    b902:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    b906:	f47f af34 	bne.w	b772 <__aeabi_dmul+0x24a>
    b90a:	ea95 0f0c 	teq	r5, ip
    b90e:	f47f af25 	bne.w	b75c <__aeabi_dmul+0x234>
    b912:	4610      	mov	r0, r2
    b914:	4619      	mov	r1, r3
    b916:	e72c      	b.n	b772 <__aeabi_dmul+0x24a>
    b918:	ea95 0f0c 	teq	r5, ip
    b91c:	d106      	bne.n	b92c <__aeabi_ddiv+0x1b0>
    b91e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    b922:	f43f aefd 	beq.w	b720 <__aeabi_dmul+0x1f8>
    b926:	4610      	mov	r0, r2
    b928:	4619      	mov	r1, r3
    b92a:	e722      	b.n	b772 <__aeabi_dmul+0x24a>
    b92c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b930:	bf18      	it	ne
    b932:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b936:	f47f aec5 	bne.w	b6c4 <__aeabi_dmul+0x19c>
    b93a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    b93e:	f47f af0d 	bne.w	b75c <__aeabi_dmul+0x234>
    b942:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    b946:	f47f aeeb 	bne.w	b720 <__aeabi_dmul+0x1f8>
    b94a:	e712      	b.n	b772 <__aeabi_dmul+0x24a>

0000b94c <__aeabi_d2uiz>:
    b94c:	004a      	lsls	r2, r1, #1
    b94e:	d211      	bcs.n	b974 <__aeabi_d2uiz+0x28>
    b950:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    b954:	d211      	bcs.n	b97a <__aeabi_d2uiz+0x2e>
    b956:	d50d      	bpl.n	b974 <__aeabi_d2uiz+0x28>
    b958:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    b95c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    b960:	d40e      	bmi.n	b980 <__aeabi_d2uiz+0x34>
    b962:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    b966:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b96a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    b96e:	fa23 f002 	lsr.w	r0, r3, r2
    b972:	4770      	bx	lr
    b974:	f04f 0000 	mov.w	r0, #0
    b978:	4770      	bx	lr
    b97a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    b97e:	d102      	bne.n	b986 <__aeabi_d2uiz+0x3a>
    b980:	f04f 30ff 	mov.w	r0, #4294967295
    b984:	4770      	bx	lr
    b986:	f04f 0000 	mov.w	r0, #0
    b98a:	4770      	bx	lr

0000b98c <__libc_init_array>:
    b98c:	b570      	push	{r4, r5, r6, lr}
    b98e:	4e0d      	ldr	r6, [pc, #52]	; (b9c4 <__libc_init_array+0x38>)
    b990:	4c0d      	ldr	r4, [pc, #52]	; (b9c8 <__libc_init_array+0x3c>)
    b992:	1ba4      	subs	r4, r4, r6
    b994:	10a4      	asrs	r4, r4, #2
    b996:	2500      	movs	r5, #0
    b998:	42a5      	cmp	r5, r4
    b99a:	d109      	bne.n	b9b0 <__libc_init_array+0x24>
    b99c:	4e0b      	ldr	r6, [pc, #44]	; (b9cc <__libc_init_array+0x40>)
    b99e:	4c0c      	ldr	r4, [pc, #48]	; (b9d0 <__libc_init_array+0x44>)
    b9a0:	f001 ff44 	bl	d82c <_init>
    b9a4:	1ba4      	subs	r4, r4, r6
    b9a6:	10a4      	asrs	r4, r4, #2
    b9a8:	2500      	movs	r5, #0
    b9aa:	42a5      	cmp	r5, r4
    b9ac:	d105      	bne.n	b9ba <__libc_init_array+0x2e>
    b9ae:	bd70      	pop	{r4, r5, r6, pc}
    b9b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    b9b4:	4798      	blx	r3
    b9b6:	3501      	adds	r5, #1
    b9b8:	e7ee      	b.n	b998 <__libc_init_array+0xc>
    b9ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    b9be:	4798      	blx	r3
    b9c0:	3501      	adds	r5, #1
    b9c2:	e7f2      	b.n	b9aa <__libc_init_array+0x1e>
    b9c4:	0000d838 	.word	0x0000d838
    b9c8:	0000d838 	.word	0x0000d838
    b9cc:	0000d838 	.word	0x0000d838
    b9d0:	0000d83c 	.word	0x0000d83c

0000b9d4 <malloc>:
    b9d4:	4b02      	ldr	r3, [pc, #8]	; (b9e0 <malloc+0xc>)
    b9d6:	4601      	mov	r1, r0
    b9d8:	6818      	ldr	r0, [r3, #0]
    b9da:	f000 b865 	b.w	baa8 <_malloc_r>
    b9de:	bf00      	nop
    b9e0:	20000558 	.word	0x20000558

0000b9e4 <memcpy>:
    b9e4:	b510      	push	{r4, lr}
    b9e6:	1e43      	subs	r3, r0, #1
    b9e8:	440a      	add	r2, r1
    b9ea:	4291      	cmp	r1, r2
    b9ec:	d100      	bne.n	b9f0 <memcpy+0xc>
    b9ee:	bd10      	pop	{r4, pc}
    b9f0:	f811 4b01 	ldrb.w	r4, [r1], #1
    b9f4:	f803 4f01 	strb.w	r4, [r3, #1]!
    b9f8:	e7f7      	b.n	b9ea <memcpy+0x6>

0000b9fa <memset>:
    b9fa:	4402      	add	r2, r0
    b9fc:	4603      	mov	r3, r0
    b9fe:	4293      	cmp	r3, r2
    ba00:	d100      	bne.n	ba04 <memset+0xa>
    ba02:	4770      	bx	lr
    ba04:	f803 1b01 	strb.w	r1, [r3], #1
    ba08:	e7f9      	b.n	b9fe <memset+0x4>
	...

0000ba0c <_free_r>:
    ba0c:	b538      	push	{r3, r4, r5, lr}
    ba0e:	4605      	mov	r5, r0
    ba10:	2900      	cmp	r1, #0
    ba12:	d045      	beq.n	baa0 <_free_r+0x94>
    ba14:	f851 3c04 	ldr.w	r3, [r1, #-4]
    ba18:	1f0c      	subs	r4, r1, #4
    ba1a:	2b00      	cmp	r3, #0
    ba1c:	bfb8      	it	lt
    ba1e:	18e4      	addlt	r4, r4, r3
    ba20:	f000 fcae 	bl	c380 <__malloc_lock>
    ba24:	4a1f      	ldr	r2, [pc, #124]	; (baa4 <_free_r+0x98>)
    ba26:	6813      	ldr	r3, [r2, #0]
    ba28:	4610      	mov	r0, r2
    ba2a:	b933      	cbnz	r3, ba3a <_free_r+0x2e>
    ba2c:	6063      	str	r3, [r4, #4]
    ba2e:	6014      	str	r4, [r2, #0]
    ba30:	4628      	mov	r0, r5
    ba32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    ba36:	f000 bca4 	b.w	c382 <__malloc_unlock>
    ba3a:	42a3      	cmp	r3, r4
    ba3c:	d90c      	bls.n	ba58 <_free_r+0x4c>
    ba3e:	6821      	ldr	r1, [r4, #0]
    ba40:	1862      	adds	r2, r4, r1
    ba42:	4293      	cmp	r3, r2
    ba44:	bf04      	itt	eq
    ba46:	681a      	ldreq	r2, [r3, #0]
    ba48:	685b      	ldreq	r3, [r3, #4]
    ba4a:	6063      	str	r3, [r4, #4]
    ba4c:	bf04      	itt	eq
    ba4e:	1852      	addeq	r2, r2, r1
    ba50:	6022      	streq	r2, [r4, #0]
    ba52:	6004      	str	r4, [r0, #0]
    ba54:	e7ec      	b.n	ba30 <_free_r+0x24>
    ba56:	4613      	mov	r3, r2
    ba58:	685a      	ldr	r2, [r3, #4]
    ba5a:	b10a      	cbz	r2, ba60 <_free_r+0x54>
    ba5c:	42a2      	cmp	r2, r4
    ba5e:	d9fa      	bls.n	ba56 <_free_r+0x4a>
    ba60:	6819      	ldr	r1, [r3, #0]
    ba62:	1858      	adds	r0, r3, r1
    ba64:	42a0      	cmp	r0, r4
    ba66:	d10b      	bne.n	ba80 <_free_r+0x74>
    ba68:	6820      	ldr	r0, [r4, #0]
    ba6a:	4401      	add	r1, r0
    ba6c:	1858      	adds	r0, r3, r1
    ba6e:	4282      	cmp	r2, r0
    ba70:	6019      	str	r1, [r3, #0]
    ba72:	d1dd      	bne.n	ba30 <_free_r+0x24>
    ba74:	6810      	ldr	r0, [r2, #0]
    ba76:	6852      	ldr	r2, [r2, #4]
    ba78:	605a      	str	r2, [r3, #4]
    ba7a:	4401      	add	r1, r0
    ba7c:	6019      	str	r1, [r3, #0]
    ba7e:	e7d7      	b.n	ba30 <_free_r+0x24>
    ba80:	d902      	bls.n	ba88 <_free_r+0x7c>
    ba82:	230c      	movs	r3, #12
    ba84:	602b      	str	r3, [r5, #0]
    ba86:	e7d3      	b.n	ba30 <_free_r+0x24>
    ba88:	6820      	ldr	r0, [r4, #0]
    ba8a:	1821      	adds	r1, r4, r0
    ba8c:	428a      	cmp	r2, r1
    ba8e:	bf04      	itt	eq
    ba90:	6811      	ldreq	r1, [r2, #0]
    ba92:	6852      	ldreq	r2, [r2, #4]
    ba94:	6062      	str	r2, [r4, #4]
    ba96:	bf04      	itt	eq
    ba98:	1809      	addeq	r1, r1, r0
    ba9a:	6021      	streq	r1, [r4, #0]
    ba9c:	605c      	str	r4, [r3, #4]
    ba9e:	e7c7      	b.n	ba30 <_free_r+0x24>
    baa0:	bd38      	pop	{r3, r4, r5, pc}
    baa2:	bf00      	nop
    baa4:	20000f30 	.word	0x20000f30

0000baa8 <_malloc_r>:
    baa8:	b570      	push	{r4, r5, r6, lr}
    baaa:	1ccd      	adds	r5, r1, #3
    baac:	f025 0503 	bic.w	r5, r5, #3
    bab0:	3508      	adds	r5, #8
    bab2:	2d0c      	cmp	r5, #12
    bab4:	bf38      	it	cc
    bab6:	250c      	movcc	r5, #12
    bab8:	2d00      	cmp	r5, #0
    baba:	4606      	mov	r6, r0
    babc:	db01      	blt.n	bac2 <_malloc_r+0x1a>
    babe:	42a9      	cmp	r1, r5
    bac0:	d903      	bls.n	baca <_malloc_r+0x22>
    bac2:	230c      	movs	r3, #12
    bac4:	6033      	str	r3, [r6, #0]
    bac6:	2000      	movs	r0, #0
    bac8:	bd70      	pop	{r4, r5, r6, pc}
    baca:	f000 fc59 	bl	c380 <__malloc_lock>
    bace:	4a23      	ldr	r2, [pc, #140]	; (bb5c <_malloc_r+0xb4>)
    bad0:	6814      	ldr	r4, [r2, #0]
    bad2:	4621      	mov	r1, r4
    bad4:	b991      	cbnz	r1, bafc <_malloc_r+0x54>
    bad6:	4c22      	ldr	r4, [pc, #136]	; (bb60 <_malloc_r+0xb8>)
    bad8:	6823      	ldr	r3, [r4, #0]
    bada:	b91b      	cbnz	r3, bae4 <_malloc_r+0x3c>
    badc:	4630      	mov	r0, r6
    bade:	f000 f8bd 	bl	bc5c <_sbrk_r>
    bae2:	6020      	str	r0, [r4, #0]
    bae4:	4629      	mov	r1, r5
    bae6:	4630      	mov	r0, r6
    bae8:	f000 f8b8 	bl	bc5c <_sbrk_r>
    baec:	1c43      	adds	r3, r0, #1
    baee:	d126      	bne.n	bb3e <_malloc_r+0x96>
    baf0:	230c      	movs	r3, #12
    baf2:	6033      	str	r3, [r6, #0]
    baf4:	4630      	mov	r0, r6
    baf6:	f000 fc44 	bl	c382 <__malloc_unlock>
    bafa:	e7e4      	b.n	bac6 <_malloc_r+0x1e>
    bafc:	680b      	ldr	r3, [r1, #0]
    bafe:	1b5b      	subs	r3, r3, r5
    bb00:	d41a      	bmi.n	bb38 <_malloc_r+0x90>
    bb02:	2b0b      	cmp	r3, #11
    bb04:	d90f      	bls.n	bb26 <_malloc_r+0x7e>
    bb06:	600b      	str	r3, [r1, #0]
    bb08:	50cd      	str	r5, [r1, r3]
    bb0a:	18cc      	adds	r4, r1, r3
    bb0c:	4630      	mov	r0, r6
    bb0e:	f000 fc38 	bl	c382 <__malloc_unlock>
    bb12:	f104 000b 	add.w	r0, r4, #11
    bb16:	1d23      	adds	r3, r4, #4
    bb18:	f020 0007 	bic.w	r0, r0, #7
    bb1c:	1ac3      	subs	r3, r0, r3
    bb1e:	d01b      	beq.n	bb58 <_malloc_r+0xb0>
    bb20:	425a      	negs	r2, r3
    bb22:	50e2      	str	r2, [r4, r3]
    bb24:	bd70      	pop	{r4, r5, r6, pc}
    bb26:	428c      	cmp	r4, r1
    bb28:	bf0d      	iteet	eq
    bb2a:	6863      	ldreq	r3, [r4, #4]
    bb2c:	684b      	ldrne	r3, [r1, #4]
    bb2e:	6063      	strne	r3, [r4, #4]
    bb30:	6013      	streq	r3, [r2, #0]
    bb32:	bf18      	it	ne
    bb34:	460c      	movne	r4, r1
    bb36:	e7e9      	b.n	bb0c <_malloc_r+0x64>
    bb38:	460c      	mov	r4, r1
    bb3a:	6849      	ldr	r1, [r1, #4]
    bb3c:	e7ca      	b.n	bad4 <_malloc_r+0x2c>
    bb3e:	1cc4      	adds	r4, r0, #3
    bb40:	f024 0403 	bic.w	r4, r4, #3
    bb44:	42a0      	cmp	r0, r4
    bb46:	d005      	beq.n	bb54 <_malloc_r+0xac>
    bb48:	1a21      	subs	r1, r4, r0
    bb4a:	4630      	mov	r0, r6
    bb4c:	f000 f886 	bl	bc5c <_sbrk_r>
    bb50:	3001      	adds	r0, #1
    bb52:	d0cd      	beq.n	baf0 <_malloc_r+0x48>
    bb54:	6025      	str	r5, [r4, #0]
    bb56:	e7d9      	b.n	bb0c <_malloc_r+0x64>
    bb58:	bd70      	pop	{r4, r5, r6, pc}
    bb5a:	bf00      	nop
    bb5c:	20000f30 	.word	0x20000f30
    bb60:	20000f34 	.word	0x20000f34

0000bb64 <iprintf>:
    bb64:	b40f      	push	{r0, r1, r2, r3}
    bb66:	4b0a      	ldr	r3, [pc, #40]	; (bb90 <iprintf+0x2c>)
    bb68:	b513      	push	{r0, r1, r4, lr}
    bb6a:	681c      	ldr	r4, [r3, #0]
    bb6c:	b124      	cbz	r4, bb78 <iprintf+0x14>
    bb6e:	69a3      	ldr	r3, [r4, #24]
    bb70:	b913      	cbnz	r3, bb78 <iprintf+0x14>
    bb72:	4620      	mov	r0, r4
    bb74:	f000 fb16 	bl	c1a4 <__sinit>
    bb78:	ab05      	add	r3, sp, #20
    bb7a:	9a04      	ldr	r2, [sp, #16]
    bb7c:	68a1      	ldr	r1, [r4, #8]
    bb7e:	9301      	str	r3, [sp, #4]
    bb80:	4620      	mov	r0, r4
    bb82:	f000 fd77 	bl	c674 <_vfiprintf_r>
    bb86:	b002      	add	sp, #8
    bb88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    bb8c:	b004      	add	sp, #16
    bb8e:	4770      	bx	lr
    bb90:	20000558 	.word	0x20000558

0000bb94 <_puts_r>:
    bb94:	b570      	push	{r4, r5, r6, lr}
    bb96:	460e      	mov	r6, r1
    bb98:	4605      	mov	r5, r0
    bb9a:	b118      	cbz	r0, bba4 <_puts_r+0x10>
    bb9c:	6983      	ldr	r3, [r0, #24]
    bb9e:	b90b      	cbnz	r3, bba4 <_puts_r+0x10>
    bba0:	f000 fb00 	bl	c1a4 <__sinit>
    bba4:	69ab      	ldr	r3, [r5, #24]
    bba6:	68ac      	ldr	r4, [r5, #8]
    bba8:	b913      	cbnz	r3, bbb0 <_puts_r+0x1c>
    bbaa:	4628      	mov	r0, r5
    bbac:	f000 fafa 	bl	c1a4 <__sinit>
    bbb0:	4b23      	ldr	r3, [pc, #140]	; (bc40 <_puts_r+0xac>)
    bbb2:	429c      	cmp	r4, r3
    bbb4:	d117      	bne.n	bbe6 <_puts_r+0x52>
    bbb6:	686c      	ldr	r4, [r5, #4]
    bbb8:	89a3      	ldrh	r3, [r4, #12]
    bbba:	071b      	lsls	r3, r3, #28
    bbbc:	d51d      	bpl.n	bbfa <_puts_r+0x66>
    bbbe:	6923      	ldr	r3, [r4, #16]
    bbc0:	b1db      	cbz	r3, bbfa <_puts_r+0x66>
    bbc2:	3e01      	subs	r6, #1
    bbc4:	68a3      	ldr	r3, [r4, #8]
    bbc6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    bbca:	3b01      	subs	r3, #1
    bbcc:	60a3      	str	r3, [r4, #8]
    bbce:	b9e9      	cbnz	r1, bc0c <_puts_r+0x78>
    bbd0:	2b00      	cmp	r3, #0
    bbd2:	da2e      	bge.n	bc32 <_puts_r+0x9e>
    bbd4:	4622      	mov	r2, r4
    bbd6:	210a      	movs	r1, #10
    bbd8:	4628      	mov	r0, r5
    bbda:	f000 f931 	bl	be40 <__swbuf_r>
    bbde:	3001      	adds	r0, #1
    bbe0:	d011      	beq.n	bc06 <_puts_r+0x72>
    bbe2:	200a      	movs	r0, #10
    bbe4:	bd70      	pop	{r4, r5, r6, pc}
    bbe6:	4b17      	ldr	r3, [pc, #92]	; (bc44 <_puts_r+0xb0>)
    bbe8:	429c      	cmp	r4, r3
    bbea:	d101      	bne.n	bbf0 <_puts_r+0x5c>
    bbec:	68ac      	ldr	r4, [r5, #8]
    bbee:	e7e3      	b.n	bbb8 <_puts_r+0x24>
    bbf0:	4b15      	ldr	r3, [pc, #84]	; (bc48 <_puts_r+0xb4>)
    bbf2:	429c      	cmp	r4, r3
    bbf4:	bf08      	it	eq
    bbf6:	68ec      	ldreq	r4, [r5, #12]
    bbf8:	e7de      	b.n	bbb8 <_puts_r+0x24>
    bbfa:	4621      	mov	r1, r4
    bbfc:	4628      	mov	r0, r5
    bbfe:	f000 f971 	bl	bee4 <__swsetup_r>
    bc02:	2800      	cmp	r0, #0
    bc04:	d0dd      	beq.n	bbc2 <_puts_r+0x2e>
    bc06:	f04f 30ff 	mov.w	r0, #4294967295
    bc0a:	bd70      	pop	{r4, r5, r6, pc}
    bc0c:	2b00      	cmp	r3, #0
    bc0e:	da04      	bge.n	bc1a <_puts_r+0x86>
    bc10:	69a2      	ldr	r2, [r4, #24]
    bc12:	4293      	cmp	r3, r2
    bc14:	db06      	blt.n	bc24 <_puts_r+0x90>
    bc16:	290a      	cmp	r1, #10
    bc18:	d004      	beq.n	bc24 <_puts_r+0x90>
    bc1a:	6823      	ldr	r3, [r4, #0]
    bc1c:	1c5a      	adds	r2, r3, #1
    bc1e:	6022      	str	r2, [r4, #0]
    bc20:	7019      	strb	r1, [r3, #0]
    bc22:	e7cf      	b.n	bbc4 <_puts_r+0x30>
    bc24:	4622      	mov	r2, r4
    bc26:	4628      	mov	r0, r5
    bc28:	f000 f90a 	bl	be40 <__swbuf_r>
    bc2c:	3001      	adds	r0, #1
    bc2e:	d1c9      	bne.n	bbc4 <_puts_r+0x30>
    bc30:	e7e9      	b.n	bc06 <_puts_r+0x72>
    bc32:	6823      	ldr	r3, [r4, #0]
    bc34:	200a      	movs	r0, #10
    bc36:	1c5a      	adds	r2, r3, #1
    bc38:	6022      	str	r2, [r4, #0]
    bc3a:	7018      	strb	r0, [r3, #0]
    bc3c:	bd70      	pop	{r4, r5, r6, pc}
    bc3e:	bf00      	nop
    bc40:	0000d7b8 	.word	0x0000d7b8
    bc44:	0000d7d8 	.word	0x0000d7d8
    bc48:	0000d798 	.word	0x0000d798

0000bc4c <puts>:
    bc4c:	4b02      	ldr	r3, [pc, #8]	; (bc58 <puts+0xc>)
    bc4e:	4601      	mov	r1, r0
    bc50:	6818      	ldr	r0, [r3, #0]
    bc52:	f7ff bf9f 	b.w	bb94 <_puts_r>
    bc56:	bf00      	nop
    bc58:	20000558 	.word	0x20000558

0000bc5c <_sbrk_r>:
    bc5c:	b538      	push	{r3, r4, r5, lr}
    bc5e:	4c06      	ldr	r4, [pc, #24]	; (bc78 <_sbrk_r+0x1c>)
    bc60:	2300      	movs	r3, #0
    bc62:	4605      	mov	r5, r0
    bc64:	4608      	mov	r0, r1
    bc66:	6023      	str	r3, [r4, #0]
    bc68:	f7f9 ff24 	bl	5ab4 <_sbrk>
    bc6c:	1c43      	adds	r3, r0, #1
    bc6e:	d102      	bne.n	bc76 <_sbrk_r+0x1a>
    bc70:	6823      	ldr	r3, [r4, #0]
    bc72:	b103      	cbz	r3, bc76 <_sbrk_r+0x1a>
    bc74:	602b      	str	r3, [r5, #0]
    bc76:	bd38      	pop	{r3, r4, r5, pc}
    bc78:	20003d6c 	.word	0x20003d6c

0000bc7c <setbuf>:
    bc7c:	2900      	cmp	r1, #0
    bc7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    bc82:	bf0c      	ite	eq
    bc84:	2202      	moveq	r2, #2
    bc86:	2200      	movne	r2, #0
    bc88:	f000 b800 	b.w	bc8c <setvbuf>

0000bc8c <setvbuf>:
    bc8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    bc90:	461d      	mov	r5, r3
    bc92:	4b51      	ldr	r3, [pc, #324]	; (bdd8 <setvbuf+0x14c>)
    bc94:	681e      	ldr	r6, [r3, #0]
    bc96:	4604      	mov	r4, r0
    bc98:	460f      	mov	r7, r1
    bc9a:	4690      	mov	r8, r2
    bc9c:	b126      	cbz	r6, bca8 <setvbuf+0x1c>
    bc9e:	69b3      	ldr	r3, [r6, #24]
    bca0:	b913      	cbnz	r3, bca8 <setvbuf+0x1c>
    bca2:	4630      	mov	r0, r6
    bca4:	f000 fa7e 	bl	c1a4 <__sinit>
    bca8:	4b4c      	ldr	r3, [pc, #304]	; (bddc <setvbuf+0x150>)
    bcaa:	429c      	cmp	r4, r3
    bcac:	d152      	bne.n	bd54 <setvbuf+0xc8>
    bcae:	6874      	ldr	r4, [r6, #4]
    bcb0:	f1b8 0f02 	cmp.w	r8, #2
    bcb4:	d006      	beq.n	bcc4 <setvbuf+0x38>
    bcb6:	f1b8 0f01 	cmp.w	r8, #1
    bcba:	f200 8089 	bhi.w	bdd0 <setvbuf+0x144>
    bcbe:	2d00      	cmp	r5, #0
    bcc0:	f2c0 8086 	blt.w	bdd0 <setvbuf+0x144>
    bcc4:	4621      	mov	r1, r4
    bcc6:	4630      	mov	r0, r6
    bcc8:	f000 fa02 	bl	c0d0 <_fflush_r>
    bccc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    bcce:	b141      	cbz	r1, bce2 <setvbuf+0x56>
    bcd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
    bcd4:	4299      	cmp	r1, r3
    bcd6:	d002      	beq.n	bcde <setvbuf+0x52>
    bcd8:	4630      	mov	r0, r6
    bcda:	f7ff fe97 	bl	ba0c <_free_r>
    bcde:	2300      	movs	r3, #0
    bce0:	6363      	str	r3, [r4, #52]	; 0x34
    bce2:	2300      	movs	r3, #0
    bce4:	61a3      	str	r3, [r4, #24]
    bce6:	6063      	str	r3, [r4, #4]
    bce8:	89a3      	ldrh	r3, [r4, #12]
    bcea:	061b      	lsls	r3, r3, #24
    bcec:	d503      	bpl.n	bcf6 <setvbuf+0x6a>
    bcee:	6921      	ldr	r1, [r4, #16]
    bcf0:	4630      	mov	r0, r6
    bcf2:	f7ff fe8b 	bl	ba0c <_free_r>
    bcf6:	89a3      	ldrh	r3, [r4, #12]
    bcf8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    bcfc:	f023 0303 	bic.w	r3, r3, #3
    bd00:	f1b8 0f02 	cmp.w	r8, #2
    bd04:	81a3      	strh	r3, [r4, #12]
    bd06:	d05d      	beq.n	bdc4 <setvbuf+0x138>
    bd08:	ab01      	add	r3, sp, #4
    bd0a:	466a      	mov	r2, sp
    bd0c:	4621      	mov	r1, r4
    bd0e:	4630      	mov	r0, r6
    bd10:	f000 fad2 	bl	c2b8 <__swhatbuf_r>
    bd14:	89a3      	ldrh	r3, [r4, #12]
    bd16:	4318      	orrs	r0, r3
    bd18:	81a0      	strh	r0, [r4, #12]
    bd1a:	bb2d      	cbnz	r5, bd68 <setvbuf+0xdc>
    bd1c:	9d00      	ldr	r5, [sp, #0]
    bd1e:	4628      	mov	r0, r5
    bd20:	f7ff fe58 	bl	b9d4 <malloc>
    bd24:	4607      	mov	r7, r0
    bd26:	2800      	cmp	r0, #0
    bd28:	d14e      	bne.n	bdc8 <setvbuf+0x13c>
    bd2a:	f8dd 9000 	ldr.w	r9, [sp]
    bd2e:	45a9      	cmp	r9, r5
    bd30:	d13c      	bne.n	bdac <setvbuf+0x120>
    bd32:	f04f 30ff 	mov.w	r0, #4294967295
    bd36:	89a3      	ldrh	r3, [r4, #12]
    bd38:	f043 0302 	orr.w	r3, r3, #2
    bd3c:	81a3      	strh	r3, [r4, #12]
    bd3e:	2300      	movs	r3, #0
    bd40:	60a3      	str	r3, [r4, #8]
    bd42:	f104 0347 	add.w	r3, r4, #71	; 0x47
    bd46:	6023      	str	r3, [r4, #0]
    bd48:	6123      	str	r3, [r4, #16]
    bd4a:	2301      	movs	r3, #1
    bd4c:	6163      	str	r3, [r4, #20]
    bd4e:	b003      	add	sp, #12
    bd50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    bd54:	4b22      	ldr	r3, [pc, #136]	; (bde0 <setvbuf+0x154>)
    bd56:	429c      	cmp	r4, r3
    bd58:	d101      	bne.n	bd5e <setvbuf+0xd2>
    bd5a:	68b4      	ldr	r4, [r6, #8]
    bd5c:	e7a8      	b.n	bcb0 <setvbuf+0x24>
    bd5e:	4b21      	ldr	r3, [pc, #132]	; (bde4 <setvbuf+0x158>)
    bd60:	429c      	cmp	r4, r3
    bd62:	bf08      	it	eq
    bd64:	68f4      	ldreq	r4, [r6, #12]
    bd66:	e7a3      	b.n	bcb0 <setvbuf+0x24>
    bd68:	2f00      	cmp	r7, #0
    bd6a:	d0d8      	beq.n	bd1e <setvbuf+0x92>
    bd6c:	69b3      	ldr	r3, [r6, #24]
    bd6e:	b913      	cbnz	r3, bd76 <setvbuf+0xea>
    bd70:	4630      	mov	r0, r6
    bd72:	f000 fa17 	bl	c1a4 <__sinit>
    bd76:	f1b8 0f01 	cmp.w	r8, #1
    bd7a:	bf08      	it	eq
    bd7c:	89a3      	ldrheq	r3, [r4, #12]
    bd7e:	6027      	str	r7, [r4, #0]
    bd80:	bf04      	itt	eq
    bd82:	f043 0301 	orreq.w	r3, r3, #1
    bd86:	81a3      	strheq	r3, [r4, #12]
    bd88:	89a3      	ldrh	r3, [r4, #12]
    bd8a:	6127      	str	r7, [r4, #16]
    bd8c:	f013 0008 	ands.w	r0, r3, #8
    bd90:	6165      	str	r5, [r4, #20]
    bd92:	d01b      	beq.n	bdcc <setvbuf+0x140>
    bd94:	f013 0001 	ands.w	r0, r3, #1
    bd98:	bf18      	it	ne
    bd9a:	426d      	negne	r5, r5
    bd9c:	f04f 0300 	mov.w	r3, #0
    bda0:	bf1d      	ittte	ne
    bda2:	60a3      	strne	r3, [r4, #8]
    bda4:	61a5      	strne	r5, [r4, #24]
    bda6:	4618      	movne	r0, r3
    bda8:	60a5      	streq	r5, [r4, #8]
    bdaa:	e7d0      	b.n	bd4e <setvbuf+0xc2>
    bdac:	4648      	mov	r0, r9
    bdae:	f7ff fe11 	bl	b9d4 <malloc>
    bdb2:	4607      	mov	r7, r0
    bdb4:	2800      	cmp	r0, #0
    bdb6:	d0bc      	beq.n	bd32 <setvbuf+0xa6>
    bdb8:	89a3      	ldrh	r3, [r4, #12]
    bdba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    bdbe:	81a3      	strh	r3, [r4, #12]
    bdc0:	464d      	mov	r5, r9
    bdc2:	e7d3      	b.n	bd6c <setvbuf+0xe0>
    bdc4:	2000      	movs	r0, #0
    bdc6:	e7b6      	b.n	bd36 <setvbuf+0xaa>
    bdc8:	46a9      	mov	r9, r5
    bdca:	e7f5      	b.n	bdb8 <setvbuf+0x12c>
    bdcc:	60a0      	str	r0, [r4, #8]
    bdce:	e7be      	b.n	bd4e <setvbuf+0xc2>
    bdd0:	f04f 30ff 	mov.w	r0, #4294967295
    bdd4:	e7bb      	b.n	bd4e <setvbuf+0xc2>
    bdd6:	bf00      	nop
    bdd8:	20000558 	.word	0x20000558
    bddc:	0000d7b8 	.word	0x0000d7b8
    bde0:	0000d7d8 	.word	0x0000d7d8
    bde4:	0000d798 	.word	0x0000d798

0000bde8 <siprintf>:
    bde8:	b40e      	push	{r1, r2, r3}
    bdea:	b500      	push	{lr}
    bdec:	b09c      	sub	sp, #112	; 0x70
    bdee:	f44f 7102 	mov.w	r1, #520	; 0x208
    bdf2:	ab1d      	add	r3, sp, #116	; 0x74
    bdf4:	f8ad 1014 	strh.w	r1, [sp, #20]
    bdf8:	9002      	str	r0, [sp, #8]
    bdfa:	9006      	str	r0, [sp, #24]
    bdfc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    be00:	480a      	ldr	r0, [pc, #40]	; (be2c <siprintf+0x44>)
    be02:	9104      	str	r1, [sp, #16]
    be04:	9107      	str	r1, [sp, #28]
    be06:	f64f 71ff 	movw	r1, #65535	; 0xffff
    be0a:	f853 2b04 	ldr.w	r2, [r3], #4
    be0e:	f8ad 1016 	strh.w	r1, [sp, #22]
    be12:	6800      	ldr	r0, [r0, #0]
    be14:	9301      	str	r3, [sp, #4]
    be16:	a902      	add	r1, sp, #8
    be18:	f000 fb10 	bl	c43c <_svfiprintf_r>
    be1c:	9b02      	ldr	r3, [sp, #8]
    be1e:	2200      	movs	r2, #0
    be20:	701a      	strb	r2, [r3, #0]
    be22:	b01c      	add	sp, #112	; 0x70
    be24:	f85d eb04 	ldr.w	lr, [sp], #4
    be28:	b003      	add	sp, #12
    be2a:	4770      	bx	lr
    be2c:	20000558 	.word	0x20000558

0000be30 <strlen>:
    be30:	4603      	mov	r3, r0
    be32:	f813 2b01 	ldrb.w	r2, [r3], #1
    be36:	2a00      	cmp	r2, #0
    be38:	d1fb      	bne.n	be32 <strlen+0x2>
    be3a:	1a18      	subs	r0, r3, r0
    be3c:	3801      	subs	r0, #1
    be3e:	4770      	bx	lr

0000be40 <__swbuf_r>:
    be40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    be42:	460e      	mov	r6, r1
    be44:	4614      	mov	r4, r2
    be46:	4605      	mov	r5, r0
    be48:	b118      	cbz	r0, be52 <__swbuf_r+0x12>
    be4a:	6983      	ldr	r3, [r0, #24]
    be4c:	b90b      	cbnz	r3, be52 <__swbuf_r+0x12>
    be4e:	f000 f9a9 	bl	c1a4 <__sinit>
    be52:	4b21      	ldr	r3, [pc, #132]	; (bed8 <__swbuf_r+0x98>)
    be54:	429c      	cmp	r4, r3
    be56:	d12a      	bne.n	beae <__swbuf_r+0x6e>
    be58:	686c      	ldr	r4, [r5, #4]
    be5a:	69a3      	ldr	r3, [r4, #24]
    be5c:	60a3      	str	r3, [r4, #8]
    be5e:	89a3      	ldrh	r3, [r4, #12]
    be60:	071a      	lsls	r2, r3, #28
    be62:	d52e      	bpl.n	bec2 <__swbuf_r+0x82>
    be64:	6923      	ldr	r3, [r4, #16]
    be66:	b363      	cbz	r3, bec2 <__swbuf_r+0x82>
    be68:	6923      	ldr	r3, [r4, #16]
    be6a:	6820      	ldr	r0, [r4, #0]
    be6c:	1ac0      	subs	r0, r0, r3
    be6e:	6963      	ldr	r3, [r4, #20]
    be70:	b2f6      	uxtb	r6, r6
    be72:	4298      	cmp	r0, r3
    be74:	4637      	mov	r7, r6
    be76:	db04      	blt.n	be82 <__swbuf_r+0x42>
    be78:	4621      	mov	r1, r4
    be7a:	4628      	mov	r0, r5
    be7c:	f000 f928 	bl	c0d0 <_fflush_r>
    be80:	bb28      	cbnz	r0, bece <__swbuf_r+0x8e>
    be82:	68a3      	ldr	r3, [r4, #8]
    be84:	3b01      	subs	r3, #1
    be86:	60a3      	str	r3, [r4, #8]
    be88:	6823      	ldr	r3, [r4, #0]
    be8a:	1c5a      	adds	r2, r3, #1
    be8c:	6022      	str	r2, [r4, #0]
    be8e:	701e      	strb	r6, [r3, #0]
    be90:	6963      	ldr	r3, [r4, #20]
    be92:	3001      	adds	r0, #1
    be94:	4298      	cmp	r0, r3
    be96:	d004      	beq.n	bea2 <__swbuf_r+0x62>
    be98:	89a3      	ldrh	r3, [r4, #12]
    be9a:	07db      	lsls	r3, r3, #31
    be9c:	d519      	bpl.n	bed2 <__swbuf_r+0x92>
    be9e:	2e0a      	cmp	r6, #10
    bea0:	d117      	bne.n	bed2 <__swbuf_r+0x92>
    bea2:	4621      	mov	r1, r4
    bea4:	4628      	mov	r0, r5
    bea6:	f000 f913 	bl	c0d0 <_fflush_r>
    beaa:	b190      	cbz	r0, bed2 <__swbuf_r+0x92>
    beac:	e00f      	b.n	bece <__swbuf_r+0x8e>
    beae:	4b0b      	ldr	r3, [pc, #44]	; (bedc <__swbuf_r+0x9c>)
    beb0:	429c      	cmp	r4, r3
    beb2:	d101      	bne.n	beb8 <__swbuf_r+0x78>
    beb4:	68ac      	ldr	r4, [r5, #8]
    beb6:	e7d0      	b.n	be5a <__swbuf_r+0x1a>
    beb8:	4b09      	ldr	r3, [pc, #36]	; (bee0 <__swbuf_r+0xa0>)
    beba:	429c      	cmp	r4, r3
    bebc:	bf08      	it	eq
    bebe:	68ec      	ldreq	r4, [r5, #12]
    bec0:	e7cb      	b.n	be5a <__swbuf_r+0x1a>
    bec2:	4621      	mov	r1, r4
    bec4:	4628      	mov	r0, r5
    bec6:	f000 f80d 	bl	bee4 <__swsetup_r>
    beca:	2800      	cmp	r0, #0
    becc:	d0cc      	beq.n	be68 <__swbuf_r+0x28>
    bece:	f04f 37ff 	mov.w	r7, #4294967295
    bed2:	4638      	mov	r0, r7
    bed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bed6:	bf00      	nop
    bed8:	0000d7b8 	.word	0x0000d7b8
    bedc:	0000d7d8 	.word	0x0000d7d8
    bee0:	0000d798 	.word	0x0000d798

0000bee4 <__swsetup_r>:
    bee4:	4b32      	ldr	r3, [pc, #200]	; (bfb0 <__swsetup_r+0xcc>)
    bee6:	b570      	push	{r4, r5, r6, lr}
    bee8:	681d      	ldr	r5, [r3, #0]
    beea:	4606      	mov	r6, r0
    beec:	460c      	mov	r4, r1
    beee:	b125      	cbz	r5, befa <__swsetup_r+0x16>
    bef0:	69ab      	ldr	r3, [r5, #24]
    bef2:	b913      	cbnz	r3, befa <__swsetup_r+0x16>
    bef4:	4628      	mov	r0, r5
    bef6:	f000 f955 	bl	c1a4 <__sinit>
    befa:	4b2e      	ldr	r3, [pc, #184]	; (bfb4 <__swsetup_r+0xd0>)
    befc:	429c      	cmp	r4, r3
    befe:	d10f      	bne.n	bf20 <__swsetup_r+0x3c>
    bf00:	686c      	ldr	r4, [r5, #4]
    bf02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    bf06:	b29a      	uxth	r2, r3
    bf08:	0715      	lsls	r5, r2, #28
    bf0a:	d42c      	bmi.n	bf66 <__swsetup_r+0x82>
    bf0c:	06d0      	lsls	r0, r2, #27
    bf0e:	d411      	bmi.n	bf34 <__swsetup_r+0x50>
    bf10:	2209      	movs	r2, #9
    bf12:	6032      	str	r2, [r6, #0]
    bf14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    bf18:	81a3      	strh	r3, [r4, #12]
    bf1a:	f04f 30ff 	mov.w	r0, #4294967295
    bf1e:	bd70      	pop	{r4, r5, r6, pc}
    bf20:	4b25      	ldr	r3, [pc, #148]	; (bfb8 <__swsetup_r+0xd4>)
    bf22:	429c      	cmp	r4, r3
    bf24:	d101      	bne.n	bf2a <__swsetup_r+0x46>
    bf26:	68ac      	ldr	r4, [r5, #8]
    bf28:	e7eb      	b.n	bf02 <__swsetup_r+0x1e>
    bf2a:	4b24      	ldr	r3, [pc, #144]	; (bfbc <__swsetup_r+0xd8>)
    bf2c:	429c      	cmp	r4, r3
    bf2e:	bf08      	it	eq
    bf30:	68ec      	ldreq	r4, [r5, #12]
    bf32:	e7e6      	b.n	bf02 <__swsetup_r+0x1e>
    bf34:	0751      	lsls	r1, r2, #29
    bf36:	d512      	bpl.n	bf5e <__swsetup_r+0x7a>
    bf38:	6b61      	ldr	r1, [r4, #52]	; 0x34
    bf3a:	b141      	cbz	r1, bf4e <__swsetup_r+0x6a>
    bf3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    bf40:	4299      	cmp	r1, r3
    bf42:	d002      	beq.n	bf4a <__swsetup_r+0x66>
    bf44:	4630      	mov	r0, r6
    bf46:	f7ff fd61 	bl	ba0c <_free_r>
    bf4a:	2300      	movs	r3, #0
    bf4c:	6363      	str	r3, [r4, #52]	; 0x34
    bf4e:	89a3      	ldrh	r3, [r4, #12]
    bf50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    bf54:	81a3      	strh	r3, [r4, #12]
    bf56:	2300      	movs	r3, #0
    bf58:	6063      	str	r3, [r4, #4]
    bf5a:	6923      	ldr	r3, [r4, #16]
    bf5c:	6023      	str	r3, [r4, #0]
    bf5e:	89a3      	ldrh	r3, [r4, #12]
    bf60:	f043 0308 	orr.w	r3, r3, #8
    bf64:	81a3      	strh	r3, [r4, #12]
    bf66:	6923      	ldr	r3, [r4, #16]
    bf68:	b94b      	cbnz	r3, bf7e <__swsetup_r+0x9a>
    bf6a:	89a3      	ldrh	r3, [r4, #12]
    bf6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
    bf70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    bf74:	d003      	beq.n	bf7e <__swsetup_r+0x9a>
    bf76:	4621      	mov	r1, r4
    bf78:	4630      	mov	r0, r6
    bf7a:	f000 f9c1 	bl	c300 <__smakebuf_r>
    bf7e:	89a2      	ldrh	r2, [r4, #12]
    bf80:	f012 0301 	ands.w	r3, r2, #1
    bf84:	d00c      	beq.n	bfa0 <__swsetup_r+0xbc>
    bf86:	2300      	movs	r3, #0
    bf88:	60a3      	str	r3, [r4, #8]
    bf8a:	6963      	ldr	r3, [r4, #20]
    bf8c:	425b      	negs	r3, r3
    bf8e:	61a3      	str	r3, [r4, #24]
    bf90:	6923      	ldr	r3, [r4, #16]
    bf92:	b953      	cbnz	r3, bfaa <__swsetup_r+0xc6>
    bf94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    bf98:	f013 0080 	ands.w	r0, r3, #128	; 0x80
    bf9c:	d1ba      	bne.n	bf14 <__swsetup_r+0x30>
    bf9e:	bd70      	pop	{r4, r5, r6, pc}
    bfa0:	0792      	lsls	r2, r2, #30
    bfa2:	bf58      	it	pl
    bfa4:	6963      	ldrpl	r3, [r4, #20]
    bfa6:	60a3      	str	r3, [r4, #8]
    bfa8:	e7f2      	b.n	bf90 <__swsetup_r+0xac>
    bfaa:	2000      	movs	r0, #0
    bfac:	e7f7      	b.n	bf9e <__swsetup_r+0xba>
    bfae:	bf00      	nop
    bfb0:	20000558 	.word	0x20000558
    bfb4:	0000d7b8 	.word	0x0000d7b8
    bfb8:	0000d7d8 	.word	0x0000d7d8
    bfbc:	0000d798 	.word	0x0000d798

0000bfc0 <__sflush_r>:
    bfc0:	898a      	ldrh	r2, [r1, #12]
    bfc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bfc6:	4605      	mov	r5, r0
    bfc8:	0710      	lsls	r0, r2, #28
    bfca:	460c      	mov	r4, r1
    bfcc:	d45a      	bmi.n	c084 <__sflush_r+0xc4>
    bfce:	684b      	ldr	r3, [r1, #4]
    bfd0:	2b00      	cmp	r3, #0
    bfd2:	dc05      	bgt.n	bfe0 <__sflush_r+0x20>
    bfd4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    bfd6:	2b00      	cmp	r3, #0
    bfd8:	dc02      	bgt.n	bfe0 <__sflush_r+0x20>
    bfda:	2000      	movs	r0, #0
    bfdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bfe0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    bfe2:	2e00      	cmp	r6, #0
    bfe4:	d0f9      	beq.n	bfda <__sflush_r+0x1a>
    bfe6:	2300      	movs	r3, #0
    bfe8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    bfec:	682f      	ldr	r7, [r5, #0]
    bfee:	602b      	str	r3, [r5, #0]
    bff0:	d033      	beq.n	c05a <__sflush_r+0x9a>
    bff2:	6d60      	ldr	r0, [r4, #84]	; 0x54
    bff4:	89a3      	ldrh	r3, [r4, #12]
    bff6:	075a      	lsls	r2, r3, #29
    bff8:	d505      	bpl.n	c006 <__sflush_r+0x46>
    bffa:	6863      	ldr	r3, [r4, #4]
    bffc:	1ac0      	subs	r0, r0, r3
    bffe:	6b63      	ldr	r3, [r4, #52]	; 0x34
    c000:	b10b      	cbz	r3, c006 <__sflush_r+0x46>
    c002:	6c23      	ldr	r3, [r4, #64]	; 0x40
    c004:	1ac0      	subs	r0, r0, r3
    c006:	2300      	movs	r3, #0
    c008:	4602      	mov	r2, r0
    c00a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    c00c:	6a21      	ldr	r1, [r4, #32]
    c00e:	4628      	mov	r0, r5
    c010:	47b0      	blx	r6
    c012:	1c43      	adds	r3, r0, #1
    c014:	89a3      	ldrh	r3, [r4, #12]
    c016:	d106      	bne.n	c026 <__sflush_r+0x66>
    c018:	6829      	ldr	r1, [r5, #0]
    c01a:	291d      	cmp	r1, #29
    c01c:	d84b      	bhi.n	c0b6 <__sflush_r+0xf6>
    c01e:	4a2b      	ldr	r2, [pc, #172]	; (c0cc <__sflush_r+0x10c>)
    c020:	40ca      	lsrs	r2, r1
    c022:	07d6      	lsls	r6, r2, #31
    c024:	d547      	bpl.n	c0b6 <__sflush_r+0xf6>
    c026:	2200      	movs	r2, #0
    c028:	6062      	str	r2, [r4, #4]
    c02a:	04d9      	lsls	r1, r3, #19
    c02c:	6922      	ldr	r2, [r4, #16]
    c02e:	6022      	str	r2, [r4, #0]
    c030:	d504      	bpl.n	c03c <__sflush_r+0x7c>
    c032:	1c42      	adds	r2, r0, #1
    c034:	d101      	bne.n	c03a <__sflush_r+0x7a>
    c036:	682b      	ldr	r3, [r5, #0]
    c038:	b903      	cbnz	r3, c03c <__sflush_r+0x7c>
    c03a:	6560      	str	r0, [r4, #84]	; 0x54
    c03c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c03e:	602f      	str	r7, [r5, #0]
    c040:	2900      	cmp	r1, #0
    c042:	d0ca      	beq.n	bfda <__sflush_r+0x1a>
    c044:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c048:	4299      	cmp	r1, r3
    c04a:	d002      	beq.n	c052 <__sflush_r+0x92>
    c04c:	4628      	mov	r0, r5
    c04e:	f7ff fcdd 	bl	ba0c <_free_r>
    c052:	2000      	movs	r0, #0
    c054:	6360      	str	r0, [r4, #52]	; 0x34
    c056:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c05a:	6a21      	ldr	r1, [r4, #32]
    c05c:	2301      	movs	r3, #1
    c05e:	4628      	mov	r0, r5
    c060:	47b0      	blx	r6
    c062:	1c41      	adds	r1, r0, #1
    c064:	d1c6      	bne.n	bff4 <__sflush_r+0x34>
    c066:	682b      	ldr	r3, [r5, #0]
    c068:	2b00      	cmp	r3, #0
    c06a:	d0c3      	beq.n	bff4 <__sflush_r+0x34>
    c06c:	2b1d      	cmp	r3, #29
    c06e:	d001      	beq.n	c074 <__sflush_r+0xb4>
    c070:	2b16      	cmp	r3, #22
    c072:	d101      	bne.n	c078 <__sflush_r+0xb8>
    c074:	602f      	str	r7, [r5, #0]
    c076:	e7b0      	b.n	bfda <__sflush_r+0x1a>
    c078:	89a3      	ldrh	r3, [r4, #12]
    c07a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c07e:	81a3      	strh	r3, [r4, #12]
    c080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c084:	690f      	ldr	r7, [r1, #16]
    c086:	2f00      	cmp	r7, #0
    c088:	d0a7      	beq.n	bfda <__sflush_r+0x1a>
    c08a:	0793      	lsls	r3, r2, #30
    c08c:	680e      	ldr	r6, [r1, #0]
    c08e:	bf08      	it	eq
    c090:	694b      	ldreq	r3, [r1, #20]
    c092:	600f      	str	r7, [r1, #0]
    c094:	bf18      	it	ne
    c096:	2300      	movne	r3, #0
    c098:	eba6 0807 	sub.w	r8, r6, r7
    c09c:	608b      	str	r3, [r1, #8]
    c09e:	f1b8 0f00 	cmp.w	r8, #0
    c0a2:	dd9a      	ble.n	bfda <__sflush_r+0x1a>
    c0a4:	4643      	mov	r3, r8
    c0a6:	463a      	mov	r2, r7
    c0a8:	6a21      	ldr	r1, [r4, #32]
    c0aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    c0ac:	4628      	mov	r0, r5
    c0ae:	47b0      	blx	r6
    c0b0:	2800      	cmp	r0, #0
    c0b2:	dc07      	bgt.n	c0c4 <__sflush_r+0x104>
    c0b4:	89a3      	ldrh	r3, [r4, #12]
    c0b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c0ba:	81a3      	strh	r3, [r4, #12]
    c0bc:	f04f 30ff 	mov.w	r0, #4294967295
    c0c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c0c4:	4407      	add	r7, r0
    c0c6:	eba8 0800 	sub.w	r8, r8, r0
    c0ca:	e7e8      	b.n	c09e <__sflush_r+0xde>
    c0cc:	20400001 	.word	0x20400001

0000c0d0 <_fflush_r>:
    c0d0:	b538      	push	{r3, r4, r5, lr}
    c0d2:	690b      	ldr	r3, [r1, #16]
    c0d4:	4605      	mov	r5, r0
    c0d6:	460c      	mov	r4, r1
    c0d8:	b1db      	cbz	r3, c112 <_fflush_r+0x42>
    c0da:	b118      	cbz	r0, c0e4 <_fflush_r+0x14>
    c0dc:	6983      	ldr	r3, [r0, #24]
    c0de:	b90b      	cbnz	r3, c0e4 <_fflush_r+0x14>
    c0e0:	f000 f860 	bl	c1a4 <__sinit>
    c0e4:	4b0c      	ldr	r3, [pc, #48]	; (c118 <_fflush_r+0x48>)
    c0e6:	429c      	cmp	r4, r3
    c0e8:	d109      	bne.n	c0fe <_fflush_r+0x2e>
    c0ea:	686c      	ldr	r4, [r5, #4]
    c0ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    c0f0:	b17b      	cbz	r3, c112 <_fflush_r+0x42>
    c0f2:	4621      	mov	r1, r4
    c0f4:	4628      	mov	r0, r5
    c0f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    c0fa:	f7ff bf61 	b.w	bfc0 <__sflush_r>
    c0fe:	4b07      	ldr	r3, [pc, #28]	; (c11c <_fflush_r+0x4c>)
    c100:	429c      	cmp	r4, r3
    c102:	d101      	bne.n	c108 <_fflush_r+0x38>
    c104:	68ac      	ldr	r4, [r5, #8]
    c106:	e7f1      	b.n	c0ec <_fflush_r+0x1c>
    c108:	4b05      	ldr	r3, [pc, #20]	; (c120 <_fflush_r+0x50>)
    c10a:	429c      	cmp	r4, r3
    c10c:	bf08      	it	eq
    c10e:	68ec      	ldreq	r4, [r5, #12]
    c110:	e7ec      	b.n	c0ec <_fflush_r+0x1c>
    c112:	2000      	movs	r0, #0
    c114:	bd38      	pop	{r3, r4, r5, pc}
    c116:	bf00      	nop
    c118:	0000d7b8 	.word	0x0000d7b8
    c11c:	0000d7d8 	.word	0x0000d7d8
    c120:	0000d798 	.word	0x0000d798

0000c124 <_cleanup_r>:
    c124:	4901      	ldr	r1, [pc, #4]	; (c12c <_cleanup_r+0x8>)
    c126:	f000 b8a9 	b.w	c27c <_fwalk_reent>
    c12a:	bf00      	nop
    c12c:	0000c0d1 	.word	0x0000c0d1

0000c130 <std.isra.0>:
    c130:	2300      	movs	r3, #0
    c132:	b510      	push	{r4, lr}
    c134:	4604      	mov	r4, r0
    c136:	6003      	str	r3, [r0, #0]
    c138:	6043      	str	r3, [r0, #4]
    c13a:	6083      	str	r3, [r0, #8]
    c13c:	8181      	strh	r1, [r0, #12]
    c13e:	6643      	str	r3, [r0, #100]	; 0x64
    c140:	81c2      	strh	r2, [r0, #14]
    c142:	6103      	str	r3, [r0, #16]
    c144:	6143      	str	r3, [r0, #20]
    c146:	6183      	str	r3, [r0, #24]
    c148:	4619      	mov	r1, r3
    c14a:	2208      	movs	r2, #8
    c14c:	305c      	adds	r0, #92	; 0x5c
    c14e:	f7ff fc54 	bl	b9fa <memset>
    c152:	4b05      	ldr	r3, [pc, #20]	; (c168 <std.isra.0+0x38>)
    c154:	6263      	str	r3, [r4, #36]	; 0x24
    c156:	4b05      	ldr	r3, [pc, #20]	; (c16c <std.isra.0+0x3c>)
    c158:	62a3      	str	r3, [r4, #40]	; 0x28
    c15a:	4b05      	ldr	r3, [pc, #20]	; (c170 <std.isra.0+0x40>)
    c15c:	62e3      	str	r3, [r4, #44]	; 0x2c
    c15e:	4b05      	ldr	r3, [pc, #20]	; (c174 <std.isra.0+0x44>)
    c160:	6224      	str	r4, [r4, #32]
    c162:	6323      	str	r3, [r4, #48]	; 0x30
    c164:	bd10      	pop	{r4, pc}
    c166:	bf00      	nop
    c168:	0000cbcd 	.word	0x0000cbcd
    c16c:	0000cbef 	.word	0x0000cbef
    c170:	0000cc27 	.word	0x0000cc27
    c174:	0000cc4b 	.word	0x0000cc4b

0000c178 <__sfmoreglue>:
    c178:	b570      	push	{r4, r5, r6, lr}
    c17a:	1e4a      	subs	r2, r1, #1
    c17c:	2568      	movs	r5, #104	; 0x68
    c17e:	4355      	muls	r5, r2
    c180:	460e      	mov	r6, r1
    c182:	f105 0174 	add.w	r1, r5, #116	; 0x74
    c186:	f7ff fc8f 	bl	baa8 <_malloc_r>
    c18a:	4604      	mov	r4, r0
    c18c:	b140      	cbz	r0, c1a0 <__sfmoreglue+0x28>
    c18e:	2100      	movs	r1, #0
    c190:	e880 0042 	stmia.w	r0, {r1, r6}
    c194:	300c      	adds	r0, #12
    c196:	60a0      	str	r0, [r4, #8]
    c198:	f105 0268 	add.w	r2, r5, #104	; 0x68
    c19c:	f7ff fc2d 	bl	b9fa <memset>
    c1a0:	4620      	mov	r0, r4
    c1a2:	bd70      	pop	{r4, r5, r6, pc}

0000c1a4 <__sinit>:
    c1a4:	6983      	ldr	r3, [r0, #24]
    c1a6:	b510      	push	{r4, lr}
    c1a8:	4604      	mov	r4, r0
    c1aa:	bb33      	cbnz	r3, c1fa <__sinit+0x56>
    c1ac:	6483      	str	r3, [r0, #72]	; 0x48
    c1ae:	64c3      	str	r3, [r0, #76]	; 0x4c
    c1b0:	6503      	str	r3, [r0, #80]	; 0x50
    c1b2:	4b12      	ldr	r3, [pc, #72]	; (c1fc <__sinit+0x58>)
    c1b4:	4a12      	ldr	r2, [pc, #72]	; (c200 <__sinit+0x5c>)
    c1b6:	681b      	ldr	r3, [r3, #0]
    c1b8:	6282      	str	r2, [r0, #40]	; 0x28
    c1ba:	4298      	cmp	r0, r3
    c1bc:	bf04      	itt	eq
    c1be:	2301      	moveq	r3, #1
    c1c0:	6183      	streq	r3, [r0, #24]
    c1c2:	f000 f81f 	bl	c204 <__sfp>
    c1c6:	6060      	str	r0, [r4, #4]
    c1c8:	4620      	mov	r0, r4
    c1ca:	f000 f81b 	bl	c204 <__sfp>
    c1ce:	60a0      	str	r0, [r4, #8]
    c1d0:	4620      	mov	r0, r4
    c1d2:	f000 f817 	bl	c204 <__sfp>
    c1d6:	2200      	movs	r2, #0
    c1d8:	60e0      	str	r0, [r4, #12]
    c1da:	2104      	movs	r1, #4
    c1dc:	6860      	ldr	r0, [r4, #4]
    c1de:	f7ff ffa7 	bl	c130 <std.isra.0>
    c1e2:	2201      	movs	r2, #1
    c1e4:	2109      	movs	r1, #9
    c1e6:	68a0      	ldr	r0, [r4, #8]
    c1e8:	f7ff ffa2 	bl	c130 <std.isra.0>
    c1ec:	2202      	movs	r2, #2
    c1ee:	2112      	movs	r1, #18
    c1f0:	68e0      	ldr	r0, [r4, #12]
    c1f2:	f7ff ff9d 	bl	c130 <std.isra.0>
    c1f6:	2301      	movs	r3, #1
    c1f8:	61a3      	str	r3, [r4, #24]
    c1fa:	bd10      	pop	{r4, pc}
    c1fc:	0000d794 	.word	0x0000d794
    c200:	0000c125 	.word	0x0000c125

0000c204 <__sfp>:
    c204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c206:	4b1c      	ldr	r3, [pc, #112]	; (c278 <__sfp+0x74>)
    c208:	681e      	ldr	r6, [r3, #0]
    c20a:	69b3      	ldr	r3, [r6, #24]
    c20c:	4607      	mov	r7, r0
    c20e:	b913      	cbnz	r3, c216 <__sfp+0x12>
    c210:	4630      	mov	r0, r6
    c212:	f7ff ffc7 	bl	c1a4 <__sinit>
    c216:	3648      	adds	r6, #72	; 0x48
    c218:	68b4      	ldr	r4, [r6, #8]
    c21a:	6873      	ldr	r3, [r6, #4]
    c21c:	3b01      	subs	r3, #1
    c21e:	d503      	bpl.n	c228 <__sfp+0x24>
    c220:	6833      	ldr	r3, [r6, #0]
    c222:	b133      	cbz	r3, c232 <__sfp+0x2e>
    c224:	6836      	ldr	r6, [r6, #0]
    c226:	e7f7      	b.n	c218 <__sfp+0x14>
    c228:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    c22c:	b16d      	cbz	r5, c24a <__sfp+0x46>
    c22e:	3468      	adds	r4, #104	; 0x68
    c230:	e7f4      	b.n	c21c <__sfp+0x18>
    c232:	2104      	movs	r1, #4
    c234:	4638      	mov	r0, r7
    c236:	f7ff ff9f 	bl	c178 <__sfmoreglue>
    c23a:	6030      	str	r0, [r6, #0]
    c23c:	2800      	cmp	r0, #0
    c23e:	d1f1      	bne.n	c224 <__sfp+0x20>
    c240:	230c      	movs	r3, #12
    c242:	603b      	str	r3, [r7, #0]
    c244:	4604      	mov	r4, r0
    c246:	4620      	mov	r0, r4
    c248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c24a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    c24e:	81e3      	strh	r3, [r4, #14]
    c250:	2301      	movs	r3, #1
    c252:	81a3      	strh	r3, [r4, #12]
    c254:	6665      	str	r5, [r4, #100]	; 0x64
    c256:	6025      	str	r5, [r4, #0]
    c258:	60a5      	str	r5, [r4, #8]
    c25a:	6065      	str	r5, [r4, #4]
    c25c:	6125      	str	r5, [r4, #16]
    c25e:	6165      	str	r5, [r4, #20]
    c260:	61a5      	str	r5, [r4, #24]
    c262:	2208      	movs	r2, #8
    c264:	4629      	mov	r1, r5
    c266:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    c26a:	f7ff fbc6 	bl	b9fa <memset>
    c26e:	6365      	str	r5, [r4, #52]	; 0x34
    c270:	63a5      	str	r5, [r4, #56]	; 0x38
    c272:	64a5      	str	r5, [r4, #72]	; 0x48
    c274:	64e5      	str	r5, [r4, #76]	; 0x4c
    c276:	e7e6      	b.n	c246 <__sfp+0x42>
    c278:	0000d794 	.word	0x0000d794

0000c27c <_fwalk_reent>:
    c27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    c280:	4680      	mov	r8, r0
    c282:	4689      	mov	r9, r1
    c284:	f100 0448 	add.w	r4, r0, #72	; 0x48
    c288:	2600      	movs	r6, #0
    c28a:	b914      	cbnz	r4, c292 <_fwalk_reent+0x16>
    c28c:	4630      	mov	r0, r6
    c28e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c292:	68a5      	ldr	r5, [r4, #8]
    c294:	6867      	ldr	r7, [r4, #4]
    c296:	3f01      	subs	r7, #1
    c298:	d501      	bpl.n	c29e <_fwalk_reent+0x22>
    c29a:	6824      	ldr	r4, [r4, #0]
    c29c:	e7f5      	b.n	c28a <_fwalk_reent+0xe>
    c29e:	89ab      	ldrh	r3, [r5, #12]
    c2a0:	2b01      	cmp	r3, #1
    c2a2:	d907      	bls.n	c2b4 <_fwalk_reent+0x38>
    c2a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    c2a8:	3301      	adds	r3, #1
    c2aa:	d003      	beq.n	c2b4 <_fwalk_reent+0x38>
    c2ac:	4629      	mov	r1, r5
    c2ae:	4640      	mov	r0, r8
    c2b0:	47c8      	blx	r9
    c2b2:	4306      	orrs	r6, r0
    c2b4:	3568      	adds	r5, #104	; 0x68
    c2b6:	e7ee      	b.n	c296 <_fwalk_reent+0x1a>

0000c2b8 <__swhatbuf_r>:
    c2b8:	b570      	push	{r4, r5, r6, lr}
    c2ba:	460e      	mov	r6, r1
    c2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c2c0:	2900      	cmp	r1, #0
    c2c2:	b090      	sub	sp, #64	; 0x40
    c2c4:	4614      	mov	r4, r2
    c2c6:	461d      	mov	r5, r3
    c2c8:	da07      	bge.n	c2da <__swhatbuf_r+0x22>
    c2ca:	2300      	movs	r3, #0
    c2cc:	602b      	str	r3, [r5, #0]
    c2ce:	89b3      	ldrh	r3, [r6, #12]
    c2d0:	061a      	lsls	r2, r3, #24
    c2d2:	d410      	bmi.n	c2f6 <__swhatbuf_r+0x3e>
    c2d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    c2d8:	e00e      	b.n	c2f8 <__swhatbuf_r+0x40>
    c2da:	aa01      	add	r2, sp, #4
    c2dc:	f000 fcdc 	bl	cc98 <_fstat_r>
    c2e0:	2800      	cmp	r0, #0
    c2e2:	dbf2      	blt.n	c2ca <__swhatbuf_r+0x12>
    c2e4:	9a02      	ldr	r2, [sp, #8]
    c2e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    c2ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    c2ee:	425a      	negs	r2, r3
    c2f0:	415a      	adcs	r2, r3
    c2f2:	602a      	str	r2, [r5, #0]
    c2f4:	e7ee      	b.n	c2d4 <__swhatbuf_r+0x1c>
    c2f6:	2340      	movs	r3, #64	; 0x40
    c2f8:	2000      	movs	r0, #0
    c2fa:	6023      	str	r3, [r4, #0]
    c2fc:	b010      	add	sp, #64	; 0x40
    c2fe:	bd70      	pop	{r4, r5, r6, pc}

0000c300 <__smakebuf_r>:
    c300:	898b      	ldrh	r3, [r1, #12]
    c302:	b573      	push	{r0, r1, r4, r5, r6, lr}
    c304:	079d      	lsls	r5, r3, #30
    c306:	4606      	mov	r6, r0
    c308:	460c      	mov	r4, r1
    c30a:	d507      	bpl.n	c31c <__smakebuf_r+0x1c>
    c30c:	f104 0347 	add.w	r3, r4, #71	; 0x47
    c310:	6023      	str	r3, [r4, #0]
    c312:	6123      	str	r3, [r4, #16]
    c314:	2301      	movs	r3, #1
    c316:	6163      	str	r3, [r4, #20]
    c318:	b002      	add	sp, #8
    c31a:	bd70      	pop	{r4, r5, r6, pc}
    c31c:	ab01      	add	r3, sp, #4
    c31e:	466a      	mov	r2, sp
    c320:	f7ff ffca 	bl	c2b8 <__swhatbuf_r>
    c324:	9900      	ldr	r1, [sp, #0]
    c326:	4605      	mov	r5, r0
    c328:	4630      	mov	r0, r6
    c32a:	f7ff fbbd 	bl	baa8 <_malloc_r>
    c32e:	b948      	cbnz	r0, c344 <__smakebuf_r+0x44>
    c330:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    c334:	059a      	lsls	r2, r3, #22
    c336:	d4ef      	bmi.n	c318 <__smakebuf_r+0x18>
    c338:	f023 0303 	bic.w	r3, r3, #3
    c33c:	f043 0302 	orr.w	r3, r3, #2
    c340:	81a3      	strh	r3, [r4, #12]
    c342:	e7e3      	b.n	c30c <__smakebuf_r+0xc>
    c344:	4b0d      	ldr	r3, [pc, #52]	; (c37c <__smakebuf_r+0x7c>)
    c346:	62b3      	str	r3, [r6, #40]	; 0x28
    c348:	89a3      	ldrh	r3, [r4, #12]
    c34a:	6020      	str	r0, [r4, #0]
    c34c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    c350:	81a3      	strh	r3, [r4, #12]
    c352:	9b00      	ldr	r3, [sp, #0]
    c354:	6163      	str	r3, [r4, #20]
    c356:	9b01      	ldr	r3, [sp, #4]
    c358:	6120      	str	r0, [r4, #16]
    c35a:	b15b      	cbz	r3, c374 <__smakebuf_r+0x74>
    c35c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    c360:	4630      	mov	r0, r6
    c362:	f000 fcab 	bl	ccbc <_isatty_r>
    c366:	b128      	cbz	r0, c374 <__smakebuf_r+0x74>
    c368:	89a3      	ldrh	r3, [r4, #12]
    c36a:	f023 0303 	bic.w	r3, r3, #3
    c36e:	f043 0301 	orr.w	r3, r3, #1
    c372:	81a3      	strh	r3, [r4, #12]
    c374:	89a3      	ldrh	r3, [r4, #12]
    c376:	431d      	orrs	r5, r3
    c378:	81a5      	strh	r5, [r4, #12]
    c37a:	e7cd      	b.n	c318 <__smakebuf_r+0x18>
    c37c:	0000c125 	.word	0x0000c125

0000c380 <__malloc_lock>:
    c380:	4770      	bx	lr

0000c382 <__malloc_unlock>:
    c382:	4770      	bx	lr

0000c384 <__ssputs_r>:
    c384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c388:	688e      	ldr	r6, [r1, #8]
    c38a:	429e      	cmp	r6, r3
    c38c:	4682      	mov	sl, r0
    c38e:	460c      	mov	r4, r1
    c390:	4691      	mov	r9, r2
    c392:	4698      	mov	r8, r3
    c394:	d835      	bhi.n	c402 <__ssputs_r+0x7e>
    c396:	898a      	ldrh	r2, [r1, #12]
    c398:	f412 6f90 	tst.w	r2, #1152	; 0x480
    c39c:	d031      	beq.n	c402 <__ssputs_r+0x7e>
    c39e:	6825      	ldr	r5, [r4, #0]
    c3a0:	6909      	ldr	r1, [r1, #16]
    c3a2:	1a6f      	subs	r7, r5, r1
    c3a4:	6965      	ldr	r5, [r4, #20]
    c3a6:	2302      	movs	r3, #2
    c3a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    c3ac:	fb95 f5f3 	sdiv	r5, r5, r3
    c3b0:	f108 0301 	add.w	r3, r8, #1
    c3b4:	443b      	add	r3, r7
    c3b6:	429d      	cmp	r5, r3
    c3b8:	bf38      	it	cc
    c3ba:	461d      	movcc	r5, r3
    c3bc:	0553      	lsls	r3, r2, #21
    c3be:	d531      	bpl.n	c424 <__ssputs_r+0xa0>
    c3c0:	4629      	mov	r1, r5
    c3c2:	f7ff fb71 	bl	baa8 <_malloc_r>
    c3c6:	4606      	mov	r6, r0
    c3c8:	b950      	cbnz	r0, c3e0 <__ssputs_r+0x5c>
    c3ca:	230c      	movs	r3, #12
    c3cc:	f8ca 3000 	str.w	r3, [sl]
    c3d0:	89a3      	ldrh	r3, [r4, #12]
    c3d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c3d6:	81a3      	strh	r3, [r4, #12]
    c3d8:	f04f 30ff 	mov.w	r0, #4294967295
    c3dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c3e0:	463a      	mov	r2, r7
    c3e2:	6921      	ldr	r1, [r4, #16]
    c3e4:	f7ff fafe 	bl	b9e4 <memcpy>
    c3e8:	89a3      	ldrh	r3, [r4, #12]
    c3ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    c3ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    c3f2:	81a3      	strh	r3, [r4, #12]
    c3f4:	6126      	str	r6, [r4, #16]
    c3f6:	6165      	str	r5, [r4, #20]
    c3f8:	443e      	add	r6, r7
    c3fa:	1bed      	subs	r5, r5, r7
    c3fc:	6026      	str	r6, [r4, #0]
    c3fe:	60a5      	str	r5, [r4, #8]
    c400:	4646      	mov	r6, r8
    c402:	4546      	cmp	r6, r8
    c404:	bf28      	it	cs
    c406:	4646      	movcs	r6, r8
    c408:	4632      	mov	r2, r6
    c40a:	4649      	mov	r1, r9
    c40c:	6820      	ldr	r0, [r4, #0]
    c40e:	f000 fcc7 	bl	cda0 <memmove>
    c412:	68a3      	ldr	r3, [r4, #8]
    c414:	1b9b      	subs	r3, r3, r6
    c416:	60a3      	str	r3, [r4, #8]
    c418:	6823      	ldr	r3, [r4, #0]
    c41a:	441e      	add	r6, r3
    c41c:	6026      	str	r6, [r4, #0]
    c41e:	2000      	movs	r0, #0
    c420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c424:	462a      	mov	r2, r5
    c426:	f000 fcd5 	bl	cdd4 <_realloc_r>
    c42a:	4606      	mov	r6, r0
    c42c:	2800      	cmp	r0, #0
    c42e:	d1e1      	bne.n	c3f4 <__ssputs_r+0x70>
    c430:	6921      	ldr	r1, [r4, #16]
    c432:	4650      	mov	r0, sl
    c434:	f7ff faea 	bl	ba0c <_free_r>
    c438:	e7c7      	b.n	c3ca <__ssputs_r+0x46>
	...

0000c43c <_svfiprintf_r>:
    c43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c440:	b09d      	sub	sp, #116	; 0x74
    c442:	4680      	mov	r8, r0
    c444:	9303      	str	r3, [sp, #12]
    c446:	898b      	ldrh	r3, [r1, #12]
    c448:	061c      	lsls	r4, r3, #24
    c44a:	460d      	mov	r5, r1
    c44c:	4616      	mov	r6, r2
    c44e:	d50f      	bpl.n	c470 <_svfiprintf_r+0x34>
    c450:	690b      	ldr	r3, [r1, #16]
    c452:	b96b      	cbnz	r3, c470 <_svfiprintf_r+0x34>
    c454:	2140      	movs	r1, #64	; 0x40
    c456:	f7ff fb27 	bl	baa8 <_malloc_r>
    c45a:	6028      	str	r0, [r5, #0]
    c45c:	6128      	str	r0, [r5, #16]
    c45e:	b928      	cbnz	r0, c46c <_svfiprintf_r+0x30>
    c460:	230c      	movs	r3, #12
    c462:	f8c8 3000 	str.w	r3, [r8]
    c466:	f04f 30ff 	mov.w	r0, #4294967295
    c46a:	e0c5      	b.n	c5f8 <_svfiprintf_r+0x1bc>
    c46c:	2340      	movs	r3, #64	; 0x40
    c46e:	616b      	str	r3, [r5, #20]
    c470:	2300      	movs	r3, #0
    c472:	9309      	str	r3, [sp, #36]	; 0x24
    c474:	2320      	movs	r3, #32
    c476:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    c47a:	2330      	movs	r3, #48	; 0x30
    c47c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    c480:	f04f 0b01 	mov.w	fp, #1
    c484:	4637      	mov	r7, r6
    c486:	463c      	mov	r4, r7
    c488:	f814 3b01 	ldrb.w	r3, [r4], #1
    c48c:	2b00      	cmp	r3, #0
    c48e:	d13c      	bne.n	c50a <_svfiprintf_r+0xce>
    c490:	ebb7 0a06 	subs.w	sl, r7, r6
    c494:	d00b      	beq.n	c4ae <_svfiprintf_r+0x72>
    c496:	4653      	mov	r3, sl
    c498:	4632      	mov	r2, r6
    c49a:	4629      	mov	r1, r5
    c49c:	4640      	mov	r0, r8
    c49e:	f7ff ff71 	bl	c384 <__ssputs_r>
    c4a2:	3001      	adds	r0, #1
    c4a4:	f000 80a3 	beq.w	c5ee <_svfiprintf_r+0x1b2>
    c4a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c4aa:	4453      	add	r3, sl
    c4ac:	9309      	str	r3, [sp, #36]	; 0x24
    c4ae:	783b      	ldrb	r3, [r7, #0]
    c4b0:	2b00      	cmp	r3, #0
    c4b2:	f000 809c 	beq.w	c5ee <_svfiprintf_r+0x1b2>
    c4b6:	2300      	movs	r3, #0
    c4b8:	f04f 32ff 	mov.w	r2, #4294967295
    c4bc:	9304      	str	r3, [sp, #16]
    c4be:	9307      	str	r3, [sp, #28]
    c4c0:	9205      	str	r2, [sp, #20]
    c4c2:	9306      	str	r3, [sp, #24]
    c4c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    c4c8:	931a      	str	r3, [sp, #104]	; 0x68
    c4ca:	2205      	movs	r2, #5
    c4cc:	7821      	ldrb	r1, [r4, #0]
    c4ce:	4850      	ldr	r0, [pc, #320]	; (c610 <_svfiprintf_r+0x1d4>)
    c4d0:	f000 fc16 	bl	cd00 <memchr>
    c4d4:	1c67      	adds	r7, r4, #1
    c4d6:	9b04      	ldr	r3, [sp, #16]
    c4d8:	b9d8      	cbnz	r0, c512 <_svfiprintf_r+0xd6>
    c4da:	06d9      	lsls	r1, r3, #27
    c4dc:	bf44      	itt	mi
    c4de:	2220      	movmi	r2, #32
    c4e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    c4e4:	071a      	lsls	r2, r3, #28
    c4e6:	bf44      	itt	mi
    c4e8:	222b      	movmi	r2, #43	; 0x2b
    c4ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    c4ee:	7822      	ldrb	r2, [r4, #0]
    c4f0:	2a2a      	cmp	r2, #42	; 0x2a
    c4f2:	d016      	beq.n	c522 <_svfiprintf_r+0xe6>
    c4f4:	9a07      	ldr	r2, [sp, #28]
    c4f6:	2100      	movs	r1, #0
    c4f8:	200a      	movs	r0, #10
    c4fa:	4627      	mov	r7, r4
    c4fc:	3401      	adds	r4, #1
    c4fe:	783b      	ldrb	r3, [r7, #0]
    c500:	3b30      	subs	r3, #48	; 0x30
    c502:	2b09      	cmp	r3, #9
    c504:	d951      	bls.n	c5aa <_svfiprintf_r+0x16e>
    c506:	b1c9      	cbz	r1, c53c <_svfiprintf_r+0x100>
    c508:	e011      	b.n	c52e <_svfiprintf_r+0xf2>
    c50a:	2b25      	cmp	r3, #37	; 0x25
    c50c:	d0c0      	beq.n	c490 <_svfiprintf_r+0x54>
    c50e:	4627      	mov	r7, r4
    c510:	e7b9      	b.n	c486 <_svfiprintf_r+0x4a>
    c512:	4a3f      	ldr	r2, [pc, #252]	; (c610 <_svfiprintf_r+0x1d4>)
    c514:	1a80      	subs	r0, r0, r2
    c516:	fa0b f000 	lsl.w	r0, fp, r0
    c51a:	4318      	orrs	r0, r3
    c51c:	9004      	str	r0, [sp, #16]
    c51e:	463c      	mov	r4, r7
    c520:	e7d3      	b.n	c4ca <_svfiprintf_r+0x8e>
    c522:	9a03      	ldr	r2, [sp, #12]
    c524:	1d11      	adds	r1, r2, #4
    c526:	6812      	ldr	r2, [r2, #0]
    c528:	9103      	str	r1, [sp, #12]
    c52a:	2a00      	cmp	r2, #0
    c52c:	db01      	blt.n	c532 <_svfiprintf_r+0xf6>
    c52e:	9207      	str	r2, [sp, #28]
    c530:	e004      	b.n	c53c <_svfiprintf_r+0x100>
    c532:	4252      	negs	r2, r2
    c534:	f043 0302 	orr.w	r3, r3, #2
    c538:	9207      	str	r2, [sp, #28]
    c53a:	9304      	str	r3, [sp, #16]
    c53c:	783b      	ldrb	r3, [r7, #0]
    c53e:	2b2e      	cmp	r3, #46	; 0x2e
    c540:	d10e      	bne.n	c560 <_svfiprintf_r+0x124>
    c542:	787b      	ldrb	r3, [r7, #1]
    c544:	2b2a      	cmp	r3, #42	; 0x2a
    c546:	f107 0101 	add.w	r1, r7, #1
    c54a:	d132      	bne.n	c5b2 <_svfiprintf_r+0x176>
    c54c:	9b03      	ldr	r3, [sp, #12]
    c54e:	1d1a      	adds	r2, r3, #4
    c550:	681b      	ldr	r3, [r3, #0]
    c552:	9203      	str	r2, [sp, #12]
    c554:	2b00      	cmp	r3, #0
    c556:	bfb8      	it	lt
    c558:	f04f 33ff 	movlt.w	r3, #4294967295
    c55c:	3702      	adds	r7, #2
    c55e:	9305      	str	r3, [sp, #20]
    c560:	4c2c      	ldr	r4, [pc, #176]	; (c614 <_svfiprintf_r+0x1d8>)
    c562:	7839      	ldrb	r1, [r7, #0]
    c564:	2203      	movs	r2, #3
    c566:	4620      	mov	r0, r4
    c568:	f000 fbca 	bl	cd00 <memchr>
    c56c:	b138      	cbz	r0, c57e <_svfiprintf_r+0x142>
    c56e:	2340      	movs	r3, #64	; 0x40
    c570:	1b00      	subs	r0, r0, r4
    c572:	fa03 f000 	lsl.w	r0, r3, r0
    c576:	9b04      	ldr	r3, [sp, #16]
    c578:	4303      	orrs	r3, r0
    c57a:	9304      	str	r3, [sp, #16]
    c57c:	3701      	adds	r7, #1
    c57e:	7839      	ldrb	r1, [r7, #0]
    c580:	4825      	ldr	r0, [pc, #148]	; (c618 <_svfiprintf_r+0x1dc>)
    c582:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    c586:	2206      	movs	r2, #6
    c588:	1c7e      	adds	r6, r7, #1
    c58a:	f000 fbb9 	bl	cd00 <memchr>
    c58e:	2800      	cmp	r0, #0
    c590:	d035      	beq.n	c5fe <_svfiprintf_r+0x1c2>
    c592:	4b22      	ldr	r3, [pc, #136]	; (c61c <_svfiprintf_r+0x1e0>)
    c594:	b9fb      	cbnz	r3, c5d6 <_svfiprintf_r+0x19a>
    c596:	9b03      	ldr	r3, [sp, #12]
    c598:	3307      	adds	r3, #7
    c59a:	f023 0307 	bic.w	r3, r3, #7
    c59e:	3308      	adds	r3, #8
    c5a0:	9303      	str	r3, [sp, #12]
    c5a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c5a4:	444b      	add	r3, r9
    c5a6:	9309      	str	r3, [sp, #36]	; 0x24
    c5a8:	e76c      	b.n	c484 <_svfiprintf_r+0x48>
    c5aa:	fb00 3202 	mla	r2, r0, r2, r3
    c5ae:	2101      	movs	r1, #1
    c5b0:	e7a3      	b.n	c4fa <_svfiprintf_r+0xbe>
    c5b2:	2300      	movs	r3, #0
    c5b4:	9305      	str	r3, [sp, #20]
    c5b6:	4618      	mov	r0, r3
    c5b8:	240a      	movs	r4, #10
    c5ba:	460f      	mov	r7, r1
    c5bc:	3101      	adds	r1, #1
    c5be:	783a      	ldrb	r2, [r7, #0]
    c5c0:	3a30      	subs	r2, #48	; 0x30
    c5c2:	2a09      	cmp	r2, #9
    c5c4:	d903      	bls.n	c5ce <_svfiprintf_r+0x192>
    c5c6:	2b00      	cmp	r3, #0
    c5c8:	d0ca      	beq.n	c560 <_svfiprintf_r+0x124>
    c5ca:	9005      	str	r0, [sp, #20]
    c5cc:	e7c8      	b.n	c560 <_svfiprintf_r+0x124>
    c5ce:	fb04 2000 	mla	r0, r4, r0, r2
    c5d2:	2301      	movs	r3, #1
    c5d4:	e7f1      	b.n	c5ba <_svfiprintf_r+0x17e>
    c5d6:	ab03      	add	r3, sp, #12
    c5d8:	9300      	str	r3, [sp, #0]
    c5da:	462a      	mov	r2, r5
    c5dc:	4b10      	ldr	r3, [pc, #64]	; (c620 <_svfiprintf_r+0x1e4>)
    c5de:	a904      	add	r1, sp, #16
    c5e0:	4640      	mov	r0, r8
    c5e2:	f3af 8000 	nop.w
    c5e6:	f1b0 3fff 	cmp.w	r0, #4294967295
    c5ea:	4681      	mov	r9, r0
    c5ec:	d1d9      	bne.n	c5a2 <_svfiprintf_r+0x166>
    c5ee:	89ab      	ldrh	r3, [r5, #12]
    c5f0:	065b      	lsls	r3, r3, #25
    c5f2:	f53f af38 	bmi.w	c466 <_svfiprintf_r+0x2a>
    c5f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    c5f8:	b01d      	add	sp, #116	; 0x74
    c5fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c5fe:	ab03      	add	r3, sp, #12
    c600:	9300      	str	r3, [sp, #0]
    c602:	462a      	mov	r2, r5
    c604:	4b06      	ldr	r3, [pc, #24]	; (c620 <_svfiprintf_r+0x1e4>)
    c606:	a904      	add	r1, sp, #16
    c608:	4640      	mov	r0, r8
    c60a:	f000 f9bf 	bl	c98c <_printf_i>
    c60e:	e7ea      	b.n	c5e6 <_svfiprintf_r+0x1aa>
    c610:	0000d7f8 	.word	0x0000d7f8
    c614:	0000d7fe 	.word	0x0000d7fe
    c618:	0000d802 	.word	0x0000d802
    c61c:	00000000 	.word	0x00000000
    c620:	0000c385 	.word	0x0000c385

0000c624 <__sfputc_r>:
    c624:	6893      	ldr	r3, [r2, #8]
    c626:	3b01      	subs	r3, #1
    c628:	2b00      	cmp	r3, #0
    c62a:	b410      	push	{r4}
    c62c:	6093      	str	r3, [r2, #8]
    c62e:	da08      	bge.n	c642 <__sfputc_r+0x1e>
    c630:	6994      	ldr	r4, [r2, #24]
    c632:	42a3      	cmp	r3, r4
    c634:	db02      	blt.n	c63c <__sfputc_r+0x18>
    c636:	b2cb      	uxtb	r3, r1
    c638:	2b0a      	cmp	r3, #10
    c63a:	d102      	bne.n	c642 <__sfputc_r+0x1e>
    c63c:	bc10      	pop	{r4}
    c63e:	f7ff bbff 	b.w	be40 <__swbuf_r>
    c642:	6813      	ldr	r3, [r2, #0]
    c644:	1c58      	adds	r0, r3, #1
    c646:	6010      	str	r0, [r2, #0]
    c648:	7019      	strb	r1, [r3, #0]
    c64a:	b2c8      	uxtb	r0, r1
    c64c:	bc10      	pop	{r4}
    c64e:	4770      	bx	lr

0000c650 <__sfputs_r>:
    c650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c652:	4606      	mov	r6, r0
    c654:	460f      	mov	r7, r1
    c656:	4614      	mov	r4, r2
    c658:	18d5      	adds	r5, r2, r3
    c65a:	42ac      	cmp	r4, r5
    c65c:	d101      	bne.n	c662 <__sfputs_r+0x12>
    c65e:	2000      	movs	r0, #0
    c660:	e007      	b.n	c672 <__sfputs_r+0x22>
    c662:	463a      	mov	r2, r7
    c664:	f814 1b01 	ldrb.w	r1, [r4], #1
    c668:	4630      	mov	r0, r6
    c66a:	f7ff ffdb 	bl	c624 <__sfputc_r>
    c66e:	1c43      	adds	r3, r0, #1
    c670:	d1f3      	bne.n	c65a <__sfputs_r+0xa>
    c672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000c674 <_vfiprintf_r>:
    c674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c678:	b09d      	sub	sp, #116	; 0x74
    c67a:	460c      	mov	r4, r1
    c67c:	4617      	mov	r7, r2
    c67e:	9303      	str	r3, [sp, #12]
    c680:	4606      	mov	r6, r0
    c682:	b118      	cbz	r0, c68c <_vfiprintf_r+0x18>
    c684:	6983      	ldr	r3, [r0, #24]
    c686:	b90b      	cbnz	r3, c68c <_vfiprintf_r+0x18>
    c688:	f7ff fd8c 	bl	c1a4 <__sinit>
    c68c:	4b7c      	ldr	r3, [pc, #496]	; (c880 <_vfiprintf_r+0x20c>)
    c68e:	429c      	cmp	r4, r3
    c690:	d157      	bne.n	c742 <_vfiprintf_r+0xce>
    c692:	6874      	ldr	r4, [r6, #4]
    c694:	89a3      	ldrh	r3, [r4, #12]
    c696:	0718      	lsls	r0, r3, #28
    c698:	d55d      	bpl.n	c756 <_vfiprintf_r+0xe2>
    c69a:	6923      	ldr	r3, [r4, #16]
    c69c:	2b00      	cmp	r3, #0
    c69e:	d05a      	beq.n	c756 <_vfiprintf_r+0xe2>
    c6a0:	2300      	movs	r3, #0
    c6a2:	9309      	str	r3, [sp, #36]	; 0x24
    c6a4:	2320      	movs	r3, #32
    c6a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    c6aa:	2330      	movs	r3, #48	; 0x30
    c6ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    c6b0:	f04f 0b01 	mov.w	fp, #1
    c6b4:	46b8      	mov	r8, r7
    c6b6:	4645      	mov	r5, r8
    c6b8:	f815 3b01 	ldrb.w	r3, [r5], #1
    c6bc:	2b00      	cmp	r3, #0
    c6be:	d155      	bne.n	c76c <_vfiprintf_r+0xf8>
    c6c0:	ebb8 0a07 	subs.w	sl, r8, r7
    c6c4:	d00b      	beq.n	c6de <_vfiprintf_r+0x6a>
    c6c6:	4653      	mov	r3, sl
    c6c8:	463a      	mov	r2, r7
    c6ca:	4621      	mov	r1, r4
    c6cc:	4630      	mov	r0, r6
    c6ce:	f7ff ffbf 	bl	c650 <__sfputs_r>
    c6d2:	3001      	adds	r0, #1
    c6d4:	f000 80c4 	beq.w	c860 <_vfiprintf_r+0x1ec>
    c6d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c6da:	4453      	add	r3, sl
    c6dc:	9309      	str	r3, [sp, #36]	; 0x24
    c6de:	f898 3000 	ldrb.w	r3, [r8]
    c6e2:	2b00      	cmp	r3, #0
    c6e4:	f000 80bc 	beq.w	c860 <_vfiprintf_r+0x1ec>
    c6e8:	2300      	movs	r3, #0
    c6ea:	f04f 32ff 	mov.w	r2, #4294967295
    c6ee:	9304      	str	r3, [sp, #16]
    c6f0:	9307      	str	r3, [sp, #28]
    c6f2:	9205      	str	r2, [sp, #20]
    c6f4:	9306      	str	r3, [sp, #24]
    c6f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    c6fa:	931a      	str	r3, [sp, #104]	; 0x68
    c6fc:	2205      	movs	r2, #5
    c6fe:	7829      	ldrb	r1, [r5, #0]
    c700:	4860      	ldr	r0, [pc, #384]	; (c884 <_vfiprintf_r+0x210>)
    c702:	f000 fafd 	bl	cd00 <memchr>
    c706:	f105 0801 	add.w	r8, r5, #1
    c70a:	9b04      	ldr	r3, [sp, #16]
    c70c:	2800      	cmp	r0, #0
    c70e:	d131      	bne.n	c774 <_vfiprintf_r+0x100>
    c710:	06d9      	lsls	r1, r3, #27
    c712:	bf44      	itt	mi
    c714:	2220      	movmi	r2, #32
    c716:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    c71a:	071a      	lsls	r2, r3, #28
    c71c:	bf44      	itt	mi
    c71e:	222b      	movmi	r2, #43	; 0x2b
    c720:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    c724:	782a      	ldrb	r2, [r5, #0]
    c726:	2a2a      	cmp	r2, #42	; 0x2a
    c728:	d02c      	beq.n	c784 <_vfiprintf_r+0x110>
    c72a:	9a07      	ldr	r2, [sp, #28]
    c72c:	2100      	movs	r1, #0
    c72e:	200a      	movs	r0, #10
    c730:	46a8      	mov	r8, r5
    c732:	3501      	adds	r5, #1
    c734:	f898 3000 	ldrb.w	r3, [r8]
    c738:	3b30      	subs	r3, #48	; 0x30
    c73a:	2b09      	cmp	r3, #9
    c73c:	d96d      	bls.n	c81a <_vfiprintf_r+0x1a6>
    c73e:	b371      	cbz	r1, c79e <_vfiprintf_r+0x12a>
    c740:	e026      	b.n	c790 <_vfiprintf_r+0x11c>
    c742:	4b51      	ldr	r3, [pc, #324]	; (c888 <_vfiprintf_r+0x214>)
    c744:	429c      	cmp	r4, r3
    c746:	d101      	bne.n	c74c <_vfiprintf_r+0xd8>
    c748:	68b4      	ldr	r4, [r6, #8]
    c74a:	e7a3      	b.n	c694 <_vfiprintf_r+0x20>
    c74c:	4b4f      	ldr	r3, [pc, #316]	; (c88c <_vfiprintf_r+0x218>)
    c74e:	429c      	cmp	r4, r3
    c750:	bf08      	it	eq
    c752:	68f4      	ldreq	r4, [r6, #12]
    c754:	e79e      	b.n	c694 <_vfiprintf_r+0x20>
    c756:	4621      	mov	r1, r4
    c758:	4630      	mov	r0, r6
    c75a:	f7ff fbc3 	bl	bee4 <__swsetup_r>
    c75e:	2800      	cmp	r0, #0
    c760:	d09e      	beq.n	c6a0 <_vfiprintf_r+0x2c>
    c762:	f04f 30ff 	mov.w	r0, #4294967295
    c766:	b01d      	add	sp, #116	; 0x74
    c768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c76c:	2b25      	cmp	r3, #37	; 0x25
    c76e:	d0a7      	beq.n	c6c0 <_vfiprintf_r+0x4c>
    c770:	46a8      	mov	r8, r5
    c772:	e7a0      	b.n	c6b6 <_vfiprintf_r+0x42>
    c774:	4a43      	ldr	r2, [pc, #268]	; (c884 <_vfiprintf_r+0x210>)
    c776:	1a80      	subs	r0, r0, r2
    c778:	fa0b f000 	lsl.w	r0, fp, r0
    c77c:	4318      	orrs	r0, r3
    c77e:	9004      	str	r0, [sp, #16]
    c780:	4645      	mov	r5, r8
    c782:	e7bb      	b.n	c6fc <_vfiprintf_r+0x88>
    c784:	9a03      	ldr	r2, [sp, #12]
    c786:	1d11      	adds	r1, r2, #4
    c788:	6812      	ldr	r2, [r2, #0]
    c78a:	9103      	str	r1, [sp, #12]
    c78c:	2a00      	cmp	r2, #0
    c78e:	db01      	blt.n	c794 <_vfiprintf_r+0x120>
    c790:	9207      	str	r2, [sp, #28]
    c792:	e004      	b.n	c79e <_vfiprintf_r+0x12a>
    c794:	4252      	negs	r2, r2
    c796:	f043 0302 	orr.w	r3, r3, #2
    c79a:	9207      	str	r2, [sp, #28]
    c79c:	9304      	str	r3, [sp, #16]
    c79e:	f898 3000 	ldrb.w	r3, [r8]
    c7a2:	2b2e      	cmp	r3, #46	; 0x2e
    c7a4:	d110      	bne.n	c7c8 <_vfiprintf_r+0x154>
    c7a6:	f898 3001 	ldrb.w	r3, [r8, #1]
    c7aa:	2b2a      	cmp	r3, #42	; 0x2a
    c7ac:	f108 0101 	add.w	r1, r8, #1
    c7b0:	d137      	bne.n	c822 <_vfiprintf_r+0x1ae>
    c7b2:	9b03      	ldr	r3, [sp, #12]
    c7b4:	1d1a      	adds	r2, r3, #4
    c7b6:	681b      	ldr	r3, [r3, #0]
    c7b8:	9203      	str	r2, [sp, #12]
    c7ba:	2b00      	cmp	r3, #0
    c7bc:	bfb8      	it	lt
    c7be:	f04f 33ff 	movlt.w	r3, #4294967295
    c7c2:	f108 0802 	add.w	r8, r8, #2
    c7c6:	9305      	str	r3, [sp, #20]
    c7c8:	4d31      	ldr	r5, [pc, #196]	; (c890 <_vfiprintf_r+0x21c>)
    c7ca:	f898 1000 	ldrb.w	r1, [r8]
    c7ce:	2203      	movs	r2, #3
    c7d0:	4628      	mov	r0, r5
    c7d2:	f000 fa95 	bl	cd00 <memchr>
    c7d6:	b140      	cbz	r0, c7ea <_vfiprintf_r+0x176>
    c7d8:	2340      	movs	r3, #64	; 0x40
    c7da:	1b40      	subs	r0, r0, r5
    c7dc:	fa03 f000 	lsl.w	r0, r3, r0
    c7e0:	9b04      	ldr	r3, [sp, #16]
    c7e2:	4303      	orrs	r3, r0
    c7e4:	9304      	str	r3, [sp, #16]
    c7e6:	f108 0801 	add.w	r8, r8, #1
    c7ea:	f898 1000 	ldrb.w	r1, [r8]
    c7ee:	4829      	ldr	r0, [pc, #164]	; (c894 <_vfiprintf_r+0x220>)
    c7f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    c7f4:	2206      	movs	r2, #6
    c7f6:	f108 0701 	add.w	r7, r8, #1
    c7fa:	f000 fa81 	bl	cd00 <memchr>
    c7fe:	2800      	cmp	r0, #0
    c800:	d034      	beq.n	c86c <_vfiprintf_r+0x1f8>
    c802:	4b25      	ldr	r3, [pc, #148]	; (c898 <_vfiprintf_r+0x224>)
    c804:	bb03      	cbnz	r3, c848 <_vfiprintf_r+0x1d4>
    c806:	9b03      	ldr	r3, [sp, #12]
    c808:	3307      	adds	r3, #7
    c80a:	f023 0307 	bic.w	r3, r3, #7
    c80e:	3308      	adds	r3, #8
    c810:	9303      	str	r3, [sp, #12]
    c812:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c814:	444b      	add	r3, r9
    c816:	9309      	str	r3, [sp, #36]	; 0x24
    c818:	e74c      	b.n	c6b4 <_vfiprintf_r+0x40>
    c81a:	fb00 3202 	mla	r2, r0, r2, r3
    c81e:	2101      	movs	r1, #1
    c820:	e786      	b.n	c730 <_vfiprintf_r+0xbc>
    c822:	2300      	movs	r3, #0
    c824:	9305      	str	r3, [sp, #20]
    c826:	4618      	mov	r0, r3
    c828:	250a      	movs	r5, #10
    c82a:	4688      	mov	r8, r1
    c82c:	3101      	adds	r1, #1
    c82e:	f898 2000 	ldrb.w	r2, [r8]
    c832:	3a30      	subs	r2, #48	; 0x30
    c834:	2a09      	cmp	r2, #9
    c836:	d903      	bls.n	c840 <_vfiprintf_r+0x1cc>
    c838:	2b00      	cmp	r3, #0
    c83a:	d0c5      	beq.n	c7c8 <_vfiprintf_r+0x154>
    c83c:	9005      	str	r0, [sp, #20]
    c83e:	e7c3      	b.n	c7c8 <_vfiprintf_r+0x154>
    c840:	fb05 2000 	mla	r0, r5, r0, r2
    c844:	2301      	movs	r3, #1
    c846:	e7f0      	b.n	c82a <_vfiprintf_r+0x1b6>
    c848:	ab03      	add	r3, sp, #12
    c84a:	9300      	str	r3, [sp, #0]
    c84c:	4622      	mov	r2, r4
    c84e:	4b13      	ldr	r3, [pc, #76]	; (c89c <_vfiprintf_r+0x228>)
    c850:	a904      	add	r1, sp, #16
    c852:	4630      	mov	r0, r6
    c854:	f3af 8000 	nop.w
    c858:	f1b0 3fff 	cmp.w	r0, #4294967295
    c85c:	4681      	mov	r9, r0
    c85e:	d1d8      	bne.n	c812 <_vfiprintf_r+0x19e>
    c860:	89a3      	ldrh	r3, [r4, #12]
    c862:	065b      	lsls	r3, r3, #25
    c864:	f53f af7d 	bmi.w	c762 <_vfiprintf_r+0xee>
    c868:	9809      	ldr	r0, [sp, #36]	; 0x24
    c86a:	e77c      	b.n	c766 <_vfiprintf_r+0xf2>
    c86c:	ab03      	add	r3, sp, #12
    c86e:	9300      	str	r3, [sp, #0]
    c870:	4622      	mov	r2, r4
    c872:	4b0a      	ldr	r3, [pc, #40]	; (c89c <_vfiprintf_r+0x228>)
    c874:	a904      	add	r1, sp, #16
    c876:	4630      	mov	r0, r6
    c878:	f000 f888 	bl	c98c <_printf_i>
    c87c:	e7ec      	b.n	c858 <_vfiprintf_r+0x1e4>
    c87e:	bf00      	nop
    c880:	0000d7b8 	.word	0x0000d7b8
    c884:	0000d7f8 	.word	0x0000d7f8
    c888:	0000d7d8 	.word	0x0000d7d8
    c88c:	0000d798 	.word	0x0000d798
    c890:	0000d7fe 	.word	0x0000d7fe
    c894:	0000d802 	.word	0x0000d802
    c898:	00000000 	.word	0x00000000
    c89c:	0000c651 	.word	0x0000c651

0000c8a0 <_printf_common>:
    c8a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c8a4:	4691      	mov	r9, r2
    c8a6:	461f      	mov	r7, r3
    c8a8:	688a      	ldr	r2, [r1, #8]
    c8aa:	690b      	ldr	r3, [r1, #16]
    c8ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
    c8b0:	4293      	cmp	r3, r2
    c8b2:	bfb8      	it	lt
    c8b4:	4613      	movlt	r3, r2
    c8b6:	f8c9 3000 	str.w	r3, [r9]
    c8ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    c8be:	4606      	mov	r6, r0
    c8c0:	460c      	mov	r4, r1
    c8c2:	b112      	cbz	r2, c8ca <_printf_common+0x2a>
    c8c4:	3301      	adds	r3, #1
    c8c6:	f8c9 3000 	str.w	r3, [r9]
    c8ca:	6823      	ldr	r3, [r4, #0]
    c8cc:	0699      	lsls	r1, r3, #26
    c8ce:	bf42      	ittt	mi
    c8d0:	f8d9 3000 	ldrmi.w	r3, [r9]
    c8d4:	3302      	addmi	r3, #2
    c8d6:	f8c9 3000 	strmi.w	r3, [r9]
    c8da:	6825      	ldr	r5, [r4, #0]
    c8dc:	f015 0506 	ands.w	r5, r5, #6
    c8e0:	d107      	bne.n	c8f2 <_printf_common+0x52>
    c8e2:	f104 0a19 	add.w	sl, r4, #25
    c8e6:	68e3      	ldr	r3, [r4, #12]
    c8e8:	f8d9 2000 	ldr.w	r2, [r9]
    c8ec:	1a9b      	subs	r3, r3, r2
    c8ee:	429d      	cmp	r5, r3
    c8f0:	db29      	blt.n	c946 <_printf_common+0xa6>
    c8f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    c8f6:	6822      	ldr	r2, [r4, #0]
    c8f8:	3300      	adds	r3, #0
    c8fa:	bf18      	it	ne
    c8fc:	2301      	movne	r3, #1
    c8fe:	0692      	lsls	r2, r2, #26
    c900:	d42e      	bmi.n	c960 <_printf_common+0xc0>
    c902:	f104 0243 	add.w	r2, r4, #67	; 0x43
    c906:	4639      	mov	r1, r7
    c908:	4630      	mov	r0, r6
    c90a:	47c0      	blx	r8
    c90c:	3001      	adds	r0, #1
    c90e:	d021      	beq.n	c954 <_printf_common+0xb4>
    c910:	6823      	ldr	r3, [r4, #0]
    c912:	68e5      	ldr	r5, [r4, #12]
    c914:	f8d9 2000 	ldr.w	r2, [r9]
    c918:	f003 0306 	and.w	r3, r3, #6
    c91c:	2b04      	cmp	r3, #4
    c91e:	bf08      	it	eq
    c920:	1aad      	subeq	r5, r5, r2
    c922:	68a3      	ldr	r3, [r4, #8]
    c924:	6922      	ldr	r2, [r4, #16]
    c926:	bf0c      	ite	eq
    c928:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    c92c:	2500      	movne	r5, #0
    c92e:	4293      	cmp	r3, r2
    c930:	bfc4      	itt	gt
    c932:	1a9b      	subgt	r3, r3, r2
    c934:	18ed      	addgt	r5, r5, r3
    c936:	f04f 0900 	mov.w	r9, #0
    c93a:	341a      	adds	r4, #26
    c93c:	454d      	cmp	r5, r9
    c93e:	d11b      	bne.n	c978 <_printf_common+0xd8>
    c940:	2000      	movs	r0, #0
    c942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c946:	2301      	movs	r3, #1
    c948:	4652      	mov	r2, sl
    c94a:	4639      	mov	r1, r7
    c94c:	4630      	mov	r0, r6
    c94e:	47c0      	blx	r8
    c950:	3001      	adds	r0, #1
    c952:	d103      	bne.n	c95c <_printf_common+0xbc>
    c954:	f04f 30ff 	mov.w	r0, #4294967295
    c958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c95c:	3501      	adds	r5, #1
    c95e:	e7c2      	b.n	c8e6 <_printf_common+0x46>
    c960:	18e1      	adds	r1, r4, r3
    c962:	1c5a      	adds	r2, r3, #1
    c964:	2030      	movs	r0, #48	; 0x30
    c966:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    c96a:	4422      	add	r2, r4
    c96c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    c970:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    c974:	3302      	adds	r3, #2
    c976:	e7c4      	b.n	c902 <_printf_common+0x62>
    c978:	2301      	movs	r3, #1
    c97a:	4622      	mov	r2, r4
    c97c:	4639      	mov	r1, r7
    c97e:	4630      	mov	r0, r6
    c980:	47c0      	blx	r8
    c982:	3001      	adds	r0, #1
    c984:	d0e6      	beq.n	c954 <_printf_common+0xb4>
    c986:	f109 0901 	add.w	r9, r9, #1
    c98a:	e7d7      	b.n	c93c <_printf_common+0x9c>

0000c98c <_printf_i>:
    c98c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    c990:	4617      	mov	r7, r2
    c992:	7e0a      	ldrb	r2, [r1, #24]
    c994:	b085      	sub	sp, #20
    c996:	2a6e      	cmp	r2, #110	; 0x6e
    c998:	4698      	mov	r8, r3
    c99a:	4606      	mov	r6, r0
    c99c:	460c      	mov	r4, r1
    c99e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    c9a0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    c9a4:	f000 80bc 	beq.w	cb20 <_printf_i+0x194>
    c9a8:	d81a      	bhi.n	c9e0 <_printf_i+0x54>
    c9aa:	2a63      	cmp	r2, #99	; 0x63
    c9ac:	d02e      	beq.n	ca0c <_printf_i+0x80>
    c9ae:	d80a      	bhi.n	c9c6 <_printf_i+0x3a>
    c9b0:	2a00      	cmp	r2, #0
    c9b2:	f000 80c8 	beq.w	cb46 <_printf_i+0x1ba>
    c9b6:	2a58      	cmp	r2, #88	; 0x58
    c9b8:	f000 808a 	beq.w	cad0 <_printf_i+0x144>
    c9bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
    c9c0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    c9c4:	e02a      	b.n	ca1c <_printf_i+0x90>
    c9c6:	2a64      	cmp	r2, #100	; 0x64
    c9c8:	d001      	beq.n	c9ce <_printf_i+0x42>
    c9ca:	2a69      	cmp	r2, #105	; 0x69
    c9cc:	d1f6      	bne.n	c9bc <_printf_i+0x30>
    c9ce:	6821      	ldr	r1, [r4, #0]
    c9d0:	681a      	ldr	r2, [r3, #0]
    c9d2:	f011 0f80 	tst.w	r1, #128	; 0x80
    c9d6:	d023      	beq.n	ca20 <_printf_i+0x94>
    c9d8:	1d11      	adds	r1, r2, #4
    c9da:	6019      	str	r1, [r3, #0]
    c9dc:	6813      	ldr	r3, [r2, #0]
    c9de:	e027      	b.n	ca30 <_printf_i+0xa4>
    c9e0:	2a73      	cmp	r2, #115	; 0x73
    c9e2:	f000 80b4 	beq.w	cb4e <_printf_i+0x1c2>
    c9e6:	d808      	bhi.n	c9fa <_printf_i+0x6e>
    c9e8:	2a6f      	cmp	r2, #111	; 0x6f
    c9ea:	d02a      	beq.n	ca42 <_printf_i+0xb6>
    c9ec:	2a70      	cmp	r2, #112	; 0x70
    c9ee:	d1e5      	bne.n	c9bc <_printf_i+0x30>
    c9f0:	680a      	ldr	r2, [r1, #0]
    c9f2:	f042 0220 	orr.w	r2, r2, #32
    c9f6:	600a      	str	r2, [r1, #0]
    c9f8:	e003      	b.n	ca02 <_printf_i+0x76>
    c9fa:	2a75      	cmp	r2, #117	; 0x75
    c9fc:	d021      	beq.n	ca42 <_printf_i+0xb6>
    c9fe:	2a78      	cmp	r2, #120	; 0x78
    ca00:	d1dc      	bne.n	c9bc <_printf_i+0x30>
    ca02:	2278      	movs	r2, #120	; 0x78
    ca04:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    ca08:	496e      	ldr	r1, [pc, #440]	; (cbc4 <_printf_i+0x238>)
    ca0a:	e064      	b.n	cad6 <_printf_i+0x14a>
    ca0c:	681a      	ldr	r2, [r3, #0]
    ca0e:	f101 0542 	add.w	r5, r1, #66	; 0x42
    ca12:	1d11      	adds	r1, r2, #4
    ca14:	6019      	str	r1, [r3, #0]
    ca16:	6813      	ldr	r3, [r2, #0]
    ca18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    ca1c:	2301      	movs	r3, #1
    ca1e:	e0a3      	b.n	cb68 <_printf_i+0x1dc>
    ca20:	f011 0f40 	tst.w	r1, #64	; 0x40
    ca24:	f102 0104 	add.w	r1, r2, #4
    ca28:	6019      	str	r1, [r3, #0]
    ca2a:	d0d7      	beq.n	c9dc <_printf_i+0x50>
    ca2c:	f9b2 3000 	ldrsh.w	r3, [r2]
    ca30:	2b00      	cmp	r3, #0
    ca32:	da03      	bge.n	ca3c <_printf_i+0xb0>
    ca34:	222d      	movs	r2, #45	; 0x2d
    ca36:	425b      	negs	r3, r3
    ca38:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    ca3c:	4962      	ldr	r1, [pc, #392]	; (cbc8 <_printf_i+0x23c>)
    ca3e:	220a      	movs	r2, #10
    ca40:	e017      	b.n	ca72 <_printf_i+0xe6>
    ca42:	6820      	ldr	r0, [r4, #0]
    ca44:	6819      	ldr	r1, [r3, #0]
    ca46:	f010 0f80 	tst.w	r0, #128	; 0x80
    ca4a:	d003      	beq.n	ca54 <_printf_i+0xc8>
    ca4c:	1d08      	adds	r0, r1, #4
    ca4e:	6018      	str	r0, [r3, #0]
    ca50:	680b      	ldr	r3, [r1, #0]
    ca52:	e006      	b.n	ca62 <_printf_i+0xd6>
    ca54:	f010 0f40 	tst.w	r0, #64	; 0x40
    ca58:	f101 0004 	add.w	r0, r1, #4
    ca5c:	6018      	str	r0, [r3, #0]
    ca5e:	d0f7      	beq.n	ca50 <_printf_i+0xc4>
    ca60:	880b      	ldrh	r3, [r1, #0]
    ca62:	4959      	ldr	r1, [pc, #356]	; (cbc8 <_printf_i+0x23c>)
    ca64:	2a6f      	cmp	r2, #111	; 0x6f
    ca66:	bf14      	ite	ne
    ca68:	220a      	movne	r2, #10
    ca6a:	2208      	moveq	r2, #8
    ca6c:	2000      	movs	r0, #0
    ca6e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    ca72:	6865      	ldr	r5, [r4, #4]
    ca74:	60a5      	str	r5, [r4, #8]
    ca76:	2d00      	cmp	r5, #0
    ca78:	f2c0 809c 	blt.w	cbb4 <_printf_i+0x228>
    ca7c:	6820      	ldr	r0, [r4, #0]
    ca7e:	f020 0004 	bic.w	r0, r0, #4
    ca82:	6020      	str	r0, [r4, #0]
    ca84:	2b00      	cmp	r3, #0
    ca86:	d13f      	bne.n	cb08 <_printf_i+0x17c>
    ca88:	2d00      	cmp	r5, #0
    ca8a:	f040 8095 	bne.w	cbb8 <_printf_i+0x22c>
    ca8e:	4675      	mov	r5, lr
    ca90:	2a08      	cmp	r2, #8
    ca92:	d10b      	bne.n	caac <_printf_i+0x120>
    ca94:	6823      	ldr	r3, [r4, #0]
    ca96:	07da      	lsls	r2, r3, #31
    ca98:	d508      	bpl.n	caac <_printf_i+0x120>
    ca9a:	6923      	ldr	r3, [r4, #16]
    ca9c:	6862      	ldr	r2, [r4, #4]
    ca9e:	429a      	cmp	r2, r3
    caa0:	bfde      	ittt	le
    caa2:	2330      	movle	r3, #48	; 0x30
    caa4:	f805 3c01 	strble.w	r3, [r5, #-1]
    caa8:	f105 35ff 	addle.w	r5, r5, #4294967295
    caac:	ebae 0305 	sub.w	r3, lr, r5
    cab0:	6123      	str	r3, [r4, #16]
    cab2:	f8cd 8000 	str.w	r8, [sp]
    cab6:	463b      	mov	r3, r7
    cab8:	aa03      	add	r2, sp, #12
    caba:	4621      	mov	r1, r4
    cabc:	4630      	mov	r0, r6
    cabe:	f7ff feef 	bl	c8a0 <_printf_common>
    cac2:	3001      	adds	r0, #1
    cac4:	d155      	bne.n	cb72 <_printf_i+0x1e6>
    cac6:	f04f 30ff 	mov.w	r0, #4294967295
    caca:	b005      	add	sp, #20
    cacc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    cad0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    cad4:	493c      	ldr	r1, [pc, #240]	; (cbc8 <_printf_i+0x23c>)
    cad6:	6822      	ldr	r2, [r4, #0]
    cad8:	6818      	ldr	r0, [r3, #0]
    cada:	f012 0f80 	tst.w	r2, #128	; 0x80
    cade:	f100 0504 	add.w	r5, r0, #4
    cae2:	601d      	str	r5, [r3, #0]
    cae4:	d001      	beq.n	caea <_printf_i+0x15e>
    cae6:	6803      	ldr	r3, [r0, #0]
    cae8:	e002      	b.n	caf0 <_printf_i+0x164>
    caea:	0655      	lsls	r5, r2, #25
    caec:	d5fb      	bpl.n	cae6 <_printf_i+0x15a>
    caee:	8803      	ldrh	r3, [r0, #0]
    caf0:	07d0      	lsls	r0, r2, #31
    caf2:	bf44      	itt	mi
    caf4:	f042 0220 	orrmi.w	r2, r2, #32
    caf8:	6022      	strmi	r2, [r4, #0]
    cafa:	b91b      	cbnz	r3, cb04 <_printf_i+0x178>
    cafc:	6822      	ldr	r2, [r4, #0]
    cafe:	f022 0220 	bic.w	r2, r2, #32
    cb02:	6022      	str	r2, [r4, #0]
    cb04:	2210      	movs	r2, #16
    cb06:	e7b1      	b.n	ca6c <_printf_i+0xe0>
    cb08:	4675      	mov	r5, lr
    cb0a:	fbb3 f0f2 	udiv	r0, r3, r2
    cb0e:	fb02 3310 	mls	r3, r2, r0, r3
    cb12:	5ccb      	ldrb	r3, [r1, r3]
    cb14:	f805 3d01 	strb.w	r3, [r5, #-1]!
    cb18:	4603      	mov	r3, r0
    cb1a:	2800      	cmp	r0, #0
    cb1c:	d1f5      	bne.n	cb0a <_printf_i+0x17e>
    cb1e:	e7b7      	b.n	ca90 <_printf_i+0x104>
    cb20:	6808      	ldr	r0, [r1, #0]
    cb22:	681a      	ldr	r2, [r3, #0]
    cb24:	6949      	ldr	r1, [r1, #20]
    cb26:	f010 0f80 	tst.w	r0, #128	; 0x80
    cb2a:	d004      	beq.n	cb36 <_printf_i+0x1aa>
    cb2c:	1d10      	adds	r0, r2, #4
    cb2e:	6018      	str	r0, [r3, #0]
    cb30:	6813      	ldr	r3, [r2, #0]
    cb32:	6019      	str	r1, [r3, #0]
    cb34:	e007      	b.n	cb46 <_printf_i+0x1ba>
    cb36:	f010 0f40 	tst.w	r0, #64	; 0x40
    cb3a:	f102 0004 	add.w	r0, r2, #4
    cb3e:	6018      	str	r0, [r3, #0]
    cb40:	6813      	ldr	r3, [r2, #0]
    cb42:	d0f6      	beq.n	cb32 <_printf_i+0x1a6>
    cb44:	8019      	strh	r1, [r3, #0]
    cb46:	2300      	movs	r3, #0
    cb48:	6123      	str	r3, [r4, #16]
    cb4a:	4675      	mov	r5, lr
    cb4c:	e7b1      	b.n	cab2 <_printf_i+0x126>
    cb4e:	681a      	ldr	r2, [r3, #0]
    cb50:	1d11      	adds	r1, r2, #4
    cb52:	6019      	str	r1, [r3, #0]
    cb54:	6815      	ldr	r5, [r2, #0]
    cb56:	6862      	ldr	r2, [r4, #4]
    cb58:	2100      	movs	r1, #0
    cb5a:	4628      	mov	r0, r5
    cb5c:	f000 f8d0 	bl	cd00 <memchr>
    cb60:	b108      	cbz	r0, cb66 <_printf_i+0x1da>
    cb62:	1b40      	subs	r0, r0, r5
    cb64:	6060      	str	r0, [r4, #4]
    cb66:	6863      	ldr	r3, [r4, #4]
    cb68:	6123      	str	r3, [r4, #16]
    cb6a:	2300      	movs	r3, #0
    cb6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    cb70:	e79f      	b.n	cab2 <_printf_i+0x126>
    cb72:	6923      	ldr	r3, [r4, #16]
    cb74:	462a      	mov	r2, r5
    cb76:	4639      	mov	r1, r7
    cb78:	4630      	mov	r0, r6
    cb7a:	47c0      	blx	r8
    cb7c:	3001      	adds	r0, #1
    cb7e:	d0a2      	beq.n	cac6 <_printf_i+0x13a>
    cb80:	6823      	ldr	r3, [r4, #0]
    cb82:	079b      	lsls	r3, r3, #30
    cb84:	d507      	bpl.n	cb96 <_printf_i+0x20a>
    cb86:	2500      	movs	r5, #0
    cb88:	f104 0919 	add.w	r9, r4, #25
    cb8c:	68e3      	ldr	r3, [r4, #12]
    cb8e:	9a03      	ldr	r2, [sp, #12]
    cb90:	1a9b      	subs	r3, r3, r2
    cb92:	429d      	cmp	r5, r3
    cb94:	db05      	blt.n	cba2 <_printf_i+0x216>
    cb96:	68e0      	ldr	r0, [r4, #12]
    cb98:	9b03      	ldr	r3, [sp, #12]
    cb9a:	4298      	cmp	r0, r3
    cb9c:	bfb8      	it	lt
    cb9e:	4618      	movlt	r0, r3
    cba0:	e793      	b.n	caca <_printf_i+0x13e>
    cba2:	2301      	movs	r3, #1
    cba4:	464a      	mov	r2, r9
    cba6:	4639      	mov	r1, r7
    cba8:	4630      	mov	r0, r6
    cbaa:	47c0      	blx	r8
    cbac:	3001      	adds	r0, #1
    cbae:	d08a      	beq.n	cac6 <_printf_i+0x13a>
    cbb0:	3501      	adds	r5, #1
    cbb2:	e7eb      	b.n	cb8c <_printf_i+0x200>
    cbb4:	2b00      	cmp	r3, #0
    cbb6:	d1a7      	bne.n	cb08 <_printf_i+0x17c>
    cbb8:	780b      	ldrb	r3, [r1, #0]
    cbba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    cbbe:	f104 0542 	add.w	r5, r4, #66	; 0x42
    cbc2:	e765      	b.n	ca90 <_printf_i+0x104>
    cbc4:	0000d81a 	.word	0x0000d81a
    cbc8:	0000d809 	.word	0x0000d809

0000cbcc <__sread>:
    cbcc:	b510      	push	{r4, lr}
    cbce:	460c      	mov	r4, r1
    cbd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    cbd4:	f000 f924 	bl	ce20 <_read_r>
    cbd8:	2800      	cmp	r0, #0
    cbda:	bfab      	itete	ge
    cbdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    cbde:	89a3      	ldrhlt	r3, [r4, #12]
    cbe0:	181b      	addge	r3, r3, r0
    cbe2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    cbe6:	bfac      	ite	ge
    cbe8:	6563      	strge	r3, [r4, #84]	; 0x54
    cbea:	81a3      	strhlt	r3, [r4, #12]
    cbec:	bd10      	pop	{r4, pc}

0000cbee <__swrite>:
    cbee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cbf2:	461f      	mov	r7, r3
    cbf4:	898b      	ldrh	r3, [r1, #12]
    cbf6:	05db      	lsls	r3, r3, #23
    cbf8:	4605      	mov	r5, r0
    cbfa:	460c      	mov	r4, r1
    cbfc:	4616      	mov	r6, r2
    cbfe:	d505      	bpl.n	cc0c <__swrite+0x1e>
    cc00:	2302      	movs	r3, #2
    cc02:	2200      	movs	r2, #0
    cc04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    cc08:	f000 f868 	bl	ccdc <_lseek_r>
    cc0c:	89a3      	ldrh	r3, [r4, #12]
    cc0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    cc12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    cc16:	81a3      	strh	r3, [r4, #12]
    cc18:	4632      	mov	r2, r6
    cc1a:	463b      	mov	r3, r7
    cc1c:	4628      	mov	r0, r5
    cc1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    cc22:	f000 b817 	b.w	cc54 <_write_r>

0000cc26 <__sseek>:
    cc26:	b510      	push	{r4, lr}
    cc28:	460c      	mov	r4, r1
    cc2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    cc2e:	f000 f855 	bl	ccdc <_lseek_r>
    cc32:	1c43      	adds	r3, r0, #1
    cc34:	89a3      	ldrh	r3, [r4, #12]
    cc36:	bf15      	itete	ne
    cc38:	6560      	strne	r0, [r4, #84]	; 0x54
    cc3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    cc3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    cc42:	81a3      	strheq	r3, [r4, #12]
    cc44:	bf18      	it	ne
    cc46:	81a3      	strhne	r3, [r4, #12]
    cc48:	bd10      	pop	{r4, pc}

0000cc4a <__sclose>:
    cc4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    cc4e:	f000 b813 	b.w	cc78 <_close_r>
	...

0000cc54 <_write_r>:
    cc54:	b538      	push	{r3, r4, r5, lr}
    cc56:	4c07      	ldr	r4, [pc, #28]	; (cc74 <_write_r+0x20>)
    cc58:	4605      	mov	r5, r0
    cc5a:	4608      	mov	r0, r1
    cc5c:	4611      	mov	r1, r2
    cc5e:	2200      	movs	r2, #0
    cc60:	6022      	str	r2, [r4, #0]
    cc62:	461a      	mov	r2, r3
    cc64:	f7fd f852 	bl	9d0c <_write>
    cc68:	1c43      	adds	r3, r0, #1
    cc6a:	d102      	bne.n	cc72 <_write_r+0x1e>
    cc6c:	6823      	ldr	r3, [r4, #0]
    cc6e:	b103      	cbz	r3, cc72 <_write_r+0x1e>
    cc70:	602b      	str	r3, [r5, #0]
    cc72:	bd38      	pop	{r3, r4, r5, pc}
    cc74:	20003d6c 	.word	0x20003d6c

0000cc78 <_close_r>:
    cc78:	b538      	push	{r3, r4, r5, lr}
    cc7a:	4c06      	ldr	r4, [pc, #24]	; (cc94 <_close_r+0x1c>)
    cc7c:	2300      	movs	r3, #0
    cc7e:	4605      	mov	r5, r0
    cc80:	4608      	mov	r0, r1
    cc82:	6023      	str	r3, [r4, #0]
    cc84:	f7f8 ff28 	bl	5ad8 <_close>
    cc88:	1c43      	adds	r3, r0, #1
    cc8a:	d102      	bne.n	cc92 <_close_r+0x1a>
    cc8c:	6823      	ldr	r3, [r4, #0]
    cc8e:	b103      	cbz	r3, cc92 <_close_r+0x1a>
    cc90:	602b      	str	r3, [r5, #0]
    cc92:	bd38      	pop	{r3, r4, r5, pc}
    cc94:	20003d6c 	.word	0x20003d6c

0000cc98 <_fstat_r>:
    cc98:	b538      	push	{r3, r4, r5, lr}
    cc9a:	4c07      	ldr	r4, [pc, #28]	; (ccb8 <_fstat_r+0x20>)
    cc9c:	2300      	movs	r3, #0
    cc9e:	4605      	mov	r5, r0
    cca0:	4608      	mov	r0, r1
    cca2:	4611      	mov	r1, r2
    cca4:	6023      	str	r3, [r4, #0]
    cca6:	f7f8 ff1a 	bl	5ade <_fstat>
    ccaa:	1c43      	adds	r3, r0, #1
    ccac:	d102      	bne.n	ccb4 <_fstat_r+0x1c>
    ccae:	6823      	ldr	r3, [r4, #0]
    ccb0:	b103      	cbz	r3, ccb4 <_fstat_r+0x1c>
    ccb2:	602b      	str	r3, [r5, #0]
    ccb4:	bd38      	pop	{r3, r4, r5, pc}
    ccb6:	bf00      	nop
    ccb8:	20003d6c 	.word	0x20003d6c

0000ccbc <_isatty_r>:
    ccbc:	b538      	push	{r3, r4, r5, lr}
    ccbe:	4c06      	ldr	r4, [pc, #24]	; (ccd8 <_isatty_r+0x1c>)
    ccc0:	2300      	movs	r3, #0
    ccc2:	4605      	mov	r5, r0
    ccc4:	4608      	mov	r0, r1
    ccc6:	6023      	str	r3, [r4, #0]
    ccc8:	f7f8 ff0e 	bl	5ae8 <_isatty>
    cccc:	1c43      	adds	r3, r0, #1
    ccce:	d102      	bne.n	ccd6 <_isatty_r+0x1a>
    ccd0:	6823      	ldr	r3, [r4, #0]
    ccd2:	b103      	cbz	r3, ccd6 <_isatty_r+0x1a>
    ccd4:	602b      	str	r3, [r5, #0]
    ccd6:	bd38      	pop	{r3, r4, r5, pc}
    ccd8:	20003d6c 	.word	0x20003d6c

0000ccdc <_lseek_r>:
    ccdc:	b538      	push	{r3, r4, r5, lr}
    ccde:	4c07      	ldr	r4, [pc, #28]	; (ccfc <_lseek_r+0x20>)
    cce0:	4605      	mov	r5, r0
    cce2:	4608      	mov	r0, r1
    cce4:	4611      	mov	r1, r2
    cce6:	2200      	movs	r2, #0
    cce8:	6022      	str	r2, [r4, #0]
    ccea:	461a      	mov	r2, r3
    ccec:	f7f8 fefe 	bl	5aec <_lseek>
    ccf0:	1c43      	adds	r3, r0, #1
    ccf2:	d102      	bne.n	ccfa <_lseek_r+0x1e>
    ccf4:	6823      	ldr	r3, [r4, #0]
    ccf6:	b103      	cbz	r3, ccfa <_lseek_r+0x1e>
    ccf8:	602b      	str	r3, [r5, #0]
    ccfa:	bd38      	pop	{r3, r4, r5, pc}
    ccfc:	20003d6c 	.word	0x20003d6c

0000cd00 <memchr>:
    cd00:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    cd04:	2a10      	cmp	r2, #16
    cd06:	db2b      	blt.n	cd60 <memchr+0x60>
    cd08:	f010 0f07 	tst.w	r0, #7
    cd0c:	d008      	beq.n	cd20 <memchr+0x20>
    cd0e:	f810 3b01 	ldrb.w	r3, [r0], #1
    cd12:	3a01      	subs	r2, #1
    cd14:	428b      	cmp	r3, r1
    cd16:	d02d      	beq.n	cd74 <memchr+0x74>
    cd18:	f010 0f07 	tst.w	r0, #7
    cd1c:	b342      	cbz	r2, cd70 <memchr+0x70>
    cd1e:	d1f6      	bne.n	cd0e <memchr+0xe>
    cd20:	b4f0      	push	{r4, r5, r6, r7}
    cd22:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    cd26:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    cd2a:	f022 0407 	bic.w	r4, r2, #7
    cd2e:	f07f 0700 	mvns.w	r7, #0
    cd32:	2300      	movs	r3, #0
    cd34:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    cd38:	3c08      	subs	r4, #8
    cd3a:	ea85 0501 	eor.w	r5, r5, r1
    cd3e:	ea86 0601 	eor.w	r6, r6, r1
    cd42:	fa85 f547 	uadd8	r5, r5, r7
    cd46:	faa3 f587 	sel	r5, r3, r7
    cd4a:	fa86 f647 	uadd8	r6, r6, r7
    cd4e:	faa5 f687 	sel	r6, r5, r7
    cd52:	b98e      	cbnz	r6, cd78 <memchr+0x78>
    cd54:	d1ee      	bne.n	cd34 <memchr+0x34>
    cd56:	bcf0      	pop	{r4, r5, r6, r7}
    cd58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    cd5c:	f002 0207 	and.w	r2, r2, #7
    cd60:	b132      	cbz	r2, cd70 <memchr+0x70>
    cd62:	f810 3b01 	ldrb.w	r3, [r0], #1
    cd66:	3a01      	subs	r2, #1
    cd68:	ea83 0301 	eor.w	r3, r3, r1
    cd6c:	b113      	cbz	r3, cd74 <memchr+0x74>
    cd6e:	d1f8      	bne.n	cd62 <memchr+0x62>
    cd70:	2000      	movs	r0, #0
    cd72:	4770      	bx	lr
    cd74:	3801      	subs	r0, #1
    cd76:	4770      	bx	lr
    cd78:	2d00      	cmp	r5, #0
    cd7a:	bf06      	itte	eq
    cd7c:	4635      	moveq	r5, r6
    cd7e:	3803      	subeq	r0, #3
    cd80:	3807      	subne	r0, #7
    cd82:	f015 0f01 	tst.w	r5, #1
    cd86:	d107      	bne.n	cd98 <memchr+0x98>
    cd88:	3001      	adds	r0, #1
    cd8a:	f415 7f80 	tst.w	r5, #256	; 0x100
    cd8e:	bf02      	ittt	eq
    cd90:	3001      	addeq	r0, #1
    cd92:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    cd96:	3001      	addeq	r0, #1
    cd98:	bcf0      	pop	{r4, r5, r6, r7}
    cd9a:	3801      	subs	r0, #1
    cd9c:	4770      	bx	lr
    cd9e:	bf00      	nop

0000cda0 <memmove>:
    cda0:	4288      	cmp	r0, r1
    cda2:	b510      	push	{r4, lr}
    cda4:	eb01 0302 	add.w	r3, r1, r2
    cda8:	d803      	bhi.n	cdb2 <memmove+0x12>
    cdaa:	1e42      	subs	r2, r0, #1
    cdac:	4299      	cmp	r1, r3
    cdae:	d10c      	bne.n	cdca <memmove+0x2a>
    cdb0:	bd10      	pop	{r4, pc}
    cdb2:	4298      	cmp	r0, r3
    cdb4:	d2f9      	bcs.n	cdaa <memmove+0xa>
    cdb6:	1881      	adds	r1, r0, r2
    cdb8:	1ad2      	subs	r2, r2, r3
    cdba:	42d3      	cmn	r3, r2
    cdbc:	d100      	bne.n	cdc0 <memmove+0x20>
    cdbe:	bd10      	pop	{r4, pc}
    cdc0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    cdc4:	f801 4d01 	strb.w	r4, [r1, #-1]!
    cdc8:	e7f7      	b.n	cdba <memmove+0x1a>
    cdca:	f811 4b01 	ldrb.w	r4, [r1], #1
    cdce:	f802 4f01 	strb.w	r4, [r2, #1]!
    cdd2:	e7eb      	b.n	cdac <memmove+0xc>

0000cdd4 <_realloc_r>:
    cdd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cdd6:	4607      	mov	r7, r0
    cdd8:	4614      	mov	r4, r2
    cdda:	460e      	mov	r6, r1
    cddc:	b921      	cbnz	r1, cde8 <_realloc_r+0x14>
    cdde:	4611      	mov	r1, r2
    cde0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    cde4:	f7fe be60 	b.w	baa8 <_malloc_r>
    cde8:	b922      	cbnz	r2, cdf4 <_realloc_r+0x20>
    cdea:	f7fe fe0f 	bl	ba0c <_free_r>
    cdee:	4625      	mov	r5, r4
    cdf0:	4628      	mov	r0, r5
    cdf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cdf4:	f000 f826 	bl	ce44 <_malloc_usable_size_r>
    cdf8:	4284      	cmp	r4, r0
    cdfa:	d90f      	bls.n	ce1c <_realloc_r+0x48>
    cdfc:	4621      	mov	r1, r4
    cdfe:	4638      	mov	r0, r7
    ce00:	f7fe fe52 	bl	baa8 <_malloc_r>
    ce04:	4605      	mov	r5, r0
    ce06:	2800      	cmp	r0, #0
    ce08:	d0f2      	beq.n	cdf0 <_realloc_r+0x1c>
    ce0a:	4631      	mov	r1, r6
    ce0c:	4622      	mov	r2, r4
    ce0e:	f7fe fde9 	bl	b9e4 <memcpy>
    ce12:	4631      	mov	r1, r6
    ce14:	4638      	mov	r0, r7
    ce16:	f7fe fdf9 	bl	ba0c <_free_r>
    ce1a:	e7e9      	b.n	cdf0 <_realloc_r+0x1c>
    ce1c:	4635      	mov	r5, r6
    ce1e:	e7e7      	b.n	cdf0 <_realloc_r+0x1c>

0000ce20 <_read_r>:
    ce20:	b538      	push	{r3, r4, r5, lr}
    ce22:	4c07      	ldr	r4, [pc, #28]	; (ce40 <_read_r+0x20>)
    ce24:	4605      	mov	r5, r0
    ce26:	4608      	mov	r0, r1
    ce28:	4611      	mov	r1, r2
    ce2a:	2200      	movs	r2, #0
    ce2c:	6022      	str	r2, [r4, #0]
    ce2e:	461a      	mov	r2, r3
    ce30:	f7fc ff5c 	bl	9cec <_read>
    ce34:	1c43      	adds	r3, r0, #1
    ce36:	d102      	bne.n	ce3e <_read_r+0x1e>
    ce38:	6823      	ldr	r3, [r4, #0]
    ce3a:	b103      	cbz	r3, ce3e <_read_r+0x1e>
    ce3c:	602b      	str	r3, [r5, #0]
    ce3e:	bd38      	pop	{r3, r4, r5, pc}
    ce40:	20003d6c 	.word	0x20003d6c

0000ce44 <_malloc_usable_size_r>:
    ce44:	f851 0c04 	ldr.w	r0, [r1, #-4]
    ce48:	2800      	cmp	r0, #0
    ce4a:	f1a0 0004 	sub.w	r0, r0, #4
    ce4e:	bfbc      	itt	lt
    ce50:	580b      	ldrlt	r3, [r1, r0]
    ce52:	18c0      	addlt	r0, r0, r3
    ce54:	4770      	bx	lr
    ce56:	0000      	movs	r0, r0
    ce58:	682f2e2e 	.word	0x682f2e2e
    ce5c:	692f6c61 	.word	0x692f6c61
    ce60:	756c636e 	.word	0x756c636e
    ce64:	682f6564 	.word	0x682f6564
    ce68:	775f6c61 	.word	0x775f6c61
    ce6c:	682e7464 	.word	0x682e7464
    ce70:	00000000 	.word	0x00000000
    ce74:	4952475b 	.word	0x4952475b
    ce78:	25205d44 	.word	0x25205d44
    ce7c:	25206433 	.word	0x25206433
    ce80:	25206434 	.word	0x25206434
    ce84:	25206434 	.word	0x25206434
    ce88:	4d5b2064 	.word	0x4d5b2064
    ce8c:	5d494449 	.word	0x5d494449
    ce90:	3a684320 	.word	0x3a684320
    ce94:	20642520 	.word	0x20642520
    ce98:	646d4320 	.word	0x646d4320
    ce9c:	6425203a 	.word	0x6425203a
    cea0:	61502020 	.word	0x61502020
    cea4:	316d6172 	.word	0x316d6172
    cea8:	6425203a 	.word	0x6425203a
    ceac:	61502020 	.word	0x61502020
    ceb0:	326d6172 	.word	0x326d6172
    ceb4:	6425203a 	.word	0x6425203a
    ceb8:	0000000a 	.word	0x0000000a
    cebc:	4952475b 	.word	0x4952475b
    cec0:	25205d44 	.word	0x25205d44
    cec4:	25206433 	.word	0x25206433
    cec8:	25206434 	.word	0x25206434
    cecc:	25206434 	.word	0x25206434
    ced0:	4b5b2064 	.word	0x4b5b2064
    ced4:	4f425945 	.word	0x4f425945
    ced8:	5d445241 	.word	0x5d445241
    cedc:	79654b20 	.word	0x79654b20
    cee0:	6425203a 	.word	0x6425203a
    cee4:	646f4d20 	.word	0x646f4d20
    cee8:	6425203a 	.word	0x6425203a
    ceec:	646d4320 	.word	0x646d4320
    cef0:	6425203a 	.word	0x6425203a
    cef4:	4357480a 	.word	0x4357480a
    cef8:	203a4746 	.word	0x203a4746
    cefc:	78383025 	.word	0x78383025
    cf00:	0000000a 	.word	0x0000000a
    cf04:	4952475b 	.word	0x4952475b
    cf08:	25205d44 	.word	0x25205d44
    cf0c:	25206433 	.word	0x25206433
    cf10:	25206434 	.word	0x25206434
    cf14:	25206434 	.word	0x25206434
    cf18:	535b2064 	.word	0x535b2064
    cf1c:	205d5359 	.word	0x205d5359
    cf20:	20643325 	.word	0x20643325
    cf24:	20643325 	.word	0x20643325
    cf28:	0a643325 	.word	0x0a643325
    cf2c:	00000000 	.word	0x00000000
    cf30:	4b4e555b 	.word	0x4b4e555b
    cf34:	4e574f4e 	.word	0x4e574f4e
    cf38:	3e2d205d 	.word	0x3e2d205d
    cf3c:	6f725020 	.word	0x6f725020
    cf40:	6f636f74 	.word	0x6f636f74
    cf44:	25203a6c 	.word	0x25203a6c
    cf48:	00000a64 	.word	0x00000a64
    cf4c:	0f0e0d0c 	.word	0x0f0e0d0c
    cf50:	0b0a0908 	.word	0x0b0a0908
    cf54:	07060504 	.word	0x07060504
    cf58:	03020100 	.word	0x03020100
    cf5c:	30256325 	.word	0x30256325
    cf60:	30257832 	.word	0x30257832
    cf64:	30257832 	.word	0x30257832
    cf68:	30257832 	.word	0x30257832
    cf6c:	30257832 	.word	0x30257832
    cf70:	63257832 	.word	0x63257832
    cf74:	30256325 	.word	0x30256325
    cf78:	30257832 	.word	0x30257832
    cf7c:	30257832 	.word	0x30257832
    cf80:	30257832 	.word	0x30257832
    cf84:	30257832 	.word	0x30257832
    cf88:	63257832 	.word	0x63257832
    cf8c:	00000000 	.word	0x00000000
    cf90:	78383025 	.word	0x78383025
    cf94:	00000000 	.word	0x00000000
    cf98:	65720a0d 	.word	0x65720a0d
    cf9c:	74726f70 	.word	0x74726f70
    cfa0:	73656420 	.word	0x73656420
    cfa4:	70697263 	.word	0x70697263
    cfa8:	3a726f74 	.word	0x3a726f74
    cfac:	00000020 	.word	0x00000020
    cfb0:	00007325 	.word	0x00007325
    cfb4:	4c4c414d 	.word	0x4c4c414d
    cfb8:	4f20434f 	.word	0x4f20434f
    cfbc:	6e49204b 	.word	0x6e49204b
    cfc0:	3a786564 	.word	0x3a786564
    cfc4:	4c206425 	.word	0x4c206425
    cfc8:	253a6e65 	.word	0x253a6e65
    cfcc:	000a0d64 	.word	0x000a0d64
    cfd0:	30256325 	.word	0x30256325
    cfd4:	30257832 	.word	0x30257832
    cfd8:	30257832 	.word	0x30257832
    cfdc:	30257832 	.word	0x30257832
    cfe0:	63257832 	.word	0x63257832
    cfe4:	00000000 	.word	0x00000000
    cfe8:	63256325 	.word	0x63256325
    cfec:	63256325 	.word	0x63256325
    cff0:	78383025 	.word	0x78383025
    cff4:	30306325 	.word	0x30306325
    cff8:	0000000a 	.word	0x0000000a
    cffc:	64254144 	.word	0x64254144
    d000:	00000a0d 	.word	0x00000a0d
    d004:	00000d58 	.word	0x00000d58
    d008:	64254142 	.word	0x64254142
    d00c:	00000a0d 	.word	0x00000a0d
    d010:	63256325 	.word	0x63256325
    d014:	78323025 	.word	0x78323025
    d018:	78323025 	.word	0x78323025
    d01c:	78323025 	.word	0x78323025
    d020:	78323025 	.word	0x78323025
    d024:	78323025 	.word	0x78323025
    d028:	00006325 	.word	0x00006325
    d02c:	78323025 	.word	0x78323025
    d030:	00000000 	.word	0x00000000
    d034:	000a3030 	.word	0x000a3030
    d038:	682f2e2e 	.word	0x682f2e2e
    d03c:	732f6c61 	.word	0x732f6c61
    d040:	682f6372 	.word	0x682f6372
    d044:	615f6c61 	.word	0x615f6c61
    d048:	615f6364 	.word	0x615f6364
    d04c:	636e7973 	.word	0x636e7973
    d050:	0000632e 	.word	0x0000632e
    d054:	682f2e2e 	.word	0x682f2e2e
    d058:	732f6c61 	.word	0x732f6c61
    d05c:	682f6372 	.word	0x682f6372
    d060:	635f6c61 	.word	0x635f6c61
    d064:	735f6372 	.word	0x735f6372
    d068:	2e636e79 	.word	0x2e636e79
    d06c:	00000063 	.word	0x00000063
    d070:	682f2e2e 	.word	0x682f2e2e
    d074:	732f6c61 	.word	0x732f6c61
    d078:	682f6372 	.word	0x682f6372
    d07c:	665f6c61 	.word	0x665f6c61
    d080:	6873616c 	.word	0x6873616c
    d084:	0000632e 	.word	0x0000632e
    d088:	682f2e2e 	.word	0x682f2e2e
    d08c:	732f6c61 	.word	0x732f6c61
    d090:	682f6372 	.word	0x682f6372
    d094:	695f6c61 	.word	0x695f6c61
    d098:	6d5f6332 	.word	0x6d5f6332
    d09c:	7973615f 	.word	0x7973615f
    d0a0:	632e636e 	.word	0x632e636e
    d0a4:	00000000 	.word	0x00000000
    d0a8:	682f2e2e 	.word	0x682f2e2e
    d0ac:	732f6c61 	.word	0x732f6c61
    d0b0:	682f6372 	.word	0x682f6372
    d0b4:	695f6c61 	.word	0x695f6c61
    d0b8:	00632e6f 	.word	0x00632e6f
    d0bc:	682f2e2e 	.word	0x682f2e2e
    d0c0:	732f6c61 	.word	0x732f6c61
    d0c4:	682f6372 	.word	0x682f6372
    d0c8:	715f6c61 	.word	0x715f6c61
    d0cc:	5f697073 	.word	0x5f697073
    d0d0:	2e616d64 	.word	0x2e616d64
    d0d4:	00000063 	.word	0x00000063
    d0d8:	682f2e2e 	.word	0x682f2e2e
    d0dc:	732f6c61 	.word	0x732f6c61
    d0e0:	682f6372 	.word	0x682f6372
    d0e4:	735f6c61 	.word	0x735f6c61
    d0e8:	6d5f6970 	.word	0x6d5f6970
    d0ec:	7973615f 	.word	0x7973615f
    d0f0:	632e636e 	.word	0x632e636e
    d0f4:	00000000 	.word	0x00000000
    d0f8:	682f2e2e 	.word	0x682f2e2e
    d0fc:	732f6c61 	.word	0x732f6c61
    d100:	682f6372 	.word	0x682f6372
    d104:	735f6c61 	.word	0x735f6c61
    d108:	6d5f6970 	.word	0x6d5f6970
    d10c:	616d645f 	.word	0x616d645f
    d110:	0000632e 	.word	0x0000632e
    d114:	682f2e2e 	.word	0x682f2e2e
    d118:	732f6c61 	.word	0x732f6c61
    d11c:	682f6372 	.word	0x682f6372
    d120:	745f6c61 	.word	0x745f6c61
    d124:	72656d69 	.word	0x72656d69
    d128:	0000632e 	.word	0x0000632e
    d12c:	682f2e2e 	.word	0x682f2e2e
    d130:	732f6c61 	.word	0x732f6c61
    d134:	682f6372 	.word	0x682f6372
    d138:	755f6c61 	.word	0x755f6c61
    d13c:	74726173 	.word	0x74726173
    d140:	7973615f 	.word	0x7973615f
    d144:	632e636e 	.word	0x632e636e
    d148:	00000000 	.word	0x00000000
    d14c:	682f2e2e 	.word	0x682f2e2e
    d150:	732f6c61 	.word	0x732f6c61
    d154:	682f6372 	.word	0x682f6372
    d158:	755f6c61 	.word	0x755f6c61
    d15c:	74726173 	.word	0x74726173
    d160:	6e79735f 	.word	0x6e79735f
    d164:	00632e63 	.word	0x00632e63
    d168:	682f2e2e 	.word	0x682f2e2e
    d16c:	752f6c61 	.word	0x752f6c61
    d170:	736c6974 	.word	0x736c6974
    d174:	6372732f 	.word	0x6372732f
    d178:	6974752f 	.word	0x6974752f
    d17c:	6c5f736c 	.word	0x6c5f736c
    d180:	2e747369 	.word	0x2e747369
    d184:	00000063 	.word	0x00000063
    d188:	682f2e2e 	.word	0x682f2e2e
    d18c:	752f6c61 	.word	0x752f6c61
    d190:	736c6974 	.word	0x736c6974
    d194:	6372732f 	.word	0x6372732f
    d198:	6974752f 	.word	0x6974752f
    d19c:	725f736c 	.word	0x725f736c
    d1a0:	62676e69 	.word	0x62676e69
    d1a4:	65666675 	.word	0x65666675
    d1a8:	00632e72 	.word	0x00632e72

0000d1ac <_adcs>:
    d1ac:	01000000 0003000c 00041807 00000000     ................
    d1bc:	0014080b 00010000 000c0100 18040003     ................
    d1cc:	00000004 080b0000 00000014 682f2e2e     ............../h
    d1dc:	612f6c70 682f6364 615f6c70 632e6364     pl/adc/hpl_adc.c
    d1ec:	00000000                                ....

0000d1f0 <_cfgs>:
    d1f0:	00200600 08068000 00200400 08068000     .. ....... .....
    d200:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
    d220:	00200b00 14000003 00200a00 08000002     .. ....... .....
    d230:	00201300 14000003 00000000 00000000     .. .............
	...
    d2e0:	00005400 1c000000 00005300 0c000000     .T.......S......

0000d2f0 <user_mux_confs>:
	...
    d31c:	04030201 04030201 00000000 00000000     ................
	...

0000d334 <channel_confs>:
    d334:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

0000d374 <interrupt_cfg>:
    d374:	00000002 00000002 00000002 00000002     ................
	...
    d3f4:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    d404:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    d414:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
    d424:	69707371 0000632e 682f2e2e 722f6c70     qspi.c..../hpl/r
    d434:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    d444:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    d454:	43000000 43000400 43000800 43000c00     ...C...C...C...C

0000d464 <_usarts>:
    d464:	00000000 40100004 00030000 00700002     .......@......p.
    d474:	0000aaaa 00000000 00000001 40100004     ...............@
    d484:	00030000 00700002 0000aaaa 00000000     ......p.........
    d494:	00000002 40100004 00030000 00700002     .......@......p.
    d4a4:	00005555 00000000 00000004 40100004     UU.............@
    d4b4:	00030000 00700002 0000aaaa 00000000     ......p.........
    d4c4:	00000006 40100004 00030000 00700002     .......@......p.
    d4d4:	0000aaaa 00000000                       ........

0000d4dc <_i2cms>:
    d4dc:	00000005 00200014 00000100 0000e6e5     ...... .........
    d4ec:	00d70000 02dc6c00                       .....l..

0000d4f4 <sercomspi_regs>:
    d4f4:	3020000c 00020000 00000000 01ff0005     .. 0............
    d504:	20000c03 00000000 00000000 ff000600     ... ............
    d514:	00000701 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    d524:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    d534:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    d544:	42001400 42001800 43001400 43001800     ...B...B...C...C

0000d554 <_tcs>:
    d554:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
    d564:	00000000 006c0001 00000308 00000021     ......l.....!...
    d574:	00003a98 00000000 006d0002 00000308     .:........m.....
    d584:	00000021 00003a98 00000000 006e0003     !....:........n.
    d594:	00000308 00000021 00003a98 00000000     ....!....:......
    d5a4:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    d5b4:	0000632e                                .c..

0000d5b8 <_usb_ep_cfgs>:
    d5b8:	20000d28 00000000 00000040 00000000     (.. ....@.......
	...
    d5d0:	20000d20 00000000 00000008 20000ce0      .. ........... 
    d5e0:	20000cd8 00080040 00000000 00000000     ... @...........
	...
    d5f8:	20000c98 00400000 682f2e2e 772f6c70     ... ..@.../hpl/w
    d608:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
    d618:	49505351 6f725020 6d617267 61745320     QSPI Program Sta
    d628:	64657472 00000d0a 73616c46 72652068     rted....Flash er
    d638:	20657361 63637573 66737365 0d0a6c75     ase successful..
    d648:	00000000 73616c46 72772068 20657469     ....Flash write 
    d658:	63637573 66737365 0d0a6c75 00000000     successful......
    d668:	73616c46 65722068 73206461 65636375     Flash read succe
    d678:	75667373 000d0a6c 73616c46 61642068     ssful...Flash da
    d688:	76206174 66697265 74616369 206e6f69     ta verification 
    d698:	6c696166 0a2e6465 0000000d 74697257     failed......Writ
    d6a8:	202d2065 64616552 20736920 63637573     e - Read is succ
    d6b8:	66737365 69206c75 5351206e 46204950     essful in QSPI F
    d6c8:	6873616c 6d656d20 2e79726f 00000d0a     lash memory.....
    d6d8:	74696e49 696c6169 6974617a 000d6e6f     Initialization..
    d6e8:	65746e45 676e6972 69614d20 6f4c206e     Entering Main Lo
    d6f8:	000d706f 20425355 6e6e6f43 65746365     op..USB Connecte
    d708:	00000d64                                d...

0000d70c <keyboard_report_desc>:
    d70c:	06090105 070501a1 e729e019 01250015     ..........)...%.
    d71c:	08950175 01810281 65290019 65250015     u.........)e..%e
    d72c:	06950875 08050081 05290119 01250015     u.........)...%.
    d73c:	05950175 03950291 00c00191              u...........

0000d748 <mouse_report_desc>:
    d748:	02090105 010901a1 090500a1 03290119     ..............).
    d758:	01250015 03950175 05750281 01810195     ..%.u.....u.....
    d768:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
    d778:	c0c00681 752f2e2e 642f6273 63697665     ....../usb/devic
    d788:	73752f65 2e636462 00000063              e/usbdc.c...

0000d794 <_global_impure_ptr>:
    d794:	2000055c                                \.. 

0000d798 <__sf_fake_stderr>:
	...

0000d7b8 <__sf_fake_stdin>:
	...

0000d7d8 <__sf_fake_stdout>:
	...
    d7f8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    d808:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    d818:	31300046 35343332 39383736 64636261     F.0123456789abcd
    d828:	00006665                                ef..

0000d82c <_init>:
    d82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d82e:	bf00      	nop
    d830:	bcf8      	pop	{r3, r4, r5, r6, r7}
    d832:	bc08      	pop	{r3}
    d834:	469e      	mov	lr, r3
    d836:	4770      	bx	lr

0000d838 <__init_array_start>:
    d838:	00000289 	.word	0x00000289

0000d83c <_fini>:
    d83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d83e:	bf00      	nop
    d840:	bcf8      	pop	{r3, r4, r5, r6, r7}
    d842:	bc08      	pop	{r3}
    d844:	469e      	mov	lr, r3
    d846:	4770      	bx	lr

0000d848 <__fini_array_start>:
    d848:	00000265 	.word	0x00000265
