# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do 8-bit-multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/mine/UIUC/ECE385/Git/exp5 {D:/mine/UIUC/ECE385/Git/exp5/8-bit-multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:50 on Feb 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/mine/UIUC/ECE385/Git/exp5" D:/mine/UIUC/ECE385/Git/exp5/8-bit-multiplier.sv 
# -- Compiling module eight_bit_ra_sub
# -- Compiling module four_bit_ra
# -- Compiling module full_adder
# 
# Top level modules:
# 	eight_bit_ra_sub
# End time: 16:19:51 on Feb 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/mine/UIUC/ECE385/Git/exp5 {D:/mine/UIUC/ECE385/Git/exp5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:51 on Feb 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/mine/UIUC/ECE385/Git/exp5" D:/mine/UIUC/ECE385/Git/exp5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 16:19:52 on Feb 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/mine/UIUC/ECE385/Git/exp5 {D:/mine/UIUC/ECE385/Git/exp5/D_flipflop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:52 on Feb 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/mine/UIUC/ECE385/Git/exp5" D:/mine/UIUC/ECE385/Git/exp5/D_flipflop.sv 
# -- Compiling module D_flipflop
# 
# Top level modules:
# 	D_flipflop
# End time: 16:19:52 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/mine/UIUC/ECE385/Git/exp5 {D:/mine/UIUC/ECE385/Git/exp5/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:52 on Feb 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/mine/UIUC/ECE385/Git/exp5" D:/mine/UIUC/ECE385/Git/exp5/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 16:19:52 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/mine/UIUC/ECE385/Git/exp5 {D:/mine/UIUC/ECE385/Git/exp5/hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:52 on Feb 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/mine/UIUC/ECE385/Git/exp5" D:/mine/UIUC/ECE385/Git/exp5/hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:19:52 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/mine/UIUC/ECE385/Git/exp5 {D:/mine/UIUC/ECE385/Git/exp5/lab5_multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:52 on Feb 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/mine/UIUC/ECE385/Git/exp5" D:/mine/UIUC/ECE385/Git/exp5/lab5_multiplier_toplevel.sv 
# -- Compiling module lab5_multiplier_toplevel
# 
# Top level modules:
# 	lab5_multiplier_toplevel
# End time: 16:19:52 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/mine/UIUC/ECE385/Git/exp5 {D:/mine/UIUC/ECE385/Git/exp5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:52 on Feb 22,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/mine/UIUC/ECE385/Git/exp5" D:/mine/UIUC/ECE385/Git/exp5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:19:52 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:19:52 on Feb 22,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab5_multiplier_toplevel
# Loading work.eight_bit_ra_sub
# Loading work.four_bit_ra
# Loading work.full_adder
# Loading work.control
# Loading work.D_flipflop
# Loading work.reg_8
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) D:/mine/UIUC/ECE385/Git/exp5/control.sv(22): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tp/control_unit
# ** Warning: (vsim-8315) D:/mine/UIUC/ECE385/Git/exp5/control.sv(22): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/tp/control_unit
# End time: 19:05:29 on Feb 22,2019, Elapsed time: 2:45:37
# Errors: 0, Warnings: 2
