
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_10624:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc78003ff; valaddr_reg:x3; val_offset:31872*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31872*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10625:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc78007ff; valaddr_reg:x3; val_offset:31875*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31875*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10626:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7800fff; valaddr_reg:x3; val_offset:31878*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31878*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10627:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7801fff; valaddr_reg:x3; val_offset:31881*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31881*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10628:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7803fff; valaddr_reg:x3; val_offset:31884*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31884*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10629:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7807fff; valaddr_reg:x3; val_offset:31887*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31887*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10630:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc780ffff; valaddr_reg:x3; val_offset:31890*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31890*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10631:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc781ffff; valaddr_reg:x3; val_offset:31893*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31893*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10632:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc783ffff; valaddr_reg:x3; val_offset:31896*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31896*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10633:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc787ffff; valaddr_reg:x3; val_offset:31899*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31899*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10634:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc78fffff; valaddr_reg:x3; val_offset:31902*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31902*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10635:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc79fffff; valaddr_reg:x3; val_offset:31905*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31905*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7bfffff; valaddr_reg:x3; val_offset:31908*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31908*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7c00000; valaddr_reg:x3; val_offset:31911*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31911*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7e00000; valaddr_reg:x3; val_offset:31914*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31914*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7f00000; valaddr_reg:x3; val_offset:31917*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31917*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7f80000; valaddr_reg:x3; val_offset:31920*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31920*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fc0000; valaddr_reg:x3; val_offset:31923*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31923*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fe0000; valaddr_reg:x3; val_offset:31926*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31926*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ff0000; valaddr_reg:x3; val_offset:31929*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31929*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ff8000; valaddr_reg:x3; val_offset:31932*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31932*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ffc000; valaddr_reg:x3; val_offset:31935*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31935*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10646:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ffe000; valaddr_reg:x3; val_offset:31938*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31938*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10647:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fff000; valaddr_reg:x3; val_offset:31941*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31941*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10648:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fff800; valaddr_reg:x3; val_offset:31944*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31944*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10649:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fffc00; valaddr_reg:x3; val_offset:31947*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31947*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10650:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fffe00; valaddr_reg:x3; val_offset:31950*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31950*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10651:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ffff00; valaddr_reg:x3; val_offset:31953*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31953*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10652:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ffff80; valaddr_reg:x3; val_offset:31956*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31956*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10653:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ffffc0; valaddr_reg:x3; val_offset:31959*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31959*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10654:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ffffe0; valaddr_reg:x3; val_offset:31962*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31962*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10655:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fffff0; valaddr_reg:x3; val_offset:31965*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31965*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10656:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fffff8; valaddr_reg:x3; val_offset:31968*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31968*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10657:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fffffc; valaddr_reg:x3; val_offset:31971*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31971*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10658:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7fffffe; valaddr_reg:x3; val_offset:31974*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31974*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10659:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x632071 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x104599 and fs3 == 1 and fe3 == 0x8f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e632071; op2val:0x80904599;
op3val:0xc7ffffff; valaddr_reg:x3; val_offset:31977*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31977*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10660:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:31980*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31980*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:31983*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31983*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:31986*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31986*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:31989*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31989*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:31992*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31992*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:31995*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31995*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10666:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:31998*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31998*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10667:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:32001*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32001*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10668:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:32004*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32004*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10669:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:32007*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32007*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10670:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:32010*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32010*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10671:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:32013*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32013*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:32016*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32016*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:32019*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32019*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:32022*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32022*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:32025*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32025*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81800000; valaddr_reg:x3; val_offset:32028*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32028*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81800001; valaddr_reg:x3; val_offset:32031*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32031*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81800003; valaddr_reg:x3; val_offset:32034*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32034*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81800007; valaddr_reg:x3; val_offset:32037*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32037*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8180000f; valaddr_reg:x3; val_offset:32040*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32040*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8180001f; valaddr_reg:x3; val_offset:32043*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32043*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8180003f; valaddr_reg:x3; val_offset:32046*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32046*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8180007f; valaddr_reg:x3; val_offset:32049*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32049*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x818000ff; valaddr_reg:x3; val_offset:32052*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32052*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x818001ff; valaddr_reg:x3; val_offset:32055*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32055*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x818003ff; valaddr_reg:x3; val_offset:32058*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32058*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x818007ff; valaddr_reg:x3; val_offset:32061*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32061*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81800fff; valaddr_reg:x3; val_offset:32064*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32064*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81801fff; valaddr_reg:x3; val_offset:32067*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32067*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81803fff; valaddr_reg:x3; val_offset:32070*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32070*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81807fff; valaddr_reg:x3; val_offset:32073*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32073*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8180ffff; valaddr_reg:x3; val_offset:32076*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32076*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8181ffff; valaddr_reg:x3; val_offset:32079*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32079*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8183ffff; valaddr_reg:x3; val_offset:32082*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32082*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x8187ffff; valaddr_reg:x3; val_offset:32085*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32085*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x818fffff; valaddr_reg:x3; val_offset:32088*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32088*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x819fffff; valaddr_reg:x3; val_offset:32091*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32091*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81bfffff; valaddr_reg:x3; val_offset:32094*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32094*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81c00000; valaddr_reg:x3; val_offset:32097*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32097*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81e00000; valaddr_reg:x3; val_offset:32100*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32100*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10701:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81f00000; valaddr_reg:x3; val_offset:32103*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32103*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10702:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81f80000; valaddr_reg:x3; val_offset:32106*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32106*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10703:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fc0000; valaddr_reg:x3; val_offset:32109*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32109*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10704:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fe0000; valaddr_reg:x3; val_offset:32112*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32112*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10705:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ff0000; valaddr_reg:x3; val_offset:32115*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32115*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ff8000; valaddr_reg:x3; val_offset:32118*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32118*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ffc000; valaddr_reg:x3; val_offset:32121*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32121*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ffe000; valaddr_reg:x3; val_offset:32124*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32124*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fff000; valaddr_reg:x3; val_offset:32127*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32127*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fff800; valaddr_reg:x3; val_offset:32130*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32130*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fffc00; valaddr_reg:x3; val_offset:32133*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32133*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fffe00; valaddr_reg:x3; val_offset:32136*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32136*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ffff00; valaddr_reg:x3; val_offset:32139*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32139*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ffff80; valaddr_reg:x3; val_offset:32142*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32142*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ffffc0; valaddr_reg:x3; val_offset:32145*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32145*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10716:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ffffe0; valaddr_reg:x3; val_offset:32148*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32148*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10717:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fffff0; valaddr_reg:x3; val_offset:32151*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32151*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10718:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fffff8; valaddr_reg:x3; val_offset:32154*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32154*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10719:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fffffc; valaddr_reg:x3; val_offset:32157*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32157*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10720:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81fffffe; valaddr_reg:x3; val_offset:32160*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32160*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10721:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x63a0b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e63a0b8; op2val:0x80000000;
op3val:0x81ffffff; valaddr_reg:x3; val_offset:32163*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32163*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10722:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb800000; valaddr_reg:x3; val_offset:32166*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32166*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10723:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb800001; valaddr_reg:x3; val_offset:32169*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32169*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10724:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb800003; valaddr_reg:x3; val_offset:32172*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32172*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10725:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb800007; valaddr_reg:x3; val_offset:32175*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32175*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10726:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb80000f; valaddr_reg:x3; val_offset:32178*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32178*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10727:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb80001f; valaddr_reg:x3; val_offset:32181*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32181*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10728:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb80003f; valaddr_reg:x3; val_offset:32184*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32184*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10729:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb80007f; valaddr_reg:x3; val_offset:32187*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32187*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10730:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb8000ff; valaddr_reg:x3; val_offset:32190*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32190*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10731:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb8001ff; valaddr_reg:x3; val_offset:32193*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32193*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10732:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb8003ff; valaddr_reg:x3; val_offset:32196*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32196*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10733:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb8007ff; valaddr_reg:x3; val_offset:32199*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32199*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10734:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb800fff; valaddr_reg:x3; val_offset:32202*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32202*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10735:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb801fff; valaddr_reg:x3; val_offset:32205*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32205*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10736:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb803fff; valaddr_reg:x3; val_offset:32208*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32208*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10737:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb807fff; valaddr_reg:x3; val_offset:32211*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32211*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10738:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb80ffff; valaddr_reg:x3; val_offset:32214*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32214*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10739:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb81ffff; valaddr_reg:x3; val_offset:32217*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32217*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10740:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb83ffff; valaddr_reg:x3; val_offset:32220*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32220*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10741:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb87ffff; valaddr_reg:x3; val_offset:32223*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32223*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10742:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb8fffff; valaddr_reg:x3; val_offset:32226*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32226*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10743:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xeb9fffff; valaddr_reg:x3; val_offset:32229*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32229*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10744:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xebbfffff; valaddr_reg:x3; val_offset:32232*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32232*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10745:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xebc00000; valaddr_reg:x3; val_offset:32235*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32235*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10746:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xebe00000; valaddr_reg:x3; val_offset:32238*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32238*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10747:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xebf00000; valaddr_reg:x3; val_offset:32241*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32241*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10748:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xebf80000; valaddr_reg:x3; val_offset:32244*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32244*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10749:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xebfc0000; valaddr_reg:x3; val_offset:32247*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32247*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10750:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xebfe0000; valaddr_reg:x3; val_offset:32250*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32250*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10751:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x64003e and fs2 == 1 and fe2 == 0x81 and fm2 == 0x0fb7fb and fs3 == 1 and fe3 == 0xd7 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e64003e; op2val:0xc08fb7fb;
op3val:0xebff0000; valaddr_reg:x3; val_offset:32253*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32253*0 + 3*83*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347055615,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347056639,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347058687,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347062783,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347070975,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347087359,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347120127,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347185663,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347316735,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3347578879,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3348103167,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3349151743,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3351248895,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3351248896,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3353346048,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3354394624,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3354918912,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355181056,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355312128,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355377664,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355410432,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355426816,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355435008,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355439104,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355441152,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355442176,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355442688,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355442944,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355443072,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355443136,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355443168,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355443184,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355443192,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355443196,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355443198,32,FLEN)
NAN_BOXED(2120425585,32,FLEN)
NAN_BOXED(2156938649,32,FLEN)
NAN_BOXED(3355443199,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649472,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649473,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649475,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649479,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649487,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649503,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649535,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649599,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649727,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649983,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172650495,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172651519,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172653567,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172657663,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172665855,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172682239,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172715007,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172780543,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172911615,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2173173759,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2173698047,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2174746623,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2176843775,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2176843776,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2178940928,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2179989504,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180513792,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180775936,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180907008,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180972544,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181005312,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181021696,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181029888,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181033984,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181036032,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037056,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037568,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037824,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037952,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038016,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038048,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038064,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038072,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038076,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038078,32,FLEN)
NAN_BOXED(2120458424,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038079,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034368,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034369,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034371,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034375,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034383,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034399,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034431,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034495,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034623,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951034879,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951035391,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951036415,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951038463,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951042559,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951050751,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951067135,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951099903,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951165439,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951296511,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3951558655,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3952082943,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3953131519,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3955228671,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3955228672,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3957325824,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3958374400,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3958898688,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3959160832,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3959291904,32,FLEN)
NAN_BOXED(2120482878,32,FLEN)
NAN_BOXED(3230644219,32,FLEN)
NAN_BOXED(3959357440,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
