<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3717" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3717{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3717{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3717{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3717{left:70px;bottom:405px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t5_3717{left:70px;bottom:388px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t6_3717{left:70px;bottom:371px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t7_3717{left:70px;bottom:354px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#t8_3717{left:70px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_3717{left:70px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3717{left:70px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3717{left:70px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3717{left:70px;bottom:263px;letter-spacing:-0.31px;}
#td_3717{left:102px;bottom:1054px;letter-spacing:0.11px;word-spacing:0.03px;}
#te_3717{left:188px;bottom:1054px;letter-spacing:0.13px;word-spacing:0.01px;}
#tf_3717{left:79px;bottom:1031px;letter-spacing:-0.12px;}
#tg_3717{left:79px;bottom:1016px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#th_3717{left:234px;bottom:1031px;letter-spacing:-0.14px;}
#ti_3717{left:304px;bottom:1031px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tj_3717{left:499px;bottom:1031px;letter-spacing:-0.12px;}
#tk_3717{left:79px;bottom:991px;letter-spacing:-0.15px;}
#tl_3717{left:234px;bottom:991px;letter-spacing:-0.16px;}
#tm_3717{left:304px;bottom:991px;letter-spacing:-0.14px;}
#tn_3717{left:499px;bottom:991px;letter-spacing:-0.11px;}
#to_3717{left:499px;bottom:975px;letter-spacing:-0.11px;}
#tp_3717{left:499px;bottom:958px;letter-spacing:-0.11px;}
#tq_3717{left:499px;bottom:941px;letter-spacing:-0.11px;}
#tr_3717{left:499px;bottom:924px;letter-spacing:-0.11px;}
#ts_3717{left:79px;bottom:900px;letter-spacing:-0.14px;}
#tt_3717{left:234px;bottom:900px;letter-spacing:-0.15px;}
#tu_3717{left:304px;bottom:900px;letter-spacing:-0.15px;}
#tv_3717{left:304px;bottom:878px;letter-spacing:-0.15px;}
#tw_3717{left:499px;bottom:900px;letter-spacing:-0.13px;}
#tx_3717{left:499px;bottom:883px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#ty_3717{left:499px;bottom:866px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tz_3717{left:499px;bottom:845px;letter-spacing:-0.11px;}
#t10_3717{left:499px;bottom:828px;letter-spacing:-0.13px;}
#t11_3717{left:499px;bottom:811px;letter-spacing:-0.12px;}
#t12_3717{left:499px;bottom:790px;letter-spacing:-0.12px;}
#t13_3717{left:499px;bottom:773px;letter-spacing:-0.12px;}
#t14_3717{left:499px;bottom:756px;letter-spacing:-0.12px;}
#t15_3717{left:499px;bottom:739px;letter-spacing:-0.11px;}
#t16_3717{left:79px;bottom:715px;letter-spacing:-0.15px;}
#t17_3717{left:234px;bottom:715px;letter-spacing:-0.14px;}
#t18_3717{left:304px;bottom:715px;letter-spacing:-0.14px;}
#t19_3717{left:499px;bottom:715px;letter-spacing:-0.11px;}
#t1a_3717{left:499px;bottom:698px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1b_3717{left:499px;bottom:681px;letter-spacing:-0.11px;}
#t1c_3717{left:499px;bottom:664px;letter-spacing:-0.11px;}
#t1d_3717{left:499px;bottom:648px;letter-spacing:-0.11px;}
#t1e_3717{left:499px;bottom:631px;letter-spacing:-0.11px;word-spacing:-0.72px;}
#t1f_3717{left:499px;bottom:614px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t1g_3717{left:499px;bottom:597px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t1h_3717{left:79px;bottom:573px;letter-spacing:-0.15px;}
#t1i_3717{left:234px;bottom:573px;letter-spacing:-0.16px;}
#t1j_3717{left:304px;bottom:573px;letter-spacing:-0.16px;}
#t1k_3717{left:499px;bottom:573px;letter-spacing:-0.11px;}
#t1l_3717{left:499px;bottom:556px;letter-spacing:-0.11px;}
#t1m_3717{left:499px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_3717{left:499px;bottom:522px;letter-spacing:-0.12px;}
#t1o_3717{left:499px;bottom:506px;letter-spacing:-0.11px;}
#t1p_3717{left:499px;bottom:489px;letter-spacing:-0.11px;}
#t1q_3717{left:499px;bottom:467px;letter-spacing:-0.12px;}
#t1r_3717{left:499px;bottom:451px;letter-spacing:-0.11px;}
#t1s_3717{left:499px;bottom:434px;letter-spacing:-0.12px;}

.s1_3717{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3717{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3717{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3717{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3717{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_3717{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3717" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3717Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3717" style="-webkit-user-select: none;"><object width="935" height="1210" data="3717/3717.svg" type="image/svg+xml" id="pdf3717" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3717" class="t s1_3717">Vol. 3B </span><span id="t2_3717" class="t s1_3717">20-9 </span>
<span id="t3_3717" class="t s2_3717">PERFORMANCE MONITORING </span>
<span id="t4_3717" class="t s3_3717">IA32_PERF_GLOBAL_STATUS MSR provides single-bit status for software to query the overflow condition of each </span>
<span id="t5_3717" class="t s3_3717">performance counter. IA32_PERF_GLOBAL_STATUS[bit 62] indicates overflow conditions of the DS area data </span>
<span id="t6_3717" class="t s3_3717">buffer. IA32_PERF_GLOBAL_STATUS[bit 63] provides a CondChgd bit to indicate changes to the state of perfor- </span>
<span id="t7_3717" class="t s3_3717">mance monitoring hardware. Figure 20-4 shows the layout of IA32_PERF_GLOBAL_STATUS. A value of 1 in bits 0, </span>
<span id="t8_3717" class="t s3_3717">1, 32 through 34 indicates a counter overflow condition has occurred in the associated counter. </span>
<span id="t9_3717" class="t s3_3717">When a performance counter is configured for PEBS, overflow condition in the counter generates a performance- </span>
<span id="ta_3717" class="t s3_3717">monitoring interrupt signaling a PEBS event. On a PEBS event, the processor stores data records into the buffer </span>
<span id="tb_3717" class="t s3_3717">area (see Section 18.15.5), clears the counter overflow status., and sets the “OvfBuffer” bit in IA32_PERF_- </span>
<span id="tc_3717" class="t s3_3717">GLOBAL_STATUS. </span>
<span id="td_3717" class="t s4_3717">Table 20-2. </span><span id="te_3717" class="t s4_3717">Association of Fixed-Function Performance Counters with Architectural Performance Events </span>
<span id="tf_3717" class="t s5_3717">Fixed-Function </span>
<span id="tg_3717" class="t s5_3717">Performance Counter </span>
<span id="th_3717" class="t s5_3717">Address </span><span id="ti_3717" class="t s5_3717">Event Mask Mnemonic </span><span id="tj_3717" class="t s5_3717">Description </span>
<span id="tk_3717" class="t s6_3717">IA32_FIXED_CTR0 </span><span id="tl_3717" class="t s6_3717">309H </span><span id="tm_3717" class="t s6_3717">INST_RETIRED.ANY </span><span id="tn_3717" class="t s6_3717">This event counts the number of instructions that retire </span>
<span id="to_3717" class="t s6_3717">execution. For instructions that consist of multiple uops, </span>
<span id="tp_3717" class="t s6_3717">this event counts the retirement of the last uop of the </span>
<span id="tq_3717" class="t s6_3717">instruction. The counter continues counting during </span>
<span id="tr_3717" class="t s6_3717">hardware interrupts, traps, and in-side interrupt handlers. </span>
<span id="ts_3717" class="t s6_3717">IA32_FIXED_CTR1 </span><span id="tt_3717" class="t s6_3717">30AH </span><span id="tu_3717" class="t s6_3717">CPU_CLK_UNHALTED.THREAD </span>
<span id="tv_3717" class="t s6_3717">CPU_CLK_UNHALTED.CORE </span>
<span id="tw_3717" class="t s6_3717">The CPU_CLK_UNHALTED.THREAD event counts the </span>
<span id="tx_3717" class="t s6_3717">number of core cycles while the logical processor is not in a </span>
<span id="ty_3717" class="t s6_3717">halt state. </span>
<span id="tz_3717" class="t s6_3717">If there is only one logical processor in a processor core, </span>
<span id="t10_3717" class="t s6_3717">CPU_CLK_UNHALTED.CORE counts the unhalted cycles of </span>
<span id="t11_3717" class="t s6_3717">the processor core. </span>
<span id="t12_3717" class="t s6_3717">The core frequency may change from time to time due to </span>
<span id="t13_3717" class="t s6_3717">transitions associated with Enhanced Intel SpeedStep </span>
<span id="t14_3717" class="t s6_3717">Technology or TM2. For this reason this event may have a </span>
<span id="t15_3717" class="t s6_3717">changing ratio with regards to time. </span>
<span id="t16_3717" class="t s6_3717">IA32_FIXED_CTR2 </span><span id="t17_3717" class="t s6_3717">30BH </span><span id="t18_3717" class="t s6_3717">CPU_CLK_UNHALTED.REF_TSC </span><span id="t19_3717" class="t s6_3717">This event counts the number of reference cycles at the </span>
<span id="t1a_3717" class="t s6_3717">TSC rate when the core is not in a halt state and not in a TM </span>
<span id="t1b_3717" class="t s6_3717">stop-clock state. The core enters the halt state when it is </span>
<span id="t1c_3717" class="t s6_3717">running the HLT instruction or the MWAIT instruction. This </span>
<span id="t1d_3717" class="t s6_3717">event is not affected by core frequency changes (e.g., P </span>
<span id="t1e_3717" class="t s6_3717">states) but counts at the same frequency as the time stamp </span>
<span id="t1f_3717" class="t s6_3717">counter. This event can approximate elapsed time while the </span>
<span id="t1g_3717" class="t s6_3717">core was not in a halt state and not in a TM stopclock state. </span>
<span id="t1h_3717" class="t s6_3717">IA32_FIXED_CTR3 </span><span id="t1i_3717" class="t s6_3717">30CH </span><span id="t1j_3717" class="t s6_3717">TOPDOWN.SLOTS </span><span id="t1k_3717" class="t s6_3717">This event counts the number of available slots for an </span>
<span id="t1l_3717" class="t s6_3717">unhalted logical processor. The event increments by </span>
<span id="t1m_3717" class="t s6_3717">machine-width of the narrowest pipeline as employed by </span>
<span id="t1n_3717" class="t s6_3717">the Top-down Microarchitecture Analysis method. The </span>
<span id="t1o_3717" class="t s6_3717">count is distributed among unhalted logical processors </span>
<span id="t1p_3717" class="t s6_3717">(hyper-threads) who share the same physical core. </span>
<span id="t1q_3717" class="t s6_3717">Software can use this event as the denominator for the </span>
<span id="t1r_3717" class="t s6_3717">top-level metrics of the Top-down Microarchitecture </span>
<span id="t1s_3717" class="t s6_3717">Analysis method. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
