var __xr_tmp = [
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> *  ahci.h - Common AHCI SATA definitions and declarations</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *  Maintained by:  Jeff Garzik &lt;jgarzik@pobox.com&gt;</span>", 
"<span class=\"comment\"> *    <span class=\"ts\"/><span class=\"ts\"/>    Please ALWAYS copy linux-ide@vger.kernel.org</span>", 
"<span class=\"comment\"> *<span class=\"ts\"/><span class=\"ts\"/>    on emails.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *  Copyright 2004-2005 Red Hat, Inc.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *  This program is free software; you can redistribute it and/or modify</span>", 
"<span class=\"comment\"> *  it under the terms of the GNU General Public License as published by</span>", 
"<span class=\"comment\"> *  the Free Software Foundation; either version 2, or (at your option)</span>", 
"<span class=\"comment\"> *  any later version.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *  This program is distributed in the hope that it will be useful,</span>", 
"<span class=\"comment\"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>", 
"<span class=\"comment\"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>", 
"<span class=\"comment\"> *  GNU General Public License for more details.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *  You should have received a copy of the GNU General Public License</span>", 
"<span class=\"comment\"> *  along with this program; see the file COPYING.  If not, write to</span>", 
"<span class=\"comment\"> *  the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * libata documentation is available via 'make {ps|pdf}docs',</span>", 
"<span class=\"comment\"> * as Documentation/DocBook/libata.*</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * AHCI hardware documentation:</span>", 
"<span class=\"comment\"> * http://www.intel.com/technology/serialata/pdf/rev1_0.pdf</span>", 
"<span class=\"comment\"> * http://www.intel.com/technology/serialata/pdf/rev1_1.pdf</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> */</span>", 
"", 
"#<a class=\"id\" href=\"#ifndef\">ifndef</a> <a class=\"id\" href=\"#_AHCI_H\">_AHCI_H</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_AHCI_H\">_AHCI_H</a>", 
"", 
"#<a class=\"id\" href=\"#include\">include</a> &lt;<a class=\"id\" href=\"#linux\">linux</a>/<a class=\"id\" href=\"#libata\">libata</a>.<a class=\"id\" href=\"#h\">h</a>&gt;", 
"", 
"<span class=\"comment\">/* Enclosure Management Control */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EM_CTRL_MSG_TYPE\">EM_CTRL_MSG_TYPE</a>              0x000f0000", 
"", 
"<span class=\"comment\">/* Enclosure Management LED Message Type */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EM_MSG_LED_HBA_PORT\">EM_MSG_LED_HBA_PORT</a>           0x0000000f", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EM_MSG_LED_PMP_SLOT\">EM_MSG_LED_PMP_SLOT</a>           0x0000ff00", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EM_MSG_LED_VALUE\">EM_MSG_LED_VALUE</a>              0xffff0000", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EM_MSG_LED_VALUE_ACTIVITY\">EM_MSG_LED_VALUE_ACTIVITY</a>     0x00070000", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EM_MSG_LED_VALUE_OFF\">EM_MSG_LED_VALUE_OFF</a>          0xfff80000", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EM_MSG_LED_VALUE_ON\">EM_MSG_LED_VALUE_ON</a>           0x00010000", 
"", 
"enum {", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_MAX_PORTS\">AHCI_MAX_PORTS</a><span class=\"ts\"/><span class=\"ts\"/>= 32,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_MAX_SG\">AHCI_MAX_SG</a><span class=\"ts\"/><span class=\"ts\"/>= 168, <span class=\"comment\">/* hardware max is 64K */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_DMA_BOUNDARY\">AHCI_DMA_BOUNDARY</a><span class=\"ts\"/>= 0xffffffff,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_MAX_CMDS\">AHCI_MAX_CMDS</a><span class=\"ts\"/><span class=\"ts\"/>= 32,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_SZ\">AHCI_CMD_SZ</a><span class=\"ts\"/><span class=\"ts\"/>= 32,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_SLOT_SZ\">AHCI_CMD_SLOT_SZ</a><span class=\"ts\"/>= <a class=\"id\" href=\"#AHCI_MAX_CMDS\">AHCI_MAX_CMDS</a> * <a class=\"id\" href=\"#AHCI_CMD_SZ\">AHCI_CMD_SZ</a>,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_RX_FIS_SZ\">AHCI_RX_FIS_SZ</a><span class=\"ts\"/><span class=\"ts\"/>= 256,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_TBL_CDB\">AHCI_CMD_TBL_CDB</a><span class=\"ts\"/>= 0x40,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_TBL_HDR_SZ\">AHCI_CMD_TBL_HDR_SZ</a><span class=\"ts\"/>= 0x80,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_TBL_SZ\">AHCI_CMD_TBL_SZ</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#AHCI_CMD_TBL_HDR_SZ\">AHCI_CMD_TBL_HDR_SZ</a> + (<a class=\"id\" href=\"#AHCI_MAX_SG\">AHCI_MAX_SG</a> * 16),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_TBL_AR_SZ\">AHCI_CMD_TBL_AR_SZ</a><span class=\"ts\"/>= <a class=\"id\" href=\"#AHCI_CMD_TBL_SZ\">AHCI_CMD_TBL_SZ</a> * <a class=\"id\" href=\"#AHCI_MAX_CMDS\">AHCI_MAX_CMDS</a>,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_PORT_PRIV_DMA_SZ\">AHCI_PORT_PRIV_DMA_SZ</a><span class=\"ts\"/>= <a class=\"id\" href=\"#AHCI_CMD_SLOT_SZ\">AHCI_CMD_SLOT_SZ</a> + <a class=\"id\" href=\"#AHCI_CMD_TBL_AR_SZ\">AHCI_CMD_TBL_AR_SZ</a> +", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#AHCI_RX_FIS_SZ\">AHCI_RX_FIS_SZ</a>,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_PORT_PRIV_FBS_DMA_SZ\">AHCI_PORT_PRIV_FBS_DMA_SZ</a><span class=\"ts\"/>= <a class=\"id\" href=\"#AHCI_CMD_SLOT_SZ\">AHCI_CMD_SLOT_SZ</a> +", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#AHCI_CMD_TBL_AR_SZ\">AHCI_CMD_TBL_AR_SZ</a> +", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  (<a class=\"id\" href=\"#AHCI_RX_FIS_SZ\">AHCI_RX_FIS_SZ</a> * 16),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_IRQ_ON_SG\">AHCI_IRQ_ON_SG</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 31),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_ATAPI\">AHCI_CMD_ATAPI</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 5),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_WRITE\">AHCI_CMD_WRITE</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 6),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_PREFETCH\">AHCI_CMD_PREFETCH</a><span class=\"ts\"/>= (1 << 7),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_RESET\">AHCI_CMD_RESET</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 8),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_CMD_CLR_BUSY\">AHCI_CMD_CLR_BUSY</a><span class=\"ts\"/>= (1 << 10),", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#RX_FIS_D2H_REG\">RX_FIS_D2H_REG</a><span class=\"ts\"/><span class=\"ts\"/>= 0x40,<span class=\"ts\"/><span class=\"comment\">/* offset of D2H Register FIS data */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#RX_FIS_SDB\">RX_FIS_SDB</a><span class=\"ts\"/><span class=\"ts\"/>= 0x58, <span class=\"comment\">/* offset of SDB FIS data */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#RX_FIS_UNK\">RX_FIS_UNK</a><span class=\"ts\"/><span class=\"ts\"/>= 0x60, <span class=\"comment\">/* offset of Unknown FIS data */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* global controller registers */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP\">HOST_CAP</a><span class=\"ts\"/><span class=\"ts\"/>= 0x00, <span class=\"comment\">/* host capabilities */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CTL\">HOST_CTL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x04, <span class=\"comment\">/* global host control */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_IRQ_STAT\">HOST_IRQ_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x08, <span class=\"comment\">/* interrupt status */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_PORTS_IMPL\">HOST_PORTS_IMPL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x0c, <span class=\"comment\">/* bitmap of implemented ports */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_VERSION\">HOST_VERSION</a><span class=\"ts\"/><span class=\"ts\"/>= 0x10, <span class=\"comment\">/* AHCI spec. version compliancy */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_EM_LOC\">HOST_EM_LOC</a><span class=\"ts\"/><span class=\"ts\"/>= 0x1c, <span class=\"comment\">/* Enclosure Management location */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_EM_CTL\">HOST_EM_CTL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x20, <span class=\"comment\">/* Enclosure Management Control */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP2\">HOST_CAP2</a><span class=\"ts\"/><span class=\"ts\"/>= 0x24, <span class=\"comment\">/* host capabilities, extended */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* HOST_CTL bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_RESET\">HOST_RESET</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 0),  <span class=\"comment\">/* reset controller; self-clear */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_IRQ_EN\">HOST_IRQ_EN</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 1),  <span class=\"comment\">/* global IRQ enable */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_AHCI_EN\">HOST_AHCI_EN</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 31), <span class=\"comment\">/* AHCI enabled */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* HOST_CAP bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_SXS\">HOST_CAP_SXS</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 5),  <span class=\"comment\">/* Supports External SATA */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_EMS\">HOST_CAP_EMS</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 6),  <span class=\"comment\">/* Enclosure Management support */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_CCC\">HOST_CAP_CCC</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 7),  <span class=\"comment\">/* Command Completion Coalescing */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_PART\">HOST_CAP_PART</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 13), <span class=\"comment\">/* Partial state capable */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_SSC\">HOST_CAP_SSC</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 14), <span class=\"comment\">/* Slumber state capable */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_PIO_MULTI\">HOST_CAP_PIO_MULTI</a><span class=\"ts\"/>= (1 << 15), <span class=\"comment\">/* PIO multiple DRQ support */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_FBS\">HOST_CAP_FBS</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 16), <span class=\"comment\">/* FIS-based switching support */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_PMP\">HOST_CAP_PMP</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 17), <span class=\"comment\">/* Port Multiplier support */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_ONLY\">HOST_CAP_ONLY</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 18), <span class=\"comment\">/* Supports AHCI mode only */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_CLO\">HOST_CAP_CLO</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 24), <span class=\"comment\">/* Command List Override support */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_LED\">HOST_CAP_LED</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 25), <span class=\"comment\">/* Supports activity LED */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_ALPM\">HOST_CAP_ALPM</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 26), <span class=\"comment\">/* Aggressive Link PM support */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_SSS\">HOST_CAP_SSS</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 27), <span class=\"comment\">/* Staggered Spin-up */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_MPS\">HOST_CAP_MPS</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 28), <span class=\"comment\">/* Mechanical presence switch */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_SNTF\">HOST_CAP_SNTF</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 29), <span class=\"comment\">/* SNotification register */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_NCQ\">HOST_CAP_NCQ</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 30), <span class=\"comment\">/* Native Command Queueing */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP_64\">HOST_CAP_64</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 31), <span class=\"comment\">/* PCI DAC (64-bit DMA) support */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* HOST_CAP2 bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP2_BOH\">HOST_CAP2_BOH</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 0),  <span class=\"comment\">/* BIOS/OS handoff supported */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP2_NVMHCI\">HOST_CAP2_NVMHCI</a><span class=\"ts\"/>= (1 << 1),  <span class=\"comment\">/* NVMHCI supported */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#HOST_CAP2_APST\">HOST_CAP2_APST</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 2),  <span class=\"comment\">/* Automatic partial to slumber */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* registers for each SATA port */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_LST_ADDR\">PORT_LST_ADDR</a><span class=\"ts\"/><span class=\"ts\"/>= 0x00, <span class=\"comment\">/* command list DMA addr */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_LST_ADDR_HI\">PORT_LST_ADDR_HI</a><span class=\"ts\"/>= 0x04, <span class=\"comment\">/* command list DMA addr hi */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FIS_ADDR\">PORT_FIS_ADDR</a><span class=\"ts\"/><span class=\"ts\"/>= 0x08, <span class=\"comment\">/* FIS rx buf addr */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FIS_ADDR_HI\">PORT_FIS_ADDR_HI</a><span class=\"ts\"/>= 0x0c, <span class=\"comment\">/* FIS rx buf addr hi */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_STAT\">PORT_IRQ_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x10, <span class=\"comment\">/* interrupt status */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_MASK\">PORT_IRQ_MASK</a><span class=\"ts\"/><span class=\"ts\"/>= 0x14, <span class=\"comment\">/* interrupt enable/disable mask */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD\">PORT_CMD</a><span class=\"ts\"/><span class=\"ts\"/>= 0x18, <span class=\"comment\">/* port command */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_TFDATA\">PORT_TFDATA</a><span class=\"ts\"/><span class=\"ts\"/>= 0x20,<span class=\"ts\"/><span class=\"comment\">/* taskfile data */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SIG\">PORT_SIG</a><span class=\"ts\"/><span class=\"ts\"/>= 0x24,<span class=\"ts\"/><span class=\"comment\">/* device TF signature */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ISSUE\">PORT_CMD_ISSUE</a><span class=\"ts\"/><span class=\"ts\"/>= 0x38, <span class=\"comment\">/* command issue */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SCR_STAT\">PORT_SCR_STAT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x28, <span class=\"comment\">/* SATA phy register: SStatus */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SCR_CTL\">PORT_SCR_CTL</a><span class=\"ts\"/><span class=\"ts\"/>= 0x2c, <span class=\"comment\">/* SATA phy register: SControl */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SCR_ERR\">PORT_SCR_ERR</a><span class=\"ts\"/><span class=\"ts\"/>= 0x30, <span class=\"comment\">/* SATA phy register: SError */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SCR_ACT\">PORT_SCR_ACT</a><span class=\"ts\"/><span class=\"ts\"/>= 0x34, <span class=\"comment\">/* SATA phy register: SActive */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_SCR_NTF\">PORT_SCR_NTF</a><span class=\"ts\"/><span class=\"ts\"/>= 0x3c, <span class=\"comment\">/* SATA phy register: SNotification */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FBS\">PORT_FBS</a><span class=\"ts\"/><span class=\"ts\"/>= 0x40, <span class=\"comment\">/* FIS-based Switching */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* PORT_IRQ_{STAT,MASK} bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_COLD_PRES\">PORT_IRQ_COLD_PRES</a><span class=\"ts\"/>= (1 << 31), <span class=\"comment\">/* cold presence detect */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_TF_ERR\">PORT_IRQ_TF_ERR</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 30), <span class=\"comment\">/* task file error */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_HBUS_ERR\">PORT_IRQ_HBUS_ERR</a><span class=\"ts\"/>= (1 << 29), <span class=\"comment\">/* host bus fatal error */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_HBUS_DATA_ERR\">PORT_IRQ_HBUS_DATA_ERR</a><span class=\"ts\"/>= (1 << 28), <span class=\"comment\">/* host bus data error */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_IF_ERR\">PORT_IRQ_IF_ERR</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 27), <span class=\"comment\">/* interface fatal error */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_IF_NONFATAL\">PORT_IRQ_IF_NONFATAL</a><span class=\"ts\"/>= (1 << 26), <span class=\"comment\">/* interface non-fatal error */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_OVERFLOW\">PORT_IRQ_OVERFLOW</a><span class=\"ts\"/>= (1 << 24), <span class=\"comment\">/* xfer exhausted available S/G */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_BAD_PMP\">PORT_IRQ_BAD_PMP</a><span class=\"ts\"/>= (1 << 23), <span class=\"comment\">/* incorrect port multiplier */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_PHYRDY\">PORT_IRQ_PHYRDY</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 22), <span class=\"comment\">/* PhyRdy changed */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_DEV_ILCK\">PORT_IRQ_DEV_ILCK</a><span class=\"ts\"/>= (1 << 7), <span class=\"comment\">/* device interlock */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_CONNECT\">PORT_IRQ_CONNECT</a><span class=\"ts\"/>= (1 << 6), <span class=\"comment\">/* port connect change status */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_SG_DONE\">PORT_IRQ_SG_DONE</a><span class=\"ts\"/>= (1 << 5), <span class=\"comment\">/* descriptor processed */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_UNK_FIS\">PORT_IRQ_UNK_FIS</a><span class=\"ts\"/>= (1 << 4), <span class=\"comment\">/* unknown FIS rx'd */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_SDB_FIS\">PORT_IRQ_SDB_FIS</a><span class=\"ts\"/>= (1 << 3), <span class=\"comment\">/* Set Device Bits FIS rx'd */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_DMAS_FIS\">PORT_IRQ_DMAS_FIS</a><span class=\"ts\"/>= (1 << 2), <span class=\"comment\">/* DMA Setup FIS rx'd */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_PIOS_FIS\">PORT_IRQ_PIOS_FIS</a><span class=\"ts\"/>= (1 << 1), <span class=\"comment\">/* PIO Setup FIS rx'd */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_D2H_REG_FIS\">PORT_IRQ_D2H_REG_FIS</a><span class=\"ts\"/>= (1 << 0), <span class=\"comment\">/* D2H Register FIS rx'd */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_FREEZE\">PORT_IRQ_FREEZE</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#PORT_IRQ_HBUS_ERR\">PORT_IRQ_HBUS_ERR</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_IF_ERR\">PORT_IRQ_IF_ERR</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_CONNECT\">PORT_IRQ_CONNECT</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_PHYRDY\">PORT_IRQ_PHYRDY</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_UNK_FIS\">PORT_IRQ_UNK_FIS</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_BAD_PMP\">PORT_IRQ_BAD_PMP</a>,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_ERROR\">PORT_IRQ_ERROR</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#PORT_IRQ_FREEZE\">PORT_IRQ_FREEZE</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_TF_ERR\">PORT_IRQ_TF_ERR</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_HBUS_DATA_ERR\">PORT_IRQ_HBUS_DATA_ERR</a>,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#DEF_PORT_IRQ\">DEF_PORT_IRQ</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#PORT_IRQ_ERROR\">PORT_IRQ_ERROR</a> | <a class=\"id\" href=\"#PORT_IRQ_SG_DONE\">PORT_IRQ_SG_DONE</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_SDB_FIS\">PORT_IRQ_SDB_FIS</a> | <a class=\"id\" href=\"#PORT_IRQ_DMAS_FIS\">PORT_IRQ_DMAS_FIS</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_PIOS_FIS\">PORT_IRQ_PIOS_FIS</a> | <a class=\"id\" href=\"#PORT_IRQ_D2H_REG_FIS\">PORT_IRQ_D2H_REG_FIS</a>,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* PORT_CMD bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ASP\">PORT_CMD_ASP</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 27), <span class=\"comment\">/* Aggressive Slumber/Partial */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ALPE\">PORT_CMD_ALPE</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 26), <span class=\"comment\">/* Aggressive Link PM enable */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ATAPI\">PORT_CMD_ATAPI</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 24), <span class=\"comment\">/* Device is ATAPI */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_FBSCP\">PORT_CMD_FBSCP</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 22), <span class=\"comment\">/* FBS Capable Port */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_PMP\">PORT_CMD_PMP</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 17), <span class=\"comment\">/* PMP attached */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_LIST_ON\">PORT_CMD_LIST_ON</a><span class=\"ts\"/>= (1 << 15), <span class=\"comment\">/* cmd list DMA engine running */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_FIS_ON\">PORT_CMD_FIS_ON</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 14), <span class=\"comment\">/* FIS DMA engine running */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_FIS_RX\">PORT_CMD_FIS_RX</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 4), <span class=\"comment\">/* Enable FIS receive DMA engine */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_CLO\">PORT_CMD_CLO</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 3), <span class=\"comment\">/* Command list override */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_POWER_ON\">PORT_CMD_POWER_ON</a><span class=\"ts\"/>= (1 << 2), <span class=\"comment\">/* Power up device */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_SPIN_UP\">PORT_CMD_SPIN_UP</a><span class=\"ts\"/>= (1 << 1), <span class=\"comment\">/* Spin up device */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_START\">PORT_CMD_START</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 0), <span class=\"comment\">/* Enable port DMA engine */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ICC_MASK\">PORT_CMD_ICC_MASK</a><span class=\"ts\"/>= (0xf << 28), <span class=\"comment\">/* i/f ICC state mask */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ICC_ACTIVE\">PORT_CMD_ICC_ACTIVE</a><span class=\"ts\"/>= (0x1 << 28), <span class=\"comment\">/* Put i/f in active state */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ICC_PARTIAL\">PORT_CMD_ICC_PARTIAL</a><span class=\"ts\"/>= (0x2 << 28), <span class=\"comment\">/* Put i/f in partial state */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CMD_ICC_SLUMBER\">PORT_CMD_ICC_SLUMBER</a><span class=\"ts\"/>= (0x6 << 28), <span class=\"comment\">/* Put i/f in slumber state */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FBS_DWE_OFFSET\">PORT_FBS_DWE_OFFSET</a><span class=\"ts\"/>= 16, <span class=\"comment\">/* FBS device with error offset */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FBS_ADO_OFFSET\">PORT_FBS_ADO_OFFSET</a><span class=\"ts\"/>= 12, <span class=\"comment\">/* FBS active dev optimization offset */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FBS_DEV_OFFSET\">PORT_FBS_DEV_OFFSET</a><span class=\"ts\"/>= 8,  <span class=\"comment\">/* FBS device to issue offset */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FBS_DEV_MASK\">PORT_FBS_DEV_MASK</a><span class=\"ts\"/>= (0xf << <a class=\"id\" href=\"#PORT_FBS_DEV_OFFSET\">PORT_FBS_DEV_OFFSET</a>),  <span class=\"comment\">/* FBS.DEV */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FBS_SDE\">PORT_FBS_SDE</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 2), <span class=\"comment\">/* FBS single device error */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FBS_DEC\">PORT_FBS_DEC</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 1), <span class=\"comment\">/* FBS device error clear */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_FBS_EN\">PORT_FBS_EN</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 0), <span class=\"comment\">/* Enable FBS */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* hpriv-&gt;flags bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_NO_NCQ\">AHCI_HFLAG_NO_NCQ</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 0),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_IGN_IRQ_IF_ERR\">AHCI_HFLAG_IGN_IRQ_IF_ERR</a><span class=\"ts\"/>= (1 << 1), <span class=\"comment\">/* ignore IRQ_IF_ERR */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_IGN_SERR_INTERNAL\">AHCI_HFLAG_IGN_SERR_INTERNAL</a><span class=\"ts\"/>= (1 << 2), <span class=\"comment\">/* ignore SERR_INTERNAL */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_32BIT_ONLY\">AHCI_HFLAG_32BIT_ONLY</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 3), <span class=\"comment\">/* force 32bit */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_MV_PATA\">AHCI_HFLAG_MV_PATA</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 4), <span class=\"comment\">/* PATA port */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_NO_MSI\">AHCI_HFLAG_NO_MSI</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 5), <span class=\"comment\">/* no PCI MSI */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_NO_PMP\">AHCI_HFLAG_NO_PMP</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 6), <span class=\"comment\">/* no PMP */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_NO_HOTPLUG\">AHCI_HFLAG_NO_HOTPLUG</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 7), <span class=\"comment\">/* ignore PxSERR.DIAG.N */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_SECT255\">AHCI_HFLAG_SECT255</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 8), <span class=\"comment\">/* max 255 sectors */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_YES_NCQ\">AHCI_HFLAG_YES_NCQ</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 9), <span class=\"comment\">/* force NCQ cap on */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_NO_SUSPEND\">AHCI_HFLAG_NO_SUSPEND</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 10), <span class=\"comment\">/* don't suspend */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_SRST_TOUT_IS_OFFLINE\">AHCI_HFLAG_SRST_TOUT_IS_OFFLINE</a><span class=\"ts\"/>= (1 << 11), <span class=\"comment\">/* treat SRST timeout as</span>", 
"<span class=\"comment\"><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>link offline */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_NO_SNTF\">AHCI_HFLAG_NO_SNTF</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 12), <span class=\"comment\">/* no sntf */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_NO_FPDMA_AA\">AHCI_HFLAG_NO_FPDMA_AA</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 13), <span class=\"comment\">/* no FPDMA AA */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_HFLAG_YES_FBS\">AHCI_HFLAG_YES_FBS</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 14), <span class=\"comment\">/* force FBS cap on */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* ap-&gt;flags bits */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#AHCI_FLAG_COMMON\">AHCI_FLAG_COMMON</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#ATA_FLAG_SATA\">ATA_FLAG_SATA</a> | <a class=\"id\" href=\"#ATA_FLAG_NO_LEGACY\">ATA_FLAG_NO_LEGACY</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#ATA_FLAG_MMIO\">ATA_FLAG_MMIO</a> | <a class=\"id\" href=\"#ATA_FLAG_PIO_DMA\">ATA_FLAG_PIO_DMA</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#ATA_FLAG_ACPI_SATA\">ATA_FLAG_ACPI_SATA</a> | <a class=\"id\" href=\"#ATA_FLAG_AN\">ATA_FLAG_AN</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#ATA_FLAG_IPM\">ATA_FLAG_IPM</a>,", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#ICH_MAP\">ICH_MAP</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>= 0x90, <span class=\"comment\">/* ICH MAP register */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* em constants */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_MAX_SLOTS\">EM_MAX_SLOTS</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>= 8,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_MAX_RETRY\">EM_MAX_RETRY</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>= 5,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* em_ctl bits */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_CTL_RST\">EM_CTL_RST</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 9), <span class=\"comment\">/* Reset */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_CTL_TM\">EM_CTL_TM</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 8), <span class=\"comment\">/* Transmit Message */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_CTL_MR\">EM_CTL_MR</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 0), <span class=\"comment\">/* Message Recieved */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_CTL_ALHD\">EM_CTL_ALHD</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 26), <span class=\"comment\">/* Activity LED */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_CTL_XMT\">EM_CTL_XMT</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 25), <span class=\"comment\">/* Transmit Only */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_CTL_SMB\">EM_CTL_SMB</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 24), <span class=\"comment\">/* Single Message Buffer */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* em message type */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_MSG_TYPE_LED\">EM_MSG_TYPE_LED</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 0), <span class=\"comment\">/* LED */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_MSG_TYPE_SAFTE\">EM_MSG_TYPE_SAFTE</a><span class=\"ts\"/>= (1 << 1), <span class=\"comment\">/* SAF-TE */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_MSG_TYPE_SES2\">EM_MSG_TYPE_SES2</a><span class=\"ts\"/>= (1 << 2), <span class=\"comment\">/* SES-2 */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#EM_MSG_TYPE_SGPIO\">EM_MSG_TYPE_SGPIO</a><span class=\"ts\"/>= (1 << 3), <span class=\"comment\">/* SGPIO */</span>", 
"};", 
"", 
"struct <a class=\"id\" href=\"#ahci_cmd_hdr\">ahci_cmd_hdr</a> {", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#opts\">opts</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#status\">status</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#tbl_addr\">tbl_addr</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#tbl_addr_hi\">tbl_addr_hi</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#reserved\">reserved</a>[4];", 
"};", 
"", 
"struct <a class=\"id\" href=\"#ahci_sg\">ahci_sg</a> {", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#addr\">addr</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#addr_hi\">addr_hi</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#reserved\">reserved</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#__le32\">__le32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#flags_size\">flags_size</a>;", 
"};", 
"", 
"struct <a class=\"id\" href=\"#ahci_em_priv\">ahci_em_priv</a> {", 
"<span class=\"ts\"/>enum <a class=\"id\" href=\"#sw_activity\">sw_activity</a> <a class=\"id\" href=\"#blink_policy\">blink_policy</a>;", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#timer_list\">timer_list</a> <a class=\"id\" href=\"#timer\">timer</a>;", 
"<span class=\"ts\"/>unsigned long <a class=\"id\" href=\"#saved_activity\">saved_activity</a>;", 
"<span class=\"ts\"/>unsigned long <a class=\"id\" href=\"#activity\">activity</a>;", 
"<span class=\"ts\"/>unsigned long <a class=\"id\" href=\"#led_state\">led_state</a>;", 
"};", 
"", 
"struct <a class=\"id\" href=\"#ahci_port_priv\">ahci_port_priv</a> {", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#ata_link\">ata_link</a><span class=\"ts\"/><span class=\"ts\"/>*<a class=\"id\" href=\"#active_link\">active_link</a>;", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#ahci_cmd_hdr\">ahci_cmd_hdr</a><span class=\"ts\"/>*<a class=\"id\" href=\"#cmd_slot\">cmd_slot</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#dma_addr_t\">dma_addr_t</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#cmd_slot_dma\">cmd_slot_dma</a>;", 
"<span class=\"ts\"/>void<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>*<a class=\"id\" href=\"#cmd_tbl\">cmd_tbl</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#dma_addr_t\">dma_addr_t</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#cmd_tbl_dma\">cmd_tbl_dma</a>;", 
"<span class=\"ts\"/>void<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>*<a class=\"id\" href=\"#rx_fis\">rx_fis</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#dma_addr_t\">dma_addr_t</a><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#rx_fis_dma\">rx_fis_dma</a>;", 
"<span class=\"ts\"/><span class=\"comment\">/* for NCQ spurious interrupt analysis */</span>", 
"<span class=\"ts\"/>unsigned int<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#ncq_saw_d2h\">ncq_saw_d2h</a>:1;", 
"<span class=\"ts\"/>unsigned int<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#ncq_saw_dmas\">ncq_saw_dmas</a>:1;", 
"<span class=\"ts\"/>unsigned int<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#ncq_saw_sdb\">ncq_saw_sdb</a>:1;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a> <span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#intr_mask\">intr_mask</a>;<span class=\"ts\"/><span class=\"comment\">/* interrupts to enable */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#bool\">bool</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#fbs_supported\">fbs_supported</a>;<span class=\"ts\"/><span class=\"comment\">/* set iff FBS is supported */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#bool\">bool</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#fbs_enabled\">fbs_enabled</a>;<span class=\"ts\"/><span class=\"comment\">/* set iff FBS is enabled */</span>", 
"<span class=\"ts\"/>int<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#fbs_last_dev\">fbs_last_dev</a>;<span class=\"ts\"/><span class=\"comment\">/* save FBS.DEV of last FIS */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/* enclosure management info per PM slot */</span>", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#ahci_em_priv\">ahci_em_priv</a><span class=\"ts\"/><a class=\"id\" href=\"#em_priv\">em_priv</a>[<a class=\"id\" href=\"#EM_MAX_SLOTS\">EM_MAX_SLOTS</a>];", 
"};", 
"", 
"struct <a class=\"id\" href=\"#ahci_host_priv\">ahci_host_priv</a> {", 
"<span class=\"ts\"/>void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#mmio\">mmio</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* bus-independant mem map */</span>", 
"<span class=\"ts\"/>unsigned int<span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#flags\">flags</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* AHCI_HFLAG_* */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#cap\">cap</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* cap to use */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#cap2\">cap2</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* cap2 to use */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#port_map\">port_map</a>;<span class=\"ts\"/><span class=\"comment\">/* port map to use */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#saved_cap\">saved_cap</a>;<span class=\"ts\"/><span class=\"comment\">/* saved initial cap */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#saved_cap2\">saved_cap2</a>;<span class=\"ts\"/><span class=\"comment\">/* saved initial cap2 */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#saved_port_map\">saved_port_map</a>;<span class=\"ts\"/><span class=\"comment\">/* saved initial port_map */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a> <span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#em_loc\">em_loc</a>; <span class=\"comment\">/* enclosure management location */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#em_buf_sz\">em_buf_sz</a>;<span class=\"ts\"/><span class=\"comment\">/* EM buffer size in byte */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u32\">u32</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><a class=\"id\" href=\"#em_msg_type\">em_msg_type</a>;<span class=\"ts\"/><span class=\"comment\">/* EM message type */</span>", 
"};", 
"", 
"extern int <a class=\"id\" href=\"#ahci_ignore_sss\">ahci_ignore_sss</a>;", 
"", 
"extern struct <a class=\"id\" href=\"#device_attribute\">device_attribute</a> *<a class=\"id\" href=\"#ahci_shost_attrs\">ahci_shost_attrs</a>[];", 
"extern struct <a class=\"id\" href=\"#device_attribute\">device_attribute</a> *<a class=\"id\" href=\"#ahci_sdev_attrs\">ahci_sdev_attrs</a>[];", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#AHCI_SHT\">AHCI_SHT</a>(<a class=\"id\" href=\"#drv_name\">drv_name</a>)<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/><a class=\"id\" href=\"#ATA_NCQ_SHT\">ATA_NCQ_SHT</a>(<a class=\"id\" href=\"#drv_name\">drv_name</a>),<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>.<a class=\"id\" href=\"#can_queue\">can_queue</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#AHCI_MAX_CMDS\">AHCI_MAX_CMDS</a> - 1,<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>.<a class=\"id\" href=\"#sg_tablesize\">sg_tablesize</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#AHCI_MAX_SG\">AHCI_MAX_SG</a>,<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>.<a class=\"id\" href=\"#dma_boundary\">dma_boundary</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#AHCI_DMA_BOUNDARY\">AHCI_DMA_BOUNDARY</a>,<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>.<a class=\"id\" href=\"#shost_attrs\">shost_attrs</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#ahci_shost_attrs\">ahci_shost_attrs</a>,<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>\\", 
"<span class=\"ts\"/>.<a class=\"id\" href=\"#sdev_attrs\">sdev_attrs</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#ahci_sdev_attrs\">ahci_sdev_attrs</a>", 
"", 
"extern struct <a class=\"id\" href=\"#ata_port_operations\">ata_port_operations</a> <a class=\"id\" href=\"#ahci_ops\">ahci_ops</a>;", 
"", 
"void <a class=\"id\" href=\"#ahci_save_initial_config\">ahci_save_initial_config</a>(struct <a class=\"id\" href=\"#device\">device</a> *<a class=\"id\" href=\"#dev\">dev</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>      struct <a class=\"id\" href=\"#ahci_host_priv\">ahci_host_priv</a> *<a class=\"id\" href=\"#hpriv\">hpriv</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>      unsigned int <a class=\"id\" href=\"#force_port_map\">force_port_map</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>      unsigned int <a class=\"id\" href=\"#mask_port_map\">mask_port_map</a>);", 
"void <a class=\"id\" href=\"#ahci_init_controller\">ahci_init_controller</a>(struct <a class=\"id\" href=\"#ata_host\">ata_host</a> *<a class=\"id\" href=\"#host\">host</a>);", 
"int <a class=\"id\" href=\"#ahci_reset_controller\">ahci_reset_controller</a>(struct <a class=\"id\" href=\"#ata_host\">ata_host</a> *<a class=\"id\" href=\"#host\">host</a>);", 
"", 
"int <a class=\"id\" href=\"#ahci_do_softreset\">ahci_do_softreset</a>(struct <a class=\"id\" href=\"#ata_link\">ata_link</a> *<a class=\"id\" href=\"#link\">link</a>, unsigned int *<a class=\"id\" href=\"#class\">class</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/>      int <a class=\"id\" href=\"#pmp\">pmp</a>, unsigned long <a class=\"id\" href=\"#deadline\">deadline</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/>      int (*<a class=\"id\" href=\"#check_ready\">check_ready</a>)(struct <a class=\"id\" href=\"#ata_link\">ata_link</a> *<a class=\"id\" href=\"#link\">link</a>));", 
"", 
"int <a class=\"id\" href=\"#ahci_stop_engine\">ahci_stop_engine</a>(struct <a class=\"id\" href=\"#ata_port\">ata_port</a> *<a class=\"id\" href=\"#ap\">ap</a>);", 
"void <a class=\"id\" href=\"#ahci_start_engine\">ahci_start_engine</a>(struct <a class=\"id\" href=\"#ata_port\">ata_port</a> *<a class=\"id\" href=\"#ap\">ap</a>);", 
"int <a class=\"id\" href=\"#ahci_check_ready\">ahci_check_ready</a>(struct <a class=\"id\" href=\"#ata_link\">ata_link</a> *<a class=\"id\" href=\"#link\">link</a>);", 
"int <a class=\"id\" href=\"#ahci_kick_engine\">ahci_kick_engine</a>(struct <a class=\"id\" href=\"#ata_port\">ata_port</a> *<a class=\"id\" href=\"#ap\">ap</a>);", 
"void <a class=\"id\" href=\"#ahci_set_em_messages\">ahci_set_em_messages</a>(struct <a class=\"id\" href=\"#ahci_host_priv\">ahci_host_priv</a> *<a class=\"id\" href=\"#hpriv\">hpriv</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  struct <a class=\"id\" href=\"#ata_port_info\">ata_port_info</a> *<a class=\"id\" href=\"#pi\">pi</a>);", 
"int <a class=\"id\" href=\"#ahci_reset_em\">ahci_reset_em</a>(struct <a class=\"id\" href=\"#ata_host\">ata_host</a> *<a class=\"id\" href=\"#host\">host</a>);", 
"<a class=\"id\" href=\"#irqreturn_t\">irqreturn_t</a> <a class=\"id\" href=\"#ahci_interrupt\">ahci_interrupt</a>(int <a class=\"id\" href=\"#irq\">irq</a>, void *<a class=\"id\" href=\"#dev_instance\">dev_instance</a>);", 
"void <a class=\"id\" href=\"#ahci_print_info\">ahci_print_info</a>(struct <a class=\"id\" href=\"#ata_host\">ata_host</a> *<a class=\"id\" href=\"#host\">host</a>, const char *<a class=\"id\" href=\"#scc_s\">scc_s</a>);", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#__ahci_port_base\">__ahci_port_base</a>(struct <a class=\"id\" href=\"#ata_host\">ata_host</a> *<a class=\"id\" href=\"#host\">host</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     unsigned int <a class=\"id\" href=\"#port_no\">port_no</a>)", 
"{", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#ahci_host_priv\">ahci_host_priv</a> *<a class=\"id\" href=\"#hpriv\">hpriv</a> = <a class=\"id\" href=\"#host\">host</a>-><a class=\"id\" href=\"#private_data\">private_data</a>;", 
"<span class=\"ts\"/>void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#mmio\">mmio</a> = <a class=\"id\" href=\"#hpriv\">hpriv</a>-><a class=\"id\" href=\"#mmio\">mmio</a>;", 
"", 
"<span class=\"ts\"/>return <a class=\"id\" href=\"#mmio\">mmio</a> + 0x100 + (<a class=\"id\" href=\"#port_no\">port_no</a> * 0x80);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> void <a class=\"id\" href=\"#__iomem\">__iomem</a> *<a class=\"id\" href=\"#ahci_port_base\">ahci_port_base</a>(struct <a class=\"id\" href=\"#ata_port\">ata_port</a> *<a class=\"id\" href=\"#ap\">ap</a>)", 
"{", 
"<span class=\"ts\"/>return <a class=\"id\" href=\"#__ahci_port_base\">__ahci_port_base</a>(<a class=\"id\" href=\"#ap\">ap</a>-><a class=\"id\" href=\"#host\">host</a>, <a class=\"id\" href=\"#ap\">ap</a>-><a class=\"id\" href=\"#port_no\">port_no</a>);", 
"}", 
"", 
"static <a class=\"id\" href=\"#inline\">inline</a> int <a class=\"id\" href=\"#ahci_nr_ports\">ahci_nr_ports</a>(<a class=\"id\" href=\"#u32\">u32</a> <a class=\"id\" href=\"#cap\">cap</a>)", 
"{", 
"<span class=\"ts\"/>return (<a class=\"id\" href=\"#cap\">cap</a> &amp; 0x1f) + 1;", 
"}", 
"", 
"#<a class=\"id\" href=\"#endif\">endif</a> <span class=\"comment\">/* _AHCI_H */</span>", 
];
xr_frag_insert('l/67/a1e80de19525c25461dbfb46aac656b9135544.xr', __xr_tmp);
