git clone --depth 1 --no-tags https://github.com/mccannannamary/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77649840
git clone --depth 1 --no-tags https://github.com/e-asphyx/fpga-dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77846635
git clone --depth 1 --no-tags https://github.com/sxr4316/4.0.sxrRISC621.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78389467
git clone --depth 1 --no-tags https://github.com/apurv1205/Computer-Organisation-and-Architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78173690
git clone --depth 1 --no-tags https://github.com/patel344/ece337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79582593
git clone --depth 1 --no-tags https://github.com/bunnie/xz-fpga-test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78777078
git clone --depth 1 --no-tags https://github.com/LouiseSiah/WM8731_config_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75101509
git clone --depth 1 --no-tags https://github.com/lkwq007/MipsPipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75253806
git clone --depth 1 --no-tags https://github.com/loserking/Digital-System-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77976563
git clone --depth 1 --no-tags https://github.com/mjb940806/2015-1_Computer_organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78024559
git clone --depth 1 --no-tags https://github.com/etraister/calc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76519615
git clone --depth 1 --no-tags https://github.com/ktemkin-archive/picoview.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78129276
git clone --depth 1 --no-tags https://github.com/veeYceeY/sramcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79639647
git clone --depth 1 --no-tags https://github.com/kmd178/Digital_Systems_lab4_LCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77052223
git clone --depth 1 --no-tags https://github.com/psykulsk/Logic_Analyzer_MAX10_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78014489
git clone --depth 1 --no-tags https://github.com/PanielDan/Candy_Crush_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75666075
git clone --depth 1 --no-tags https://github.com/caipengbo/DesignCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75744298
git clone --depth 1 --no-tags https://github.com/diantaowang/simple-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79555067
git clone --depth 1 --no-tags https://github.com/Bucknalla/ice-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77406827
git clone --depth 1 --no-tags https://github.com/Adrizcorp/fpgalover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77817902
git clone --depth 1 --no-tags https://github.com/dongyeolkim/SKILL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77183869
git clone --depth 1 --no-tags https://github.com/imanadib95/FinalCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75141468
git clone --depth 1 --no-tags https://github.com/HabaN3r0/MoJo_Mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75961406
git clone --depth 1 --no-tags https://github.com/ghuangatlbl/BIDS-fpga-family.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77727994
git clone --depth 1 --no-tags https://github.com/WyattLiu/PRIORITY-ENCODER-SN74LS148N.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77762598
git clone --depth 1 --no-tags https://github.com/XudongShen/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77842034
git clone --depth 1 --no-tags https://github.com/upandey3/Galaxian-Hardware-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77805783
git clone --depth 1 --no-tags https://github.com/artslob/I2C_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74392733
git clone --depth 1 --no-tags https://github.com/bob526/myMIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74135415
git clone --depth 1 --no-tags https://github.com/walsvid/Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74280137
git clone --depth 1 --no-tags https://github.com/ThadeuFerreira/Well_instruction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75014032
git clone --depth 1 --no-tags https://github.com/vic4113110631/SAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75077071
git clone --depth 1 --no-tags https://github.com/yoshietao/IC-Design-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77896226
git clone --depth 1 --no-tags https://github.com/masnth/EE469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78372355
git clone --depth 1 --no-tags https://github.com/LFsWang/FPGA_Music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78343769
git clone --depth 1 --no-tags https://github.com/Anishcharith/Whak-a-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78343228
git clone --depth 1 --no-tags https://github.com/kentrevis287/Snake_ECE287.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76134067
git clone --depth 1 --no-tags https://github.com/shounak102/pacman-ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76746161
git clone --depth 1 --no-tags https://github.com/gmcastil/verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76017173
git clone --depth 1 --no-tags https://github.com/1847123212/openmsp430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76266453
git clone --depth 1 --no-tags https://github.com/ongteckwu/mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75589756
git clone --depth 1 --no-tags https://github.com/jkim3086/Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77113266
git clone --depth 1 --no-tags https://github.com/malcolmwhat/realtime-error-decoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79509947
git clone --depth 1 --no-tags https://github.com/Lorauxe/COMPARC---MS1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79641098
git clone --depth 1 --no-tags https://github.com/trichimtrich/LoginCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79990495
git clone --depth 1 --no-tags https://github.com/zhengminxu/CA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75382360
git clone --depth 1 --no-tags https://github.com/s57jr/ADC_modul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79057170
git clone --depth 1 --no-tags https://github.com/nickmckinney/nqcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78075283
git clone --depth 1 --no-tags https://github.com/squealteam6/Mojo-Base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78069562
git clone --depth 1 --no-tags https://github.com/jackma0517/NASA2MillionFPGAProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79506814
git clone --depth 1 --no-tags https://github.com/WilliamWallace1272/eecs362.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79378740
git clone --depth 1 --no-tags https://github.com/polishCurl/MandelbrotAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74156166
git clone --depth 1 --no-tags https://github.com/kevintasta/CS3220-Project-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74940889
git clone --depth 1 --no-tags https://github.com/gordonseto/CPEN311-Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75035542
git clone --depth 1 --no-tags https://github.com/ml7715/VERI-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74516650
git clone --depth 1 --no-tags https://github.com/gromero/octopus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74296608
git clone --depth 1 --no-tags https://github.com/kandation/CPE210-Verilog-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75523870
git clone --depth 1 --no-tags https://github.com/nchrisr/Verilog-Elevator-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75673663
git clone --depth 1 --no-tags https://github.com/jonbeibeibei/Fastest-Fingers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76232393
git clone --depth 1 --no-tags https://github.com/chawasit/JarbWord.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76498902
git clone --depth 1 --no-tags https://github.com/Sammy-Jankis/Audio-Recorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76497803
git clone --depth 1 --no-tags https://github.com/ThunderMikey/Verilog_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76747576
git clone --depth 1 --no-tags https://github.com/darkrush/FPGA_reuse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76082781
git clone --depth 1 --no-tags https://github.com/niklasnisbeth/ice40_sdram_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76248646
git clone --depth 1 --no-tags https://github.com/MyAUTLogicDesignCourse/TrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77399328
git clone --depth 1 --no-tags https://github.com/Adam-D-Sanchez/Binary-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77410015
git clone --depth 1 --no-tags https://github.com/FPGA1988/ethernet_tri_mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77719649
git clone --depth 1 --no-tags https://github.com/NPO-IT/Verilog_DTFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77377149
git clone --depth 1 --no-tags https://github.com/JiaweiLing/Digital-Logic-Circuits-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76364867
git clone --depth 1 --no-tags https://github.com/zweed4u/Embedded-Systems-Design-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79837113
git clone --depth 1 --no-tags https://github.com/wfangtw/CA_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75032651
git clone --depth 1 --no-tags https://github.com/aunpyz/TicTacToe-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76230533
git clone --depth 1 --no-tags https://github.com/whdlgp/stopwatch_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76222073
git clone --depth 1 --no-tags https://github.com/MCDELTAT/CSE521.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79882887
git clone --depth 1 --no-tags https://github.com/lpo1234/4901-Dataflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75557450
git clone --depth 1 --no-tags https://github.com/mch0341/new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74445251
git clone --depth 1 --no-tags https://github.com/arebeil17/PROJECT_ICARUS_2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74408055
git clone --depth 1 --no-tags https://github.com/mtmaryn/Single-Cycle-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74304824
git clone --depth 1 --no-tags https://github.com/i-abdi/ECE-425.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74097802
git clone --depth 1 --no-tags https://github.com/Gregor812/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74136013
git clone --depth 1 --no-tags https://github.com/iyjw01/sdcard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74490332
git clone --depth 1 --no-tags https://github.com/javacasm/FPGAs_Linares.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75468977
git clone --depth 1 --no-tags https://github.com/namenlos04/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75281000
git clone --depth 1 --no-tags https://github.com/henriquezdac/project_amber.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75985782
git clone --depth 1 --no-tags https://github.com/duran-duran/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75932193
git clone --depth 1 --no-tags https://github.com/andydu2008/disney.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76781733
git clone --depth 1 --no-tags https://github.com/dmedser/sdram_stream_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77682130
git clone --depth 1 --no-tags https://github.com/jlopezr/mist-workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78671579
git clone --depth 1 --no-tags https://github.com/ameyapatil619/FIFODesign_CDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77807891
git clone --depth 1 --no-tags https://github.com/dammstanger/FCUV2_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77887313
git clone --depth 1 --no-tags https://github.com/mandeepplaha/EE371Winter2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78089713
git clone --depth 1 --no-tags https://github.com/shen-cs/DCLab_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78927048
git clone --depth 1 --no-tags https://github.com/2016FALLCACN/pj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74643435
git clone --depth 1 --no-tags https://github.com/simonhossainkhan/sc_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75008677
git clone --depth 1 --no-tags https://github.com/UA3MQJ/epm7064_audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76799286
git clone --depth 1 --no-tags https://github.com/drzazga888/generator_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75773237
git clone --depth 1 --no-tags https://github.com/shubham43/CPUdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75837462
git clone --depth 1 --no-tags https://github.com/neofate/uart_485.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77320951
