/* Copyright (c) 2018-2019 Sigmastar Technology Corp.
 All rights reserved.

 Unless otherwise stipulated in writing, any and all information contained
herein regardless in any format shall remain the sole proprietary of
Sigmastar Technology Corp. and be kept in strict confidence
(Sigmastar Confidential Information) by the recipient.
Any unauthorized act including without limitation unauthorized disclosure,
copying, use, reproduction, sale, distribution, modification, disassembling,
reverse engineering and compiling of the contents of Sigmastar Confidential
Information is unlawful and strictly prohibited. Sigmastar hereby reserves the
rights to any and all damages, losses, costs and expenses resulting therefrom.
*/

#ifndef __CAMCLK_H__
#define __CAMCLK_H__

#define    CAMCLK_VOID 0
#define    CAMCLK_upll_480m 1
#define    CAMCLK_mpll_432m 2
#define    CAMCLK_upll_384m 3
#define    CAMCLK_aupll_384m 4
#define    CAMCLK_bachpll_384m 5
#define    CAMCLK_upll_320m 6
#define    CAMCLK_mpll_345m 7
#define    CAMCLK_mpll_288m 8
#define    CAMCLK_mpll_216m 9
#define    CAMCLK_mpll_172m 10
#define    CAMCLK_mpll_123m 11
#define    CAMCLK_mpll_86m 12
#define    CAMCLK_upll_480m_div2 13
#define    CAMCLK_upll_384m_div2 14
#define    CAMCLK_upll_320m_div2 15
#define    CAMCLK_mpll_288m_div2 16
#define    CAMCLK_mpll_288m_div4 17
#define    CAMCLK_mpll_288m_div8 18
#define    CAMCLK_mpll_432m_div4 19
#define    CAMCLK_mpll_432m_div8 20
#define    CAMCLK_mpll_432m_div16 21
#define    CAMCLK_mpll_123m_div2 22
#define    CAMCLK_mpll_86m_div2 23
#define    CAMCLK_mpll_86m_div4 24
#define    CAMCLK_mpll_86m_div16 25
#define    CAMCLK_upll_384m_div8 26
#define    CAMCLK_upll_320m_div8 27
#define    CAMCLK_upll_320m_div10 28
#define    CAMCLK_upll_320m_div16 29
#define    CAMCLK_upll_320m_div20 30
#define    CAMCLK_xtali_12m 31
#define    CAMCLK_xtali_12m_div2 32
#define    CAMCLK_xtali_12m_div4 33
#define    CAMCLK_xtali_12m_div8 34
#define    CAMCLK_xtali_12m_div16 35
#define    CAMCLK_xtali_12m_div40 36
#define    CAMCLK_xtali_12m_div64 37
#define    CAMCLK_xtali_12m_div128 38
#define    CAMCLK_xtali_12m_div375 39
#define    CAMCLK_xtali_24m 40
#define    CAMCLK_xtali_12m_v_live 41
#define    CAMCLK_RTC_CLK_32K 42
#define    CAMCLK_pm_riu_w_clk_in 43
#define    CAMCLK_gmacpll_250 44
#define    CAMCLK_gmacpll_250_div2 45
#define    CAMCLK_gmacpll_250_div5 46
#define    CAMCLK_gmacpll_250_div100 47
#define    CAMCLK_gmacpll_25a 48
#define    CAMCLK_gmacpll_25b 49
#define    CAMCLK_adrxpll_27a 50
#define    CAMCLK_adrxpll_27b 51
#define    CAMCLK_isppll_clk 52
#define    CAMCLK_isppll_clk_div2 53
#define    CAMCLK_isppll_clk_div4 54
#define    CAMCLK_isppll_clk_div8 55
#define    CAMCLK_isppll_clk_div16 56
#define    CAMCLK_ipupll_clk 57
#define    CAMCLK_miupll_clk 58
#define    CAMCLK_ddrpll_clk 59
#define    CAMCLK_disppll_clk 60
#define    CAMCLK_ven_pll 61
#define    CAMCLK_cpu_pll 62
#define    CAMCLK_disppll_clk_div2 63
#define    CAMCLK_disppll_clk_div4 64
#define    CAMCLK_disppll_clk_div8 65
#define    CAMCLK_disppll1_clk 66
#define    CAMCLK_disppll1_clk_div2 67
#define    CAMCLK_disppll1_clk_div4 68
#define    CAMCLK_disppll1_clk_div8 69
#define    CAMCLK_armpll_37p125m 70
#define    CAMCLK_riu_w_clk_in 71
#define    CAMCLK_riu_w_clk_top 72
#define    CAMCLK_riu_w_clk_sc_gp 73
#define    CAMCLK_riu_w_clk_vhe_gp 74
#define    CAMCLK_riu_w_clk_hemcu_gp 75
#define    CAMCLK_riu_w_clk_mipi_if_gp 76
#define    CAMCLK_riu_w_clk_mcu_if_gp 77
#define    CAMCLK_spi_synth_pll 78
#define    CAMCLK_fuart_synth_out 79
#define    CAMCLK_fuart0_synth_out 80
#define    CAMCLK_fuart1_synth_out 81
#define    CAMCLK_fuart2_synth_out 82
#define    CAMCLK_fuart3_synth_out 83
#define    CAMCLK_fuart4_synth_out 84
#define    CAMCLK_fuart5_synth_out 85
#define    CAMCLK_miu 86
#define    CAMCLK_miu_p 87
#define    CAMCLK_mspi0_p 88
#define    CAMCLK_miu_vhe_gp_p 89
#define    CAMCLK_miu_sc_gp_p 90
#define    CAMCLK_miu_isp_gp_p 91
#define    CAMCLK_miu2x_p 92
#define    CAMCLK_mcu_p 93
#define    CAMCLK_mcu_pm_p 94
#define    CAMCLK_isp_p 95
#define    CAMCLK_fclk1_p 96
#define    CAMCLK_fclk2_p 97
#define    CAMCLK_sd_1x_p 98
#define    CAMCLK_sd_2x_p 99
#define    CAMCLK_fcie_1x_p 100
#define    CAMCLK_fcie_2x_p 101
#define    CAMCLK_otp_p 102
#define    CAMCLK_sr_mclk 103
#define    CAMCLK_tck_buf 104
#define    CAMCLK_eth_buf 105
#define    CAMCLK_rmii_buf 106
#define    CAMCLK_emac_testrx125_in_lan 107
#define    CAMCLK_gmac0_external_ref_buf 108
#define    CAMCLK_gmac1_external_ref_buf 109
#define    CAMCLK_utmi_240m 110
#define    CAMCLK_utmi_192m 111
#define    CAMCLK_utmi_160m 112
#define    CAMCLK_mpll_144m 113
#define    CAMCLK_mpll_216m_div2 114
#define    CAMCLK_mpll_216m_div4 115
#define    CAMCLK_mpll_216m_div8 116
#define    CAMCLK_mpll_144m_div2 117
#define    CAMCLK_mpll_144m_div4 118
#define    CAMCLK_utmi_192m_div4 119
#define    CAMCLK_utmi_160m_div4 120
#define    CAMCLK_utmi_160m_div5 121
#define    CAMCLK_utmi_160m_div8 122
#define    CAMCLK_xtali_12m_div12 123
#define    CAMCLK_rtc_32k 124
#define    CAMCLK_rtc_32k_div4 125
#define    CAMCLK_lpll_clk 126
#define    CAMCLK_cpupll_clk 127
#define    CAMCLK_sdio_p 128
#define    CAMCLK_SPI_SYNTH_CLK_OUT_buf 129
#define    CAMCLK_live_pm 130
#define    CAMCLK_riu_pm 131
#define    CAMCLK_ddr_syn 132
#define    CAMCLK_miu_rec 133
#define    CAMCLK_mcu 134
#define    CAMCLK_riubrdg 135
#define    CAMCLK_spi 136
#define    CAMCLK_pwm 137
#define    CAMCLK_pwm_capture 138
#define    CAMCLK_pwm_adc 139
#define    CAMCLK_fuart_synth_in 140
#define    CAMCLK_fuart0_synth_in 141
#define    CAMCLK_fuart1_synth_in 142
#define    CAMCLK_fuart2_synth_in 143
#define    CAMCLK_fuart3_synth_in 144
#define    CAMCLK_fuart4_synth_in 145
#define    CAMCLK_fuart 146
#define    CAMCLK_fuart0 147
#define    CAMCLK_fuart1 148
#define    CAMCLK_fuart2 149
#define    CAMCLK_fuart3 150
#define    CAMCLK_fuart4 151
#define    CAMCLK_ir_nonpm0 152
#define    CAMCLK_ir_nonpm1 153
#define    CAMCLK_ir_nonpm2 154
#define    CAMCLK_ir_nonpm3 155
#define    CAMCLK_pspi0 156
#define    CAMCLK_pspi1 157
#define    CAMCLK_mspi0 158
#define    CAMCLK_mspi1 159
#define    CAMCLK_miic0 160
#define    CAMCLK_miic1 161
#define    CAMCLK_miic2 162
#define    CAMCLK_miic3 163
#define    CAMCLK_miic4 164
#define    CAMCLK_miic5 165
#define    CAMCLK_keypad 166
#define    CAMCLK_bist 167
#define    CAMCLK_bist_mcu 168
#define    CAMCLK_pwr_ctl 169
#define    CAMCLK_xtali 170
#define    CAMCLK_live_c 171
#define    CAMCLK_live 172
#define    CAMCLK_real_live 173
#define    CAMCLK_sr00_mclk 174
#define    CAMCLK_sr01_mclk 175
#define    CAMCLK_sr02_mclk 176
#define    CAMCLK_sr03_mclk 177
#define    CAMCLK_sr10_mclk 178
#define    CAMCLK_sr11_mclk 179
#define    CAMCLK_sr12_mclk 180
#define    CAMCLK_sr13_mclk 181
#define    CAMCLK_ssm0 182
#define    CAMCLK_ssm1 183
#define    CAMCLK_bist_ipu_gp 184
#define    CAMCLK_ipu 185
#define    CAMCLK_ipuff 186
#define    CAMCLK_risc 187
#define    CAMCLK_bist_usb30_drd_gp 188
#define    CAMCLK_sof_usb30_drd 189
#define    CAMCLK_ssusb_axi 190
#define    CAMCLK_ssusb_phy_108 191
#define    CAMCLK_ssusb_phy_432 192
#define    CAMCLK_csi_mac_lptx_top_i_0 193
#define    CAMCLK_csi_mac_top_i_0 194
#define    CAMCLK_ns_top_i_0 195
#define    CAMCLK_csi_mac_lptx_top_i_1 196
#define    CAMCLK_csi_mac_top_i_1 197
#define    CAMCLK_ns_top_i_1 198
#define    CAMCLK_csi_mac_lptx_top_i_2 199
#define    CAMCLK_csi_mac_top_i_2 200
#define    CAMCLK_ns_top_i_2 201
#define    CAMCLK_csi_mac_lptx_top_i_3 202
#define    CAMCLK_csi_mac_top_i_3 203
#define    CAMCLK_ns_top_i_3 204
#define    CAMCLK_mipi_tx_dsi0 205
#define    CAMCLK_mipi_tx_dsi1 206
#define    CAMCLK_miu_net 207
#define    CAMCLK_bist_vhe_gp 208
#define    CAMCLK_vhe 209
#define    CAMCLK_mfe 210
#define    CAMCLK_ven_axi 211
#define    CAMCLK_ven_scdn 212
#define    CAMCLK_ven_sc_if 213
#define    CAMCLK_xtali_sc_gp 214
#define    CAMCLK_bist_sc_gp 215
#define    CAMCLK_jpe 216
#define    CAMCLK_rsa 217
#define    CAMCLK_aesdma 218
#define    CAMCLK_sdio 219
#define    CAMCLK_sd 220
#define    CAMCLK_fcie 221
#define    CAMCLK_ecc 222
#define    CAMCLK_sd_syn 223
#define    CAMCLK_fcie_syn 224
#define    CAMCLK_bist_isp_gp 225
#define    CAMCLK_isp 226
#define    CAMCLK_fclk_isc 227
#define    CAMCLK_fclk1 228
#define    CAMCLK_mop0 229
#define    CAMCLK_mop1 230
#define    CAMCLK_disp_432 231
#define    CAMCLK_disp_216 232
#define    CAMCLK_disp_pixel_0 233
#define    CAMCLK_disp_pixel_1 234
#define    CAMCLK_dptx_apb 235
#define    CAMCLK_dptx_aux 236
#define    CAMCLK_jpd 237
#define    CAMCLK_bist_disp_gp 238
#define    CAMCLK_ge 239
#define    CAMCLK_emac_ahb 240
#define    CAMCLK_bist_net_gp 241
#define    CAMCLK_gmac0_gmii 242
#define    CAMCLK_gmac1_gmii 243
#define    CAMCLK_gphy0_ref 244
#define    CAMCLK_gphy1_ref 245
#define    CAMCLK_au_sys_384 246
#define    CAMCLK_au_sys_432 247
#define    CAMCLK_bist_miu0 248
#define    CAMCLK_usb_phyd_200 249
#define    CAMCLK_disp_bt1120 250
#define    CAMCLK_pad_test 251
#define    CAMCLK_bist_marble_gp 252
#define    CAMCLK_marble 253
#define    CAMCLK_otp 254
#define    CAMCLK_hdmirx_cec 255
#define    CAMCLK_hdmirx_modet 256
#define    CAMCLK_hdmirx_phy 257
#define    CAMCLK_hdmirx_apb 258
#define    CAMCLK_bist_hdmirx_gp 259
#define    CAMCLK_mcu_pm 260
#define    CAMCLK_spi_pm 261
#define    CAMCLK_pm_sleep 262
#define    CAMCLK_sar 263
#define    CAMCLK_rtc 264
#define    CAMCLK_ir 265
#define    CAMCLK_pm_uart 266
#endif
