var group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y =
[
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_s", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y__s", [
      [ "READLATENCY", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#a527e727e64b3b0755089791cd01f071a", null ],
      [ "__pad0__", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#adb4f130b3dc1a06551b67ea5778bcd79", null ]
    ] ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_LSB", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga23fee4aca506bc98f0759dced5d9a182", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_MSB", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga522421402b0b5ccc7e7538d4fce8d8c0", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_WIDTH", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#gab5d0a6d17069dec564b80e162aba5acf", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_SET_MSK", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga8963fa1fcd6dd75cf30692087924db4d", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_CLR_MSK", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga63b91aca584f5d942351c8cdfd797498", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_RESET", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga1795470ab2a86a913782107444e120e4", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_GET", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga99c74b65f5e6c7d43e20566ac96b3ba1", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_SET", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga3a629886559588e860ef5e038ef0c44c", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RESET", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga3f2c1bdc4d828a6d44879d51ed07b29e", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_OFST", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga10971e8f7126c9a256955b3799446999", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_t", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga5bc4e3eadbe905d41611551cbf7195e6", null ]
];