<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\github\Sem3-OOP-Csharp\electronica\Laba5\code\Lab5\Lab5\impl\gwsynthesis\Lab5.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\github\Sem3-OOP-Csharp\electronica\Laba5\code\Lab5\Lab5\src\spi_slave.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 21 14:26:04 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>30</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>27</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>SCLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>SCLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>SCLK</td>
<td>50.000(MHz)</td>
<td>187.450(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.665</td>
<td>bit_cnt_1_s2/Q</td>
<td>data_received_5_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.291</td>
</tr>
<tr>
<td>2</td>
<td>14.947</td>
<td>bit_cnt_1_s2/Q</td>
<td>data_received_1_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.010</td>
</tr>
<tr>
<td>3</td>
<td>14.996</td>
<td>bit_cnt_1_s2/Q</td>
<td>data_received_0_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.960</td>
</tr>
<tr>
<td>4</td>
<td>15.081</td>
<td>bit_cnt_1_s2/Q</td>
<td>data_received_3_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.876</td>
</tr>
<tr>
<td>5</td>
<td>15.082</td>
<td>bit_cnt_1_s2/Q</td>
<td>data_received_4_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.874</td>
</tr>
<tr>
<td>6</td>
<td>15.498</td>
<td>bit_cnt_1_s2/Q</td>
<td>data_received_2_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.459</td>
</tr>
<tr>
<td>7</td>
<td>17.690</td>
<td>bit_cnt_0_s2/Q</td>
<td>bit_cnt_2_s3/D</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.910</td>
</tr>
<tr>
<td>8</td>
<td>17.967</td>
<td>bit_cnt_0_s2/Q</td>
<td>bit_cnt_1_s2/D</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.633</td>
</tr>
<tr>
<td>9</td>
<td>18.503</td>
<td>bit_cnt_0_s2/Q</td>
<td>bit_cnt_0_s2/D</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.097</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>bit_cnt_2_s3/Q</td>
<td>bit_cnt_2_s3/D</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>bit_cnt_0_s2/Q</td>
<td>bit_cnt_0_s2/D</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>1.061</td>
<td>bit_cnt_1_s2/Q</td>
<td>bit_cnt_1_s2/D</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>4</td>
<td>2.590</td>
<td>bit_cnt_0_s2/Q</td>
<td>data_received_2_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.602</td>
</tr>
<tr>
<td>5</td>
<td>2.699</td>
<td>bit_cnt_0_s2/Q</td>
<td>data_received_4_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.711</td>
</tr>
<tr>
<td>6</td>
<td>2.895</td>
<td>bit_cnt_0_s2/Q</td>
<td>data_received_3_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.908</td>
</tr>
<tr>
<td>7</td>
<td>3.004</td>
<td>bit_cnt_0_s2/Q</td>
<td>data_received_5_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.016</td>
</tr>
<tr>
<td>8</td>
<td>3.256</td>
<td>bit_cnt_2_s3/Q</td>
<td>data_received_0_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.269</td>
</tr>
<tr>
<td>9</td>
<td>3.298</td>
<td>bit_cnt_2_s3/Q</td>
<td>data_received_1_s1/CE</td>
<td>SCLK:[R]</td>
<td>SCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.310</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>data_received_5_s1</td>
</tr>
<tr>
<td>2</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>data_received_0_s1</td>
</tr>
<tr>
<td>3</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>data_received_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td>5</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>bit_cnt_2_s3</td>
</tr>
<tr>
<td>6</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>data_received_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>data_received_4_s1</td>
</tr>
<tr>
<td>8</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>data_received_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>6.528</td>
<td>7.778</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>SCLK</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td>10</td>
<td>9.088</td>
<td>10.338</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>SCLK</td>
<td>bit_cnt_0_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>n57_s1/I1</td>
</tr>
<tr>
<td>7.651</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">n57_s1/F</td>
</tr>
<tr>
<td>10.099</td>
<td>2.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">data_received_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>data_received_5_s1/CLK</td>
</tr>
<tr>
<td>24.764</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>data_received_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 20.051%; route: 3.772, 71.287%; tC2Q: 0.458, 8.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>6.567</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td>n61_s1/I1</td>
</tr>
<tr>
<td>7.369</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td style=" background: #97FFFF;">n61_s1/F</td>
</tr>
<tr>
<td>9.818</td>
<td>2.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">data_received_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>data_received_1_s1/CLK</td>
</tr>
<tr>
<td>24.764</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>data_received_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 16.009%; route: 3.749, 74.843%; tC2Q: 0.458, 9.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>6.567</td>
<td>1.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>n62_s1/I1</td>
</tr>
<tr>
<td>7.369</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td style=" background: #97FFFF;">n62_s1/F</td>
</tr>
<tr>
<td>9.768</td>
<td>2.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">data_received_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>data_received_0_s1/CLK</td>
</tr>
<tr>
<td>24.764</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>data_received_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 16.168%; route: 3.700, 74.592%; tC2Q: 0.458, 9.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>n59_s1/I3</td>
</tr>
<tr>
<td>7.651</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">n59_s1/F</td>
</tr>
<tr>
<td>9.684</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">data_received_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>data_received_3_s1/CLK</td>
</tr>
<tr>
<td>24.764</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>data_received_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.760%; route: 3.357, 68.841%; tC2Q: 0.458, 9.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>n58_s1/I1</td>
</tr>
<tr>
<td>7.651</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" background: #97FFFF;">n58_s1/F</td>
</tr>
<tr>
<td>9.682</td>
<td>2.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td style=" font-weight:bold;">data_received_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td>data_received_4_s1/CLK</td>
</tr>
<tr>
<td>24.764</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[B]</td>
<td>data_received_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.767%; route: 3.355, 68.831%; tC2Q: 0.458, 9.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>6.590</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>n60_s1/I3</td>
</tr>
<tr>
<td>7.651</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" background: #97FFFF;">n60_s1/F</td>
</tr>
<tr>
<td>9.267</td>
<td>1.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td style=" font-weight:bold;">data_received_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td>data_received_2_s1/CLK</td>
</tr>
<tr>
<td>24.764</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[B]</td>
<td>data_received_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 23.794%; route: 2.940, 65.927%; tC2Q: 0.458, 10.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_cnt_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>5.619</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>n21_s2/I2</td>
</tr>
<tr>
<td>6.718</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>6.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">bit_cnt_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>bit_cnt_2_s3/CLK</td>
</tr>
<tr>
<td>24.408</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>bit_cnt_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 57.532%; route: 0.353, 18.475%; tC2Q: 0.458, 23.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>5.619</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>n22_s2/I1</td>
</tr>
<tr>
<td>6.441</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" background: #97FFFF;">n22_s2/F</td>
</tr>
<tr>
<td>6.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>24.408</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 50.329%; route: 0.353, 21.608%; tC2Q: 0.458, 28.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.266</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>5.278</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>n23_s3/I0</td>
</tr>
<tr>
<td>5.904</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" background: #97FFFF;">n23_s3/F</td>
</tr>
<tr>
<td>5.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>24.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>24.408</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 57.084%; route: 0.012, 1.121%; tC2Q: 0.458, 41.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 87.980%; route: 0.578, 12.020%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_cnt_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>bit_cnt_2_s3/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">bit_cnt_2_s3/Q</td>
</tr>
<tr>
<td>3.881</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>n21_s2/I0</td>
</tr>
<tr>
<td>4.253</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>4.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">bit_cnt_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>bit_cnt_2_s3/CLK</td>
</tr>
<tr>
<td>3.546</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>bit_cnt_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>n23_s3/I0</td>
</tr>
<tr>
<td>4.255</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" background: #97FFFF;">n23_s3/F</td>
</tr>
<tr>
<td>4.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.546</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>n22_s2/I0</td>
</tr>
<tr>
<td>4.607</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" background: #97FFFF;">n22_s2/F</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">bit_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>3.546</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>4.478</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>n60_s1/I1</td>
</tr>
<tr>
<td>5.034</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" background: #97FFFF;">n60_s1/F</td>
</tr>
<tr>
<td>6.148</td>
<td>1.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td style=" font-weight:bold;">data_received_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td>data_received_2_s1/CLK</td>
</tr>
<tr>
<td>3.558</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[B]</td>
<td>data_received_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 21.367%; route: 1.713, 65.823%; tC2Q: 0.333, 12.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>4.475</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>n58_s1/I2</td>
</tr>
<tr>
<td>4.860</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" background: #97FFFF;">n58_s1/F</td>
</tr>
<tr>
<td>6.257</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td style=" font-weight:bold;">data_received_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td>data_received_4_s1/CLK</td>
</tr>
<tr>
<td>3.558</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[B]</td>
<td>data_received_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 14.201%; route: 1.993, 73.503%; tC2Q: 0.333, 12.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>4.478</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>n59_s1/I2</td>
</tr>
<tr>
<td>5.034</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">n59_s1/F</td>
</tr>
<tr>
<td>6.453</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">data_received_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>data_received_3_s1/CLK</td>
</tr>
<tr>
<td>3.558</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>data_received_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 19.122%; route: 2.018, 69.413%; tC2Q: 0.333, 11.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[0][A]</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C31[0][A]</td>
<td style=" font-weight:bold;">bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>4.475</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>n57_s1/I2</td>
</tr>
<tr>
<td>4.860</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">n57_s1/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">data_received_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>data_received_5_s1/CLK</td>
</tr>
<tr>
<td>3.558</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>data_received_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 12.763%; route: 2.298, 76.186%; tC2Q: 0.333, 11.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>bit_cnt_2_s3/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">bit_cnt_2_s3/Q</td>
</tr>
<tr>
<td>4.769</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>n62_s1/I3</td>
</tr>
<tr>
<td>5.154</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td style=" background: #97FFFF;">n62_s1/F</td>
</tr>
<tr>
<td>6.814</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">data_received_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>data_received_0_s1/CLK</td>
</tr>
<tr>
<td>3.558</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>data_received_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.779%; route: 2.550, 78.023%; tC2Q: 0.333, 10.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_cnt_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_received_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>bit_cnt_2_s3/CLK</td>
</tr>
<tr>
<td>3.879</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">bit_cnt_2_s3/Q</td>
</tr>
<tr>
<td>4.769</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td>n61_s1/I2</td>
</tr>
<tr>
<td>5.154</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td style=" background: #97FFFF;">n61_s1/F</td>
</tr>
<tr>
<td>6.856</td>
<td>1.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">data_received_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>IOB29[B]</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>3.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>data_received_1_s1/CLK</td>
</tr>
<tr>
<td>3.558</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>data_received_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 11.630%; route: 2.592, 78.300%; tC2Q: 0.333, 10.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 88.172%; route: 0.419, 11.828%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_received_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>data_received_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>data_received_5_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_received_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>data_received_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>data_received_0_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_received_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>data_received_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>data_received_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>bit_cnt_1_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bit_cnt_2_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>bit_cnt_2_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>bit_cnt_2_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_received_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>data_received_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>data_received_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_received_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>data_received_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>data_received_4_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_received_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>data_received_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>data_received_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>4.808</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>12.586</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.088</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.338</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>SCLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>13.207</td>
<td>0.592</td>
<td>tNET</td>
<td>FF</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>SCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>SCLK_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>SCLK_ibuf/O</td>
</tr>
<tr>
<td>23.546</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>bit_cnt_0_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>9</td>
<td>SCLK_d</td>
<td>14.665</td>
<td>0.592</td>
</tr>
<tr>
<td>9</td>
<td>bit_cnt[0]</td>
<td>15.008</td>
<td>1.016</td>
</tr>
<tr>
<td>8</td>
<td>bit_cnt[1]</td>
<td>14.665</td>
<td>1.324</td>
</tr>
<tr>
<td>7</td>
<td>bit_cnt[2]</td>
<td>14.704</td>
<td>1.320</td>
</tr>
<tr>
<td>1</td>
<td>n58_4</td>
<td>15.082</td>
<td>3.086</td>
</tr>
<tr>
<td>1</td>
<td>n57_5</td>
<td>14.665</td>
<td>3.401</td>
</tr>
<tr>
<td>1</td>
<td>n22_7</td>
<td>17.967</td>
<td>0.000</td>
</tr>
<tr>
<td>1</td>
<td>n62_4</td>
<td>14.996</td>
<td>3.571</td>
</tr>
<tr>
<td>1</td>
<td>n23_8</td>
<td>18.503</td>
<td>0.000</td>
</tr>
<tr>
<td>1</td>
<td>n60_4</td>
<td>15.498</td>
<td>2.437</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C31</td>
<td>51.39%</td>
</tr>
<tr>
<td>R21C23</td>
<td>15.28%</td>
</tr>
<tr>
<td>R29C31</td>
<td>5.56%</td>
</tr>
<tr>
<td>R1C1</td>
<td>5.56%</td>
</tr>
<tr>
<td>R22C2</td>
<td>4.17%</td>
</tr>
<tr>
<td>R21C15</td>
<td>4.17%</td>
</tr>
<tr>
<td>R21C7</td>
<td>2.78%</td>
</tr>
<tr>
<td>R23C15</td>
<td>2.78%</td>
</tr>
<tr>
<td>R22C31</td>
<td>2.78%</td>
</tr>
<tr>
<td>R22C15</td>
<td>2.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
