
SAED_PDK_32 v1.6 18 May 2016

UPDATES IN VERSION 1.6 May 2016
=====================================
- Fixed LVS runset copy() nwell, fixed pex_via_layor_map error

* complete historical changelog is at the end of this file


HOW TO INSTALL AND USE iPDK
=====================================
1. Place this folder (containing README and other files) 
   somewhere in your file system. Preferable in a shared 
   location accessible by all users with read-only permissions. 

2. Define SAED32_28_PDK environment variable pointing to PDK,
   use SOURCEME file for reference (variable should be set in a 
   way that $SAED32_28_PDK/techfiles is a valid path for example)
   
3. Copy install/lib.defs files to  your home or project 
   directory and start Custom Designer.  This lib.defs is 
   written in a way to include iPDK's main  lib.defs file, 
   this is is REQUIRED for automatic setup of DRC/LVS/LPE 
   dialogues. Please instruct user not to setup iPDK in 
   any other possible way.


SYSTEM REQUIREMENTS 
======================================
Custom Designer	H-2013.03-1
IC Validator	H-2013.06-2
PyCell Studio	2012.12-1.412_32
StarRC			H-2012.12

Note: This are the tools used for testing of the current version
other versions could also work.

CONTENT
=====================================
iPDK distribution contains:
 1. IPL Python Codes
 2. 32nm Standard Cells
 3. Hercules antenna, drc & lvs runsets
 4. IC Validator DRC antenna, drc & lvs runsets
 5. HSPICE 32nm technology library
 6. Custom Designer callbacks
 7. StarRC runsets for IC Validator & Hercules tools
 8. Techfiles
 9. Documentation

CHANGELOG
=====================================

UPDATES IN VERSION  1.3
=====================================
Modified IC Validator LVS runset for newer IC Validator versions



UPDATES IN VERSION  1.4 (18-March-2015)
=====================================
- Fixed StarRC Open Access view to show layout layers
- Added automatic setup of Physical Verification flow
  now DRC/LVS/LPE dialogues are filled automatically

UPDATES IN VERSION 1.5
=====================================
- Fixed analogLib vsin netlisting errors
- Fixed callback errors
- Fixed SAED integration for DC/OP results annotation
- Fixed LVS issues on resistors
- Added capacitor model 'ccap' (device: Ccap) ( included in TT/FF/SS/SF/FS spice libs)