Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 21 01:53:36 2024
| Host         : 7R74KS3-A081 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |               9 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              75 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                              Enable Signal                                              |                                           Set/Reset Signal                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clock_IBUF_BUFG | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_2_n_0    | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_1_n_0 |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o[7]_i_1_n_0 |                                                                                                      |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG |                                                                                                         | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                       |                3 |              4 |         1.33 |
|  sys_clock_IBUF_BUFG | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_2_n_0        | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_1_n_0     |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                           | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                 |                1 |              6 |         6.00 |
|  sys_clock_IBUF_BUFG |                                                                                                         | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[5]_i_1_n_0 |                2 |              7 |         3.50 |
|  sys_clock_IBUF_BUFG | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0   |                                                                                                      |                1 |              7 |         7.00 |
|  sys_clock_IBUF_BUFG | design_1_i/digilent_jstk2_0/U0/delay_count0                                                             | design_1_i/digilent_jstk2_0/U0/delay_count[31]_i_1_n_0                                               |                8 |             31 |         3.88 |
|  sys_clock_IBUF_BUFG | design_1_i/digilent_jstk2_0/U0/count0_0                                                                 | design_1_i/digilent_jstk2_0/U0/count[31]_i_1_n_0                                                     |                9 |             32 |         3.56 |
|  sys_clock_IBUF_BUFG |                                                                                                         |                                                                                                      |               18 |             40 |         2.22 |
+----------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


