---
permalink: /
title: "About Me"
excerpt: "Homepage of Ziyi Guo"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

I am **Ziyi Guo (ÈÉ≠Â≠êÊØÖ)**, an undergraduate student at **Wuhan University, Hongyi Honor College**, majoring in **Microelectronics Science & Engineering (EE)** (GPA: 3.94/4.00, ranked 2/55).  

In **Spring 2025**, I studied at **UC Berkeley** through the Berkeley International Study Program, and since **Summer 2025**, I have been conducting research on **energy-efficient SoC accelerators for generative AI** at **Duke University**, supervised by [Prof. Yiran Chen](https://ece.duke.edu/people/yiran-chen/) and [Dr. Changchun Zhou](https://changchun-zhou.github.io/).  

My research interests include: 
- Digital & Analog IC Design  
- Energy-efficient AI accelerators (SoC/ASIC) 

<strong style="color:red;">I am actively looking for PhD opportunities in Fall 2026.</strong>

---

# üî• News
- *2025.06*: Joined Duke University as a module leader in the project **Energy-efficient SoC for Generative AI**.  
- *2025.05*: Completed **RISC-V 3-Stage CPU with UART on FPGA** projects at UC Berkeley. 
- *2024.09*: I won National Scholarship (top 2%)!
- *2024.06*: Started leading the project **Thermal Dissipation Mechanism of High-Temperature Hydrogels** at Wuhan University.  

---

<!-- # üìù Publications 

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">CVPR 2016</div><img src='images/500x300.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

[Deep Residual Learning for Image Recognition](https://openaccess.thecvf.com/content_cvpr_2016/papers/He_Deep_Residual_Learning_CVPR_2016_paper.pdf)

**Kaiming He**, Xiangyu Zhang, Shaoqing Ren, Jian Sun

[**Project**](https://scholar.google.com/citations?view_op=view_citation&hl=zh-CN&user=DhtAFkwAAAAJ&citation_for_view=DhtAFkwAAAAJ:ALROH1vI_8AC) <strong><span class='show_paper_citations' data='DhtAFkwAAAAJ:ALROH1vI_8AC'></span></strong>
- Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet. 
</div>
</div>

- [Lorem ipsum dolor sit amet, consectetur adipiscing elit. Vivamus ornare aliquet ipsum, ac tempus justo dapibus sit amet](https://github.com), A, B, C, **CVPR 2020** -->

# üìù Research Experience

<!-- <div class='paper-box'><div class='paper-box-image'><div><div class="badge">Duke Univ. 2025</div><img src='images/soc_accelerator.png' alt="soc" width="100%"></div></div>
<div class='paper-box-text' markdown="1"> -->

**Energy-efficient Acceleration SoC for Generative AI**  
Module leader | *Supervised by Prof. Yiran Chen and Dr. Changchun Zhou*  
- Designed Unified Function Processor (UFP) for nonlinear ops (ReLU, GeLU, Softmax).  
- Built Sample Processing Module (SMP) and Data Similarity Module (DSM).  
- Led Verilog implementation, co-simulation, and system integration.  

- **RISC-V 3-Stage Pipelined CPU with UART on FPGA** (UC Berkeley, 2025)  
Designed and implemented from scratch, including hazard detection, forwarding, branch prediction, and UART. Achieved CPI improvement from 1.60 ‚Üí 1.12 and frequency increase to 90 MHz.  

- **Analog Front-End Circuit Design for IoT Chip** (UC Berkeley, 2025)  
Designed SAR ADC, PGA, BGT, multiplexer, regulators; optimized for low-power IoT applications.  

- **Thermal Dissipation Mechanism of High-Temperature Hydrogels** (Wuhan Univ., 2024‚Äì )  
Developing predictive model to prevent battery thermal runaway; exploring hydrogels and copper foam.  

---

# üéñ Honors and Awards
- *2024.11* National Scholarship (*Top 2%*)  
- *2023&2024* University Outstanding Student Scholarship
- *2023&2024* University Merit Student
- *2023.09* University Social Activist
- *2024.09* Outstanding Volunteer of Wuhan University

---

# üìñ Educations
- *Sep 2022 ‚Äì Jun 2026 (expected)*, **Wuhan University, China**  
  Hongyi Honor College ¬∑ Major: Microelectronics Science & Engineering (EE)  

- *Jan 2025 ‚Äì May 2025*, **University of California, Berkeley**  
  Berkeley International Study Program ¬∑ Coursework: Digital Design and IC Circuits (A)

---

# üíª Skills
- **Digital IC Design:** RTL coding, SoC IP, DPI-C co-simulation, AXI bus  
- **EDA Tools:** Cadence, Vivado, ModelSim, VCS  
- **Programming:** Verilog/SystemVerilog, Python, C/C++, SQL, Matlab  
- **Languages:** English (TOEFL 106, CET-6 639), Chinese (Native)

---

# üí¨ Extra-curricular & Leadership
- Head of **Wuhan University Student Art Troupe** (2024‚Äì2025)  
- Deputy Head of **Petrel Choir** (2024‚Äì2025)  
- Invited to sing at the **2024 WA Chinese New Year Ball** for Australian Prime Minister Albanese  
- Collaborated with **Dai Yuqiang** (One of the "Three Tenors of China")  
- Member of Volunteer Center and Kungfu Association (2022‚Äì2023)  