#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Jun 12 10:57:03 2014
# Process ID: 32727
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/vivado.log
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.xpr
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/zynq_system.bd}
delete_bd_objs [get_bd_intf_nets lloyds_kernel_top_0_M_AXI_MASTER_PORTA] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets combiner_top_0_M_AXI_MASTER_PORTB] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets combiner_top_0_M_AXI_MASTER_PORTA] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets lloyds_kernel_top_0_M_AXI_MASTER_PORTB] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_cells rst_processing_system7_0_50M]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_USE_S_AXI_HP3 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins lloyds_kernel_top_0/S_AXI_CONFIG_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins combiner_top_0/S_AXI_CONFIG_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_MASTER_PORTA" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/combiner_top_0/M_AXI_MASTER_PORTB" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/lloyds_kernel_top_0/M_AXI_MASTER_PORTA" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/lloyds_kernel_top_0/M_AXI_MASTER_PORTB" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP3]
save_bd_design
