

================================================================
== Vitis HLS Report for 'sample_eta'
================================================================
* Date:           Thu Dec 29 02:37:06 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.461 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_shake_absorb_1_fu_139                        |shake_absorb_1                        |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_shake_absorb_fu_153                          |shake_absorb                          |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_KeccakF1600_StatePermute_fu_165              |KeccakF1600_StatePermute              |       50|       50|   0.500 us|  0.500 us|   50|   50|       no|
        |grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173  |sample_eta_Pipeline_VITIS_LOOP_417_2  |       86|       86|   0.860 us|  0.860 us|   86|   86|       no|
        |grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180  |sample_eta_Pipeline_VITIS_LOOP_533_2  |        4|      341|  40.000 ns|  3.410 us|    4|  341|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_321_1  |       25|       25|          1|          -|          -|     25|        no|
        |- VITIS_LOOP_530_1  |        0|      968|  147 ~ 484|          -|          -|  0 ~ 2|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_20 = alloca i32 1"   --->   Operation 17 'alloca' 'i_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%nonce_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nonce"   --->   Operation 18 'read' 'nonce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctr_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'ctr_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%buf = alloca i64 1" [HLS_Final_vitis_src/spu.cpp:525]   --->   Operation 21 'alloca' 'buf' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln321 = store i5 0, i5 %i_20" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 22 'store' 'store_ln321' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln321 = br void %for.inc.i.i" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 23 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_21 = load i5 %i_20" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 24 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i5 %i_21" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 25 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.72ns)   --->   "%icmp_ln321 = icmp_eq  i5 %i_21, i5 25" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 26 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.82ns)   --->   "%add_ln321 = add i5 %i_21, i5 1" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 28 'add' 'add_ln321' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %icmp_ln321, void %for.inc.i.i.split, void %_ZN3SPU11stream_initEjPKht.27.exit" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 29 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [HLS_Final_vitis_src/spu.cpp:320]   --->   Operation 30 'specloopname' 'specloopname_ln320' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%this_s_addr_3 = getelementptr i64 %this_s, i64 0, i64 %zext_ln321" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 31 'getelementptr' 'this_s_addr_3' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln321 = store i64 0, i5 %this_s_addr_3" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 32 'store' 'store_ln321' <Predicate = (!icmp_ln321)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln321 = store i5 %add_ln321, i5 %i_20" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 33 'store' 'store_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.46>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln321 = br void %for.inc.i.i" [HLS_Final_vitis_src/spu.cpp:321]   --->   Operation 34 'br' 'br_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ctr = alloca i32 1"   --->   Operation 35 'alloca' 'ctr' <Predicate = (icmp_ln321)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "%call_ret = call i10 @shake_absorb.1, i64 %this_s, i9 128, i8 %seedbuf, i6 32, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:335]   --->   Operation 36 'call' 'call_ret' <Predicate = (icmp_ln321)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln530 = store i32 0, i32 %ctr" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 37 'store' 'store_ln530' <Predicate = (icmp_ln321)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 38 [1/2] (1.36ns)   --->   "%call_ret = call i10 @shake_absorb.1, i64 %this_s, i9 128, i8 %seedbuf, i6 32, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:335]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (0.00ns)   --->   "%call_ret3 = call i8 @shake_absorb, i64 %this_s, i10 %call_ret, i4 %nonce_read, i3 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:336]   --->   Operation 39 'call' 'call_ret3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 40 [1/2] (1.33ns)   --->   "%call_ret3 = call i8 @shake_absorb, i64 %this_s, i10 %call_ret, i4 %nonce_read, i3 0, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:336]   --->   Operation 40 'call' 'call_ret3' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %call_ret3, i32 3, i32 7" [HLS_Final_vitis_src/spu.cpp:400]   --->   Operation 41 'partselect' 'i' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln402_1 = zext i5 %i" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 42 'zext' 'zext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln402_1" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 43 'getelementptr' 'this_s_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 44 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%trunc_ln402 = trunc i8 %call_ret3" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 45 'trunc' 'trunc_ln402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln402, i3 0" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%zext_ln402 = zext i6 %shl_ln" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 47 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln402)   --->   "%shl_ln402 = shl i64 31, i64 %zext_ln402" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 48 'shl' 'shl_ln402' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 49 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 50 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln402 = xor i64 %this_s_load, i64 %shl_ln402" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 50 'xor' 'xor_ln402' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln402 = store i64 %xor_ln402, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:402]   --->   Operation 51 'store' 'store_ln402' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%this_s_addr_2 = getelementptr i64 %this_s, i64 0, i64 20" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 52 'getelementptr' 'this_s_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [2/2] (1.29ns)   --->   "%this_s_load_2 = load i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 53 'load' 'this_s_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 54 [1/2] (1.29ns)   --->   "%this_s_load_2 = load i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 54 'load' 'this_s_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 55 [1/1] (0.32ns)   --->   "%xor_ln403 = xor i64 %this_s_load_2, i64 9223372036854775808" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 55 'xor' 'xor_ln403' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln403 = store i64 %xor_ln403, i5 %this_s_addr_2" [HLS_Final_vitis_src/spu.cpp:403]   --->   Operation 56 'store' 'store_ln403' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln530 = br void %while.cond" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 57 'br' 'br_ln530' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.87>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%ctr_7 = load i32 %ctr" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 58 'load' 'ctr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln530 = trunc i32 %ctr_7" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 59 'trunc' 'trunc_ln530' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_7, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.87ns)   --->   "%icmp_ln530 = icmp_eq  i24 %tmp, i24 0" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 61 'icmp' 'icmp_ln530' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln530 = br i1 %icmp_ln530, void %while.end, void %VITIS_LOOP_417_2.i" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 62 'br' 'br_ln530' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln416 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:416]   --->   Operation 63 'call' 'call_ln416' <Predicate = (icmp_ln530)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (!icmp_ln530)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln416 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:416]   --->   Operation 65 'call' 'call_ln416' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sample_eta_Pipeline_VITIS_LOOP_417_2, i64 %this_s, i8 %buf"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sample_eta_Pipeline_VITIS_LOOP_417_2, i64 %this_s, i8 %buf"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.46>
ST_14 : Operation 68 [2/2] (0.46ns)   --->   "%targetBlock = call i1 @sample_eta_Pipeline_VITIS_LOOP_533_2, i8 %trunc_ln530, i8 %buf, i4 %a, i32 %ctr_1_loc" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 68 'call' 'targetBlock' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.46>
ST_15 : Operation 69 [1/2] (0.46ns)   --->   "%targetBlock = call i1 @sample_eta_Pipeline_VITIS_LOOP_533_2, i8 %trunc_ln530, i8 %buf, i4 %a, i32 %ctr_1_loc" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 69 'call' 'targetBlock' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.74>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln531 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1" [HLS_Final_vitis_src/spu.cpp:531]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln531' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54" [HLS_Final_vitis_src/spu.cpp:0]   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%ctr_1_loc_load = load i32 %ctr_1_loc"   --->   Operation 72 'load' 'ctr_1_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.28ns)   --->   "%ctr_8 = select i1 %targetBlock, i32 %ctr_1_loc_load, i32 256" [HLS_Final_vitis_src/spu.cpp:533]   --->   Operation 73 'select' 'ctr_8' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln530 = store i32 %ctr_8, i32 %ctr" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 74 'store' 'store_ln530' <Predicate = true> <Delay = 0.46>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln530 = br void %while.cond" [HLS_Final_vitis_src/spu.cpp:530]   --->   Operation 75 'br' 'br_ln530' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ seedbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ nonce]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_20                    (alloca           ) [ 01100000000000000]
nonce_read              (read             ) [ 00111100000000000]
ctr_1_loc               (alloca           ) [ 00111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
buf                     (alloca           ) [ 00111111111111111]
store_ln321             (store            ) [ 00000000000000000]
br_ln321                (br               ) [ 00000000000000000]
i_21                    (load             ) [ 00000000000000000]
zext_ln321              (zext             ) [ 00000000000000000]
icmp_ln321              (icmp             ) [ 00100000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
add_ln321               (add              ) [ 00000000000000000]
br_ln321                (br               ) [ 00000000000000000]
specloopname_ln320      (specloopname     ) [ 00000000000000000]
this_s_addr_3           (getelementptr    ) [ 00000000000000000]
store_ln321             (store            ) [ 00000000000000000]
store_ln321             (store            ) [ 00000000000000000]
br_ln321                (br               ) [ 00000000000000000]
ctr                     (alloca           ) [ 00111111111111111]
store_ln530             (store            ) [ 00000000000000000]
call_ret                (call             ) [ 00001100000000000]
call_ret3               (call             ) [ 00000011000000000]
i                       (partselect       ) [ 00000010000000000]
zext_ln402_1            (zext             ) [ 00000000000000000]
this_s_addr             (getelementptr    ) [ 00000001000000000]
trunc_ln402             (trunc            ) [ 00000000000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000000000]
zext_ln402              (zext             ) [ 00000000000000000]
shl_ln402               (shl              ) [ 00000000000000000]
this_s_load             (load             ) [ 00000000000000000]
xor_ln402               (xor              ) [ 00000000000000000]
store_ln402             (store            ) [ 00000000000000000]
this_s_addr_2           (getelementptr    ) [ 00000000010000000]
this_s_load_2           (load             ) [ 00000000000000000]
xor_ln403               (xor              ) [ 00000000000000000]
store_ln403             (store            ) [ 00000000000000000]
br_ln530                (br               ) [ 00000000000000000]
ctr_7                   (load             ) [ 00000000000000000]
trunc_ln530             (trunc            ) [ 00000000000111110]
tmp                     (partselect       ) [ 00000000000000000]
icmp_ln530              (icmp             ) [ 00000000001111111]
br_ln530                (br               ) [ 00000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000]
call_ln416              (call             ) [ 00000000000000000]
call_ln0                (call             ) [ 00000000000000000]
targetBlock             (call             ) [ 00000000000000001]
speclooptripcount_ln531 (speclooptripcount) [ 00000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000]
ctr_1_loc_load          (load             ) [ 00000000000000000]
ctr_8                   (select           ) [ 00000000000000000]
store_ln530             (store            ) [ 00000000000000000]
br_ln530                (br               ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="seedbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedbuf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nonce">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_eta_Pipeline_VITIS_LOOP_417_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_eta_Pipeline_VITIS_LOOP_533_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_20_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_20/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ctr_1_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr_1_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ctr_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="nonce_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nonce_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="this_s_addr_3_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr_3/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln321/2 this_s_load/6 store_ln402/7 this_s_load_2/8 store_ln403/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="this_s_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="this_s_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr_2/8 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_shake_absorb_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="0" index="3" bw="8" slack="0"/>
<pin id="144" dir="0" index="4" bw="6" slack="0"/>
<pin id="145" dir="0" index="5" bw="64" slack="0"/>
<pin id="146" dir="1" index="6" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_shake_absorb_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="1"/>
<pin id="157" dir="0" index="3" bw="4" slack="3"/>
<pin id="158" dir="0" index="4" bw="1" slack="0"/>
<pin id="159" dir="0" index="5" bw="64" slack="0"/>
<pin id="160" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_KeccakF1600_StatePermute_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="64" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln416/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="4"/>
<pin id="183" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="3" bw="4" slack="0"/>
<pin id="185" dir="0" index="4" bw="32" slack="13"/>
<pin id="186" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/14 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln321_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_21_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="1"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_21/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln321_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln321_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln321/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln321_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln321_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln530_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="4" slack="0"/>
<pin id="229" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln402_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_1/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln402_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="2"/>
<pin id="240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln402_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln402_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln402/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln402_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln402/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln403_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln403/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ctr_7_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="8"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_7/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln530_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln530/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="6" slack="0"/>
<pin id="285" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln530_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln530/10 "/>
</bind>
</comp>

<comp id="296" class="1004" name="ctr_1_loc_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="15"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_1_loc_load/16 "/>
</bind>
</comp>

<comp id="299" class="1004" name="ctr_8_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ctr_8/16 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln530_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="14"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/16 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_20_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="318" class="1005" name="nonce_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="3"/>
<pin id="320" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="nonce_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="ctr_1_loc_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="13"/>
<pin id="325" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="ctr_1_loc "/>
</bind>
</comp>

<comp id="332" class="1005" name="ctr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctr "/>
</bind>
</comp>

<comp id="339" class="1005" name="call_ret_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

<comp id="344" class="1005" name="call_ret3_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="2"/>
<pin id="346" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="call_ret3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="1"/>
<pin id="351" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="354" class="1005" name="this_s_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="this_s_addr_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr_2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="trunc_ln530_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="4"/>
<pin id="366" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln530 "/>
</bind>
</comp>

<comp id="372" class="1005" name="targetBlock_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="139" pin=5"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="153" pin=5"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="76" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="206"><net_src comp="194" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="194" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="153" pin="6"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="115" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="270"><net_src comp="115" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="64" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="273" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="294"><net_src comp="280" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="84" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="86" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="321"><net_src comp="102" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="153" pin=3"/></net>

<net id="326"><net_src comp="90" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="335"><net_src comp="98" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="342"><net_src comp="139" pin="6"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="347"><net_src comp="153" pin="6"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="352"><net_src comp="224" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="357"><net_src comp="122" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="362"><net_src comp="130" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="367"><net_src comp="276" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="375"><net_src comp="180" pin="5"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="299" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_s | {2 3 4 5 7 9 10 11 }
	Port: a | {14 15 }
 - Input state : 
	Port: sample_eta : this_s | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: sample_eta : seedbuf | {2 3 }
	Port: sample_eta : nonce | {1 }
	Port: sample_eta : KeccakF_RoundConstants | {2 3 4 5 10 11 }
  - Chain level:
	State 1
		store_ln321 : 1
	State 2
		zext_ln321 : 1
		icmp_ln321 : 1
		add_ln321 : 1
		br_ln321 : 2
		this_s_addr_3 : 2
		store_ln321 : 3
		store_ln321 : 2
		store_ln530 : 1
	State 3
	State 4
	State 5
		i : 1
	State 6
		this_s_addr : 1
		this_s_load : 2
	State 7
		shl_ln : 1
		zext_ln402 : 2
		shl_ln402 : 3
		xor_ln402 : 4
		store_ln402 : 4
	State 8
		this_s_load_2 : 1
	State 9
		xor_ln403 : 1
		store_ln403 : 1
	State 10
		trunc_ln530 : 1
		tmp : 1
		icmp_ln530 : 2
		br_ln530 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		ctr_8 : 1
		store_ln530 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |            grp_shake_absorb_1_fu_139            |    0    | 10.5948 |   2635  |  17842  |    0    |
|          |             grp_shake_absorb_fu_153             |    0    | 10.5877 |   2754  |  18107  |    0    |
|   call   |       grp_KeccakF1600_StatePermute_fu_165       |    0    | 4.06339 |   1740  |  16615  |    0    |
|          | grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 |    0    | 2.63714 |    72   |   110   |    0    |
|          | grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180 |    0    |   1.38  |   162   |   207   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |                 xor_ln402_fu_259                |    0    |    0    |    0    |    64   |    0    |
|          |                 xor_ln403_fu_266                |    0    |    0    |    0    |    64   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|  select  |                   ctr_8_fu_299                  |    0    |    0    |    0    |    32   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |                icmp_ln321_fu_202                |    0    |    0    |    0    |    9    |    0    |
|          |                icmp_ln530_fu_290                |    0    |    0    |    0    |    16   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |                 shl_ln402_fu_253                |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                 add_ln321_fu_208                |    0    |    0    |    0    |    12   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |              nonce_read_read_fu_102             |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          |                zext_ln321_fu_197                |    0    |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln402_1_fu_234               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln402_fu_249                |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                     i_fu_224                    |    0    |    0    |    0    |    0    |    0    |
|          |                    tmp_fu_280                   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                trunc_ln402_fu_238               |    0    |    0    |    0    |    0    |    0    |
|          |                trunc_ln530_fu_276               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                  shl_ln_fu_241                  |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    0    |  29.263 |   7363  |  53091  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| buf|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  call_ret3_reg_344  |    8   |
|   call_ret_reg_339  |   10   |
|  ctr_1_loc_reg_323  |   32   |
|     ctr_reg_332     |   32   |
|     i_20_reg_311    |    5   |
|      i_reg_349      |    5   |
|  nonce_read_reg_318 |    4   |
| targetBlock_reg_372 |    1   |
|this_s_addr_2_reg_359|    5   |
| this_s_addr_reg_354 |    5   |
| trunc_ln530_reg_364 |    8   |
+---------------------+--------+
|        Total        |   115  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   5  |   5  |   25   ||    26   |
| grp_access_fu_115 |  p1  |   3  |  64  |   192  ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   217  || 1.08857 ||    40   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   29   |  7363  |  53091 |    0   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   40   |    -   |
|  Register |    -   |    -   |   115  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   30   |  7478  |  53131 |    0   |
+-----------+--------+--------+--------+--------+--------+
