# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_4_2.srcs/sources_1/ip/mem/sim/mem.v"
sv xil_defaultlib  "../../../project_4_2.srcs/sources_1/new/mem_cir_wrapper.sv"
sv xil_defaultlib  "../../../project_4_2.srcs/sim_1/imports/lab_4/memory_cir_wrapper_tb.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
