# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../mycpu.srcs/sources_1/ip/clk_pll" \
"../../../../mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" \
"../../../../mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" \
"../../../../mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" \
"../../../../mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" \
"../../../../../../rtl/myCPU/MiniMIPS32.v" \
"../../../../../../rtl/BRIDGE/bridge_1x2.v" \
"../../../../../../rtl/CONFREG/confreg.v" \
"../../../../../../rtl/myCPU/cp0_reg.v" \
"../../../../../../rtl/myCPU/exe_stage.v" \
"../../../../../../rtl/myCPU/exemem_reg.v" \
"../../../../../../rtl/myCPU/hilo.v" \
"../../../../../../rtl/myCPU/id_stage.v" \
"../../../../../../rtl/myCPU/idexe_reg.v" \
"../../../../../../rtl/myCPU/if_stage.v" \
"../../../../../../rtl/myCPU/ifid_reg.v" \
"../../../../../../rtl/myCPU/mem_stage.v" \
"../../../../../../rtl/myCPU/memwb_reg.v" \
"../../../../../../rtl/myCPU/mycpu.v" \
"../../../../../../rtl/myCPU/regfile.v" \
"../../../../../../rtl/myCPU/scu.v" \
"../../../../../../rtl/soc_lite_top.v" \
"../../../../../../rtl/myCPU/wb_stage.v" \
"../../../../../../testbench/mycpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
