

================================================================
== Vitis HLS Report for 'Block_entry_state_re_wr_d_rd_proc'
================================================================
* Date:           Thu Nov 20 16:57:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.929 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   159884|   206109|  2.547 ms|  3.283 ms|  159884|  206109|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151  |Block_entry_state_re_wr_d_rd_proc_Pipeline_1  |      513|      513|  5.130 us|  5.130 us|     512|     512|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_qaoaStep_hls_3_1_s_fu_159                            |qaoaStep_hls_3_1_s                            |   158810|   205034|  2.530 ms|  3.266 ms|  158810|  205034|                                              no|
        |grp_expectation_cost_3_s_fu_175                          |expectation_cost_3_s                          |      555|      555|  5.550 us|  5.550 us|     555|     555|                                              no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1736|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       16|  68|  13457|  26793|    -|
|Memory           |        2|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|    337|    -|
|Register         |        -|   -|    470|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       18|  68|  13927|  28866|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       15|  85|     39|    164|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151  |Block_entry_state_re_wr_d_rd_proc_Pipeline_1  |        0|   0|    11|     55|    0|
    |bitselect_1ns_32ns_32s_1_1_1_U110                        |bitselect_1ns_32ns_32s_1_1_1                  |        0|   0|     0|      9|    0|
    |bitselect_1ns_32ns_32s_1_1_1_U111                        |bitselect_1ns_32ns_32s_1_1_1                  |        0|   0|     0|      9|    0|
    |ctlz_32_32_1_1_U109                                      |ctlz_32_32_1_1                                |        0|   0|     0|     44|    0|
    |grp_expectation_cost_3_s_fu_175                          |expectation_cost_3_s                          |        0|  26|  5215|  10203|    0|
    |mul_32s_32s_52_2_1_U112                                  |mul_32s_32s_52_2_1                            |        0|   4|   165|     50|    0|
    |grp_qaoaStep_hls_3_1_s_fu_159                            |qaoaStep_hls_3_1_s                            |       16|  38|  8066|  16423|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+
    |Total                                                    |                                              |       16|  68| 13457|  26793|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |state_im_i_U  |Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |state_re_i_U  |Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +--------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                               |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +--------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln228_1_fu_684_p2           |         +|   0|  0|   14|           6|           6|
    |add_ln228_2_fu_503_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln228_3_fu_548_p2           |         +|   0|  0|   15|           8|           8|
    |add_ln228_fu_582_p2             |         +|   0|  0|   14|           6|           6|
    |add_ln231_1_fu_370_p2           |         +|   0|  0|   14|           6|           6|
    |add_ln231_2_fu_416_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln231_3_fu_461_p2           |         +|   0|  0|   15|           8|           8|
    |add_ln231_fu_268_p2             |         +|   0|  0|   14|           6|           6|
    |grp_fu_195_p2                   |         -|   0|  0|   39|           1|          32|
    |sub_ln228_1_fu_258_p2           |         -|   0|  0|   14|           7|           6|
    |sub_ln228_2_fu_703_p2           |         -|   0|  0|   14|           5|           6|
    |sub_ln228_3_fu_539_p2           |         -|   0|  0|   14|           4|           6|
    |sub_ln228_4_fu_607_p2           |         -|   0|  0|   13|           4|           5|
    |sub_ln231_1_fu_235_p2           |         -|   0|  0|   14|           7|           6|
    |sub_ln231_2_fu_389_p2           |         -|   0|  0|   14|           5|           6|
    |sub_ln231_3_fu_452_p2           |         -|   0|  0|   14|           4|           6|
    |sub_ln231_4_fu_293_p2           |         -|   0|  0|   13|           4|           5|
    |pi_1_fu_474_p5                  |      1003|   0|  0|    2|          64|           9|
    |pi_fu_561_p5                    |      1003|   0|  0|    2|          64|           9|
    |and_ln228_fu_622_p2             |       and|   0|  0|   32|          32|          32|
    |and_ln231_fu_308_p2             |       and|   0|  0|   32|          32|          32|
    |phi_ln228_1_fu_662_p2           |       and|   0|  0|    2|           1|           1|
    |phi_ln228_fu_634_p2             |       and|   0|  0|    2|           1|           1|
    |phi_ln231_1_fu_348_p2           |       and|   0|  0|    2|           1|           1|
    |phi_ln231_fu_320_p2             |       and|   0|  0|    2|           1|           1|
    |grp_fu_183_p2                   |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln228_1_fu_601_p2          |      icmp|   0|  0|   13|           5|           1|
    |icmp_ln228_2_fu_628_p2          |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln228_3_fu_678_p2          |      icmp|   0|  0|   14|           6|           1|
    |icmp_ln231_1_fu_287_p2          |      icmp|   0|  0|   13|           5|           1|
    |icmp_ln231_2_fu_314_p2          |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln231_3_fu_364_p2          |      icmp|   0|  0|   14|           6|           1|
    |lshr_ln228_2_fu_616_p2          |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln228_fu_697_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln231_2_fu_302_p2          |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln231_fu_383_p2            |      lshr|   0|  0|  182|          64|          64|
    |ap_block_state1                 |        or|   0|  0|    2|           1|           1|
    |or_ln228_fu_668_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln231_fu_354_p2              |        or|   0|  0|    2|           1|           1|
    |cond46_i_i53_i_i_i_i_fu_408_p3  |    select|   0|  0|   64|           1|          64|
    |cond46_i_i_i_i_i_i_fu_495_p3    |    select|   0|  0|   64|           1|          64|
    |grp_fu_200_p3                   |    select|   0|  0|   32|           1|          32|
    |select_ln228_1_fu_531_p3        |    select|   0|  0|    7|           1|           7|
    |select_ln231_1_fu_444_p3        |    select|   0|  0|    7|           1|           7|
    |shl_ln228_fu_716_p2             |       shl|   0|  0|  182|          64|          64|
    |shl_ln231_fu_402_p2             |       shl|   0|  0|  182|          64|          64|
    |xor_ln228_fu_648_p2             |       xor|   0|  0|    2|           1|           2|
    |xor_ln231_fu_334_p2             |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0| 1736|         793|         840|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         10|    1|         10|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_retval_0_loc_0_phi_fu_139_p8  |  14|          3|   32|         96|
    |best_state                               |   9|          2|   32|         64|
    |d_address0                               |  14|          3|    4|         12|
    |d_ce0                                    |  14|          3|    1|          3|
    |grp_fu_828_ce                            |  14|          3|    1|          3|
    |grp_fu_828_p0                            |  14|          3|   32|         96|
    |grp_fu_828_p1                            |  14|          3|   32|         96|
    |retval_0_loc_0_reg_135                   |  14|          3|   32|         96|
    |state_im_i_address0                      |  14|          3|    9|         27|
    |state_im_i_address1                      |  14|          3|    9|         27|
    |state_im_i_ce0                           |  14|          3|    1|          3|
    |state_im_i_ce1                           |  14|          3|    1|          3|
    |state_im_i_d1                            |  14|          3|   32|         96|
    |state_im_i_we1                           |  14|          3|    1|          3|
    |state_re_i_address0                      |  14|          3|    9|         27|
    |state_re_i_address1                      |  14|          3|    9|         27|
    |state_re_i_ce0                           |  14|          3|    1|          3|
    |state_re_i_ce1                           |  14|          3|    1|          3|
    |state_re_i_d1                            |  14|          3|   32|         96|
    |state_re_i_we1                           |  14|          3|    1|          3|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 337|         71|  274|        796|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   9|   0|    9|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |best_state_preg                                                       |  32|   0|   32|          0|
    |beta_read_reg_727                                                     |  32|   0|   32|          0|
    |gamma_read_reg_722                                                    |  32|   0|   32|          0|
    |get_best_state_read_reg_732                                           |   1|   0|    1|          0|
    |grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg  |   1|   0|    1|          0|
    |grp_expectation_cost_3_s_fu_175_ap_start_reg                          |   1|   0|    1|          0|
    |grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg                            |   1|   0|    1|          0|
    |icmp_ln228_3_reg_813                                                  |   1|   0|    1|          0|
    |icmp_ln228_reg_762                                                    |   1|   0|    1|          0|
    |icmp_ln231_3_reg_793                                                  |   1|   0|    1|          0|
    |icmp_ln231_reg_736                                                    |   1|   0|    1|          0|
    |lshr_ln228_reg_818                                                    |  64|   0|   64|          0|
    |lshr_ln231_reg_798                                                    |  64|   0|   64|          0|
    |or_ln228_reg_808                                                      |   1|   0|    1|          0|
    |or_ln231_reg_788                                                      |   1|   0|    1|          0|
    |reg_215                                                               |  32|   0|   32|          0|
    |retval_0_loc_0_reg_135                                                |  32|   0|   32|          0|
    |shl_ln228_reg_823                                                     |  64|   0|   64|          0|
    |shl_ln231_reg_803                                                     |  64|   0|   64|          0|
    |sub_ln228_1_reg_776                                                   |   6|   0|    6|          0|
    |sub_ln231_1_reg_750                                                   |   6|   0|    6|          0|
    |tmp_107_reg_740                                                       |   1|   0|    1|          0|
    |tmp_reg_766                                                           |   1|   0|    1|          0|
    |trunc_ln228_1_reg_783                                                 |   5|   0|    5|          0|
    |trunc_ln231_1_reg_757                                                 |   5|   0|    5|          0|
    |zext_ln228_reg_771                                                    |   5|   0|    6|          1|
    |zext_ln231_reg_745                                                    |   5|   0|    6|          1|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 470|   0|  472|          2|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|  Block_entry_state.re_wr_d_rd_proc|  return value|
|d_address0         |  out|    4|   ap_memory|                                  d|         array|
|d_ce0              |  out|    1|   ap_memory|                                  d|         array|
|d_q0               |   in|   32|   ap_memory|                                  d|         array|
|gamma              |   in|   32|     ap_none|                              gamma|       pointer|
|beta               |   in|   32|     ap_none|                               beta|       pointer|
|get_best_state     |   in|    1|     ap_none|                     get_best_state|        scalar|
|best_state         |  out|   32|      ap_vld|                         best_state|       pointer|
|best_state_ap_vld  |  out|    1|      ap_vld|                         best_state|       pointer|
+-------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 9 
7 --> 8 
8 --> 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%state_im_i = alloca i64 1"   --->   Operation 10 'alloca' 'state_im_i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%state_re_i = alloca i64 1"   --->   Operation 11 'alloca' 'state_re_i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry_state.re_wr_d_rd_proc_Pipeline_1, i32 %state_re_i, i32 %state_im_i"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.99>
ST_2 : Operation 13 [1/2] (4.99ns)   --->   "%call_ln0 = call void @Block_entry_state.re_wr_d_rd_proc_Pipeline_1, i32 %state_re_i, i32 %state_im_i"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %gamma"   --->   Operation 14 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %beta"   --->   Operation 15 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (4.18ns)   --->   "%call_ln225 = call void @qaoaStep_hls<3, 1>, i32 %state_re_i, i32 %state_im_i, i32 %d, i32 %gamma_read, i32 %beta_read, i126 %cordic_apfixed_circ_table_arctan_128, i126 %circ_table_arctan_1289" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 16 'call' 'call_ln225' <Predicate = true> <Delay = 4.18> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln225 = call void @qaoaStep_hls<3, 1>, i32 %state_re_i, i32 %state_im_i, i32 %d, i32 %gamma_read, i32 %beta_read, i126 %cordic_apfixed_circ_table_arctan_128, i126 %circ_table_arctan_1289" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 17 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ret_i1 = call i64 @expectation_cost<3>, i32 %state_re_i, i32 %state_im_i, i32 %d" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 18 'call' 'call_ret_i1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.20>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%get_best_state_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %get_best_state"   --->   Operation 19 'read' 'get_best_state_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %d, i64 666, i64 207, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln225 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re_i, i64 666, i64 22, i64 18446744073709551615" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 22 'specmemcore' 'specmemcore_ln225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln225 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im_i, i64 666, i64 22, i64 18446744073709551615" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 23 'specmemcore' 'specmemcore_ln225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ret_i1 = call i64 @expectation_cost<3>, i32 %state_re_i, i32 %state_im_i, i32 %d" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 24 'call' 'call_ret_i1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_i_i = extractvalue i64 %call_ret_i1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 25 'extractvalue' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %get_best_state_read, void %if.else.i.i.i.i, void %if.then.i.i.i.i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 26 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln231 = icmp_eq  i32 %tmp_i_i_i, i32 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 27 'icmp' 'icmp_ln231' <Predicate = (!get_best_state_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 28 [1/1] (1.70ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %if.end.i.i7.i.i.i.i_ifconv, void %Block_entry_state.re_wr_d_rd_proc.exit" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 28 'br' 'br_ln231' <Predicate = (!get_best_state_read)> <Delay = 1.70>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_i_i_i, i32 31" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 29 'bitselect' 'tmp_107' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (2.55ns)   --->   "%sub_ln231 = sub i32 0, i32 %tmp_i_i_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 30 'sub' 'sub_ln231' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.69ns)   --->   "%select_ln231 = select i1 %tmp_107, i32 %sub_ln231, i32 %tmp_i_i_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 31 'select' 'select_ln231' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (2.12ns)   --->   "%tmp_3_i = ctlz i32 @llvm.ctlz.i32, i32 %select_ln231, i1 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 32 'ctlz' 'tmp_3_i' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 2.12> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i32 %tmp_3_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 33 'trunc' 'trunc_ln231' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i5 %trunc_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 34 'zext' 'zext_ln231' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (1.82ns)   --->   "%sub_ln231_1 = sub i6 32, i6 %zext_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 35 'sub' 'sub_ln231_1' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln231_1 = trunc i6 %sub_ln231_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 36 'trunc' 'trunc_ln231_1' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%best_state_ret_i = extractvalue i64 %call_ret_i1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 37 'extractvalue' 'best_state_ret_i' <Predicate = (get_best_state_read)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln228 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %best_state, i32 %best_state_ret_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 38 'write' 'write_ln228' <Predicate = (get_best_state_read)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (2.55ns)   --->   "%icmp_ln228 = icmp_eq  i32 %tmp_i_i_i, i32 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 39 'icmp' 'icmp_ln228' <Predicate = (get_best_state_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (1.70ns)   --->   "%br_ln228 = br i1 %icmp_ln228, void %if.end.i.i.i.i.i.i_ifconv, void %Block_entry_state.re_wr_d_rd_proc.exit" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 40 'br' 'br_ln228' <Predicate = (get_best_state_read)> <Delay = 1.70>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_i_i_i, i32 31" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (2.55ns)   --->   "%sub_ln228 = sub i32 0, i32 %tmp_i_i_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 42 'sub' 'sub_ln228' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.69ns)   --->   "%select_ln228 = select i1 %tmp, i32 %sub_ln228, i32 %tmp_i_i_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 43 'select' 'select_ln228' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (2.12ns)   --->   "%tmp_1_i = ctlz i32 @llvm.ctlz.i32, i32 %select_ln228, i1 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 44 'ctlz' 'tmp_1_i' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 2.12> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i32 %tmp_1_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 45 'trunc' 'trunc_ln228' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i5 %trunc_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 46 'zext' 'zext_ln228' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.82ns)   --->   "%sub_ln228_1 = sub i6 32, i6 %zext_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 47 'sub' 'sub_ln228_1' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln228_1 = trunc i6 %sub_ln228_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 48 'trunc' 'trunc_ln228_1' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.97>
ST_7 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln231 = add i6 %sub_ln231_1, i6 40" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 49 'add' 'add_ln231' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln231 = sext i6 %add_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 50 'sext' 'sext_ln231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln231, i32 1, i32 5" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 51 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.78ns)   --->   "%icmp_ln231_1 = icmp_sgt  i5 %tmp_108, i5 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 52 'icmp' 'icmp_ln231_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.78ns)   --->   "%sub_ln231_4 = sub i5 25, i5 %trunc_ln231_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 53 'sub' 'sub_ln231_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln231_2 = zext i5 %sub_ln231_4" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 54 'zext' 'zext_ln231_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.66ns)   --->   "%lshr_ln231_2 = lshr i32 4294967295, i32 %zext_ln231_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 55 'lshr' 'lshr_ln231_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln231_2)   --->   "%and_ln231 = and i32 %select_ln231, i32 %lshr_ln231_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 56 'and' 'and_ln231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln231_2 = icmp_ne  i32 %and_ln231, i32 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 57 'icmp' 'icmp_ln231_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln231)   --->   "%phi_ln231 = and i1 %icmp_ln231_1, i1 %icmp_ln231_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 58 'and' 'phi_ln231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln231)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln231, i32 5" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 59 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln231)   --->   "%xor_ln231 = xor i1 %tmp_109, i1 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 60 'xor' 'xor_ln231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (2.18ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln231, i32 %sext_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 61 'bitselect' 'tmp_110' <Predicate = true> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln231)   --->   "%phi_ln231_1 = and i1 %tmp_110, i1 %xor_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 62 'and' 'phi_ln231_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln231 = or i1 %phi_ln231_1, i1 %phi_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 63 'or' 'or_ln231' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln231_1 = zext i32 %select_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 64 'zext' 'zext_ln231_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.82ns)   --->   "%icmp_ln231_3 = icmp_sgt  i6 %add_ln231, i6 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 65 'icmp' 'icmp_ln231_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln231_1 = add i6 %sub_ln231_1, i6 39" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 66 'add' 'add_ln231_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln231_1 = sext i6 %add_ln231_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 67 'sext' 'sext_ln231_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln231_3 = zext i32 %sext_ln231_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 68 'zext' 'zext_ln231_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (4.42ns)   --->   "%lshr_ln231 = lshr i64 %zext_ln231_1, i64 %zext_ln231_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 69 'lshr' 'lshr_ln231' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (1.82ns)   --->   "%sub_ln231_2 = sub i6 25, i6 %sub_ln231_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 70 'sub' 'sub_ln231_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln231_2 = sext i6 %sub_ln231_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 71 'sext' 'sext_ln231_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln231_6 = zext i32 %sext_ln231_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 72 'zext' 'zext_ln231_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (4.42ns)   --->   "%shl_ln231 = shl i64 %zext_ln231_1, i64 %zext_ln231_6" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 73 'shl' 'shl_ln231' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln231_2)   --->   "%cond46_i_i53_i_i_i_i = select i1 %icmp_ln231_3, i64 %lshr_ln231, i64 %shl_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 74 'select' 'cond46_i_i53_i_i_i_i' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln231_2)   --->   "%zext_ln231_4 = zext i1 %or_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 75 'zext' 'zext_ln231_4' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln231_2 = add i64 %cond46_i_i53_i_i_i_i, i64 %zext_ln231_4" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 76 'add' 'add_ln231_2' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln231_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln231_2, i32 1, i32 63" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 77 'partselect' 'lshr_ln231_1' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln231_5 = zext i63 %lshr_ln231_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 78 'zext' 'zext_ln231_5' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln231_3)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln231_2, i32 25" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 79 'bitselect' 'tmp_111' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln231_3)   --->   "%select_ln231_1 = select i1 %tmp_111, i8 127, i8 126" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 80 'select' 'select_ln231_1' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (1.78ns)   --->   "%sub_ln231_3 = sub i6 12, i6 %zext_ln231" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 81 'sub' 'sub_ln231_3' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln231_3)   --->   "%sext_ln231_3 = sext i6 %sub_ln231_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 82 'sext' 'sext_ln231_3' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln231_3 = add i8 %select_ln231_1, i8 %sext_ln231_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 83 'add' 'add_ln231_3' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_12_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_107, i8 %add_ln231_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 84 'bitconcatenate' 'tmp_12_i' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%pi_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln231_5, i9 %tmp_12_i, i32 23, i32 31" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 85 'partset' 'pi_1' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln757_1 = trunc i64 %pi_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:757->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 86 'trunc' 'trunc_ln757_1' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln758_1 = bitcast i32 %trunc_ln757_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:758->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 87 'bitcast' 'bitcast_ln758_1' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.70ns)   --->   "%br_ln231 = br void %Block_entry_state.re_wr_d_rd_proc.exit" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:231->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 88 'br' 'br_ln231' <Predicate = (!get_best_state_read & !icmp_ln231)> <Delay = 1.70>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln228_2)   --->   "%cond46_i_i_i_i_i_i = select i1 %icmp_ln228_3, i64 %lshr_ln228, i64 %shl_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 89 'select' 'cond46_i_i_i_i_i_i' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln228_2)   --->   "%zext_ln228_4 = zext i1 %or_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 90 'zext' 'zext_ln228_4' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln228_2 = add i64 %cond46_i_i_i_i_i_i, i64 %zext_ln228_4" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 91 'add' 'add_ln228_2' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln228_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln228_2, i32 1, i32 63" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 92 'partselect' 'lshr_ln228_1' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln228_5 = zext i63 %lshr_ln228_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 93 'zext' 'zext_ln228_5' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln228_3)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln228_2, i32 25" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 94 'bitselect' 'tmp_106' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln228_3)   --->   "%select_ln228_1 = select i1 %tmp_106, i8 127, i8 126" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 95 'select' 'select_ln228_1' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.78ns)   --->   "%sub_ln228_3 = sub i6 12, i6 %zext_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 96 'sub' 'sub_ln228_3' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln228_3)   --->   "%sext_ln228_3 = sext i6 %sub_ln228_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 97 'sext' 'sext_ln228_3' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln228_3 = add i8 %select_ln228_1, i8 %sext_ln228_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 98 'add' 'add_ln228_3' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_11_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln228_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 99 'bitconcatenate' 'tmp_11_i' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%pi = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln228_5, i9 %tmp_11_i, i32 23, i32 31" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 100 'partset' 'pi' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln757 = trunc i64 %pi" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:757->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 101 'trunc' 'trunc_ln757' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln758 = bitcast i32 %trunc_ln757" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:758->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 102 'bitcast' 'bitcast_ln758' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.70ns)   --->   "%br_ln228 = br void %Block_entry_state.re_wr_d_rd_proc.exit" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 103 'br' 'br_ln228' <Predicate = (get_best_state_read & !icmp_ln228)> <Delay = 1.70>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%retval_0_loc_0 = phi i32 %bitcast_ln758, void %if.end.i.i.i.i.i.i_ifconv, i32 %bitcast_ln758_1, void %if.end.i.i7.i.i.i.i_ifconv, i32 0, void %if.else.i.i.i.i, i32 0, void %if.then.i.i.i.i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:758->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 104 'phi' 'retval_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln225 = ret i32 %retval_0_loc_0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 105 'ret' 'ret_ln225' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.97>
ST_9 : Operation 106 [1/1] (1.82ns)   --->   "%add_ln228 = add i6 %sub_ln228_1, i6 40" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 106 'add' 'add_ln228' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln228 = sext i6 %add_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 107 'sext' 'sext_ln228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln228, i32 1, i32 5" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 108 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (1.78ns)   --->   "%icmp_ln228_1 = icmp_sgt  i5 %tmp_103, i5 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 109 'icmp' 'icmp_ln228_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.78ns)   --->   "%sub_ln228_4 = sub i5 25, i5 %trunc_ln228_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 110 'sub' 'sub_ln228_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln228_2 = zext i5 %sub_ln228_4" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 111 'zext' 'zext_ln228_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (2.66ns)   --->   "%lshr_ln228_2 = lshr i32 4294967295, i32 %zext_ln228_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 112 'lshr' 'lshr_ln228_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln228_2)   --->   "%and_ln228 = and i32 %select_ln228, i32 %lshr_ln228_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 113 'and' 'and_ln228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln228_2 = icmp_ne  i32 %and_ln228, i32 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 114 'icmp' 'icmp_ln228_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln228)   --->   "%phi_ln228 = and i1 %icmp_ln228_1, i1 %icmp_ln228_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 115 'and' 'phi_ln228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln228)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln228, i32 5" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 116 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln228)   --->   "%xor_ln228 = xor i1 %tmp_104, i1 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 117 'xor' 'xor_ln228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (2.18ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln228, i32 %sext_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 118 'bitselect' 'tmp_105' <Predicate = true> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln228)   --->   "%phi_ln228_1 = and i1 %tmp_105, i1 %xor_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 119 'and' 'phi_ln228_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln228 = or i1 %phi_ln228_1, i1 %phi_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 120 'or' 'or_ln228' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i32 %select_ln228" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 121 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.82ns)   --->   "%icmp_ln228_3 = icmp_sgt  i6 %add_ln228, i6 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 122 'icmp' 'icmp_ln228_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (1.82ns)   --->   "%add_ln228_1 = add i6 %sub_ln228_1, i6 39" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 123 'add' 'add_ln228_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln228_1 = sext i6 %add_ln228_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 124 'sext' 'sext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln228_3 = zext i32 %sext_ln228_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 125 'zext' 'zext_ln228_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (4.42ns)   --->   "%lshr_ln228 = lshr i64 %zext_ln228_1, i64 %zext_ln228_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 126 'lshr' 'lshr_ln228' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (1.82ns)   --->   "%sub_ln228_2 = sub i6 25, i6 %sub_ln228_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 127 'sub' 'sub_ln228_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln228_2 = sext i6 %sub_ln228_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 128 'sext' 'sext_ln228_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln228_6 = zext i32 %sext_ln228_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 129 'zext' 'zext_ln228_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (4.42ns)   --->   "%shl_ln228 = shl i64 %zext_ln228_1, i64 %zext_ln228_6" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:228->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:227->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:221->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:225]   --->   Operation 130 'shl' 'shl_ln228' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gamma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ get_best_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ best_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_apfixed_circ_table_arctan_128]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ circ_table_arctan_1289]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_im_i           (alloca        ) [ 0011111000]
state_re_i           (alloca        ) [ 0011111000]
call_ln0             (call          ) [ 0000000000]
gamma_read           (read          ) [ 0000100000]
beta_read            (read          ) [ 0000100000]
call_ln225           (call          ) [ 0000000000]
get_best_state_read  (read          ) [ 0000001111]
specmemcore_ln0      (specmemcore   ) [ 0000000000]
specinterface_ln0    (specinterface ) [ 0000000000]
specmemcore_ln225    (specmemcore   ) [ 0000000000]
specmemcore_ln225    (specmemcore   ) [ 0000000000]
call_ret_i1          (call          ) [ 0000000000]
tmp_i_i_i            (extractvalue  ) [ 0000000000]
br_ln227             (br            ) [ 0000000000]
icmp_ln231           (icmp          ) [ 0000001111]
br_ln231             (br            ) [ 0000001111]
tmp_107              (bitselect     ) [ 0000000111]
sub_ln231            (sub           ) [ 0000000000]
select_ln231         (select        ) [ 0000000100]
tmp_3_i              (ctlz          ) [ 0000000000]
trunc_ln231          (trunc         ) [ 0000000000]
zext_ln231           (zext          ) [ 0000000111]
sub_ln231_1          (sub           ) [ 0000000100]
trunc_ln231_1        (trunc         ) [ 0000000100]
best_state_ret_i     (extractvalue  ) [ 0000000000]
write_ln228          (write         ) [ 0000000000]
icmp_ln228           (icmp          ) [ 0000001111]
br_ln228             (br            ) [ 0000001111]
tmp                  (bitselect     ) [ 0000000111]
sub_ln228            (sub           ) [ 0000000000]
select_ln228         (select        ) [ 0000000001]
tmp_1_i              (ctlz          ) [ 0000000000]
trunc_ln228          (trunc         ) [ 0000000000]
zext_ln228           (zext          ) [ 0000000111]
sub_ln228_1          (sub           ) [ 0000000001]
trunc_ln228_1        (trunc         ) [ 0000000001]
add_ln231            (add           ) [ 0000000000]
sext_ln231           (sext          ) [ 0000000000]
tmp_108              (partselect    ) [ 0000000000]
icmp_ln231_1         (icmp          ) [ 0000000000]
sub_ln231_4          (sub           ) [ 0000000000]
zext_ln231_2         (zext          ) [ 0000000000]
lshr_ln231_2         (lshr          ) [ 0000000000]
and_ln231            (and           ) [ 0000000000]
icmp_ln231_2         (icmp          ) [ 0000000000]
phi_ln231            (and           ) [ 0000000000]
tmp_109              (bitselect     ) [ 0000000000]
xor_ln231            (xor           ) [ 0000000000]
tmp_110              (bitselect     ) [ 0000000000]
phi_ln231_1          (and           ) [ 0000000000]
or_ln231             (or            ) [ 0000000010]
zext_ln231_1         (zext          ) [ 0000000000]
icmp_ln231_3         (icmp          ) [ 0000000010]
add_ln231_1          (add           ) [ 0000000000]
sext_ln231_1         (sext          ) [ 0000000000]
zext_ln231_3         (zext          ) [ 0000000000]
lshr_ln231           (lshr          ) [ 0000000010]
sub_ln231_2          (sub           ) [ 0000000000]
sext_ln231_2         (sext          ) [ 0000000000]
zext_ln231_6         (zext          ) [ 0000000000]
shl_ln231            (shl           ) [ 0000000010]
cond46_i_i53_i_i_i_i (select        ) [ 0000000000]
zext_ln231_4         (zext          ) [ 0000000000]
add_ln231_2          (add           ) [ 0000000000]
lshr_ln231_1         (partselect    ) [ 0000000000]
zext_ln231_5         (zext          ) [ 0000000000]
tmp_111              (bitselect     ) [ 0000000000]
select_ln231_1       (select        ) [ 0000000000]
sub_ln231_3          (sub           ) [ 0000000000]
sext_ln231_3         (sext          ) [ 0000000000]
add_ln231_3          (add           ) [ 0000000000]
tmp_12_i             (bitconcatenate) [ 0000000000]
pi_1                 (partset       ) [ 0000000000]
trunc_ln757_1        (trunc         ) [ 0000000000]
bitcast_ln758_1      (bitcast       ) [ 0000000000]
br_ln231             (br            ) [ 0000000000]
cond46_i_i_i_i_i_i   (select        ) [ 0000000000]
zext_ln228_4         (zext          ) [ 0000000000]
add_ln228_2          (add           ) [ 0000000000]
lshr_ln228_1         (partselect    ) [ 0000000000]
zext_ln228_5         (zext          ) [ 0000000000]
tmp_106              (bitselect     ) [ 0000000000]
select_ln228_1       (select        ) [ 0000000000]
sub_ln228_3          (sub           ) [ 0000000000]
sext_ln228_3         (sext          ) [ 0000000000]
add_ln228_3          (add           ) [ 0000000000]
tmp_11_i             (bitconcatenate) [ 0000000000]
pi                   (partset       ) [ 0000000000]
trunc_ln757          (trunc         ) [ 0000000000]
bitcast_ln758        (bitcast       ) [ 0000000000]
br_ln228             (br            ) [ 0000000000]
retval_0_loc_0       (phi           ) [ 0000000010]
ret_ln225            (ret           ) [ 0000000000]
add_ln228            (add           ) [ 0000000000]
sext_ln228           (sext          ) [ 0000000000]
tmp_103              (partselect    ) [ 0000000000]
icmp_ln228_1         (icmp          ) [ 0000000000]
sub_ln228_4          (sub           ) [ 0000000000]
zext_ln228_2         (zext          ) [ 0000000000]
lshr_ln228_2         (lshr          ) [ 0000000000]
and_ln228            (and           ) [ 0000000000]
icmp_ln228_2         (icmp          ) [ 0000000000]
phi_ln228            (and           ) [ 0000000000]
tmp_104              (bitselect     ) [ 0000000000]
xor_ln228            (xor           ) [ 0000000000]
tmp_105              (bitselect     ) [ 0000000000]
phi_ln228_1          (and           ) [ 0000000000]
or_ln228             (or            ) [ 0000000010]
zext_ln228_1         (zext          ) [ 0000000000]
icmp_ln228_3         (icmp          ) [ 0000000010]
add_ln228_1          (add           ) [ 0000000000]
sext_ln228_1         (sext          ) [ 0000000000]
zext_ln228_3         (zext          ) [ 0000000000]
lshr_ln228           (lshr          ) [ 0000000010]
sub_ln228_2          (sub           ) [ 0000000000]
sext_ln228_2         (sext          ) [ 0000000000]
zext_ln228_6         (zext          ) [ 0000000000]
shl_ln228            (shl           ) [ 0000000010]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gamma">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="beta">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="get_best_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_best_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="best_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="best_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cordic_apfixed_circ_table_arctan_128">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_apfixed_circ_table_arctan_128"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="circ_table_arctan_1289">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_table_arctan_1289"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_state.re_wr_d_rd_proc_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qaoaStep_hls<3, 1>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expectation_cost<3>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="state_im_i_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_im_i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="state_re_i_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_re_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="gamma_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="beta_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="get_best_state_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="get_best_state_read/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln228_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln228/6 "/>
</bind>
</comp>

<comp id="135" class="1005" name="retval_0_loc_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2"/>
<pin id="137" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="retval_0_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="retval_0_loc_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="4" bw="32" slack="2"/>
<pin id="145" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="32" slack="2"/>
<pin id="147" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="8" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0_loc_0/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_qaoaStep_hls_3_1_s_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="3" bw="32" slack="0"/>
<pin id="164" dir="0" index="4" bw="32" slack="0"/>
<pin id="165" dir="0" index="5" bw="32" slack="0"/>
<pin id="166" dir="0" index="6" bw="126" slack="0"/>
<pin id="167" dir="0" index="7" bw="126" slack="0"/>
<pin id="168" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_expectation_cost_3_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="3" bw="32" slack="0"/>
<pin id="180" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/6 icmp_ln228/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_107/6 tmp/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln231/6 sub_ln228/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln231/6 select_ln228/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_3_i/6 tmp_1_i/6 "/>
</bind>
</comp>

<comp id="215" class="1005" name="reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln231 select_ln228 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_i_i_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_i_i/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln231_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln231/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln231_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_ln231_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln231_1/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln231_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln231_1/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="best_state_ret_i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="best_state_ret_i/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln228_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln228/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln228_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sub_ln228_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln228_1/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln228_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln228_1/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln231_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="1"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln231_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln231/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_108_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="4" slack="0"/>
<pin id="282" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln231_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231_1/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln231_4_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="1"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln231_4/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln231_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231_2/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="lshr_ln231_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln231_2/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln231_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln231/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln231_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231_2/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="phi_ln231_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phi_ln231/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_109_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_109/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="xor_ln231_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln231/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_110_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_110/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="phi_ln231_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phi_ln231_1/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln231_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln231/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln231_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231_1/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln231_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231_3/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln231_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231_1/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln231_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln231_1/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln231_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231_3/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="lshr_ln231_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln231/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sub_ln231_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="6" slack="1"/>
<pin id="392" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln231_2/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln231_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln231_2/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln231_6_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231_6/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln231_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln231/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="cond46_i_i53_i_i_i_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="64" slack="1"/>
<pin id="411" dir="0" index="2" bw="64" slack="1"/>
<pin id="412" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond46_i_i53_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln231_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231_4/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln231_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231_2/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="lshr_ln231_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="63" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln231_1/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln231_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="63" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231_5/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_111_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_111/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln231_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln231_1/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln231_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="2"/>
<pin id="455" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln231_3/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln231_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln231_3/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln231_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="6" slack="0"/>
<pin id="464" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln231_3/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_12_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="2"/>
<pin id="470" dir="0" index="2" bw="8" slack="0"/>
<pin id="471" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_i/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="pi_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="63" slack="0"/>
<pin id="477" dir="0" index="2" bw="9" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="0" index="4" bw="6" slack="0"/>
<pin id="480" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="pi_1/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln757_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln757_1/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="bitcast_ln758_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758_1/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="cond46_i_i_i_i_i_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="64" slack="1"/>
<pin id="498" dir="0" index="2" bw="64" slack="1"/>
<pin id="499" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond46_i_i_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln228_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228_4/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln228_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228_2/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="lshr_ln228_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="63" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="0" index="3" bw="7" slack="0"/>
<pin id="514" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln228_1/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln228_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="63" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228_5/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_106_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln228_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln228_1/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sub_ln228_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="5" slack="2"/>
<pin id="542" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln228_3/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln228_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln228_3/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln228_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="6" slack="0"/>
<pin id="551" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228_3/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_11_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="2"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_i/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="pi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="63" slack="0"/>
<pin id="564" dir="0" index="2" bw="9" slack="0"/>
<pin id="565" dir="0" index="3" bw="6" slack="0"/>
<pin id="566" dir="0" index="4" bw="6" slack="0"/>
<pin id="567" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="pi/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln757_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln757/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="bitcast_ln758_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln228_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="1"/>
<pin id="584" dir="0" index="1" bw="6" slack="0"/>
<pin id="585" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln228_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln228/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_103_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="6" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="0" index="3" bw="4" slack="0"/>
<pin id="596" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_103/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="icmp_ln228_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="0" index="1" bw="5" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228_1/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sub_ln228_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="5" slack="1"/>
<pin id="610" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln228_4/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln228_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228_2/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="lshr_ln228_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="5" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln228_2/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="and_ln228_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln228/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln228_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228_2/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="phi_ln228_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phi_ln228/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_104_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="6" slack="0"/>
<pin id="643" dir="0" index="2" bw="4" slack="0"/>
<pin id="644" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="xor_ln228_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln228/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_105_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_105/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="phi_ln228_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="phi_ln228_1/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln228_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln228/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln228_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228_1/9 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln228_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="0"/>
<pin id="680" dir="0" index="1" bw="6" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228_3/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln228_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="1"/>
<pin id="686" dir="0" index="1" bw="6" slack="0"/>
<pin id="687" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228_1/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln228_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln228_1/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln228_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228_3/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="lshr_ln228_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln228/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sub_ln228_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="1"/>
<pin id="706" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln228_2/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sext_ln228_2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="0"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln228_2/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln228_6_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228_6/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="shl_ln228_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln228/9 "/>
</bind>
</comp>

<comp id="722" class="1005" name="gamma_read_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gamma_read "/>
</bind>
</comp>

<comp id="727" class="1005" name="beta_read_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="732" class="1005" name="get_best_state_read_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="2"/>
<pin id="734" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="get_best_state_read "/>
</bind>
</comp>

<comp id="736" class="1005" name="icmp_ln231_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="2"/>
<pin id="738" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_107_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="2"/>
<pin id="742" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="745" class="1005" name="zext_ln231_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="6" slack="2"/>
<pin id="747" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln231 "/>
</bind>
</comp>

<comp id="750" class="1005" name="sub_ln231_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="1"/>
<pin id="752" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln231_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="trunc_ln231_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="1"/>
<pin id="759" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln231_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="icmp_ln228_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="2"/>
<pin id="764" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln228 "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="2"/>
<pin id="768" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="771" class="1005" name="zext_ln228_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="2"/>
<pin id="773" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln228 "/>
</bind>
</comp>

<comp id="776" class="1005" name="sub_ln228_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="1"/>
<pin id="778" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln228_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="trunc_ln228_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="1"/>
<pin id="785" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln228_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="or_ln231_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln231 "/>
</bind>
</comp>

<comp id="793" class="1005" name="icmp_ln231_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln231_3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="lshr_ln231_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln231 "/>
</bind>
</comp>

<comp id="803" class="1005" name="shl_ln231_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="64" slack="1"/>
<pin id="805" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln231 "/>
</bind>
</comp>

<comp id="808" class="1005" name="or_ln228_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln228 "/>
</bind>
</comp>

<comp id="813" class="1005" name="icmp_ln228_3_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln228_3 "/>
</bind>
</comp>

<comp id="818" class="1005" name="lshr_ln228_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="1"/>
<pin id="820" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln228 "/>
</bind>
</comp>

<comp id="823" class="1005" name="shl_ln228_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="1"/>
<pin id="825" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln228 "/>
</bind>
</comp>

<comp id="828" class="1004" name="grp_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="830" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="831" dir="1" index="2" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln88/32 mul_ln181/27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="100" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="149"><net_src comp="135" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="150"><net_src comp="135" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="106" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="102" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="171"><net_src comp="110" pin="2"/><net_sink comp="159" pin=4"/></net>

<net id="172"><net_src comp="116" pin="2"/><net_sink comp="159" pin=5"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="159" pin=6"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="159" pin=7"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="188" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="200" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="200" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="175" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="230"><net_src comp="207" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="175" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="253"><net_src comp="207" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="268" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="277" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="215" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="287" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="268" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="72" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="215" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="273" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="334" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="320" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="215" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="268" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="74" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="360" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="78" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="360" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="82" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="84" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="416" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="86" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="88" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="90" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="92" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="444" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="94" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="461" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="481"><net_src comp="96" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="432" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="467" pin="3"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="98" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="485"><net_src comp="50" pin="0"/><net_sink comp="474" pin=4"/></net>

<net id="489"><net_src comp="474" pin="5"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="40" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="82" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="522"><net_src comp="509" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="84" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="503" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="86" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="536"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="88" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="90" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="92" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="531" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="94" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="519" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="554" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="571"><net_src comp="98" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="572"><net_src comp="50" pin="0"/><net_sink comp="561" pin=4"/></net>

<net id="576"><net_src comp="561" pin="5"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="582" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="40" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="64" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="605"><net_src comp="591" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="66" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="68" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="42" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="215" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="36" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="601" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="582" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="64" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="72" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="48" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="215" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="587" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="648" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="634" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="215" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="582" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="74" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="76" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="684" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="674" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="693" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="78" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="674" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="110" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="730"><net_src comp="116" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="735"><net_src comp="122" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="183" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="188" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="748"><net_src comp="231" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="753"><net_src comp="235" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="760"><net_src comp="241" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="765"><net_src comp="183" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="188" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="774"><net_src comp="254" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="779"><net_src comp="258" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="786"><net_src comp="264" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="791"><net_src comp="354" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="796"><net_src comp="364" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="801"><net_src comp="383" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="806"><net_src comp="402" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="811"><net_src comp="668" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="816"><net_src comp="678" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="821"><net_src comp="697" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="826"><net_src comp="716" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="495" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d | {}
	Port: gamma | {}
	Port: beta | {}
	Port: best_state | {6 }
	Port: cordic_apfixed_circ_table_arctan_128 | {}
	Port: circ_table_arctan_1289 | {}
 - Input state : 
	Port: Block_entry_state.re_wr_d_rd_proc : d | {3 4 5 6 }
	Port: Block_entry_state.re_wr_d_rd_proc : gamma | {3 }
	Port: Block_entry_state.re_wr_d_rd_proc : beta | {3 }
	Port: Block_entry_state.re_wr_d_rd_proc : get_best_state | {6 }
	Port: Block_entry_state.re_wr_d_rd_proc : best_state | {}
	Port: Block_entry_state.re_wr_d_rd_proc : cordic_apfixed_circ_table_arctan_128 | {3 4 }
	Port: Block_entry_state.re_wr_d_rd_proc : circ_table_arctan_1289 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		tmp_i_i_i : 1
		icmp_ln231 : 2
		br_ln231 : 3
		tmp_107 : 2
		sub_ln231 : 2
		select_ln231 : 3
		tmp_3_i : 4
		trunc_ln231 : 5
		zext_ln231 : 6
		sub_ln231_1 : 7
		trunc_ln231_1 : 8
		best_state_ret_i : 1
		write_ln228 : 2
		icmp_ln228 : 2
		br_ln228 : 3
		tmp : 2
		sub_ln228 : 2
		select_ln228 : 3
		tmp_1_i : 4
		trunc_ln228 : 5
		zext_ln228 : 6
		sub_ln228_1 : 7
		trunc_ln228_1 : 8
	State 7
		sext_ln231 : 1
		tmp_108 : 1
		icmp_ln231_1 : 2
		zext_ln231_2 : 1
		lshr_ln231_2 : 2
		and_ln231 : 3
		icmp_ln231_2 : 3
		phi_ln231 : 4
		tmp_109 : 1
		xor_ln231 : 2
		tmp_110 : 2
		phi_ln231_1 : 2
		or_ln231 : 4
		icmp_ln231_3 : 1
		sext_ln231_1 : 1
		zext_ln231_3 : 2
		lshr_ln231 : 3
		sext_ln231_2 : 1
		zext_ln231_6 : 2
		shl_ln231 : 3
	State 8
		add_ln231_2 : 1
		lshr_ln231_1 : 2
		zext_ln231_5 : 3
		tmp_111 : 2
		select_ln231_1 : 3
		sext_ln231_3 : 1
		add_ln231_3 : 4
		tmp_12_i : 5
		pi_1 : 6
		trunc_ln757_1 : 7
		bitcast_ln758_1 : 8
		add_ln228_2 : 1
		lshr_ln228_1 : 2
		zext_ln228_5 : 3
		tmp_106 : 2
		select_ln228_1 : 3
		sext_ln228_3 : 1
		add_ln228_3 : 4
		tmp_11_i : 5
		pi : 6
		trunc_ln757 : 7
		bitcast_ln758 : 8
		retval_0_loc_0 : 9
		ret_ln225 : 10
	State 9
		sext_ln228 : 1
		tmp_103 : 1
		icmp_ln228_1 : 2
		zext_ln228_2 : 1
		lshr_ln228_2 : 2
		and_ln228 : 3
		icmp_ln228_2 : 3
		phi_ln228 : 4
		tmp_104 : 1
		xor_ln228 : 2
		tmp_105 : 2
		phi_ln228_1 : 2
		or_ln228 : 4
		icmp_ln228_3 : 1
		sext_ln228_1 : 1
		zext_ln228_3 : 2
		lshr_ln228 : 3
		sext_ln228_2 : 1
		zext_ln228_6 : 2
		shl_ln228 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151 |    0    |    0    |    0    |    9    |    28   |
|   call   |              grp_qaoaStep_hls_3_1_s_fu_159              |    8    |    52   |  82.883 |  11781  |  14731  |
|          |             grp_expectation_cost_3_s_fu_175             |    0    |    34   | 36.1894 |   8176  |   9997  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     add_ln231_fu_268                    |    0    |    0    |    0    |    0    |    14   |
|          |                    add_ln231_1_fu_370                   |    0    |    0    |    0    |    0    |    14   |
|          |                    add_ln231_2_fu_416                   |    0    |    0    |    0    |    0    |    71   |
|    add   |                    add_ln231_3_fu_461                   |    0    |    0    |    0    |    0    |    15   |
|          |                    add_ln228_2_fu_503                   |    0    |    0    |    0    |    0    |    71   |
|          |                    add_ln228_3_fu_548                   |    0    |    0    |    0    |    0    |    15   |
|          |                     add_ln228_fu_582                    |    0    |    0    |    0    |    0    |    14   |
|          |                    add_ln228_1_fu_684                   |    0    |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   lshr_ln231_2_fu_302                   |    0    |    0    |    0    |    0    |    11   |
|   lshr   |                    lshr_ln231_fu_383                    |    0    |    0    |    0    |    0    |   100   |
|          |                   lshr_ln228_2_fu_616                   |    0    |    0    |    0    |    0    |    11   |
|          |                    lshr_ln228_fu_697                    |    0    |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|    mul   |                        grp_fu_828                       |    0    |    4    |    0    |   165   |    50   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |                     shl_ln231_fu_402                    |    0    |    0    |    0    |    0    |   100   |
|          |                     shl_ln228_fu_716                    |    0    |    0    |    0    |    0    |   100   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        grp_fu_200                       |    0    |    0    |    0    |    0    |    32   |
|          |               cond46_i_i53_i_i_i_i_fu_408               |    0    |    0    |    0    |    0    |    64   |
|  select  |                  select_ln231_1_fu_444                  |    0    |    0    |    0    |    0    |    8    |
|          |                cond46_i_i_i_i_i_i_fu_495                |    0    |    0    |    0    |    0    |    64   |
|          |                  select_ln228_1_fu_531                  |    0    |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        grp_fu_183                       |    0    |    0    |    0    |    0    |    39   |
|          |                   icmp_ln231_1_fu_287                   |    0    |    0    |    0    |    0    |    13   |
|          |                   icmp_ln231_2_fu_314                   |    0    |    0    |    0    |    0    |    39   |
|   icmp   |                   icmp_ln231_3_fu_364                   |    0    |    0    |    0    |    0    |    14   |
|          |                   icmp_ln228_1_fu_601                   |    0    |    0    |    0    |    0    |    13   |
|          |                   icmp_ln228_2_fu_628                   |    0    |    0    |    0    |    0    |    39   |
|          |                   icmp_ln228_3_fu_678                   |    0    |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        grp_fu_195                       |    0    |    0    |    0    |    0    |    39   |
|          |                    sub_ln231_1_fu_235                   |    0    |    0    |    0    |    0    |    14   |
|          |                    sub_ln228_1_fu_258                   |    0    |    0    |    0    |    0    |    14   |
|          |                    sub_ln231_4_fu_293                   |    0    |    0    |    0    |    0    |    13   |
|    sub   |                    sub_ln231_2_fu_389                   |    0    |    0    |    0    |    0    |    14   |
|          |                    sub_ln231_3_fu_452                   |    0    |    0    |    0    |    0    |    13   |
|          |                    sub_ln228_3_fu_539                   |    0    |    0    |    0    |    0    |    13   |
|          |                    sub_ln228_4_fu_607                   |    0    |    0    |    0    |    0    |    13   |
|          |                    sub_ln228_2_fu_703                   |    0    |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     and_ln231_fu_308                    |    0    |    0    |    0    |    0    |    32   |
|          |                     phi_ln231_fu_320                    |    0    |    0    |    0    |    0    |    2    |
|    and   |                    phi_ln231_1_fu_348                   |    0    |    0    |    0    |    0    |    2    |
|          |                     and_ln228_fu_622                    |    0    |    0    |    0    |    0    |    32   |
|          |                     phi_ln228_fu_634                    |    0    |    0    |    0    |    0    |    2    |
|          |                    phi_ln228_1_fu_662                   |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   ctlz   |                        grp_fu_207                       |    0    |    0    |    0    |    0    |    44   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        grp_fu_188                       |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_109_fu_326                     |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_110_fu_340                     |    0    |    0    |    0    |    0    |    9    |
| bitselect|                      tmp_111_fu_436                     |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_106_fu_523                     |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_104_fu_640                     |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_105_fu_654                     |    0    |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |                     xor_ln231_fu_334                    |    0    |    0    |    0    |    0    |    2    |
|          |                     xor_ln228_fu_648                    |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|    or    |                     or_ln231_fu_354                     |    0    |    0    |    0    |    0    |    2    |
|          |                     or_ln228_fu_668                     |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  gamma_read_read_fu_110                 |    0    |    0    |    0    |    0    |    0    |
|   read   |                  beta_read_read_fu_116                  |    0    |    0    |    0    |    0    |    0    |
|          |             get_best_state_read_read_fu_122             |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                 write_ln228_write_fu_128                |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|extractvalue|                     tmp_i_i_i_fu_219                    |    0    |    0    |    0    |    0    |    0    |
|          |                 best_state_ret_i_fu_245                 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    trunc_ln231_fu_227                   |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln231_1_fu_241                  |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                    trunc_ln228_fu_250                   |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln228_1_fu_264                  |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln757_1_fu_486                  |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln757_fu_573                   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    zext_ln231_fu_231                    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln228_fu_254                    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln231_2_fu_298                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln231_1_fu_360                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln231_3_fu_379                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln231_6_fu_398                   |    0    |    0    |    0    |    0    |    0    |
|   zext   |                   zext_ln231_4_fu_413                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln231_5_fu_432                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln228_4_fu_500                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln228_5_fu_519                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln228_2_fu_612                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln228_1_fu_674                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln228_3_fu_693                   |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln228_6_fu_712                   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    sext_ln231_fu_273                    |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln231_1_fu_375                   |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln231_2_fu_394                   |    0    |    0    |    0    |    0    |    0    |
|   sext   |                   sext_ln231_3_fu_457                   |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln228_3_fu_544                   |    0    |    0    |    0    |    0    |    0    |
|          |                    sext_ln228_fu_587                    |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln228_1_fu_689                   |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln228_2_fu_708                   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      tmp_108_fu_277                     |    0    |    0    |    0    |    0    |    0    |
|partselect|                   lshr_ln231_1_fu_422                   |    0    |    0    |    0    |    0    |    0    |
|          |                   lshr_ln228_1_fu_509                   |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_103_fu_591                     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                     tmp_12_i_fu_467                     |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_11_i_fu_554                     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|  partset |                       pi_1_fu_474                       |    0    |    0    |    0    |    0    |    0    |
|          |                        pi_fu_561                        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                         |    8    |    90   | 119.072 |  20131  |  26092  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|state_im_i|    1   |    0   |    0   |
|state_re_i|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     beta_read_reg_727     |   32   |
|     gamma_read_reg_722    |   32   |
|get_best_state_read_reg_732|    1   |
|    icmp_ln228_3_reg_813   |    1   |
|     icmp_ln228_reg_762    |    1   |
|    icmp_ln231_3_reg_793   |    1   |
|     icmp_ln231_reg_736    |    1   |
|     lshr_ln228_reg_818    |   64   |
|     lshr_ln231_reg_798    |   64   |
|      or_ln228_reg_808     |    1   |
|      or_ln231_reg_788     |    1   |
|          reg_215          |   32   |
|   retval_0_loc_0_reg_135  |   32   |
|     shl_ln228_reg_823     |   64   |
|     shl_ln231_reg_803     |   64   |
|    sub_ln228_1_reg_776    |    6   |
|    sub_ln231_1_reg_750    |    6   |
|      tmp_107_reg_740      |    1   |
|        tmp_reg_766        |    1   |
|   trunc_ln228_1_reg_783   |    5   |
|   trunc_ln231_1_reg_757   |    5   |
|     zext_ln228_reg_771    |    6   |
|     zext_ln231_reg_745    |    6   |
+---------------------------+--------+
|           Total           |   427  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------||---------|
| grp_qaoaStep_hls_3_1_s_fu_159 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
| grp_qaoaStep_hls_3_1_s_fu_159 |  p5  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------------------|------|------|------|--------||---------||---------||---------|
|             Total             |      |      |      |   128  ||  3.176  ||    0    ||    18   |
|-------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   90   |   119  |  20131 |  26092 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |    -   |   427  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |   90   |   122  |  20558 |  26110 |
+-----------+--------+--------+--------+--------+--------+
